Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Tue Aug  9 10:45:26 2016
| Host              : micron-ubuntu running 64-bit Ubuntu 14.04.2 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Pico_Toplevel_timing_summary_routed.rpt -rpx Pico_Toplevel_timing_summary_routed.rpx
| Design            : Pico_Toplevel
| Device            : xcku060-ffva1156
| Speed File        : -2  PRODUCTION 1.21 05-25-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0                30614        0.014        0.000                      0                30614        0.000        0.000                       0                 12528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)             Period(ns)      Frequency(MHz)
-----                      ------------             ----------      --------------
extra_clk                  {0.000 2.500}            5.000           200.000         
sys_clk                    {0.000 5.000}            10.000          100.000         
  qpll1outclk_out[0]       {0.000 0.100}            0.200           5000.001        
  qpll1outclk_out[0]_1     {0.000 0.100}            0.200           5000.001        
  qpll1outrefclk_out[0]    {0.000 5.000}            10.000          100.000         
  qpll1outrefclk_out[0]_1  {0.000 5.000}            10.000          100.000         
  txoutclk_out[3]          {0.000 2.000}            4.000           250.000         
    mcap_clk               {0.000 4.000}            8.000           125.000         
    sys_picoclk            {0.000 120.000}          240.000         4.167           
      dclk                 {0.000 7680.001}         15360.001       0.065           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
extra_clk                3.828        0.000                      0                   32        0.079        0.000                      0                   32        2.225        0.000                       0                    33  
sys_clk                  8.001        0.000                      0                  170        0.050        0.000                      0                  170        3.200        0.000                       0                   225  
  txoutclk_out[3]        0.228        0.000                      0                29206        0.014        0.000                      0                29206        0.000        0.000                       0                 11786  
    mcap_clk                                                                                                                                                         0.000        0.000                       0                     1  
    sys_picoclk        235.867        0.000                      0                 1047        0.035        0.000                      0                 1047      119.146        0.000                       0                   441  
      dclk           15356.692        0.000                      0                   86        0.584        0.000                      0                   86     7678.400        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  8.172        0.000                      0                   20        0.513        0.000                      0                   20  
**async_default**  txoutclk_out[3]    txoutclk_out[3]          1.265        0.000                      0                   53        0.088        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  extra_clk
  To Clock:  extra_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.688ns (60.724%)  route 0.445ns (39.276%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.323     4.080    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.424 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.451    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.473 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.500    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.522 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.549    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     4.735 r  RGBBlink/cnt_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.776    RGBBlink/cnt_reg[24]_i_1_n_8
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[31]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.676ns (60.465%)  route 0.442ns (39.535%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.323     4.080    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.424 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.451    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.473 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.500    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.522 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.549    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.723 r  RGBBlink/cnt_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.761    RGBBlink/cnt_reg[24]_i_1_n_10
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[29]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.603    RGBBlink/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.640ns (58.986%)  route 0.445ns (41.014%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.323     4.080    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.424 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.451    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.473 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.500    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.522 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.549    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     4.687 r  RGBBlink/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.041     4.728    RGBBlink/cnt_reg[24]_i_1_n_12
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[27]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.605    RGBBlink/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.666ns (61.439%)  route 0.418ns (38.561%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.323     4.080    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.424 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.451    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.473 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.500    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.186     4.686 r  RGBBlink/cnt_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.041     4.727    RGBBlink/cnt_reg[16]_i_1_n_8
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[23]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y166        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.879ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.643ns (59.427%)  route 0.439ns (40.573%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.323     4.080    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.424 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.451    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.473 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.500    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.522 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.549    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     4.690 r  RGBBlink/cnt_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.035     4.725    RGBBlink/cnt_reg[24]_i_1_n_11
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                  3.879    

Slack (MET) :             3.880ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.638ns (59.019%)  route 0.443ns (40.981%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.323     4.080    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.424 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.451    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.473 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.500    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.522 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.549    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     4.685 r  RGBBlink/cnt_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.039     4.724    RGBBlink/cnt_reg[24]_i_1_n_9
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[30]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y167        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.604    RGBBlink/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                  3.880    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.635ns (58.796%)  route 0.445ns (41.204%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.323     4.080    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.424 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.451    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.473 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.500    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.522 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.549    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     4.682 r  RGBBlink/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.041     4.723    RGBBlink/cnt_reg[24]_i_1_n_14
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[25]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.604    RGBBlink/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          8.604    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.654ns (61.179%)  route 0.415ns (38.821%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.043ns = ( 8.043 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.004ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.323     4.080    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.424 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.451    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.473 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.500    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     4.674 r  RGBBlink/cnt_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.038     4.712    RGBBlink/cnt_reg[16]_i_1_n_10
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.097     8.043    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[21]/C
                         clock pessimism              0.536     8.579    
                         clock uncertainty           -0.035     8.544    
    SLICE_X96Y166        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     8.603    RGBBlink/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.601ns (57.678%)  route 0.441ns (42.322%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.323     4.080    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.424 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.451    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.473 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.500    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.522 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.549    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     4.648 r  RGBBlink/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.037     4.685    RGBBlink/cnt_reg[24]_i_1_n_15
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     8.605    RGBBlink/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 RGBBlink/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (extra_clk rise@5.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.591ns (56.936%)  route 0.447ns (43.064%))
  Logic Levels:           4  (CARRY8=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 8.045 - 5.000 ) 
    Source Clock Delay      (SCD):    3.643ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.353ns (routing 1.091ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.004ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.367     0.367 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.457    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.457 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.207    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.290 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.353     3.643    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.757 r  RGBBlink/cnt_reg[2]/Q
                         net (fo=1, routed)           0.323     4.080    RGBBlink/cnt_reg_n_0_[2]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.344     4.424 r  RGBBlink/cnt_reg[0]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.451    RGBBlink/cnt_reg[0]_i_1_n_0
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.473 r  RGBBlink/cnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.500    RGBBlink/cnt_reg[8]_i_1_n_0
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022     4.522 r  RGBBlink/cnt_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.027     4.549    RGBBlink/cnt_reg[16]_i_1_n_0
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     4.638 r  RGBBlink/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.043     4.681    RGBBlink/cnt_reg[24]_i_1_n_13
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      5.000     5.000 r  
    AK31                                              0.000     5.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     5.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.171     5.171 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051     5.222    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     5.222 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     5.871    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.946 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          2.099     8.045    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[26]/C
                         clock pessimism              0.536     8.581    
                         clock uncertainty           -0.035     8.546    
    SLICE_X96Y167        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.605    RGBBlink/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  3.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.600ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[16]/Q
                         net (fo=1, routed)           0.049     1.599    RGBBlink/cnt_reg_n_0_[16]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.631 r  RGBBlink/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.641    RGBBlink/cnt_reg[16]_i_1_n_15
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.228     2.019    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[16]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X96Y166        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.600ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[8]/Q
                         net (fo=1, routed)           0.049     1.599    RGBBlink/cnt_reg_n_0_[8]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.631 r  RGBBlink/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.641    RGBBlink/cnt_reg[8]_i_1_n_15
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.227     2.018    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[8]/C
                         clock pessimism             -0.512     1.506    
    SLICE_X96Y165        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.046ns (routing 0.538ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.600ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.046     1.500    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.549 f  RGBBlink/cnt_reg[0]/Q
                         net (fo=1, routed)           0.033     1.582    RGBBlink/cnt_reg_n_0_[0]
    SLICE_X96Y164        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.015     1.597 r  RGBBlink/cnt[0]_i_9/O
                         net (fo=1, routed)           0.001     1.598    RGBBlink/cnt[0]_i_9_n_0
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.640    RGBBlink/cnt_reg[0]_i_1_n_15
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.227     2.018    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[0]/C
                         clock pessimism             -0.513     1.505    
    SLICE_X96Y164        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.561    RGBBlink/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.048ns (routing 0.538ns, distribution 0.510ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.600ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.048     1.502    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y167        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.551 r  RGBBlink/cnt_reg[24]/Q
                         net (fo=1, routed)           0.049     1.600    RGBBlink/cnt_reg_n_0_[24]
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     1.632 r  RGBBlink/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.010     1.642    RGBBlink/cnt_reg[24]_i_1_n_15
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.229     2.020    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[24]/C
                         clock pessimism             -0.513     1.507    
    SLICE_X96Y167        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.563    RGBBlink/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.046ns (routing 0.538ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.600ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.046     1.500    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y167        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.549 r  RGBBlink/cnt_reg[28]/Q
                         net (fo=1, routed)           0.049     1.598    RGBBlink/cnt_reg_n_0_[28]
    SLICE_X96Y167        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.640    RGBBlink/cnt_reg[24]_i_1_n_11
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.226     2.017    RGBBlink/extra_clk_BUFG
    SLICE_X96Y167        FDRE                                         r  RGBBlink/cnt_reg[28]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X96Y167        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.560    RGBBlink/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.044ns (routing 0.538ns, distribution 0.506ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.600ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.044     1.498    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.547 r  RGBBlink/cnt_reg[4]/Q
                         net (fo=1, routed)           0.049     1.596    RGBBlink/cnt_reg_n_0_[4]
    SLICE_X96Y164        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.628 r  RGBBlink/cnt_reg[0]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.638    RGBBlink/cnt_reg[0]_i_1_n_11
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.224     2.015    RGBBlink/extra_clk_BUFG
    SLICE_X96Y164        FDRE                                         r  RGBBlink/cnt_reg[4]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X96Y164        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.558    RGBBlink/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.045ns (routing 0.538ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.600ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.045     1.499    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.548 r  RGBBlink/cnt_reg[12]/Q
                         net (fo=1, routed)           0.049     1.597    RGBBlink/cnt_reg_n_0_[12]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.629 r  RGBBlink/cnt_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.639    RGBBlink/cnt_reg[8]_i_1_n_11
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.224     2.015    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[12]/C
                         clock pessimism             -0.512     1.503    
    SLICE_X96Y165        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.559    RGBBlink/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.045ns (routing 0.538ns, distribution 0.507ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.600ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.045     1.499    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.548 r  RGBBlink/cnt_reg[20]/Q
                         net (fo=1, routed)           0.049     1.597    RGBBlink/cnt_reg_n_0_[20]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.629 r  RGBBlink/cnt_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.010     1.639    RGBBlink/cnt_reg[16]_i_1_n_11
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.225     2.016    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[20]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X96Y166        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.559    RGBBlink/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.600ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[17]/Q
                         net (fo=1, routed)           0.048     1.598    RGBBlink/cnt_reg_n_0_[17]
    SLICE_X96Y166        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.643    RGBBlink/cnt_reg[16]_i_1_n_14
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.228     2.019    RGBBlink/extra_clk_BUFG
    SLICE_X96Y166        FDRE                                         r  RGBBlink/cnt_reg[17]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X96Y166        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RGBBlink/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            RGBBlink/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by extra_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             extra_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (extra_clk rise@0.000ns - extra_clk rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Net Delay (Source):      1.047ns (routing 0.538ns, distribution 0.509ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.600ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.049     0.049 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.077    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.077 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.427    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.454 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.047     1.501    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y165        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.550 r  RGBBlink/cnt_reg[9]/Q
                         net (fo=1, routed)           0.048     1.598    RGBBlink/cnt_reg_n_0_[9]
    SLICE_X96Y165        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.630 r  RGBBlink/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.013     1.643    RGBBlink/cnt_reg[8]_i_1_n_14
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock extra_clk rise edge)
                                                      0.000     0.000 r  
    AK31                                              0.000     0.000 r  extra_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/extra_clk_ibuf/I
    HPIOBDIFFINBUF_X1Y61 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.303     0.303 r  PicoFramework/extra_clk_ibuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.351    PicoFramework/extra_clk_ibuf/OUT
    AK31                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.351 r  PicoFramework/extra_clk_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     0.760    extra_clk
    BUFGCE_X1Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.791 r  extra_clk_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=32, routed)          1.227     2.018    RGBBlink/extra_clk_BUFG
    SLICE_X96Y165        FDRE                                         r  RGBBlink/cnt_reg[9]/C
                         clock pessimism             -0.512     1.506    
    SLICE_X96Y165        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.562    RGBBlink/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         extra_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { extra_clk_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         5.000       3.621      BUFGCE_X1Y48   extra_clk_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y164  RGBBlink/cnt_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y165  RGBBlink/cnt_reg[15]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y166  RGBBlink/cnt_reg[16]/C
Min Period        n/a     FDRE/C    n/a            0.550         5.000       4.450      SLICE_X96Y166  RGBBlink/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y167  RGBBlink/cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y164  RGBBlink/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y165  RGBBlink/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X96Y166  RGBBlink/cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.001ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.467ns (24.527%)  route 1.437ns (75.473%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 12.273 - 10.000 ) 
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.706ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.639ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.954     2.683    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sys_clk
    SLICE_X141Y9         FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y9         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.800 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[7].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.805     3.605    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/sync_reg[3]_0[6]
    SLICE_X140Y40        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     3.793 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/fsm[2]_i_4/O
                         net (fo=1, routed)           0.537     4.330    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/fsm_reg[2]
    SLICE_X140Y67        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.040     4.370 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_phystatus/sync_vec[5].sync_cell_i/FSM_sequential_fsm[0]_i_7/O
                         net (fo=1, routed)           0.000     4.370    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm_reg[0]_0
    SLICE_X140Y67        MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.058     4.428 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/FSM_sequential_fsm_reg[0]_i_3/O
                         net (fo=1, routed)           0.026     4.454    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[2]_0
    SLICE_X140Y67        MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.064     4.518 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[0]_i_1/O
                         net (fo=1, routed)           0.069     4.587    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_qpll1lock_n_3
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.767    12.273    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.289    12.563    
                         clock uncertainty           -0.035    12.527    
    SLICE_X140Y67        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.587    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                          -4.587    
  -------------------------------------------------------------------
                         slack                                  8.001    

Slack (MET) :             8.124ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.625ns (35.271%)  route 1.147ns (64.729%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 12.262 - 10.000 ) 
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.706ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.639ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.954     2.683    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sys_clk
    SLICE_X141Y55        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y55        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.800 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.501     3.301    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync[3]
    SLICE_X141Y62        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.489 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/fsm[0]_i_12/O
                         net (fo=2, routed)           0.330     3.819    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X140Y66        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     3.935 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.281     4.216    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X139Y68        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.204     4.420 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_1/O
                         net (fo=1, routed)           0.035     4.455    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_1
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.756    12.262    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.289    12.552    
                         clock uncertainty           -0.035    12.516    
    SLICE_X139Y68        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    12.578    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                  8.124    

Slack (MET) :             8.144ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.609ns (34.820%)  route 1.140ns (65.180%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 12.262 - 10.000 ) 
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 0.706ns, distribution 1.248ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.639ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.954     2.683    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sys_clk
    SLICE_X141Y55        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y55        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.800 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync_reg[3]/Q
                         net (fo=1, routed)           0.501     3.301    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/sync[3]
    SLICE_X141Y62        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.489 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[6].sync_cell_i/fsm[0]_i_12/O
                         net (fo=2, routed)           0.330     3.819    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/sync_reg[3]_1
    SLICE_X140Y66        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     3.935 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.282     4.217    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/resetdone_a
    SLICE_X139Y68        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     4.405 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.027     4.432    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.756    12.262    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.289    12.552    
                         clock uncertainty           -0.035    12.516    
    SLICE_X139Y68        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.575    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  8.144    

Slack (MET) :             8.787ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.388ns (34.643%)  route 0.732ns (65.357%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.706ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.988     2.717    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y68        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.830 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.448     3.278    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X139Y67        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     3.482 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=4, routed)           0.257     3.739    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X140Y66        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.071     3.810 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.027     3.837    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X140Y66        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y66        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X140Y66        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.059    12.624    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  8.787    

Slack (MET) :             8.855ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.284ns (26.717%)  route 0.779ns (73.283%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 12.273 - 10.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.706ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.639ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.988     2.717    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y68        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.831 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=16, routed)          0.441     3.272    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[1]
    SLICE_X139Y67        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.040     3.312 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2/O
                         net (fo=4, routed)           0.126     3.438    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_2_n_0
    SLICE_X139Y67        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     3.568 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.212     3.780    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[3]
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.767    12.273    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism              0.336    12.609    
                         clock uncertainty           -0.035    12.574    
    SLICE_X140Y67        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.061    12.635    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.635    
                         arrival time                          -3.780    
  -------------------------------------------------------------------
                         slack                                  8.855    

Slack (MET) :             8.890ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.293ns (32.269%)  route 0.615ns (67.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.706ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.988     2.717    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y68        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.834 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.259     3.093    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X142Y68        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     3.269 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_i_1/O
                         net (fo=2, routed)           0.356     3.625    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_0
    SLICE_X142Y70        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y70        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X142Y70        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.050    12.515    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -3.625    
  -------------------------------------------------------------------
                         slack                                  8.890    

Slack (MET) :             8.895ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.293ns (32.340%)  route 0.613ns (67.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.706ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.988     2.717    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y68        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.834 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/Q
                         net (fo=17, routed)          0.259     3.093    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/fsm__0[2]
    SLICE_X142Y68        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     3.269 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_i_1/O
                         net (fo=2, routed)           0.354     3.623    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_0
    SLICE_X142Y70        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y70        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X142Y70        FDPE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047    12.518    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  8.895    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.550ns (52.281%)  route 0.502ns (47.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.258ns = ( 12.258 - 10.000 ) 
    Source Clock Delay      (SCD):    2.721ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.992ns (routing 0.706ns, distribution 1.286ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.639ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.992     2.721    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y68        SRL16E                                       r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y68        SRL16E (Prop_G6LUT_SLICEM_CLK_Q)
                                                      0.550     3.271 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3/Q
                         net (fo=1, routed)           0.502     3.773    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3_n_0
    SLICE_X142Y69        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.752    12.258    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y69        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[3]/C
                         clock pessimism              0.398    12.656    
                         clock uncertainty           -0.035    12.621    
    SLICE_X142Y69        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    12.680    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.449ns (42.358%)  route 0.611ns (57.641%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 12.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.706ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.639ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.988     2.717    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y68        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.830 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.448     3.278    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X139Y67        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     3.482 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=4, routed)           0.136     3.618    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X139Y67        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.132     3.750 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.027     3.777    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.760    12.266    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.397    12.663    
                         clock uncertainty           -0.035    12.628    
    SLICE_X139Y67        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.060    12.688    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -3.777    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             8.912ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.449ns (42.398%)  route 0.610ns (57.601%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 12.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.717ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.706ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.639ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.988     2.717    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y68        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.830 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.448     3.278    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X139Y67        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.204     3.482 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3/O
                         net (fo=4, routed)           0.136     3.618    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_3_n_0
    SLICE_X139Y67        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.132     3.750 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.026     3.776    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.760    12.266    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.397    12.663    
                         clock uncertainty           -0.035    12.628    
    SLICE_X139Y67        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060    12.688    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  8.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.896ns (routing 0.361ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.410ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.896     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y70        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y70        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/Q
                         net (fo=1, routed)           0.161     1.358    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset
    SLICE_X142Y71        SRL16E                                       r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.062     1.449    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y71        SRL16E                                       r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
                         clock pessimism             -0.260     1.189    
    SLICE_X142Y71        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     1.309    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.465ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Net Delay (Source):      0.904ns (routing 0.361ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.410ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.904     1.156    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y67        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.205 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/Q
                         net (fo=2, routed)           0.035     1.240    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg_n_0_[1]
    SLICE_X140Y67        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     1.255 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.012     1.267    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt[1]
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.078     1.465    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism             -0.303     1.161    
    SLICE_X140Y67        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.217    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      0.894ns (routing 0.361ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.410ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.894     1.146    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y68        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.195 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/Q
                         net (fo=16, routed)          0.035     1.230    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm_reg[2][1]
    SLICE_X139Y68        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.015     1.245 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone/sync_vec[1].sync_cell_i/FSM_sequential_fsm[1]_i_1/O
                         net (fo=1, routed)           0.016     1.261    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sync_txresetdone_n_2
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.060     1.447    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism             -0.295     1.151    
    SLICE_X139Y68        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.207    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.063ns (55.263%)  route 0.051ns (44.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.896ns (routing 0.361ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.410ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.896     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y67        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.196 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/Q
                         net (fo=3, routed)           0.037     1.233    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[6]
    SLICE_X139Y67        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     1.248 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]_i_1/O
                         net (fo=1, routed)           0.014     1.262    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[7]
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.066     1.453    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism             -0.300     1.152    
    SLICE_X139Y67        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.208    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.898ns (routing 0.361ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.410ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.898     1.150    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y67        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.199 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/Q
                         net (fo=5, routed)           0.040     1.239    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[4]
    SLICE_X139Y67        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     1.254 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]_i_1/O
                         net (fo=1, routed)           0.012     1.266    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[5]
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.069     1.456    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism             -0.300     1.155    
    SLICE_X139Y67        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.211    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      0.896ns (routing 0.361ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.410ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.896     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y66        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y66        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/Q
                         net (fo=2, routed)           0.036     1.233    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[8]
    SLICE_X140Y66        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.248 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]_i_1/O
                         net (fo=1, routed)           0.016     1.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[8]
    SLICE_X140Y66        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.062     1.449    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y66        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism             -0.295     1.153    
    SLICE_X140Y66        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.209    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.064ns (55.172%)  route 0.052ns (44.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Net Delay (Source):      0.894ns (routing 0.361ns, distribution 0.533ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.410ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.894     1.146    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y68        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.195 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.037     1.232    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[2]
    SLICE_X139Y68        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     1.247 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.015     1.262    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[2]
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.060     1.447    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.295     1.151    
    SLICE_X139Y68        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.207    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.064ns (54.237%)  route 0.054ns (45.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.898ns (routing 0.361ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.410ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.898     1.150    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y67        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.199 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/Q
                         net (fo=6, routed)           0.038     1.237    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[0]
    SLICE_X139Y67        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.015     1.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     1.268    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[0]_i_1_n_0
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.069     1.456    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism             -0.300     1.155    
    SLICE_X139Y67        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.211    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.063ns (53.390%)  route 0.055ns (46.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.896ns (routing 0.361ns, distribution 0.535ns)
  Clock Net Delay (Destination): 1.066ns (routing 0.410ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.896     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y67        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.196 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/Q
                         net (fo=3, routed)           0.039     1.235    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[6]
    SLICE_X139Y67        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.250 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]_i_1/O
                         net (fo=1, routed)           0.016     1.266    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[6]
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.066     1.453    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism             -0.300     1.152    
    SLICE_X139Y67        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.056     1.208    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.898ns (routing 0.361ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.410ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.898     1.150    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y67        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.199 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/Q
                         net (fo=5, routed)           0.041     1.240    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg_n_0_[4]
    SLICE_X139Y67        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.255 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]_i_1/O
                         net (fo=1, routed)           0.015     1.270    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt[4]
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.069     1.456    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism             -0.300     1.155    
    SLICE_X139Y67        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.211    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFG_GT/I             n/a            1.379         10.000      8.621      BUFG_GT_X1Y25       PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/I
Min Period        n/a     SRL16E/CLK            n/a            1.116         10.000      8.884      SLICE_X142Y71       PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y3  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y4  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y6  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y7  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[18]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 1.019ns (36.787%)  route 1.751ns (63.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 6.215 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.727ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.469 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=132, routed)         0.946     4.415    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y4         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.091     4.506 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.805     5.311    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[18]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.886     6.215    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.326     6.541    
                         clock uncertainty           -0.035     6.506    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[18])
                                                     -0.967     5.539    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.539    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[16]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.891ns  (logic 1.019ns (35.247%)  route 1.872ns (64.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 6.215 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.727ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.469 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=132, routed)         0.946     4.415    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y4         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.091     4.506 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.926     5.432    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[16]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.886     6.215    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.326     6.541    
                         clock uncertainty           -0.035     6.506    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[16])
                                                     -0.835     5.671    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.671    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[19]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 1.019ns (35.419%)  route 1.858ns (64.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 6.215 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.727ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.469 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=132, routed)         0.946     4.415    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y4         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.091     4.506 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.912     5.418    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[19]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.886     6.215    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.326     6.541    
                         clock uncertainty           -0.035     6.506    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[19])
                                                     -0.827     5.679    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.679    
                         arrival time                          -5.418    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[17]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 1.019ns (35.779%)  route 1.829ns (64.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 6.215 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.727ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.469 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=132, routed)         0.946     4.415    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y4         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.091     4.506 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.883     5.389    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[17]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.886     6.215    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.326     6.541    
                         clock uncertainty           -0.035     6.506    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[17])
                                                     -0.820     5.686    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[20]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 1.019ns (34.766%)  route 1.912ns (65.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 6.215 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.727ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.469 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=132, routed)         0.946     4.415    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y4         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.091     4.506 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.966     5.472    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[20]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.886     6.215    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.326     6.541    
                         clock uncertainty           -0.035     6.506    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[20])
                                                     -0.711     5.795    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.795    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[14]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 1.019ns (35.443%)  route 1.856ns (64.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 6.215 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.727ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.469 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=132, routed)         0.946     4.415    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y4         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.091     4.506 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.910     5.416    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[14]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.886     6.215    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.326     6.541    
                         clock uncertainty           -0.035     6.506    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[14])
                                                     -0.701     5.805    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.805    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 PicoFramework/app/PIO_EP/rst_q3_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2/RST
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.114ns (3.740%)  route 2.934ns (96.260%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 6.261 - 4.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.258ns (routing 0.801ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.727ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.258     2.655    PicoFramework/app/PIO_EP/CLK
    SLICE_X142Y9         FDRE                                         r  PicoFramework/app/PIO_EP/rst_q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y9         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.769 r  PicoFramework/app/PIO_EP/rst_q3_reg/Q
                         net (fo=274, routed)         2.934     5.703    PicoFramework/app/PIO_EP/iwr_q_fifo/rst_q3_reg
    RAMB36_X15Y6         FIFO36E2                                     r  PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2/RST
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.932     6.261    PicoFramework/app/PIO_EP/iwr_q_fifo/CLK
    RAMB36_X15Y6         FIFO36E2                                     r  PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2/WRCLK
                         clock pessimism              0.198     6.459    
                         clock uncertainty           -0.035     6.423    
    RAMB36_X15Y6         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_RST)
                                                     -0.327     6.096    PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2
  -------------------------------------------------------------------
                         required time                          6.096    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[21]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 1.019ns (34.719%)  route 1.916ns (65.281%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 6.215 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.727ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.469 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=132, routed)         0.946     4.415    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y4         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.091     4.506 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.970     5.476    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[21]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.886     6.215    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.326     6.541    
                         clock uncertainty           -0.035     6.506    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[21])
                                                     -0.599     5.907    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 PicoFramework/app/PIO_EP/rst_q3_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/iwr_wr_q_fifo/fifo2/RST
                            (rising edge-triggered cell FIFO36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.114ns (3.775%)  route 2.906ns (96.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 6.287 - 4.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.258ns (routing 0.801ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.727ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.258     2.655    PicoFramework/app/PIO_EP/CLK
    SLICE_X142Y9         FDRE                                         r  PicoFramework/app/PIO_EP/rst_q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y9         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     2.769 r  PicoFramework/app/PIO_EP/rst_q3_reg/Q
                         net (fo=274, routed)         2.906     5.675    PicoFramework/app/PIO_EP/iwr_wr_q_fifo/rst_q3_reg
    RAMB36_X16Y7         FIFO36E2                                     r  PicoFramework/app/PIO_EP/iwr_wr_q_fifo/fifo2/RST
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.958     6.287    PicoFramework/app/PIO_EP/iwr_wr_q_fifo/CLK
    RAMB36_X16Y7         FIFO36E2                                     r  PicoFramework/app/PIO_EP/iwr_wr_q_fifo/fifo2/WRCLK
                         clock pessimism              0.198     6.485    
                         clock uncertainty           -0.035     6.449    
    RAMB36_X16Y7         FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_RST)
                                                     -0.327     6.122    PicoFramework/app/PIO_EP/iwr_wr_q_fifo/fifo2
  -------------------------------------------------------------------
                         required time                          6.122    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[13]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 1.019ns (36.655%)  route 1.761ns (63.345%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 6.215 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.727ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_MAXISRCTVALID)
                                                      0.928     3.469 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISRCTVALID
                         net (fo=132, routed)         0.946     4.415    PicoFramework/core/m_axis_rc_tvalid
    SLICE_X124Y4         LUT1 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.091     4.506 r  PicoFramework/core/pcie3_ultrascale_0_i_i_2/O
                         net (fo=22, routed)          0.815     5.321    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/m_axis_cq_tready
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MAXISCQTREADY[13]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.886     6.215    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                         clock pessimism              0.326     6.541    
                         clock uncertainty           -0.035     6.506    
    PCIE_3_1_X0Y0        PCIE_3_1 (Setup_PCIE_3_1_USERCLK_MAXISCQTREADY[13])
                                                     -0.663     5.843    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  0.522    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[19]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.021ns (routing 0.416ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.470ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.021     1.139    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X140Y36        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y36        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.187 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[19]/Q
                         net (fo=1, routed)           0.136     1.323    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[275]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[19]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.131     1.296    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.156     1.140    
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[19])
                                                      0.169     1.309    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.048ns (26.374%)  route 0.134ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    1.148ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.030ns (routing 0.416ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.470ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.030     1.148    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X141Y1         FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y1         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.196 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_data_q_reg[3]/Q
                         net (fo=1, routed)           0.134     1.330    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[3]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.145     1.310    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.156     1.154    
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[3])
                                                      0.157     1.311    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[17]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.013ns (routing 0.416ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.470ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.013     1.131    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/CLK
    SLICE_X139Y34        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y34        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.179 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_5_inst/pipe_stages_1.pipe_tx_data_q_reg[17]/Q
                         net (fo=1, routed)           0.147     1.326    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[273]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.131     1.296    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[2]
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.156     1.140    
    GTHE3_CHANNEL_X1Y2   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[17])
                                                      0.166     1.306    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/isd_seq_diff_local_pp_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/isd_seq_diff_max_p_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.063ns (40.127%)  route 0.094ns (59.873%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.042ns (routing 0.415ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.468ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.042     1.160    PicoFramework/app/PIO_EP/CLK
    SLICE_X138Y13        FDRE                                         r  PicoFramework/app/PIO_EP/isd_seq_diff_local_pp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y13        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.208 r  PicoFramework/app/PIO_EP/isd_seq_diff_local_pp_reg[31]/Q
                         net (fo=34, routed)          0.082     1.290    PicoFramework/app/PIO_EP/isd_seq_diff_local_pp[31]
    SLICE_X140Y14        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     1.305 r  PicoFramework/app/PIO_EP/isd_seq_diff_max_p[26]_i_1/O
                         net (fo=1, routed)           0.012     1.317    PicoFramework/app/PIO_EP/isd_seq_diff_max_p[26]_i_1_n_0
    SLICE_X140Y14        FDRE                                         r  PicoFramework/app/PIO_EP/isd_seq_diff_max_p_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.231     1.396    PicoFramework/app/PIO_EP/CLK
    SLICE_X140Y14        FDRE                                         r  PicoFramework/app/PIO_EP/isd_seq_diff_max_p_reg[26]/C
                         clock pessimism             -0.155     1.241    
    SLICE_X140Y14        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.297    PicoFramework/app/PIO_EP/isd_seq_diff_max_p_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[37]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.134ns (38.953%)  route 0.210ns (61.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.024ns (routing 0.419ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.474ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.024     1.142    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y9         RAMB36E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y9         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.134     1.276 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTBDOUT[1]
                         net (fo=1, routed)           0.210     1.486    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[37]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[37]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.169     1.334    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.158     1.176    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[37])
                                                      0.290     1.466    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[62]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.137ns (38.162%)  route 0.222ns (61.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.146ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Net Delay (Source):      1.028ns (routing 0.419ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.474ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.028     1.146    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y3         RAMB18E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y3         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKARDCLK_DOUTPBDOUTP[0])
                                                      0.137     1.283 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_req_inst/bram_req_8k_inst/RAMB18E2[1].ramb18e2_inst/DOUTPBDOUTP[0]
                         net (fo=1, routed)           0.222     1.505    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREQUESTRAMREADDATA[62]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREQUESTRAMREADDATA[62]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.169     1.334    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.159     1.175    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREQUESTRAMREADDATA[62])
                                                      0.309     1.484    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[8]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.048ns (26.966%)  route 0.130ns (73.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.026ns (routing 0.416ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.470ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.026     1.144    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X141Y19        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y19        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.192 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[8]/Q
                         net (fo=1, routed)           0.130     1.322    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[136]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.134     1.299    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.156     1.143    
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[8])
                                                      0.157     1.300    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[33]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.138ns (38.122%)  route 0.224ns (61.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.023ns (routing 0.419ns, distribution 0.604ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.474ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.023     1.141    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/CORECLKMIREQUESTRAM
    RAMB18_X16Y9         RAMB18E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X16Y9         RAMB18E2 (Prop_RAMB18E2_U_RAMB181_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.138     1.279 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/DOUTBDOUT[14]
                         net (fo=1, routed)           0.224     1.503    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MICOMPLETIONRAMREADDATA[33]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MICOMPLETIONRAMREADDATA[33]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.169     1.334    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.158     1.176    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MICOMPLETIONRAMREADDATA[33])
                                                      0.305     1.481    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.141ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.023ns (routing 0.416ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.134ns (routing 0.470ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.023     1.141    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/CLK
    SLICE_X140Y21        FDRE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y21        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.189 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_6_inst/pipe_stages_1.pipe_tx_data_q_reg[21]/Q
                         net (fo=1, routed)           0.158     1.347    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txdata_in[149]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXDATA[21]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y36        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=2063, routed)        1.134     1.299    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txusrclk2_in[1]
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL                                r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.156     1.143    
    GTHE3_CHANNEL_X1Y1   GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[21])
                                                      0.180     1.323    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[17]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_out[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.142ns (38.482%)  route 0.227ns (61.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.334ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.026ns (routing 0.419ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.474ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.026     1.144    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y9         RAMB36E2                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y9         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTPADOUTP[1])
                                                      0.142     1.286 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[0].ramb36e2_inst/DOUTPADOUTP[1]
                         net (fo=1, routed)           0.227     1.513    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[17]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[17]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=33, routed)          1.169     1.334    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.158     1.176    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[17])
                                                      0.313     1.489    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Min Period        n/a     PCIE_3_1/USERCLK         n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK   n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a               2.443         4.000       1.557      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y1  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y5  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK   n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    PCIE_3_1/CORECLK         PCIE_3_1/PIPECLK  0.374         0.244       0.130      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/CORECLK         PCIE_3_1/USERCLK  0.374         0.239       0.135      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Fast    PCIE_3_1/USERCLK         PCIE_3_1/PIPECLK  0.374         0.229       0.145      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK  0.374         0.214       0.160      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Fast    PCIE_3_1/USERCLK         PCIE_3_1/CORECLK  0.374         0.210       0.164      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Fast    PCIE_3_1/PIPECLK         PCIE_3_1/CORECLK  0.374         0.200       0.174      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Max Skew          Slow    PCIE_3_1/CORECLK         PCIE_3_1/USERCLK  0.609         0.347       0.262      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/CORECLK         PCIE_3_1/PIPECLK  0.609         0.346       0.263      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Max Skew          Slow    PCIE_3_1/USERCLK         PCIE_3_1/PIPECLK  0.609         0.325       0.284      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Max Skew          Slow    PCIE_3_1/PIPECLK         PCIE_3_1/USERCLK  0.609         0.318       0.291      PCIE_3_1_X0Y0       PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk
  To Clock:  mcap_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_picoclk
  To Clock:  sys_picoclk

Setup :            0  Failing Endpoints,  Worst Slack      235.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      119.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             235.867ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.938ns (23.941%)  route 2.980ns (76.059%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 245.544 - 240.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.975ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.895ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.286     6.401    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.514 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/Q
                         net (fo=2, routed)           0.393     6.907    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[2]
    SLICE_X132Y67        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.092 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9/O
                         net (fo=1, routed)           0.327     7.419    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9_n_0
    SLICE_X131Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5/O
                         net (fo=1, routed)           0.154     7.613    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5_n_0
    SLICE_X131Y69        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.786 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.172     7.958    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X130Y69        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     8.143 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         0.279     8.422    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y70        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     8.492 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.242     8.734    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X132Y65        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          1.413    10.319    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X129Y67        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932   242.261    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107   242.368 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073   243.441    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.516 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.028   245.544    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y67        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[23]/C
                         clock pessimism              0.725   246.269    
                         clock uncertainty           -0.035   246.234    
    SLICE_X129Y67        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048   246.186    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[23]
  -------------------------------------------------------------------
                         required time                        246.186    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                235.867    

Slack (MET) :             235.872ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.938ns (23.965%)  route 2.976ns (76.035%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.544ns = ( 245.544 - 240.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.975ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.895ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.286     6.401    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.514 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/Q
                         net (fo=2, routed)           0.393     6.907    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[2]
    SLICE_X132Y67        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.092 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9/O
                         net (fo=1, routed)           0.327     7.419    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9_n_0
    SLICE_X131Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5/O
                         net (fo=1, routed)           0.154     7.613    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5_n_0
    SLICE_X131Y69        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.786 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.172     7.958    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X130Y69        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     8.143 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         0.279     8.422    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y70        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     8.492 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.242     8.734    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X132Y65        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          1.409    10.315    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X129Y67        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932   242.261    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107   242.368 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073   243.441    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.516 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.028   245.544    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y67        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[14]/C
                         clock pessimism              0.725   246.269    
                         clock uncertainty           -0.035   246.234    
    SLICE_X129Y67        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047   246.187    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[14]
  -------------------------------------------------------------------
                         required time                        246.187    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                235.872    

Slack (MET) :             236.106ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.938ns (25.461%)  route 2.746ns (74.539%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 245.549 - 240.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.975ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.895ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.286     6.401    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.514 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/Q
                         net (fo=2, routed)           0.393     6.907    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[2]
    SLICE_X132Y67        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.092 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9/O
                         net (fo=1, routed)           0.327     7.419    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9_n_0
    SLICE_X131Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5/O
                         net (fo=1, routed)           0.154     7.613    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5_n_0
    SLICE_X131Y69        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.786 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.172     7.958    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X130Y69        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     8.143 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         0.279     8.422    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y70        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     8.492 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.242     8.734    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X132Y65        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          1.179    10.085    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X130Y66        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932   242.261    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107   242.368 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073   243.441    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.516 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.033   245.549    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X130Y66        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]/C
                         clock pessimism              0.725   246.274    
                         clock uncertainty           -0.035   246.239    
    SLICE_X130Y66        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048   246.191    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[5]
  -------------------------------------------------------------------
                         required time                        246.191    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                236.106    

Slack (MET) :             236.110ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.938ns (25.482%)  route 2.743ns (74.518%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.549ns = ( 245.549 - 240.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.975ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.895ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.286     6.401    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.514 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/Q
                         net (fo=2, routed)           0.393     6.907    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[2]
    SLICE_X132Y67        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.092 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9/O
                         net (fo=1, routed)           0.327     7.419    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9_n_0
    SLICE_X131Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5/O
                         net (fo=1, routed)           0.154     7.613    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5_n_0
    SLICE_X131Y69        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.786 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.172     7.958    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X130Y69        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     8.143 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         0.279     8.422    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y70        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     8.492 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.242     8.734    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X132Y65        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          1.176    10.082    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X130Y66        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932   242.261    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107   242.368 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073   243.441    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.516 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.033   245.549    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X130Y66        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]/C
                         clock pessimism              0.725   246.274    
                         clock uncertainty           -0.035   246.239    
    SLICE_X130Y66        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047   246.192    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[28]
  -------------------------------------------------------------------
                         required time                        246.192    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                236.110    

Slack (MET) :             236.251ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.938ns (26.512%)  route 2.600ns (73.488%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 245.548 - 240.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.975ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.895ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.286     6.401    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.514 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/Q
                         net (fo=2, routed)           0.393     6.907    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[2]
    SLICE_X132Y67        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.092 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9/O
                         net (fo=1, routed)           0.327     7.419    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9_n_0
    SLICE_X131Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5/O
                         net (fo=1, routed)           0.154     7.613    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5_n_0
    SLICE_X131Y69        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.786 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.172     7.958    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X130Y69        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     8.143 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         0.279     8.422    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y70        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     8.492 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.242     8.734    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X132Y65        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          1.033     9.939    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932   242.261    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107   242.368 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073   243.441    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.516 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.032   245.548    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[19]/C
                         clock pessimism              0.725   246.273    
                         clock uncertainty           -0.035   246.238    
    SLICE_X130Y68        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048   246.190    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[19]
  -------------------------------------------------------------------
                         required time                        246.190    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                236.251    

Slack (MET) :             236.251ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.938ns (26.512%)  route 2.600ns (73.488%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 245.548 - 240.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.975ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.895ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.286     6.401    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.514 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/Q
                         net (fo=2, routed)           0.393     6.907    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[2]
    SLICE_X132Y67        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.092 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9/O
                         net (fo=1, routed)           0.327     7.419    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9_n_0
    SLICE_X131Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5/O
                         net (fo=1, routed)           0.154     7.613    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5_n_0
    SLICE_X131Y69        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.786 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.172     7.958    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X130Y69        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     8.143 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         0.279     8.422    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y70        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     8.492 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.242     8.734    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X132Y65        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          1.033     9.939    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932   242.261    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107   242.368 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073   243.441    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.516 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.032   245.548    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[20]/C
                         clock pessimism              0.725   246.273    
                         clock uncertainty           -0.035   246.238    
    SLICE_X130Y68        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048   246.190    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[20]
  -------------------------------------------------------------------
                         required time                        246.190    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                236.251    

Slack (MET) :             236.251ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.938ns (26.512%)  route 2.600ns (73.488%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 245.548 - 240.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.975ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.895ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.286     6.401    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.514 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/Q
                         net (fo=2, routed)           0.393     6.907    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[2]
    SLICE_X132Y67        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.092 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9/O
                         net (fo=1, routed)           0.327     7.419    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9_n_0
    SLICE_X131Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5/O
                         net (fo=1, routed)           0.154     7.613    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5_n_0
    SLICE_X131Y69        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.786 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.172     7.958    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X130Y69        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     8.143 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         0.279     8.422    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y70        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     8.492 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.242     8.734    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X132Y65        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          1.033     9.939    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932   242.261    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107   242.368 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073   243.441    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.516 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.032   245.548    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[3]/C
                         clock pessimism              0.725   246.273    
                         clock uncertainty           -0.035   246.238    
    SLICE_X130Y68        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048   246.190    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[3]
  -------------------------------------------------------------------
                         required time                        246.190    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                236.251    

Slack (MET) :             236.251ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.938ns (26.512%)  route 2.600ns (73.488%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 245.548 - 240.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.975ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.895ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.286     6.401    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.514 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/Q
                         net (fo=2, routed)           0.393     6.907    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[2]
    SLICE_X132Y67        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.092 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9/O
                         net (fo=1, routed)           0.327     7.419    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9_n_0
    SLICE_X131Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5/O
                         net (fo=1, routed)           0.154     7.613    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5_n_0
    SLICE_X131Y69        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.786 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.172     7.958    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X130Y69        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     8.143 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         0.279     8.422    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y70        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     8.492 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.242     8.734    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X132Y65        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          1.033     9.939    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932   242.261    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107   242.368 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073   243.441    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.516 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.032   245.548    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[7]/C
                         clock pessimism              0.725   246.273    
                         clock uncertainty           -0.035   246.238    
    SLICE_X130Y68        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048   246.190    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[7]
  -------------------------------------------------------------------
                         required time                        246.190    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                236.251    

Slack (MET) :             236.255ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.938ns (26.535%)  route 2.597ns (73.465%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 245.548 - 240.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.975ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.895ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.286     6.401    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.514 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/Q
                         net (fo=2, routed)           0.393     6.907    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[2]
    SLICE_X132Y67        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.092 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9/O
                         net (fo=1, routed)           0.327     7.419    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9_n_0
    SLICE_X131Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5/O
                         net (fo=1, routed)           0.154     7.613    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5_n_0
    SLICE_X131Y69        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.786 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.172     7.958    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X130Y69        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     8.143 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         0.279     8.422    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y70        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     8.492 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.242     8.734    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X132Y65        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          1.030     9.936    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932   242.261    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107   242.368 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073   243.441    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.516 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.032   245.548    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[12]/C
                         clock pessimism              0.725   246.273    
                         clock uncertainty           -0.035   246.238    
    SLICE_X130Y68        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047   246.191    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[12]
  -------------------------------------------------------------------
                         required time                        246.191    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                236.255    

Slack (MET) :             236.255ns  (required time - arrival time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            240.000ns  (sys_picoclk rise@240.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.938ns (26.535%)  route 2.597ns (73.465%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.548ns = ( 245.548 - 240.000 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.286ns (routing 0.975ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.032ns (routing 0.895ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.286     6.401    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y68        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.514 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.wr_len_reg[2]/Q
                         net (fo=2, routed)           0.393     6.907    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_len_reg[2]
    SLICE_X132Y67        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     7.092 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9/O
                         net (fo=1, routed)           0.327     7.419    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_9_n_0
    SLICE_X131Y71        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     7.459 f  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5/O
                         net (fo=1, routed)           0.154     7.613    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_5_n_0
    SLICE_X131Y69        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     7.786 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4/O
                         net (fo=3, routed)           0.172     7.958    PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_4_n_0
    SLICE_X130Y69        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.185     8.143 r  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/W32.wr_byte[1]_i_2/O
                         net (fo=101, routed)         0.279     8.422    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.wr_byte_reg[0][0]
    SLICE_X131Y70        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.070     8.492 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3/O
                         net (fo=32, routed)          0.242     8.734    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_3_n_0
    SLICE_X132Y65        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.906 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.PicoAddr[31]_i_1/O
                         net (fo=31, routed)          1.030     9.936    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_162
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                    240.000   240.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000   240.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046   240.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283   240.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932   242.261    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107   242.368 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073   243.441    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075   243.516 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         2.032   245.548    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X130Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[13]/C
                         clock pessimism              0.725   246.273    
                         clock uncertainty           -0.035   246.238    
    SLICE_X130Y68        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047   246.191    PicoFramework/app/FrameworkPicoBus/s2pb/W32.PicoAddr_reg[13]
  -------------------------------------------------------------------
                         required time                        246.191    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                236.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[23]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      0.979ns (routing 0.448ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.979     2.780    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y58        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y58        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.829 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[23]/Q
                         net (fo=1, routed)           0.132     2.961    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[23]
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.456    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.559     2.897    
    RAMB36_X17Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[23])
                                                      0.029     2.926    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[29]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      0.979ns (routing 0.448ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.979     2.780    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y59        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y59        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.829 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[29]/Q
                         net (fo=1, routed)           0.132     2.961    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[29]
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.456    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.559     2.897    
    RAMB36_X17Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[29])
                                                      0.029     2.926    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[61]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      0.979ns (routing 0.448ns, distribution 0.531ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.979     2.780    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y59        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y59        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.829 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[61]/Q
                         net (fo=1, routed)           0.132     2.961    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[61]
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[61]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.456    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.559     2.897    
    RAMB36_X17Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[61])
                                                      0.029     2.926    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[3]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      0.969ns (routing 0.448ns, distribution 0.521ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.969     2.770    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y58        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y58        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.818 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[75]/Q
                         net (fo=1, routed)           0.144     2.962    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[75]
    RAMB36_X16Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.456    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.559     2.897    
    RAMB36_X16Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[3])
                                                      0.029     2.926    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[7]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.048ns (24.490%)  route 0.148ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      0.970ns (routing 0.448ns, distribution 0.522ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.970     2.771    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X129Y58        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y58        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.819 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[79]/Q
                         net (fo=1, routed)           0.148     2.967    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[79]
    RAMB36_X16Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/DIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.456    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X16Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
                         clock pessimism             -0.559     2.897    
    RAMB36_X16Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[7])
                                                      0.029     2.926    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 PicoFramework/app/TestCounter32/PicoDataOut_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[76]/D
                            (rising edge-triggered cell FDSE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.049ns (26.203%)  route 0.138ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Net Delay (Source):      1.001ns (routing 0.448ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.497ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.001     2.802    PicoFramework/app/TestCounter32/PicoClk
    SLICE_X131Y60        FDRE                                         r  PicoFramework/app/TestCounter32/PicoDataOut_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y60        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.851 r  PicoFramework/app/TestCounter32/PicoDataOut_reg[12]/Q
                         net (fo=4, routed)           0.138     2.989    PicoFramework/app/FrameworkPicoBus/s2pb/PicoDataOut_reg[28]_0[0]
    SLICE_X131Y57        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.135     3.396    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X131Y57        FDSE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[76]/C
                         clock pessimism             -0.509     2.887    
    SLICE_X131Y57        FDSE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     2.943    PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[76]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/cmd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/W32.rd_len_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.093ns (64.138%)  route 0.052ns (35.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Net Delay (Source):      0.999ns (routing 0.448ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.497ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.999     2.800    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X133Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/cmd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y68        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.848 r  PicoFramework/app/FrameworkPicoBus/s2pb/cmd_reg[5]/Q
                         net (fo=2, routed)           0.036     2.884    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/Q[5]
    SLICE_X133Y68        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.045     2.929 r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/W32.rd_len[5]_i_1/O
                         net (fo=1, routed)           0.016     2.945    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo_n_190
    SLICE_X133Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.rd_len_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.181     3.442    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X133Y68        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.rd_len_reg[5]/C
                         clock pessimism             -0.600     2.842    
    SLICE_X133Y68        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.898    PicoFramework/app/FrameworkPicoBus/s2pb/W32.rd_len_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.898    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[17]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Net Delay (Source):      0.968ns (routing 0.448ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.968     2.769    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X133Y56        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y56        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.817 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[17]/Q
                         net (fo=1, routed)           0.133     2.950    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[17]
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.456    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.583     2.873    
    RAMB36_X17Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[17])
                                                      0.029     2.902    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.902    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[18]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      0.968ns (routing 0.448ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.968     2.769    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y55        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y55        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     2.817 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[18]/Q
                         net (fo=1, routed)           0.158     2.975    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[18]
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.456    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.559     2.897    
    RAMB36_X17Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[18])
                                                      0.029     2.926    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[48]
                            (rising edge-triggered cell FIFO36E2 clocked by sys_picoclk  {rise@0.000ns fall@120.000ns period=240.000ns})
  Path Group:             sys_picoclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_picoclk rise@0.000ns - sys_picoclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.048ns (23.301%)  route 0.158ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      0.968ns (routing 0.448ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.497ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         0.968     2.769    PicoFramework/app/FrameworkPicoBus/s2pb/rd_rst_q_reg[4]
    SLICE_X132Y55        FDRE                                         r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y55        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.817 r  PicoFramework/app/FrameworkPicoBus/s2pb/W32.o_data_reg_reg[48]/Q
                         net (fo=1, routed)           0.158     2.975    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/o_data_reg[48]
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/DIN[48]
  -------------------------------------------------------------------    -------------------

                         (clock sys_picoclk rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
    X5Y0 (CLOCK_ROOT)    net (fo=441, routed)         1.195     3.456    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/clk_reg_reg
    RAMB36_X17Y11        FIFO36E2                                     r  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
                         clock pessimism             -0.559     2.897    
    RAMB36_X17Y11        FIFO36E2 (Hold_FIFO36E2_FIFO36_WRCLK_DIN[48])
                                                      0.029     2.926    PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_picoclk
Waveform(ns):       { 0.000 120.000 }
Period(ns):         240.000
Sources:            { PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E2/RDCLK  n/a            1.709         240.000     238.291    RAMB36_X16Y12  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.709         240.000     238.291    RAMB36_X17Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Min Period        n/a     FIFO36E2/WRCLK  n/a            1.709         240.000     238.291    RAMB36_X16Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Min Period        n/a     FIFO36E2/RDCLK  n/a            1.709         240.000     238.291    RAMB36_X17Y13  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X142Y73  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/power_on_rd_rst_reg_reg[3]_srl4/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X126Y71  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[3]_srl4/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X126Y71  PicoFramework/app/FrameworkPicoBus/s2pb/PicoRst_q_reg[6]_srl7/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.116         240.000     238.884    SLICE_X136Y70  PicoFramework/app/FrameworkPicoBus/s2pb/rst_qq__reg[3]_srl4/CLK
Min Period        n/a     FDRE/C          n/a            0.550         240.000     239.450    SLICE_X132Y66  PicoFramework/app/CardInfo/PicoDataOut_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         240.000     239.450    SLICE_X133Y65  PicoFramework/app/CardInfo/PicoDataOut_reg[24]/C
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y13  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Low Pulse Width   Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y12  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
Low Pulse Width   Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y13  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
Low Pulse Width   Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y12  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
Low Pulse Width   Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X142Y73  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/power_on_rd_rst_reg_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X142Y73  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/power_on_rd_rst_reg_reg[3]_srl4/CLK
High Pulse Width  Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y13  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
High Pulse Width  Slow    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y12  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
High Pulse Width  Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y12  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[1].__fifo__/RDCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
High Pulse Width  Slow    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
High Pulse Width  Fast    FIFO36E2/RDCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y13  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/FIFO36[0].__fifo__/RDCLK
High Pulse Width  Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X17Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[0].__fifo__/WRCLK
High Pulse Width  Fast    FIFO36E2/WRCLK  n/a            0.854         120.000     119.146    RAMB36_X16Y11  PicoFramework/app/FrameworkPicoBus/s2pb/so_fifo/FIFO36[1].__fifo__/WRCLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X142Y73  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/power_on_rd_rst_reg_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.558         120.000     119.442    SLICE_X126Y71  PicoFramework/app/FrameworkPicoBus/s2pb/si_fifo/rd_rst_q_reg[3]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dclk
  To Clock:  dclk

Setup :            0  Failing Endpoints,  Worst Slack    15356.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     7678.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15356.692ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.674ns (21.883%)  route 2.406ns (78.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 15368.651 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.016ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.659ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.246     6.361    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.508     7.983    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.066 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950    10.016    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.518 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           1.076    11.594    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172    11.766 r  PicoFramework/app/SystemMonitor/Vccaux[9]_i_1/O
                         net (fo=10, routed)          1.330    13.096    PicoFramework/app/SystemMonitor/Vccaux_1
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932 15362.262    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107 15362.369 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073 15363.442    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.518 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.005 15365.522    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104 15365.626 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.202 15366.828    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.903 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.748 15368.651    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
                         clock pessimism              1.220 15369.871    
                         clock uncertainty           -0.035 15369.836    
    SLICE_X132Y62        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047 15369.789    PicoFramework/app/SystemMonitor/Vccaux_reg[2]
  -------------------------------------------------------------------
                         required time                      15369.789    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                              15356.692    

Slack (MET) :             15356.692ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.674ns (21.883%)  route 2.406ns (78.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 15368.651 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.016ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.659ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.246     6.361    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.508     7.983    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.066 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950    10.016    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.518 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           1.076    11.594    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172    11.766 r  PicoFramework/app/SystemMonitor/Vccaux[9]_i_1/O
                         net (fo=10, routed)          1.330    13.096    PicoFramework/app/SystemMonitor/Vccaux_1
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932 15362.262    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107 15362.369 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073 15363.442    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.518 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.005 15365.522    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104 15365.626 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.202 15366.828    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.903 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.748 15368.651    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
                         clock pessimism              1.220 15369.871    
                         clock uncertainty           -0.035 15369.836    
    SLICE_X132Y62        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047 15369.789    PicoFramework/app/SystemMonitor/Vccaux_reg[3]
  -------------------------------------------------------------------
                         required time                      15369.789    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                              15356.692    

Slack (MET) :             15356.692ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.674ns (21.883%)  route 2.406ns (78.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 15368.651 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.016ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.659ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.246     6.361    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.508     7.983    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.066 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950    10.016    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.518 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           1.076    11.594    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172    11.766 r  PicoFramework/app/SystemMonitor/Vccaux[9]_i_1/O
                         net (fo=10, routed)          1.330    13.096    PicoFramework/app/SystemMonitor/Vccaux_1
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932 15362.262    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107 15362.369 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073 15363.442    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.518 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.005 15365.522    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104 15365.626 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.202 15366.828    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.903 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.748 15368.651    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[6]/C
                         clock pessimism              1.220 15369.871    
                         clock uncertainty           -0.035 15369.836    
    SLICE_X132Y62        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047 15369.789    PicoFramework/app/SystemMonitor/Vccaux_reg[6]
  -------------------------------------------------------------------
                         required time                      15369.789    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                              15356.692    

Slack (MET) :             15356.692ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.674ns (21.883%)  route 2.406ns (78.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.650ns = ( 15368.651 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.016ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.659ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.246     6.361    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.508     7.983    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.066 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950    10.016    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.518 r  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           1.076    11.594    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.172    11.766 r  PicoFramework/app/SystemMonitor/Vccaux[9]_i_1/O
                         net (fo=10, routed)          1.330    13.096    PicoFramework/app/SystemMonitor/Vccaux_1
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932 15362.262    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107 15362.369 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073 15363.442    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.518 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.005 15365.522    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104 15365.626 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.202 15366.828    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.903 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.748 15368.651    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/C
                         clock pessimism              1.220 15369.871    
                         clock uncertainty           -0.035 15369.836    
    SLICE_X132Y62        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047 15369.789    PicoFramework/app/SystemMonitor/Vccaux_reg[7]
  -------------------------------------------------------------------
                         required time                      15369.789    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                              15356.692    

Slack (MET) :             15356.732ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.687ns (22.666%)  route 2.344ns (77.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 15368.643 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.016ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.659ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.246     6.361    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.508     7.983    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.066 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950    10.016    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.518 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.505    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.690 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.357    13.047    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932 15362.262    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107 15362.369 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073 15363.442    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.518 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.005 15365.522    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104 15365.626 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.202 15366.828    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.903 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.740 15368.644    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[3]/C
                         clock pessimism              1.220 15369.863    
                         clock uncertainty           -0.035 15369.828    
    SLICE_X130Y63        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.050 15369.778    PicoFramework/app/SystemMonitor/Vccint_reg[3]
  -------------------------------------------------------------------
                         required time                      15369.780    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                              15356.732    

Slack (MET) :             15356.732ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.687ns (22.666%)  route 2.344ns (77.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 15368.643 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.016ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.659ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.246     6.361    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.508     7.983    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.066 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950    10.016    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.518 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.505    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.690 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.357    13.047    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932 15362.262    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107 15362.369 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073 15363.442    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.518 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.005 15365.522    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104 15365.626 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.202 15366.828    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.903 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.740 15368.644    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[5]/C
                         clock pessimism              1.220 15369.863    
                         clock uncertainty           -0.035 15369.828    
    SLICE_X130Y63        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.050 15369.778    PicoFramework/app/SystemMonitor/Vccint_reg[5]
  -------------------------------------------------------------------
                         required time                      15369.780    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                              15356.732    

Slack (MET) :             15356.732ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.687ns (22.666%)  route 2.344ns (77.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 15368.643 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.016ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.659ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.246     6.361    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.508     7.983    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.066 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950    10.016    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.518 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.505    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.690 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.357    13.047    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932 15362.262    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107 15362.369 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073 15363.442    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.518 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.005 15365.522    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104 15365.626 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.202 15366.828    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.903 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.740 15368.644    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[6]/C
                         clock pessimism              1.220 15369.863    
                         clock uncertainty           -0.035 15369.828    
    SLICE_X130Y63        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.050 15369.778    PicoFramework/app/SystemMonitor/Vccint_reg[6]
  -------------------------------------------------------------------
                         required time                      15369.780    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                              15356.732    

Slack (MET) :             15356.732ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.687ns (22.666%)  route 2.344ns (77.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.642ns = ( 15368.643 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.016ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.659ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.246     6.361    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.508     7.983    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.066 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950    10.016    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.518 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.505    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.690 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.357    13.047    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932 15362.262    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107 15362.369 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073 15363.442    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.518 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.005 15365.522    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104 15365.626 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.202 15366.828    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.903 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.740 15368.644    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[7]/C
                         clock pessimism              1.220 15369.863    
                         clock uncertainty           -0.035 15369.828    
    SLICE_X130Y63        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.050 15369.778    PicoFramework/app/SystemMonitor/Vccint_reg[7]
  -------------------------------------------------------------------
                         required time                      15369.780    
                         arrival time                         -13.047    
  -------------------------------------------------------------------
                         slack                              15356.732    

Slack (MET) :             15356.740ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.687ns (22.688%)  route 2.341ns (77.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.644ns = ( 15368.645 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.016ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.659ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.246     6.361    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.508     7.983    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.066 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950    10.016    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.518 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.505    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.690 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.354    13.044    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932 15362.262    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107 15362.369 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073 15363.442    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.518 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.005 15365.522    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104 15365.626 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.202 15366.828    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.903 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.742 15368.646    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[1]/C
                         clock pessimism              1.220 15369.865    
                         clock uncertainty           -0.035 15369.830    
    SLICE_X130Y61        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047 15369.783    PicoFramework/app/SystemMonitor/Vccint_reg[1]
  -------------------------------------------------------------------
                         required time                      15369.784    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                              15356.740    

Slack (MET) :             15356.740ns  (required time - arrival time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15360.001ns  (dclk rise@15360.001ns - dclk rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.687ns (22.688%)  route 2.341ns (77.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.644ns = ( 15368.645 - 15360.001 ) 
    Source Clock Delay      (SCD):    10.016ns
    Clock Pessimism Removal (CPR):    1.220ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.950ns (routing 0.715ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.659ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        2.178     2.575    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.692 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.340     4.032    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.115 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.246     6.361    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     6.475 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.508     7.983    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.066 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.950    10.016    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_CHANNEL[1])
                                                      0.502    10.518 f  PicoFramework/app/SystemMonitor/my_sysmon/CHANNEL[1]
                         net (fo=5, routed)           0.987    11.505    PicoFramework/app/SystemMonitor/channel[1]
    SLICE_X129Y109       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.185    11.690 r  PicoFramework/app/SystemMonitor/Vccint[9]_i_1/O
                         net (fo=10, routed)          1.354    13.044    PicoFramework/app/SystemMonitor/Vccint_0
    SLICE_X130Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)   15360.001 15360.001 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000 15360.001 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046 15360.047    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283 15360.330 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.932 15362.262    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.107 15362.369 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           1.073 15363.442    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15363.518 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         2.005 15365.522    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.104 15365.626 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           1.202 15366.828    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075 15366.903 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.742 15368.646    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[4]/C
                         clock pessimism              1.220 15369.865    
                         clock uncertainty           -0.035 15369.830    
    SLICE_X130Y61        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047 15369.783    PicoFramework/app/SystemMonitor/Vccint_reg[4]
  -------------------------------------------------------------------
                         required time                      15369.784    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                              15356.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.066ns (8.835%)  route 0.681ns (91.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.432ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.365ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.968     2.769    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.818 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.705     3.523    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.550 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.384    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[15])
                                                      0.066     4.450 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[15]
                         net (fo=4, routed)           0.681     5.131    PicoFramework/app/SystemMonitor/dobus[15]
    SLICE_X129Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.132     3.393    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.064     3.457 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.966     4.423    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.454 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.978     5.432    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[9]/C
                         clock pessimism             -0.940     4.492    
    SLICE_X129Y61        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     4.547    PicoFramework/app/SystemMonitor/Vccaux_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.547    
                         arrival time                           5.131    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.057ns (7.520%)  route 0.701ns (92.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.432ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.978ns (routing 0.365ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.968     2.769    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.818 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.705     3.523    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.550 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.384    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[14])
                                                      0.057     4.441 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[14]
                         net (fo=4, routed)           0.701     5.142    PicoFramework/app/SystemMonitor/dobus[14]
    SLICE_X129Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.132     3.393    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.064     3.457 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.966     4.423    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.454 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.978     5.432    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X129Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[8]/C
                         clock pessimism             -0.940     4.492    
    SLICE_X129Y61        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     4.548    PicoFramework/app/SystemMonitor/Vccaux_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.548    
                         arrival time                           5.142    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/my_sysmon/DEN
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.256ns (65.979%)  route 0.132ns (34.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.428ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    1.035ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.974ns (routing 0.365ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.968     2.769    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.818 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.705     3.523    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.550 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.384    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_EOC)
                                                      0.256     4.640 r  PicoFramework/app/SystemMonitor/my_sysmon/EOC
                         net (fo=1, routed)           0.132     4.772    PicoFramework/app/SystemMonitor/eoc
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DEN
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.132     3.393    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.064     3.457 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.966     4.423    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.454 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.974     5.428    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                         clock pessimism             -1.035     4.393    
    SYSMONE1_X0Y0        SYSMONE1 (Hold_SYSMONE1_DCLK_DEN)
                                                     -0.272     4.121    PicoFramework/app/SystemMonitor/my_sysmon
  -------------------------------------------------------------------
                         required time                         -4.121    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.058ns (6.824%)  route 0.792ns (93.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.365ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.968     2.769    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.818 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.705     3.523    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.550 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.384    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[12])
                                                      0.058     4.442 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[12]
                         net (fo=4, routed)           0.792     5.234    PicoFramework/app/SystemMonitor/dobus[12]
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.132     3.393    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.064     3.457 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.966     4.423    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.454 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.982     5.436    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[6]/C
                         clock pessimism             -0.940     4.496    
    SLICE_X130Y63        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     4.551    PicoFramework/app/SystemMonitor/Vccint_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.551    
                         arrival time                           5.234    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.060ns (6.803%)  route 0.822ns (93.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.365ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.968     2.769    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.818 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.705     3.523    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.550 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.384    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[9])
                                                      0.060     4.444 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[9]
                         net (fo=4, routed)           0.822     5.266    PicoFramework/app/SystemMonitor/dobus[9]
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.132     3.393    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.064     3.457 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.966     4.423    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.454 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.982     5.436    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[3]/C
                         clock pessimism             -0.940     4.496    
    SLICE_X130Y63        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     4.552    PicoFramework/app/SystemMonitor/Vccint_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.552    
                         arrival time                           5.266    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.063ns (7.031%)  route 0.833ns (92.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.365ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.968     2.769    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.818 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.705     3.523    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.550 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.384    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[6])
                                                      0.063     4.447 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[6]
                         net (fo=4, routed)           0.833     5.280    PicoFramework/app/SystemMonitor/dobus[6]
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.132     3.393    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.064     3.457 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.966     4.423    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.454 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.993     5.447    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[0]/C
                         clock pessimism             -0.940     4.507    
    SLICE_X132Y62        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     4.563    PicoFramework/app/SystemMonitor/temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.563    
                         arrival time                           5.280    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.058ns (6.423%)  route 0.845ns (93.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.365ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.968     2.769    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.818 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.705     3.523    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.550 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.384    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[13])
                                                      0.058     4.442 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[13]
                         net (fo=4, routed)           0.845     5.287    PicoFramework/app/SystemMonitor/dobus[13]
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.132     3.393    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.064     3.457 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.966     4.423    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.454 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.993     5.447    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[7]/C
                         clock pessimism             -0.940     4.507    
    SLICE_X132Y62        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     4.563    PicoFramework/app/SystemMonitor/temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.563    
                         arrival time                           5.287    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccaux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.063ns (6.961%)  route 0.842ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.365ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.968     2.769    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.818 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.705     3.523    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.550 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.384    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[6])
                                                      0.063     4.447 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[6]
                         net (fo=4, routed)           0.842     5.289    PicoFramework/app/SystemMonitor/dobus[6]
    SLICE_X132Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.132     3.393    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.064     3.457 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.966     4.423    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.454 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.993     5.447    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y61        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/C
                         clock pessimism             -0.940     4.507    
    SLICE_X132Y61        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     4.563    PicoFramework/app/SystemMonitor/Vccaux_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.563    
                         arrival time                           5.289    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/Vccint_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.058ns (6.466%)  route 0.839ns (93.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.365ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.968     2.769    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.818 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.705     3.523    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.550 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.384    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[13])
                                                      0.058     4.442 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[13]
                         net (fo=4, routed)           0.839     5.281    PicoFramework/app/SystemMonitor/dobus[13]
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.132     3.393    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.064     3.457 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.966     4.423    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.454 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.982     5.436    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X130Y63        FDRE                                         r  PicoFramework/app/SystemMonitor/Vccint_reg[7]/C
                         clock pessimism             -0.940     4.496    
    SLICE_X130Y63        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     4.551    PicoFramework/app/SystemMonitor/Vccint_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.551    
                         arrival time                           5.281    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 PicoFramework/app/SystemMonitor/my_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE1 clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Destination:            PicoFramework/app/SystemMonitor/temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dclk  {rise@0.000ns fall@7680.000ns period=15360.001ns})
  Path Group:             dclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk rise@0.000ns - dclk rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.063ns (6.923%)  route 0.847ns (93.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.444ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.940ns
  Clock Net Delay (Source):      0.834ns (routing 0.329ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.365ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        0.989     1.107    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.156 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.618     1.774    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.801 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         0.968     2.769    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.818 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.705     3.523    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     3.550 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.834     4.384    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SYSMONE1_X0Y0        SYSMONE1                                     r  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE1_X0Y0        SYSMONE1 (Prop_SYSMONE1_DCLK_DO[8])
                                                      0.063     4.447 r  PicoFramework/app/SystemMonitor/my_sysmon/DO[8]
                         net (fo=4, routed)           0.847     5.294    PicoFramework/app/SystemMonitor/dobus[8]
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk rise edge)       0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
                         net (fo=9686, routed)        1.164     1.329    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/CLK
    SLICE_X124Y91        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.063     1.392 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg_reg/Q
                         net (fo=2, routed)           0.838     2.230    PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/clk_reg__0
    BUFGCE_X2Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.261 r  PicoFramework/app/FrameworkPicoBus/s2pb/clk_gen/inst/O
                         net (fo=441, routed)         1.132     3.393    PicoFramework/app/SystemMonitor/PicoClk
    SLICE_X125Y90        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.064     3.457 r  PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q
                         net (fo=2, routed)           0.966     4.423    PicoFramework_n_941
    BUFGCE_X2Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     4.454 r  my_sysmon_i_1/O
    X5Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.990     5.444    PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]_0
    SLICE_X132Y62        FDRE                                         r  PicoFramework/app/SystemMonitor/temp_reg[2]/C
                         clock pessimism             -0.940     4.504    
    SLICE_X132Y62        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     4.560    PicoFramework/app/SystemMonitor/temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.560    
                         arrival time                           5.294    
  -------------------------------------------------------------------
                         slack                                  0.734    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk
Waveform(ns):       { 0.000 7680.001 }
Period(ns):         15360.002
Sources:            { PicoFramework/app/SystemMonitor/PicoClkCnt_reg[5]/Q }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE1/DCLK  n/a            4.000         15360.002   15356.002  SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Min Period        n/a     BUFGCE/I       n/a            1.379         15360.002   15358.623  BUFGCE_X2Y32   my_sysmon_i_1/I
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X132Y61  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X132Y61  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X132Y62  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X132Y62  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X132Y61  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X129Y63  PicoFramework/app/SystemMonitor/Vccaux_reg[5]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X132Y62  PicoFramework/app/SystemMonitor/Vccaux_reg[6]/C
Min Period        n/a     FDRE/C         n/a            0.550         15360.002   15359.452  SLICE_X132Y62  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/C
Low Pulse Width   Slow    SYSMONE1/DCLK  n/a            1.600         7680.001    7678.401   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE1/DCLK  n/a            1.600         7680.001    7678.401   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y61  PicoFramework/app/SystemMonitor/Vccaux_reg[0]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y61  PicoFramework/app/SystemMonitor/Vccaux_reg[1]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y62  PicoFramework/app/SystemMonitor/Vccaux_reg[2]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y62  PicoFramework/app/SystemMonitor/Vccaux_reg[3]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y61  PicoFramework/app/SystemMonitor/Vccaux_reg[4]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y62  PicoFramework/app/SystemMonitor/Vccaux_reg[6]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y62  PicoFramework/app/SystemMonitor/Vccaux_reg[7]/C
Low Pulse Width   Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y61  PicoFramework/app/SystemMonitor/Vccint_reg[0]/C
High Pulse Width  Slow    SYSMONE1/DCLK  n/a            1.600         7680.000    7678.400   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
High Pulse Width  Fast    SYSMONE1/DCLK  n/a            1.600         7680.001    7678.401   SYSMONE1_X0Y0  PicoFramework/app/SystemMonitor/my_sysmon/DCLK
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y63  PicoFramework/app/SystemMonitor/Vccaux_reg[5]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y63  PicoFramework/app/SystemMonitor/Vccaux_reg[5]/C
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y61  PicoFramework/app/SystemMonitor/Vccaux_reg[8]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y61  PicoFramework/app/SystemMonitor/Vccaux_reg[8]/C
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y61  PicoFramework/app/SystemMonitor/Vccaux_reg[9]/C
High Pulse Width  Fast    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X129Y61  PicoFramework/app/SystemMonitor/Vccaux_reg[9]/C
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X132Y61  PicoFramework/app/SystemMonitor/Vccint_reg[0]/C
High Pulse Width  Slow    FDRE/C         n/a            0.275         7680.000    7679.725   SLICE_X130Y61  PicoFramework/app/SystemMonitor/Vccint_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.118ns (7.445%)  route 1.467ns (92.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.706ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.997     2.726    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.844 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.467     4.311    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y66        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y66        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X140Y66        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.483    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.118ns (7.445%)  route 1.467ns (92.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.706ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.997     2.726    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.844 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.467     4.311    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y66        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y66        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X140Y66        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082    12.483    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/idle_reg
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.118ns (7.445%)  route 1.467ns (92.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 12.264 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.706ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.639ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.997     2.726    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.844 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.467     4.311    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y66        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.758    12.264    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y66        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg/C
                         clock pessimism              0.336    12.600    
                         clock uncertainty           -0.035    12.565    
    SLICE_X140Y66        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082    12.483    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_reg
  -------------------------------------------------------------------
                         required time                         12.483    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.118ns (7.598%)  route 1.435ns (92.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 12.268 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.706ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.639ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.997     2.726    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.844 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.435     4.279    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X139Y67        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.762    12.268    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]/C
                         clock pessimism              0.336    12.604    
                         clock uncertainty           -0.035    12.569    
    SLICE_X139Y67        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.487    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.118ns (7.598%)  route 1.435ns (92.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 12.268 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.706ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.639ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.997     2.726    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.844 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.435     4.279    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X139Y67        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.762    12.268    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]/C
                         clock pessimism              0.336    12.604    
                         clock uncertainty           -0.035    12.569    
    SLICE_X139Y67        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082    12.487    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.208ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.118ns (7.598%)  route 1.435ns (92.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.268ns = ( 12.268 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.706ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.639ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.997     2.726    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.844 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.435     4.279    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X139Y67        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.762    12.268    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]/C
                         clock pessimism              0.336    12.604    
                         clock uncertainty           -0.035    12.569    
    SLICE_X139Y67        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    12.487    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.487    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  8.208    

Slack (MET) :             8.216ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.118ns (7.647%)  route 1.425ns (92.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 12.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.706ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.639ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.997     2.726    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.844 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.425     4.269    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X139Y67        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.760    12.266    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]/C
                         clock pessimism              0.336    12.602    
                         clock uncertainty           -0.035    12.567    
    SLICE_X139Y67        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    12.485    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                          -4.269    
  -------------------------------------------------------------------
                         slack                                  8.216    

Slack (MET) :             8.216ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.118ns (7.647%)  route 1.425ns (92.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 12.266 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.706ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.639ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.997     2.726    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.844 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.425     4.269    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X139Y67        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.760    12.266    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]/C
                         clock pessimism              0.336    12.602    
                         clock uncertainty           -0.035    12.567    
    SLICE_X139Y67        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    12.485    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.485    
                         arrival time                          -4.269    
  -------------------------------------------------------------------
                         slack                                  8.216    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.118ns (7.662%)  route 1.422ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 12.276 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.706ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.639ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.997     2.726    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.844 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.422     4.266    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y67        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.770    12.276    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]/C
                         clock pessimism              0.336    12.612    
                         clock uncertainty           -0.035    12.577    
    SLICE_X140Y67        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082    12.495    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  8.229    

Slack (MET) :             8.229ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.118ns (7.662%)  route 1.422ns (92.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.276ns = ( 12.276 - 10.000 ) 
    Source Clock Delay      (SCD):    2.726ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.706ns, distribution 1.291ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.639ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.332     0.332 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.082     0.414    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.729 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.997     2.726    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.844 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          1.422     4.266    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y67        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    GTHE3_COMMON_X1Y1                                 0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.177    10.177 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.046    10.223    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.506 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.770    12.276    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]/C
                         clock pessimism              0.336    12.612    
                         clock uncertainty           -0.035    12.577    
    SLICE_X140Y67        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    12.495    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txsync_start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                          -4.266    
  -------------------------------------------------------------------
                         slack                                  8.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.048ns (8.163%)  route 0.540ns (91.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.410ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.540     1.737    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y70        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.063     1.450    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y70        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism             -0.231     1.219    
    SLICE_X142Y70        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.224    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.048ns (8.163%)  route 0.540ns (91.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.410ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.540     1.737    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y70        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.063     1.450    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y70        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg/C
                         clock pessimism             -0.231     1.219    
    SLICE_X142Y70        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.224    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/userrdy_reg
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.048ns (7.284%)  route 0.611ns (92.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.410ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.611     1.808    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y68        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.055     1.442    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y68        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg/C
                         clock pessimism             -0.231     1.211    
    SLICE_X142Y68        FDPE (Remov_FFF2_SLICEM_C_PRE)
                                                      0.005     1.216    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.048ns (7.284%)  route 0.611ns (92.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.442ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.055ns (routing 0.410ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.611     1.808    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y68        FDPE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.055     1.442    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X142Y68        FDPE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg/C
                         clock pessimism             -0.231     1.211    
    SLICE_X142Y68        FDPE (Remov_FFF_SLICEM_C_PRE)
                                                      0.005     1.216    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/txprogdivreset_reg
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.048ns (6.612%)  route 0.678ns (93.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.410ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.678     1.875    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X139Y68        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.060     1.447    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]/C
                         clock pessimism             -0.231     1.216    
    SLICE_X139Y68        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.221    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.048ns (6.612%)  route 0.678ns (93.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.410ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.678     1.875    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X139Y68        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.060     1.447    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]/C
                         clock pessimism             -0.231     1.216    
    SLICE_X139Y68        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     1.221    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.048ns (6.612%)  route 0.678ns (93.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.410ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.678     1.875    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X139Y68        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.060     1.447    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism             -0.231     1.216    
    SLICE_X139Y68        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     1.221    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.048ns (6.612%)  route 0.678ns (93.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.410ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.678     1.875    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X139Y68        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.060     1.447    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X139Y68        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]/C
                         clock pessimism             -0.231     1.216    
    SLICE_X139Y68        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     1.221    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.048ns (6.434%)  route 0.698ns (93.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.410ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.698     1.895    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y67        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.076     1.463    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism             -0.231     1.232    
    SLICE_X140Y67        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.237    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.048ns (6.434%)  route 0.698ns (93.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.463ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Net Delay (Source):      0.897ns (routing 0.361ns, distribution 0.536ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.410ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.134     0.134 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.018     0.152    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.252 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         0.897     1.149    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X124Y64        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y64        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.197 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=21, routed)          0.698     1.895    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X140Y67        FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X1Y1                                 0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    PicoFramework/core/sys_clk_p
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.222     0.222 r  PicoFramework/core/refclk_ibuf/ODIV2
                         net (fo=2, routed)           0.035     0.257    PicoFramework/core/pcie3_ultrascale_0_i/inst/sys_clk
    BUFG_GT_X1Y25        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.387 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=224, routed)         1.076     1.463    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/sys_clk
    SLICE_X140Y67        FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]/C
                         clock pessimism             -0.231     1.232    
    SLICE_X140Y67        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.237    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.658    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[3]
  To Clock:  txoutclk_out[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/PRE
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.117ns (4.714%)  route 2.365ns (95.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.256ns = ( 6.256 - 4.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 0.801ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.727ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.193     2.590    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X125Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y3         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.707 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.365     5.072    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X127Y29        FDPE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.927     6.256    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X127Y29        FDPE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg/C
                         clock pessimism              0.198     6.454    
                         clock uncertainty           -0.035     6.419    
    SLICE_X127Y29        FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.082     6.337    PicoFramework/core/pcie3_7x_to_v1_6/tx_tfirst_reg
  -------------------------------------------------------------------
                         required time                          6.337    
                         arrival time                          -5.072    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.156ns (47.848%)  route 1.260ns (52.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 6.272 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.727ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.492 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.762     4.254    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X125Y3         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     4.459 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_cdc_i_1/O
                         net (fo=2, routed)           0.498     4.957    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/src_arst
    SLICE_X125Y3         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.943     6.272    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X125Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]/C
                         clock pessimism              0.198     6.470    
                         clock uncertainty           -0.035     6.435    
    SLICE_X125Y3         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.353    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.353    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.156ns (47.848%)  route 1.260ns (52.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.272ns = ( 6.272 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.943ns (routing 0.727ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGHOTRESETOUT)
                                                      0.951     3.492 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGHOTRESETOUT
                         net (fo=1, routed)           0.762     4.254    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_hot_reset_out
    SLICE_X125Y3         LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.205     4.459 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_reset_cdc_i_1/O
                         net (fo=2, routed)           0.498     4.957    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/src_arst
    SLICE_X125Y3         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.943     6.272    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X125Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                         clock pessimism              0.198     6.470    
                         clock uncertainty           -0.035     6.435    
    SLICE_X125Y3         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     6.353    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          6.353    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/rx_valid_qq_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.117ns (4.879%)  route 2.281ns (95.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 6.306 - 4.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 0.801ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.727ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.193     2.590    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X125Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y3         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.707 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.281     4.988    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X130Y16        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/rx_valid_qq_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.977     6.306    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X130Y16        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_valid_qq_reg/C
                         clock pessimism              0.198     6.504    
                         clock uncertainty           -0.035     6.468    
    SLICE_X130Y16        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.386    PicoFramework/core/pcie3_7x_to_v1_6/rx_valid_qq_reg
  -------------------------------------------------------------------
                         required time                          6.386    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.117ns (4.879%)  route 2.281ns (95.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.306ns = ( 6.306 - 4.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 0.801ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.727ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.193     2.590    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X125Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y3         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.707 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.281     4.988    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X130Y16        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.977     6.306    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X130Y16        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg/C
                         clock pessimism              0.198     6.504    
                         clock uncertainty           -0.035     6.468    
    SLICE_X130Y16        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     6.386    PicoFramework/core/pcie3_7x_to_v1_6/tx_valid_q_reg
  -------------------------------------------------------------------
                         required time                          6.386    
                         arrival time                          -4.988    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.117ns (5.006%)  route 2.220ns (94.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.263ns = ( 6.263 - 4.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 0.801ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.934ns (routing 0.727ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.193     2.590    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X125Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y3         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.707 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         2.220     4.927    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X127Y21        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.934     6.263    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X127Y21        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg/C
                         clock pessimism              0.198     6.461    
                         clock uncertainty           -0.035     6.426    
    SLICE_X127Y21        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     6.344    PicoFramework/core/pcie3_7x_to_v1_6/tx_sof_q_reg
  -------------------------------------------------------------------
                         required time                          6.344    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_q_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.117ns (5.680%)  route 1.943ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 6.247 - 4.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 0.801ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.727ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.193     2.590    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X125Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y3         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.707 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         1.943     4.650    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X124Y16        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_q_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.918     6.247    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X124Y16        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_q_reg/C
                         clock pessimism              0.198     6.445    
                         clock uncertainty           -0.035     6.410    
    SLICE_X124Y16        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     6.328    PicoFramework/core/pcie3_7x_to_v1_6/rx_sof_q_reg
  -------------------------------------------------------------------
                         required time                          6.328    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_7x_to_v1_6/rx_valid_q_reg/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.117ns (5.680%)  route 1.943ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 6.247 - 4.000 ) 
    Source Clock Delay      (SCD):    2.590ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 0.801ns, distribution 1.392ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.727ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.193     2.590    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/dest_clk
    SLICE_X125Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y3         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.707 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_reset_cdc/arststages_ff_reg[1]/Q
                         net (fo=843, routed)         1.943     4.650    PicoFramework/core/pcie3_7x_to_v1_6/user_reset
    SLICE_X124Y16        FDCE                                         f  PicoFramework/core/pcie3_7x_to_v1_6/rx_valid_q_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.918     6.247    PicoFramework/core/pcie3_7x_to_v1_6/user_clk
    SLICE_X124Y16        FDCE                                         r  PicoFramework/core/pcie3_7x_to_v1_6/rx_valid_q_reg/C
                         clock pessimism              0.198     6.445    
                         clock uncertainty           -0.035     6.410    
    SLICE_X124Y16        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     6.328    PicoFramework/core/pcie3_7x_to_v1_6/rx_valid_q_reg
  -------------------------------------------------------------------
                         required time                          6.328    
                         arrival time                          -4.650    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.158ns (56.848%)  route 0.879ns (43.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 6.270 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.727ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[0])
                                                      0.983     3.524 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[0]
                         net (fo=1, routed)           0.604     4.128    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[0]
    SLICE_X125Y3         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.303 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.275     4.578    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/reset_pol
    SLICE_X125Y3         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.941     6.270    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X125Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]/C
                         clock pessimism              0.198     6.468    
                         clock uncertainty           -0.035     6.433    
    SLICE_X125Y3         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082     6.351    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_out[3] rise@4.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.158ns (56.848%)  route 0.879ns (43.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.270ns = ( 6.270 - 4.000 ) 
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.144ns (routing 0.801ns, distribution 1.343ns)
  Clock Net Delay (Destination): 1.941ns (routing 0.727ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        2.144     2.541    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CLK_USERCLK
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_USERCLK_CFGPHYLINKSTATUS[0])
                                                      0.983     3.524 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CFGPHYLINKSTATUS[0]
                         net (fo=1, routed)           0.604     4.128    PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/cfg_phy_link_status[0]
    SLICE_X125Y3         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.175     4.303 f  PicoFramework/core/pcie3_ultrascale_0_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/user_lnk_up_cdc_i_1/O
                         net (fo=2, routed)           0.275     4.578    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/reset_pol
    SLICE_X125Y3         FDCE                                         f  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.941     6.270    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/dest_clk
    SLICE_X125Y3         FDCE                                         r  PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]/C
                         clock pessimism              0.198     6.468    
                         clock uncertainty           -0.035     6.433    
    SLICE_X125Y3         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082     6.351    PicoFramework/core/pcie3_ultrascale_0_i/inst/user_lnk_up_cdc/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          6.351    
                         arrival time                          -4.578    
  -------------------------------------------------------------------
                         slack                                  1.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.048ns (19.433%)  route 0.199ns (80.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      1.047ns (routing 0.415ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.468ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.047     1.165    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y58        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y58        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.213 f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.199     1.412    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X140Y60        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.254     1.419    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y60        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.100     1.319    
    SLICE_X140Y60        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.324    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.049ns (25.521%)  route 0.143ns (74.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.072ns (routing 0.415ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.468ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.072     1.190    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X137Y67        FDPE                                         r  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y67        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.239 f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.143     1.382    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X138Y67        FDPE                                         f  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.246     1.411    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X138Y67        FDPE                                         r  UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.158     1.253    
    SLICE_X138Y67        FDPE (Remov_BFF_SLICEL_C_PRE)
                                                      0.005     1.258    UserWrapper/stream_out[0].gen_stream_out/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.397ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.039ns (routing 0.415ns, distribution 0.624ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.468ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.039     1.157    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y0         FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y0         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.205 f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.177     1.382    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X142Y0         FDPE                                         f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.232     1.397    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X142Y0         FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.155     1.242    
    SLICE_X142Y0         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.247    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.049ns (15.705%)  route 0.263ns (84.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      1.047ns (routing 0.415ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.468ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.047     1.165    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y56        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y56        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.214 f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.263     1.477    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X138Y60        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.263     1.428    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y60        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.100     1.328    
    SLICE_X138Y60        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.333    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.048ns (19.048%)  route 0.204ns (80.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.062ns (routing 0.415ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.468ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.062     1.180    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y63        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y63        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.228 f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.204     1.432    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X137Y62        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.270     1.435    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X137Y62        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.158     1.277    
    SLICE_X137Y62        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.282    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.383ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.048ns (routing 0.415ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.468ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.048     1.166    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y1         FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y1         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.215 f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.169     1.384    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X137Y1         FDPE                                         f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.218     1.383    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X137Y1         FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.155     1.228    
    SLICE_X137Y1         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.233    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.049ns (19.758%)  route 0.199ns (80.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.427ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      1.062ns (routing 0.415ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.468ns, distribution 0.794ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.062     1.180    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y63        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y63        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.229 f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.199     1.428    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X139Y63        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.262     1.427    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X139Y63        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.158     1.269    
    SLICE_X139Y63        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                      0.005     1.274    PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.049ns (22.791%)  route 0.166ns (77.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.398ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Net Delay (Source):      1.045ns (routing 0.415ns, distribution 0.630ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.468ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.045     1.163    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y48        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y48        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.212 f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.166     1.378    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X138Y47        FDPE                                         f  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.233     1.398    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X138Y47        FDPE                                         r  PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.184     1.214    
    SLICE_X138Y47        FDPE (Remov_CFF_SLICEL_C_PRE)
                                                      0.005     1.219    PicoFramework/app/FrameworkPicoBus/s126o_stream/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.048ns (22.857%)  route 0.162ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      1.047ns (routing 0.415ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.468ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.047     1.165    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y56        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y56        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.213 f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.162     1.375    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X138Y55        FDPE                                         f  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.227     1.392    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X138Y55        FDPE                                         r  UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.185     1.207    
    SLICE_X138Y55        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.212    UserWrapper/stream_in[0].gen_stream_in/s0_desc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock txoutclk_out[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3] rise@0.000ns - txoutclk_out[3] rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.064ns (26.016%)  route 0.182ns (73.984%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.385ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.046ns (routing 0.415ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.468ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.046     1.164    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X142Y0         FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y0         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.213 f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.040     1.253    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X142Y0         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     1.268 f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=1, routed)           0.142     1.410    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X140Y0         FDPE                                         f  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/pcie3_ultrascale_0_gt_i/inst/gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y37        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  PicoFramework/core/pcie3_ultrascale_0_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X4Y0 (CLOCK_ROOT)    net (fo=9686, routed)        1.220     1.385    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X140Y0         FDPE                                         r  PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.155     1.230    
    SLICE_X140Y0         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.235    PicoFramework/app/PIO_EP/rem_seq_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.175    





