Synthesis report
Mon Jul 12 08:41:49 2021
Quartus Prime Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Source Assignments for fpga_top|inst_green_bs
  2. Source Assignments for fpga_top|inst_green_bs|clocks
  3. Source Assignments for fpga_top|inst_green_bs|clocks|r|pClkDiv2_reset|cc
  4. Source Assignments for fpga_top|inst_green_bs|clocks|r|pClkDiv4_reset|cc
  5. Source Assignments for fpga_top|inst_green_bs|clocks|r|uClk_usr_reset|cc
  6. Source Assignments for fpga_top|inst_green_bs|clocks|r|uClk_usrDiv2_reset|cc
  7. Source Assignments for fpga_top|inst_green_bs|ddr4a_reset_sync|resync_chains[0].synchronizer_nocut
  8. Source Assignments for fpga_top|inst_green_bs|ddr4b_reset_sync|resync_chains[0].synchronizer_nocut
  9. Source Assignments for fpga_top|inst_green_bs|ddr4a_avmm_bridge|ddr_avmm_bridge
 10. Source Assignments for fpga_top|inst_green_bs|ddr4b_avmm_bridge|ddr_avmm_bridge
 11. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs
 12. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|pClkDiv2_reset
 13. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|pClkDiv2_reset|cc
 14. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|pClkDiv4_reset
 15. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|pClkDiv4_reset|cc
 16. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|uClk_usr_reset
 17. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|uClk_usr_reset|cc
 18. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|uClk_usrDiv2_reset
 19. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|uClk_usrDiv2_reset|cc
 20. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4a_reset_sync
 21. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4a_reset_sync|resync_chains[0].synchronizer_nocut
 22. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4b_reset_sync
 23. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4b_reset_sync|resync_chains[0].synchronizer_nocut
 24. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4a_avmm_bridge
 25. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4a_avmm_bridge|ddr_avmm_bridge
 26. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4b_avmm_bridge
 27. Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4b_avmm_bridge|ddr_avmm_bridge
 28. Synthesis Messages



+------------------------------------------------------------+
; Source Assignments for fpga_top|inst_green_bs              ;
+---------------------------+-------+------+-----------------+
; Assignment                ; Value ; From ; To              ;
+---------------------------+-------+------+-----------------+
; PRESERVE_REGISTER         ; on    ; -    ; uClk_usr_q1     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; uClk_usr_q1     ;
; PRESERVE_REGISTER         ; on    ; -    ; uClk_usr_q2     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; uClk_usr_q2     ;
; PRESERVE_REGISTER         ; on    ; -    ; uClk_usrDiv2_q1 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; uClk_usrDiv2_q1 ;
; PRESERVE_REGISTER         ; on    ; -    ; uClk_usrDiv2_q2 ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; uClk_usrDiv2_q2 ;
; PRESERVE_REGISTER         ; on    ; -    ; pClkDiv4_q1     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; pClkDiv4_q1     ;
; PRESERVE_REGISTER         ; on    ; -    ; pClkDiv4_q2     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; pClkDiv4_q2     ;
; PRESERVE_REGISTER         ; on    ; -    ; pClkDiv2_q1     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; pClkDiv2_q1     ;
; PRESERVE_REGISTER         ; on    ; -    ; pClkDiv2_q2     ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; pClkDiv2_q2     ;
+---------------------------+-------+------+-----------------+


+------------------------------------------------------+
; Source Assignments for fpga_top|inst_green_bs|clocks ;
+-------------------+-------+------+-------------------+
; Assignment        ; Value ; From ; To                ;
+-------------------+-------+------+-------------------+
; PRESERVE_REGISTER ; on    ; -    ; reset_n           ;
+-------------------+-------+------+-------------------+


+--------------------------------------------------------------------------+
; Source Assignments for fpga_top|inst_green_bs|clocks|r|pClkDiv2_reset|cc ;
+-------------------+-------+------+---------------------------------------+
; Assignment        ; Value ; From ; To                                    ;
+-------------------+-------+------+---------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[3][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[2][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[1][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[0][0]             ;
+-------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------+
; Source Assignments for fpga_top|inst_green_bs|clocks|r|pClkDiv4_reset|cc ;
+-------------------+-------+------+---------------------------------------+
; Assignment        ; Value ; From ; To                                    ;
+-------------------+-------+------+---------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[3][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[2][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[1][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[0][0]             ;
+-------------------+-------+------+---------------------------------------+


+--------------------------------------------------------------------------+
; Source Assignments for fpga_top|inst_green_bs|clocks|r|uClk_usr_reset|cc ;
+-------------------+-------+------+---------------------------------------+
; Assignment        ; Value ; From ; To                                    ;
+-------------------+-------+------+---------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[3][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[2][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[1][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[0][0]             ;
+-------------------+-------+------+---------------------------------------+


+------------------------------------------------------------------------------+
; Source Assignments for fpga_top|inst_green_bs|clocks|r|uClk_usrDiv2_reset|cc ;
+-------------------+-------+------+-------------------------------------------+
; Assignment        ; Value ; From ; To                                        ;
+-------------------+-------+------+-------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[3][0]                 ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[2][0]                 ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[1][0]                 ;
; PRESERVE_REGISTER ; on    ; -    ; ofs_plat_cc_reg_vec[0][0]                 ;
+-------------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source Assignments for fpga_top|inst_green_bs|ddr4a_reset_sync|resync_chains[0].synchronizer_nocut ;
+-----------------------------+-------------+------+-------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                              ;
+-----------------------------+-------------+------+-------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                         ;
+-----------------------------+-------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source Assignments for fpga_top|inst_green_bs|ddr4b_reset_sync|resync_chains[0].synchronizer_nocut ;
+-----------------------------+-------------+------+-------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                              ;
+-----------------------------+-------------+------+-------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                         ;
+-----------------------------+-------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source Assignments for fpga_top|inst_green_bs|ddr4a_avmm_bridge|ddr_avmm_bridge ;
+-------------------------+-------+------+----------------------------------------+
; Assignment              ; Value ; From ; To                                     ;
+-------------------------+-------+------+----------------------------------------+
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_burstcount[6]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_burstcount[5]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_burstcount[4]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_burstcount[3]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_burstcount[2]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_burstcount[1]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_burstcount[0]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[511]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[510]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[509]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[508]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[507]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[506]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[505]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[504]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[503]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[502]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[501]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[500]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[499]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[498]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[497]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[496]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[495]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[494]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[493]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[492]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[491]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[490]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[489]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[488]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[487]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[486]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[485]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[484]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[483]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[482]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[481]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[480]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[479]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[478]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[477]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[476]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[475]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[474]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[473]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[472]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[471]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[470]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[469]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[468]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[467]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[466]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[465]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[464]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[463]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[462]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[461]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[460]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[459]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[458]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[457]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[456]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[455]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[454]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[453]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[452]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[451]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[450]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[449]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[448]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[447]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[446]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[445]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[444]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[443]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[442]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[441]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[440]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[439]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[438]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[437]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[436]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[435]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[434]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[433]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[432]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[431]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[430]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[429]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[428]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[427]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[426]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[425]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[424]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[423]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[422]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[421]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[420]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[419]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[418]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[417]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[416]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[415]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[414]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[413]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[412]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[411]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[410]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[409]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[408]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[407]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[406]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[405]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[404]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[403]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[402]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[401]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[400]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[399]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[398]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[397]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[396]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[395]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[394]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[393]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[392]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[391]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[390]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[389]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[388]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[387]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[386]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[385]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[384]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[383]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[382]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[381]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[380]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[379]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[378]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[377]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[376]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[375]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[374]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[373]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[372]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[371]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[370]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[369]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[368]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[367]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[366]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[365]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[364]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[363]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[362]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[361]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[360]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[359]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[358]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[357]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[356]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[355]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[354]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[353]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[352]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[351]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[350]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[349]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[348]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[347]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[346]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[345]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[344]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[343]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[342]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[341]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[340]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[339]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[338]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[337]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[336]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[335]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[334]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[333]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[332]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[331]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[330]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[329]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[328]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[327]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[326]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[325]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[324]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[323]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[322]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[321]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[320]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[319]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[318]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[317]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[316]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[315]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[314]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[313]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[312]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[311]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[310]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[309]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[308]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[307]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[306]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[305]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[304]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[303]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[302]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[301]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[300]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[299]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[298]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[297]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[296]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[295]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[294]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[293]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[292]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[291]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[290]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[289]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[288]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[287]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[286]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[285]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[284]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[283]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[282]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[281]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[280]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[279]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[278]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[277]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[276]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[275]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[274]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[273]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[272]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[271]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[270]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[269]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[268]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[267]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[266]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[265]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[264]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[263]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[262]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[261]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[260]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[259]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[258]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[257]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[256]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[255]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[254]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[253]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[252]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[251]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[250]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[249]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[248]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[247]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[246]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[245]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[244]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[243]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[242]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[241]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[240]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[239]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[238]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[237]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[236]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[235]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[234]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[233]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[232]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[231]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[230]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[229]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[228]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[227]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[226]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[225]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[224]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[223]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[222]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[221]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[220]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[219]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[218]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[217]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[216]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[215]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[214]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[213]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[212]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[211]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[210]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[209]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[208]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[207]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[206]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[205]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[204]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[203]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[202]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[201]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[200]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[199]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[198]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[197]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[196]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[195]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[194]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[193]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[192]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[191]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[190]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[189]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[188]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[187]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[186]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[185]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[184]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[183]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[182]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[181]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[180]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[179]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[178]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[177]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[176]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[175]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[174]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[173]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[172]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[171]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[170]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[169]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[168]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[167]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[166]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[165]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[164]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[163]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[162]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[161]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[160]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[159]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[158]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[157]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[156]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[155]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[154]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[153]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[152]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[151]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[150]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[149]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[148]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[147]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[146]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[145]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[144]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[143]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[142]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[141]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[140]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[139]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[138]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[137]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[136]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[135]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[134]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[133]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[132]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[131]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[130]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[129]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[128]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[127]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[126]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[125]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[124]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[123]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[122]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[121]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[120]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[119]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[118]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[117]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[116]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[115]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[114]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[113]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[112]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[111]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[110]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[109]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[108]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[107]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[106]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[105]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[104]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[103]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[102]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[101]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[100]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[99]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[98]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[97]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[96]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[95]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[94]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[93]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[92]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[91]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[90]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[89]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[88]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[87]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[86]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[85]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[84]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[83]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[82]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[81]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[80]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[79]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[78]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[77]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[76]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[75]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[74]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[73]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[72]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[71]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[70]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[69]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[68]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[67]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[66]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[65]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[64]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[63]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[62]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[61]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[60]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[59]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[58]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[57]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[56]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[55]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[54]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[53]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[52]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[51]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[50]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[49]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[48]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[47]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[46]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[45]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[44]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[43]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[42]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[41]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[40]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[39]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[38]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[37]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[36]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[35]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[34]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[33]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[32]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[31]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[30]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[29]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[28]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[27]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[26]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[25]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[24]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[23]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[22]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[21]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[20]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[19]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[18]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[17]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[16]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[15]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[14]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[13]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[12]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[11]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[10]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[9]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[8]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[7]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[6]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[5]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[4]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[3]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[2]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[1]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata[0]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[26]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[25]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[24]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[23]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[22]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[21]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[20]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[19]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[18]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[17]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[16]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[15]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[14]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[13]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[12]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[11]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[10]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[9]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[8]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[7]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[6]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[5]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[4]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[3]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[2]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[1]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address[0]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_write                              ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_read                               ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[63]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[62]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[61]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[60]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[59]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[58]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[57]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[56]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[55]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[54]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[53]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[52]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[51]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[50]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[49]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[48]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[47]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[46]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[45]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[44]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[43]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[42]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[41]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[40]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[39]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[38]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[37]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[36]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[35]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[34]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[33]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[32]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[31]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[30]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[29]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[28]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[27]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[26]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[25]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[24]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[23]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[22]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[21]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[20]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[19]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[18]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[17]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[16]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[15]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[14]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[13]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[12]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[11]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[10]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[9]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[8]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[7]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[6]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[5]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[4]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[3]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[2]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[1]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable[0]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_debugaccess                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_burstcount[6]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_burstcount[5]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_burstcount[4]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_burstcount[3]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_burstcount[2]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_burstcount[1]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_burstcount[0]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[511]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[510]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[509]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[508]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[507]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[506]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[505]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[504]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[503]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[502]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[501]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[500]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[499]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[498]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[497]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[496]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[495]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[494]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[493]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[492]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[491]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[490]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[489]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[488]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[487]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[486]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[485]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[484]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[483]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[482]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[481]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[480]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[479]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[478]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[477]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[476]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[475]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[474]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[473]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[472]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[471]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[470]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[469]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[468]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[467]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[466]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[465]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[464]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[463]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[462]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[461]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[460]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[459]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[458]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[457]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[456]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[455]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[454]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[453]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[452]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[451]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[450]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[449]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[448]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[447]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[446]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[445]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[444]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[443]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[442]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[441]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[440]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[439]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[438]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[437]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[436]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[435]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[434]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[433]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[432]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[431]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[430]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[429]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[428]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[427]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[426]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[425]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[424]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[423]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[422]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[421]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[420]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[419]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[418]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[417]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[416]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[415]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[414]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[413]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[412]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[411]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[410]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[409]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[408]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[407]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[406]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[405]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[404]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[403]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[402]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[401]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[400]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[399]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[398]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[397]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[396]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[395]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[394]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[393]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[392]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[391]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[390]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[389]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[388]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[387]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[386]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[385]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[384]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[383]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[382]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[381]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[380]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[379]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[378]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[377]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[376]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[375]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[374]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[373]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[372]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[371]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[370]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[369]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[368]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[367]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[366]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[365]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[364]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[363]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[362]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[361]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[360]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[359]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[358]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[357]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[356]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[355]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[354]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[353]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[352]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[351]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[350]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[349]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[348]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[347]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[346]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[345]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[344]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[343]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[342]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[341]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[340]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[339]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[338]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[337]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[336]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[335]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[334]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[333]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[332]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[331]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[330]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[329]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[328]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[327]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[326]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[325]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[324]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[323]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[322]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[321]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[320]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[319]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[318]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[317]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[316]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[315]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[314]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[313]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[312]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[311]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[310]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[309]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[308]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[307]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[306]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[305]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[304]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[303]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[302]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[301]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[300]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[299]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[298]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[297]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[296]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[295]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[294]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[293]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[292]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[291]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[290]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[289]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[288]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[287]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[286]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[285]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[284]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[283]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[282]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[281]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[280]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[279]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[278]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[277]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[276]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[275]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[274]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[273]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[272]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[271]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[270]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[269]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[268]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[267]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[266]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[265]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[264]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[263]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[262]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[261]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[260]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[259]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[258]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[257]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[256]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[255]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[254]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[253]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[252]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[251]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[250]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[249]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[248]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[247]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[246]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[245]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[244]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[243]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[242]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[241]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[240]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[239]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[238]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[237]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[236]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[235]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[234]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[233]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[232]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[231]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[230]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[229]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[228]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[227]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[226]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[225]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[224]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[223]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[222]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[221]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[220]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[219]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[218]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[217]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[216]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[215]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[214]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[213]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[212]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[211]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[210]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[209]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[208]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[207]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[206]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[205]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[204]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[203]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[202]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[201]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[200]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[199]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[198]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[197]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[196]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[195]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[194]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[193]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[192]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[191]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[190]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[189]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[188]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[187]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[186]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[185]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[184]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[183]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[182]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[181]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[180]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[179]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[178]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[177]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[176]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[175]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[174]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[173]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[172]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[171]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[170]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[169]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[168]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[167]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[166]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[165]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[164]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[163]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[162]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[161]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[160]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[159]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[158]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[157]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[156]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[155]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[154]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[153]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[152]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[151]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[150]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[149]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[148]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[147]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[146]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[145]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[144]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[143]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[142]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[141]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[140]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[139]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[138]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[137]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[136]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[135]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[134]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[133]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[132]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[131]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[130]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[129]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[128]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[127]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[126]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[125]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[124]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[123]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[122]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[121]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[120]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[119]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[118]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[117]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[116]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[115]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[114]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[113]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[112]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[111]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[110]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[109]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[108]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[107]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[106]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[105]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[104]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[103]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[102]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[101]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[100]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[99]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[98]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[97]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[96]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[95]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[94]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[93]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[92]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[91]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[90]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[89]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[88]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[87]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[86]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[85]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[84]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[83]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[82]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[81]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[80]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[79]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[78]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[77]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[76]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[75]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[74]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[73]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[72]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[71]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[70]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[69]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[68]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[67]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[66]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[65]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[64]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[63]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[62]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[61]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[60]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[59]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[58]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[57]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[56]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[55]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[54]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[53]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[52]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[51]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[50]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[49]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[48]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[47]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[46]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[45]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[44]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[43]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[42]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[41]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[40]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[39]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[38]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[37]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[36]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[35]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[34]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[33]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[32]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[31]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[30]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[29]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[28]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[27]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[26]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[25]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[24]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[23]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[22]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[21]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[20]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[19]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[18]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[17]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[16]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[15]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[14]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[13]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[12]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[11]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[10]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[9]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[8]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[7]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[6]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[5]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[4]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[3]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[2]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[1]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata[0]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[26]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[25]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[24]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[23]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[22]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[21]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[20]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[19]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[18]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[17]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[16]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[15]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[14]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[13]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[12]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[11]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[10]                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[9]                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[8]                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[7]                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[6]                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[5]                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[4]                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[3]                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[2]                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[1]                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address[0]                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_write                               ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_read                                ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[63]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[62]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[61]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[60]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[59]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[58]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[57]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[56]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[55]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[54]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[53]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[52]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[51]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[50]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[49]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[48]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[47]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[46]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[45]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[44]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[43]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[42]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[41]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[40]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[39]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[38]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[37]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[36]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[35]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[34]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[33]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[32]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[31]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[30]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[29]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[28]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[27]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[26]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[25]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[24]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[23]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[22]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[21]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[20]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[19]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[18]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[17]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[16]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[15]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[14]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[13]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[12]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[11]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[10]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[9]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[8]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[7]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[6]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[5]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[4]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[3]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[2]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[1]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable[0]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_debugaccess                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_burstcount[6]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_burstcount[5]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_burstcount[4]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_burstcount[3]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_burstcount[2]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_burstcount[1]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_burstcount[0]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[511]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[510]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[509]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[508]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[507]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[506]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[505]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[504]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[503]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[502]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[501]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[500]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[499]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[498]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[497]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[496]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[495]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[494]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[493]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[492]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[491]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[490]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[489]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[488]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[487]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[486]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[485]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[484]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[483]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[482]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[481]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[480]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[479]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[478]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[477]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[476]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[475]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[474]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[473]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[472]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[471]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[470]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[469]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[468]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[467]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[466]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[465]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[464]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[463]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[462]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[461]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[460]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[459]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[458]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[457]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[456]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[455]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[454]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[453]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[452]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[451]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[450]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[449]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[448]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[447]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[446]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[445]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[444]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[443]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[442]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[441]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[440]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[439]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[438]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[437]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[436]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[435]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[434]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[433]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[432]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[431]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[430]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[429]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[428]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[427]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[426]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[425]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[424]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[423]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[422]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[421]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[420]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[419]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[418]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[417]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[416]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[415]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[414]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[413]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[412]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[411]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[410]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[409]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[408]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[407]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[406]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[405]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[404]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[403]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[402]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[401]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[400]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[399]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[398]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[397]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[396]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[395]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[394]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[393]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[392]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[391]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[390]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[389]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[388]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[387]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[386]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[385]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[384]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[383]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[382]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[381]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[380]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[379]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[378]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[377]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[376]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[375]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[374]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[373]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[372]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[371]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[370]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[369]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[368]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[367]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[366]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[365]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[364]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[363]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[362]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[361]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[360]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[359]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[358]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[357]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[356]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[355]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[354]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[353]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[352]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[351]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[350]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[349]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[348]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[347]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[346]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[345]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[344]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[343]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[342]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[341]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[340]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[339]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[338]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[337]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[336]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[335]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[334]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[333]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[332]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[331]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[330]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[329]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[328]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[327]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[326]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[325]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[324]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[323]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[322]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[321]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[320]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[319]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[318]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[317]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[316]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[315]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[314]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[313]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[312]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[311]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[310]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[309]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[308]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[307]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[306]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[305]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[304]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[303]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[302]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[301]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[300]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[299]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[298]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[297]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[296]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[295]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[294]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[293]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[292]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[291]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[290]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[289]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[288]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[287]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[286]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[285]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[284]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[283]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[282]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[281]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[280]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[279]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[278]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[277]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[276]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[275]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[274]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[273]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[272]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[271]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[270]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[269]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[268]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[267]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[266]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[265]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[264]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[263]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[262]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[261]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[260]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[259]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[258]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[257]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[256]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[255]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[254]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[253]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[252]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[251]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[250]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[249]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[248]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[247]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[246]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[245]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[244]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[243]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[242]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[241]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[240]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[239]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[238]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[237]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[236]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[235]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[234]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[233]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[232]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[231]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[230]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[229]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[228]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[227]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[226]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[225]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[224]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[223]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[222]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[221]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[220]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[219]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[218]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[217]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[216]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[215]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[214]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[213]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[212]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[211]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[210]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[209]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[208]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[207]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[206]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[205]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[204]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[203]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[202]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[201]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[200]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[199]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[198]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[197]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[196]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[195]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[194]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[193]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[192]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[191]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[190]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[189]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[188]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[187]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[186]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[185]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[184]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[183]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[182]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[181]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[180]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[179]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[178]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[177]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[176]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[175]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[174]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[173]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[172]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[171]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[170]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[169]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[168]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[167]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[166]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[165]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[164]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[163]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[162]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[161]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[160]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[159]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[158]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[157]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[156]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[155]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[154]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[153]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[152]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[151]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[150]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[149]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[148]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[147]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[146]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[145]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[144]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[143]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[142]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[141]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[140]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[139]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[138]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[137]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[136]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[135]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[134]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[133]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[132]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[131]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[130]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[129]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[128]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[127]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[126]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[125]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[124]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[123]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[122]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[121]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[120]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[119]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[118]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[117]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[116]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[115]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[114]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[113]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[112]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[111]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[110]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[109]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[108]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[107]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[106]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[105]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[104]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[103]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[102]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[101]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[100]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[99]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[98]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[97]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[96]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[95]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[94]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[93]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[92]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[91]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[90]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[89]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[88]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[87]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[86]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[85]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[84]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[83]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[82]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[81]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[80]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[79]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[78]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[77]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[76]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[75]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[74]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[73]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[72]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[71]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[70]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[69]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[68]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[67]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[66]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[65]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[64]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[63]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[62]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[61]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[60]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[59]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[58]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[57]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[56]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[55]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[54]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[53]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[52]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[51]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[50]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[49]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[48]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[47]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[46]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[45]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[44]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[43]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[42]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[41]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[40]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[39]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[38]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[37]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[36]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[35]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[34]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[33]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[32]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[31]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[30]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[29]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[28]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[27]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[26]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[25]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[24]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[23]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[22]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[21]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[20]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[19]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[18]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[17]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[16]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[15]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[14]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[13]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[12]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[11]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[10]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[9]                    ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[8]                    ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[7]                    ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[6]                    ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[5]                    ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[4]                    ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[3]                    ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[2]                    ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[1]                    ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata[0]                    ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[26]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[25]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[24]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[23]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[22]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[21]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[20]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[19]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[18]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[17]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[16]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[15]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[14]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[13]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[12]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[11]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[10]                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[9]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[8]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[7]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[6]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[5]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[4]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[3]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[2]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[1]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address[0]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_write                           ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_read                            ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[63]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[62]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[61]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[60]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[59]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[58]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[57]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[56]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[55]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[54]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[53]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[52]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[51]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[50]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[49]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[48]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[47]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[46]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[45]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[44]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[43]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[42]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[41]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[40]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[39]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[38]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[37]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[36]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[35]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[34]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[33]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[32]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[31]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[30]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[29]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[28]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[27]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[26]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[25]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[24]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[23]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[22]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[21]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[20]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[19]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[18]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[17]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[16]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[15]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[14]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[13]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[12]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[11]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[10]                  ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[9]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[8]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[7]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[6]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[5]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[4]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[3]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[2]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[1]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable[0]                   ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_debugaccess                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[511]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[510]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[509]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[508]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[507]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[506]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[505]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[504]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[503]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[502]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[501]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[500]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[499]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[498]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[497]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[496]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[495]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[494]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[493]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[492]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[491]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[490]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[489]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[488]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[487]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[486]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[485]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[484]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[483]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[482]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[481]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[480]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[479]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[478]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[477]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[476]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[475]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[474]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[473]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[472]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[471]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[470]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[469]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[468]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[467]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[466]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[465]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[464]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[463]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[462]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[461]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[460]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[459]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[458]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[457]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[456]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[455]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[454]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[453]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[452]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[451]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[450]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[449]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[448]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[447]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[446]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[445]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[444]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[443]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[442]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[441]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[440]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[439]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[438]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[437]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[436]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[435]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[434]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[433]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[432]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[431]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[430]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[429]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[428]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[427]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[426]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[425]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[424]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[423]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[422]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[421]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[420]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[419]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[418]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[417]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[416]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[415]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[414]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[413]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[412]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[411]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[410]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[409]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[408]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[407]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[406]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[405]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[404]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[403]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[402]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[401]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[400]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[399]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[398]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[397]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[396]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[395]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[394]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[393]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[392]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[391]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[390]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[389]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[388]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[387]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[386]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[385]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[384]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[383]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[382]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[381]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[380]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[379]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[378]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[377]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[376]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[375]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[374]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[373]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[372]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[371]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[370]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[369]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[368]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[367]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[366]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[365]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[364]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[363]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[362]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[361]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[360]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[359]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[358]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[357]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[356]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[355]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[354]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[353]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[352]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[351]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[350]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[349]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[348]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[347]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[346]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[345]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[344]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[343]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[342]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[341]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[340]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[339]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[338]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[337]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[336]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[335]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[334]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[333]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[332]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[331]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[330]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[329]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[328]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[327]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[326]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[325]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[324]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[323]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[322]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[321]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[320]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[319]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[318]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[317]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[316]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[315]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[314]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[313]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[312]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[311]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[310]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[309]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[308]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[307]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[306]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[305]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[304]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[303]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[302]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[301]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[300]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[299]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[298]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[297]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[296]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[295]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[294]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[293]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[292]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[291]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[290]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[289]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[288]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[287]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[286]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[285]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[284]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[283]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[282]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[281]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[280]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[279]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[278]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[277]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[276]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[275]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[274]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[273]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[272]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[271]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[270]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[269]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[268]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[267]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[266]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[265]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[264]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[263]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[262]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[261]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[260]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[259]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[258]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[257]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[256]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[255]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[254]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[253]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[252]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[251]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[250]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[249]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[248]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[247]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[246]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[245]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[244]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[243]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[242]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[241]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[240]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[239]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[238]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[237]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[236]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[235]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[234]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[233]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[232]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[231]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[230]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[229]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[228]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[227]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[226]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[225]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[224]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[223]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[222]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[221]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[220]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[219]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[218]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[217]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[216]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[215]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[214]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[213]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[212]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[211]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[210]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[209]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[208]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[207]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[206]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[205]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[204]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[203]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[202]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[201]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[200]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[199]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[198]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[197]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[196]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[195]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[194]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[193]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[192]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[191]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[190]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[189]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[188]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[187]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[186]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[185]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[184]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[183]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[182]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[181]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[180]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[179]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[178]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[177]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[176]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[175]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[174]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[173]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[172]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[171]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[170]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[169]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[168]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[167]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[166]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[165]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[164]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[163]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[162]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[161]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[160]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[159]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[158]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[157]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[156]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[155]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[154]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[153]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[152]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[151]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[150]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[149]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[148]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[147]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[146]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[145]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[144]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[143]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[142]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[141]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[140]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[139]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[138]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[137]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[136]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[135]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[134]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[133]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[132]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[131]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[130]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[129]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[128]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[127]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[126]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[125]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[124]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[123]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[122]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[121]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[120]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[119]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[118]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[117]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[116]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[115]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[114]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[113]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[112]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[111]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[110]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[109]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[108]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[107]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[106]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[105]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[104]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[103]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[102]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[101]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[100]                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[99]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[98]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[97]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[96]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[95]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[94]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[93]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[92]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[91]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[90]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[89]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[88]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[87]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[86]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[85]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[84]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[83]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[82]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[81]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[80]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[79]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[78]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[77]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[76]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[75]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[74]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[73]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[72]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[71]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[70]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[69]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[68]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[67]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[66]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[65]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[64]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[63]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[62]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[61]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[60]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[59]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[58]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[57]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[56]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[55]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[54]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[53]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[52]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[51]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[50]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[49]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[48]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[47]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[46]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[45]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[44]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[43]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[42]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[41]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[40]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[39]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[38]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[37]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[36]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[35]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[34]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[33]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[32]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[31]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[30]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[29]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[28]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[27]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[26]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[25]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[24]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[23]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[22]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[21]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[20]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[19]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[18]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[17]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[16]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[15]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[14]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[13]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[12]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[11]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[10]                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[9]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[8]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[7]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[6]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[5]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[4]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[3]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[2]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[1]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata[0]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdatavalid                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_response[1]                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_response[0]                        ;
+-------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------+
; Source Assignments for fpga_top|inst_green_bs|ddr4b_avmm_bridge|ddr_avmm_bridge ;
+-------------------------+-------+------+----------------------------------------+
; Assignment              ; Value ; From ; To                                     ;
+-------------------------+-------+------+----------------------------------------+
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_write                              ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_read                               ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_debugaccess                        ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_write                               ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_read                                ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_debugaccess                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_write                           ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_read                            ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_debugaccess                     ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdatavalid                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_burstcount                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_writedata                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_address                            ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; cmd_byteenable                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_burstcount                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_writedata                           ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_address                             ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_byteenable                          ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_burstcount                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_writedata                       ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_address                         ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; wr_reg_byteenable                      ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_readdata                           ;
; ALLOW_REGISTER_RETIMING ; off   ; -    ; rsp_response                           ;
+-------------------------+-------+------+----------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs         ;
+----------------------------------------------------+-------+----------------+
; Parameter Name                                     ; Value ; Type           ;
+----------------------------------------------------+-------+----------------+
; hssi.NUM_LN                                        ; 4     ; Signed Integer ;
; plat_ifc.ENABLE_LOG                                ; 0     ; Signed Integer ;
; plat_ifc.host_chan.ENABLE_LOG                      ; 0     ; Signed Integer ;
; plat_ifc.host_chan.NUM_PORTS                       ; 1     ; Signed Integer ;
; plat_ifc.host_chan.ports[0].LOG_CLASS              ; 0     ; Signed Integer ;
; plat_ifc.local_mem.ENABLE_LOG                      ; 0     ; Signed Integer ;
; plat_ifc.local_mem.NUM_BANKS                       ; 2     ; Signed Integer ;
; plat_ifc.local_mem.WAIT_REQUEST_ALLOWANCE          ; 0     ; Signed Integer ;
; plat_ifc.local_mem.banks[0].LOG_CLASS              ; 0     ; Signed Integer ;
; plat_ifc.local_mem.banks[0].ADDR_WIDTH             ; 26    ; Signed Integer ;
; plat_ifc.local_mem.banks[0].DATA_WIDTH             ; 512   ; Signed Integer ;
; plat_ifc.local_mem.banks[0].BURST_CNT_WIDTH        ; 7     ; Signed Integer ;
; plat_ifc.local_mem.banks[0].MASKED_SYMBOL_WIDTH    ; 8     ; Signed Integer ;
; plat_ifc.local_mem.banks[0].RESPONSE_WIDTH         ; 2     ; Signed Integer ;
; plat_ifc.local_mem.banks[0].USER_WIDTH             ; 8     ; Signed Integer ;
; plat_ifc.local_mem.banks[0].WAIT_REQUEST_ALLOWANCE ; 0     ; Signed Integer ;
; plat_ifc.local_mem.banks[1].LOG_CLASS              ; 0     ; Signed Integer ;
; plat_ifc.local_mem.banks[1].ADDR_WIDTH             ; 26    ; Signed Integer ;
; plat_ifc.local_mem.banks[1].DATA_WIDTH             ; 512   ; Signed Integer ;
; plat_ifc.local_mem.banks[1].BURST_CNT_WIDTH        ; 7     ; Signed Integer ;
; plat_ifc.local_mem.banks[1].MASKED_SYMBOL_WIDTH    ; 8     ; Signed Integer ;
; plat_ifc.local_mem.banks[1].RESPONSE_WIDTH         ; 2     ; Signed Integer ;
; plat_ifc.local_mem.banks[1].USER_WIDTH             ; 8     ; Signed Integer ;
; plat_ifc.local_mem.banks[1].WAIT_REQUEST_ALLOWANCE ; 0     ; Signed Integer ;
; plat_ifc.hssi.ENABLE_LOG                           ; 0     ; Signed Integer ;
; plat_ifc.hssi.NUM_PORTS                            ; 1     ; Signed Integer ;
; plat_ifc.hssi.ports[0].NUM_LN                      ; 4     ; Signed Integer ;
+----------------------------------------------------+-------+----------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|pClkDiv2_reset ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ACTIVE_LOW     ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|pClkDiv2_reset|cc ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                        ;
; INITIAL_VALUE  ; 0     ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|pClkDiv4_reset ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ACTIVE_LOW     ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|pClkDiv4_reset|cc ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                        ;
; INITIAL_VALUE  ; 0     ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|uClk_usr_reset ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ACTIVE_LOW     ; 1     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|uClk_usr_reset|cc ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                        ;
; INITIAL_VALUE  ; 0     ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|uClk_usrDiv2_reset ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ACTIVE_LOW     ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|clocks|r|uClk_usrDiv2_reset|cc ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                            ;
; INITIAL_VALUE  ; 0     ; Unsigned Binary                                                           ;
+----------------+-------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4a_reset_sync ;
+-------------------+-------+----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                     ;
+-------------------+-------+----------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                           ;
; WIDTH             ; 1     ; Signed Integer                                           ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                           ;
; INIT_VALUE        ; 1     ; Signed Integer                                           ;
; NO_CUT            ; 1     ; Signed Integer                                           ;
+-------------------+-------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4a_reset_sync|resync_chains[0].synchronizer_nocut ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4b_reset_sync ;
+-------------------+-------+----------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                     ;
+-------------------+-------+----------------------------------------------------------+
; SYNC_CHAIN_LENGTH ; 2     ; Signed Integer                                           ;
; WIDTH             ; 1     ; Signed Integer                                           ;
; SLOW_CLOCK        ; 0     ; Signed Integer                                           ;
; INIT_VALUE        ; 1     ; Signed Integer                                           ;
; NO_CUT            ; 1     ; Signed Integer                                           ;
+-------------------+-------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4b_reset_sync|resync_chains[0].synchronizer_nocut ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4a_avmm_bridge ;
+------------------+-------+------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                       ;
+------------------+-------+------------------------------------------------------------+
; DATA_WIDTH       ; 512   ; Signed Integer                                             ;
; SYMBOL_WIDTH     ; 8     ; Signed Integer                                             ;
; ADDR_WIDTH       ; 27    ; Signed Integer                                             ;
; BURSTCOUNT_WIDTH ; 7     ; Signed Integer                                             ;
; BYTEEN_WIDTH     ; 64    ; Signed Integer                                             ;
+------------------+-------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4a_avmm_bridge|ddr_avmm_bridge ;
+-------------------+-------+---------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH        ; 512   ; Signed Integer                                                            ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                            ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                            ;
; HDL_ADDR_WIDTH    ; 27    ; Signed Integer                                                            ;
; BURSTCOUNT_WIDTH  ; 7     ; Signed Integer                                                            ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                            ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                            ;
; LOW_LATENCY_MODE  ; 0     ; Signed Integer                                                            ;
; BYTEEN_WIDTH      ; 64    ; Signed Integer                                                            ;
+-------------------+-------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4b_avmm_bridge ;
+------------------+-------+------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                       ;
+------------------+-------+------------------------------------------------------------+
; DATA_WIDTH       ; 512   ; Signed Integer                                             ;
; SYMBOL_WIDTH     ; 8     ; Signed Integer                                             ;
; ADDR_WIDTH       ; 27    ; Signed Integer                                             ;
; BURSTCOUNT_WIDTH ; 7     ; Signed Integer                                             ;
; BYTEEN_WIDTH     ; 64    ; Signed Integer                                             ;
+------------------+-------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fpga_top|inst_green_bs|ddr4b_avmm_bridge|ddr_avmm_bridge ;
+-------------------+-------+---------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------+
; DATA_WIDTH        ; 512   ; Signed Integer                                                            ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                            ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                            ;
; HDL_ADDR_WIDTH    ; 27    ; Signed Integer                                                            ;
; BURSTCOUNT_WIDTH  ; 7     ; Signed Integer                                                            ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                            ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                            ;
; LOW_LATENCY_MODE  ; 0     ; Signed Integer                                                            ;
; BYTEEN_WIDTH      ; 64    ; Signed Integer                                                            ;
+-------------------+-------+---------------------------------------------------------------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Warning (125092): Tcl Script File ../hw/afu.qsf not found
    Info (125063): set_global_assignment -name SOURCE_TCL_SCRIPT_FILE ../hw/afu.qsf
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 19.2.0 Build 57 06/24/2019 Patches 0.01rc SJ Pro Edition
    Info: Processing started: Mon Jul 12 08:41:28 2021
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off dcp -c afu_default
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "dcp"
Info: Revision = "afu_default"
Info: Analyzing source files
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (16124): Can't analyze file ../hw/afu.qsf - no such file exists
Info (19806): Entity rebinding has been applied to partition "fpga_top|inst_green_bs". The entity has been remapped from "green_bs" to "green_bs".
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "root_partition_2cedade0".
Info (16884): Verilog HDL info at ccip_if_pkg.sv(30): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ccip_if_pkg.sv Line: 30
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ccip_if_pkg.sv(30): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ccip_if_pkg.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ccip_if_pkg.sv Line: 30
Info (16884): Verilog HDL info at ofs_plat_ccip_if_funcs_pkg.sv(36): analyzing included file platform/ofs_plat_if/par/../rtl/platform_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_funcs_pkg.sv Line: 36
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file 'platform/ofs_plat_if/par/../rtl/platform_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at ofs_plat_ccip_if_funcs_pkg.sv(36): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_funcs_pkg.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_funcs_pkg.sv Line: 36
Info (16884): Verilog HDL info at ofs_plat_host_chan_pkg.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/include/ofs_plat_host_chan_pkg.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_pkg.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/include/ofs_plat_host_chan_pkg.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/include/ofs_plat_host_chan_pkg.sv Line: 31
Info (16884): Verilog HDL info at ccip_cfg_pkg.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ccip_cfg_pkg.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 31
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(45): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 45
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(74): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 74
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(75): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 75
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(76): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 76
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(79): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 79
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(82): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 82
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(89): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 89
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(92): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 92
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(93): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 93
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(96): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 96
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(102): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 102
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(103): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 103
Warning (13228): Verilog HDL or VHDL warning at ccip_cfg_pkg.sv(106): parameter declared inside package 'ccip_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv Line: 106
Info (16884): Verilog HDL info at local_mem_cfg_pkg.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at local_mem_cfg_pkg.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 31
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(35): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 35
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(37): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 37
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(41): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 41
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(42): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 42
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(43): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 43
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(47): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 47
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(54): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 54
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(56): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 56
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(59): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 59
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(60): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 60
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(62): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 62
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(63): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 63
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(68): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 68
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(71): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 71
Warning (13228): Verilog HDL or VHDL warning at local_mem_cfg_pkg.sv(72): parameter declared inside package 'local_mem_cfg_pkg' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv Line: 72
Info (16884): Verilog HDL info at ofs_plat_map_avalon_mem_rdwr_if_to_host_mem.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_map_avalon_mem_rdwr_if_to_host_mem.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_map_avalon_mem_rdwr_if_to_host_mem.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_map_avalon_mem_rdwr_if_to_host_mem.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_map_avalon_mem_rdwr_if_to_host_mem.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_map_axi_mem_if_to_host_mem.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_map_axi_mem_if_to_host_mem.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_map_axi_mem_if_to_host_mem.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_map_axi_mem_if_to_host_mem.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_map_axi_mem_if_to_host_mem.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_ccip_if_connect.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_ccip_if_connect.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_connect.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_host_ccip_if.sv(35): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_ccip_if.sv(35): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_map_ccip_as_avalon_host_mem.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_host_mem.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_map_ccip_as_avalon_host_mem.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_host_mem.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_host_mem.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_map_ccip_as_avalon_mmio.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_mmio.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_map_ccip_as_avalon_mmio.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_mmio.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_mmio.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_map_ccip_as_axi_host_mem.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_host_mem.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_map_ccip_as_axi_host_mem.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_host_mem.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_host_mem.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_map_ccip_as_axi_mmio.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_mmio.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_map_ccip_as_axi_mmio.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_mmio.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_mmio.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_shim_ccip_async.sv(41): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_async.sv Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_shim_ccip_async.sv(41): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_async.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_async.sv Line: 41
Warning (16752): Verilog HDL warning at ofs_plat_shim_ccip_async.sv(234): potential always loop found File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_async.sv Line: 234
Warning (16752): Verilog HDL warning at ofs_plat_shim_ccip_async.sv(357): potential always loop found File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_async.sv Line: 357
Info (16884): Verilog HDL info at ofs_plat_shim_ccip_dbg_history.sv(39): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_dbg_history.sv Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_shim_ccip_dbg_history.sv(39): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_dbg_history.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_dbg_history.sv Line: 39
Info (16884): Verilog HDL info at ofs_plat_shim_ccip_detect_eop.sv(42): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_detect_eop.sv Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_shim_ccip_detect_eop.sv(42): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_detect_eop.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_detect_eop.sv Line: 42
Info (16884): Verilog HDL info at ofs_plat_shim_ccip_mux.sv(41): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_mux.sv Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_shim_ccip_mux.sv(41): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_mux.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_mux.sv Line: 41
Warning (16818): Verilog HDL warning at ofs_plat_shim_ccip_mux.sv(271): block identifier is required on this block File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_mux.sv Line: 271
Warning (16818): Verilog HDL warning at ofs_plat_shim_ccip_mux.sv(512): block identifier is required on this block File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_mux.sv Line: 512
Info (16884): Verilog HDL info at ofs_plat_shim_ccip_reg.sv(35): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_shim_ccip_reg.sv(35): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv Line: 35
Warning (16818): Verilog HDL warning at ofs_plat_shim_ccip_reg.sv(84): block identifier is required on this block File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv Line: 84
Warning (16818): Verilog HDL warning at ofs_plat_shim_ccip_reg.sv(115): block identifier is required on this block File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv Line: 115
Warning (16818): Verilog HDL warning at ofs_plat_shim_ccip_reg.sv(149): block identifier is required on this block File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv Line: 149
Warning (16818): Verilog HDL warning at ofs_plat_shim_ccip_reg.sv(179): block identifier is required on this block File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv Line: 179
Info (16884): Verilog HDL info at ofs_plat_shim_ccip_rob_rd.sv(41): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_rd.sv Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_shim_ccip_rob_rd.sv(41): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_rd.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_rd.sv Line: 41
Warning (13461): Verilog HDL Parameter Declaration warning at ofs_plat_shim_ccip_rob_rd.sv(69): Parameter Declaration in module "ofs_plat_shim_ccip_rob_rd" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_rd.sv Line: 69
Info (16884): Verilog HDL info at ofs_plat_shim_ccip_rob_wr.sv(46): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_wr.sv Line: 46
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_shim_ccip_rob_wr.sv(46): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_wr.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_wr.sv Line: 46
Info (16884): Verilog HDL info at ofs_plat_shim_ccip_split_mmio.sv(37): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_split_mmio.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_shim_ccip_split_mmio.sv(37): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_split_mmio.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_split_mmio.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_utils_ccip_decode_bmask.sv(37): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_decode_bmask.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_utils_ccip_decode_bmask.sv(37): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_decode_bmask.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_decode_bmask.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_utils_ccip_gen_bmask.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_gen_bmask.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_utils_ccip_gen_bmask.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_gen_bmask.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_gen_bmask.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_utils_ccip_track_multi_write.sv(35): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_track_multi_write.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_utils_ccip_track_multi_write.sv(35): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_track_multi_write.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_track_multi_write.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_if_async_shim.sv(35): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_shim.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_if_async_shim.sv(35): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_shim.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_shim.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_if_connect.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_if_connect.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_connect.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_if_map_bursts.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_map_bursts.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_if_map_bursts.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_map_bursts.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_map_bursts.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_if_reg.sv(37): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_if_reg.sv(37): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_if_reg_simple.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg_simple.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_if_reg_simple.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg_simple.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg_simple.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_if_skid.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_skid.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_if_skid.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_skid.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_skid.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_if_to_rdwr_if.sv(35): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_to_rdwr_if.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_if_to_rdwr_if.sv(35): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_to_rdwr_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_to_rdwr_if.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_rdwr_if_connect.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_rdwr_if_connect.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_connect.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_rdwr_if_map_bursts.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_map_bursts.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_rdwr_if_map_bursts.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_map_bursts.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_map_bursts.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_rdwr_if_mux.sv(38): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_mux.sv Line: 38
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_rdwr_if_mux.sv(38): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_mux.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_mux.sv Line: 38
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_rdwr_if_reg.sv(37): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_rdwr_if_reg.sv(37): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_rdwr_if_reg_simple.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg_simple.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_rdwr_if_reg_simple.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg_simple.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg_simple.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_rdwr_if_skid.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_skid.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_rdwr_if_skid.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_skid.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_skid.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_rdwr_if_to_mem_if.sv(35): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_to_mem_if.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_rdwr_if_to_mem_if.sv(35): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_to_mem_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_to_mem_if.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_async_rob.sv(39): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_rob.sv Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_async_rob.sv(39): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_rob.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_rob.sv Line: 39
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_async_shim.sv(38): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim.sv Line: 38
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_async_shim.sv(38): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim.sv Line: 38
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_connect.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_connect.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_connect.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_fixup_wlast.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_fixup_wlast.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_fixup_wlast.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_fixup_wlast.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_fixup_wlast.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_map_bursts.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_map_bursts.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_map_bursts.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_map_bursts.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_map_bursts.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_reg.sv(37): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_reg.sv(37): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_reg_simple.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg_simple.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_reg_simple.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg_simple.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg_simple.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_rsp_credits.sv(37): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_rsp_credits.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_rsp_credits.sv(37): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_rsp_credits.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_rsp_credits.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_skid.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_skid.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_skid.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_skid.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_skid.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_sync.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_sync.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_sync.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_sync.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_sync.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if_to_avalon_rdwr_if.sv(47): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_to_avalon_rdwr_if.sv Line: 47
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if_to_avalon_rdwr_if.sv(47): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_to_avalon_rdwr_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_to_avalon_rdwr_if.sv Line: 47
Info (16884): Verilog HDL info at ofs_plat_axi_mem_lite_if_async_shim.sv(36): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_async_shim.sv Line: 36
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_lite_if_async_shim.sv(36): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_async_shim.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_async_shim.sv Line: 36
Info (16884): Verilog HDL info at ofs_plat_axi_mem_lite_if_connect.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_lite_if_connect.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_connect.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_lite_if_reg.sv(37): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_reg.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_lite_if_reg.sv(37): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_reg.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_reg.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_axi_mem_lite_if_skid.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_skid.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_lite_if_skid.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_skid.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_skid.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_lite_if_sync.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_sync.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_lite_if_sync.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_sync.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_sync.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_stream_if_connect.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_stream_if_connect.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_connect.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_connect.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_stream_if_skid.sv(35): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_skid.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_stream_if_skid.sv(35): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_skid.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_skid.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_if_user_ext.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/prims/ofs_plat_avalon_mem_if_user_ext.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_if_user_ext.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/local_mem/prims/ofs_plat_avalon_mem_if_user_ext.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/prims/ofs_plat_avalon_mem_if_user_ext.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_if.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_if.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_avalon_mem_rdwr_if.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_avalon_mem_rdwr_if.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_if.sv(415): analyzing included file platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_checker.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_if.sv Line: 415
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_if.sv(415): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_if.sv Line: 415
Info (16884): Verilog HDL info at ofs_plat_axi_mem_lite_if.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_lite_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_lite_if.sv(31): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_lite_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_lite_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_axi_mem_lite_if.sv(371): analyzing included file platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_checker.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_lite_if.sv Line: 371
Info (13230): Verilog HDL or VHDL information at ofs_plat_axi_mem_lite_if.sv(371): back to file 'platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_lite_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/axi/ofs_plat_axi_mem_lite_if.sv Line: 371
Info (16884): Verilog HDL info at ofs_plat_std_clocks.sv(35): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/clocks/ofs_plat_std_clocks.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_std_clocks.sv(35): back to file 'platform/ofs_plat_if/rtl/base_ifcs/clocks/ofs_plat_std_clocks.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/base_ifcs/clocks/ofs_plat_std_clocks.sv Line: 35
Info (16884): Verilog HDL info at ofs_plat_host_chan_as_avalon_mem_rdwr.sv(44): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_avalon_mem_rdwr.sv Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_as_avalon_mem_rdwr.sv(44): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_avalon_mem_rdwr.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_avalon_mem_rdwr.sv Line: 44
Info (16884): Verilog HDL info at ofs_plat_host_chan_as_axi_mem.sv(38): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_axi_mem.sv Line: 38
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_as_axi_mem.sv(38): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_axi_mem.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_axi_mem.sv Line: 38
Info (16884): Verilog HDL info at ofs_plat_host_chan_as_ccip.sv(45): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_ccip.sv Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_as_ccip.sv(45): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_ccip.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_ccip.sv Line: 45
Info (16884): Verilog HDL info at ofs_plat_host_chan_fiu_if.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_fiu_if.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_host_chan_fiu_if_tie_off.sv(37): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if_tie_off.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_fiu_if_tie_off.sv(37): back to file 'platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if_tie_off.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if_tie_off.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_hssi_fiu_if.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_fiu_if.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_hssi_fiu_if_tie_off.sv(36): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if_tie_off.sv Line: 36
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_fiu_if_tie_off.sv(36): back to file 'platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if_tie_off.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if_tie_off.sv Line: 36
Info (16884): Verilog HDL info at ofs_plat_local_mem_as_avalon_mem.sv(45): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_avalon_mem.sv Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_as_avalon_mem.sv(45): back to file 'platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_avalon_mem.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_avalon_mem.sv Line: 45
Info (16884): Verilog HDL info at ofs_plat_local_mem_as_axi_mem.sv(45): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_axi_mem.sv Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_as_axi_mem.sv(45): back to file 'platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_axi_mem.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_axi_mem.sv Line: 45
Info (16884): Verilog HDL info at ofs_plat_local_mem_fiu_if.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_fiu_if.sv(31): back to file 'platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_local_mem_fiu_if_tie_off.sv(36): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if_tie_off.sv Line: 36
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_fiu_if_tie_off.sv(36): back to file 'platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if_tie_off.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if_tie_off.sv Line: 36
Info (16884): Verilog HDL info at ofs_plat_prim_fifo_bram.sv(37): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_fifo_bram.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_prim_fifo_bram.sv(37): back to file 'platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_fifo_bram.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_fifo_bram.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_prim_fifo_dc.sv(37): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_fifo_dc.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_prim_fifo_dc.sv(37): back to file 'platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_fifo_dc.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_fifo_dc.sv Line: 37
Info (16884): Verilog HDL info at ofs_plat_prim_ram_simple.sv(36): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_ram_simple.sv Line: 36
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_prim_ram_simple.sv(36): back to file 'platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_ram_simple.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_ram_simple.sv Line: 36
Info (16884): Verilog HDL info at ofs_plat_prim_ram_simple_dc.sv(36): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_ram_simple_dc.sv Line: 36
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_prim_ram_simple_dc.sv(36): back to file 'platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_ram_simple_dc.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/utils/prims/ofs_plat_prim_ram_simple_dc.sv Line: 36
Info (16884): Verilog HDL info at platform_compat_avalon_mem_if.sv(31): analyzing included file platform/ofs_plat_if/par/../rtl/platform_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/compat/platform_compat_avalon_mem_if.sv Line: 31
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file 'platform/ofs_plat_if/par/../rtl/platform_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_compat_avalon_mem_if.sv(31): back to file 'platform/ofs_plat_if/rtl/compat/platform_compat_avalon_mem_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/compat/platform_compat_avalon_mem_if.sv Line: 31
Info (16884): Verilog HDL info at platform_shim_ccip_std_afu.sv(43): analyzing included file platform/ofs_plat_if/par/../rtl/platform_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/compat/platform_shim_ccip_std_afu.sv Line: 43
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file 'platform/ofs_plat_if/par/../rtl/platform_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at platform_shim_ccip_std_afu.sv(43): back to file 'platform/ofs_plat_if/rtl/compat/platform_shim_ccip_std_afu.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/compat/platform_shim_ccip_std_afu.sv Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.sv(31): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.sv Line: 31
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.sv(31): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.sv Line: 31
Info (16884): Verilog HDL info at green_bs.sv(30): analyzing included file platform/fpga_defines.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 30
Warning (13228): Verilog HDL or VHDL warning at fpga_defines.vh(70): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/fpga_defines.vh Line: 70
Info (13230): Verilog HDL or VHDL information at green_bs.sv(30): back to file 'platform/green_bs.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 30
Info (16884): Verilog HDL info at green_bs.sv(40): analyzing included file platform/ofs_plat_if/par/../rtl/platform_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 40
Info (16884): Verilog HDL info at platform_if.vh(39): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/platform_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(39): analyzing included file platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if_top_config.vh(131): analyzing included file ./platform/platform_afu_top_config.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if_top_config.vh(131): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if_top_config.vh Line: 131
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(39): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 39
Info (16884): Verilog HDL info at ofs_plat_if.vh(40): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(40): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 40
Info (16884): Verilog HDL info at ofs_plat_if.vh(41): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(41): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 41
Info (16884): Verilog HDL info at ofs_plat_if.vh(42): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(42): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 42
Info (16884): Verilog HDL info at ofs_plat_if.vh(43): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(43): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 43
Info (16884): Verilog HDL info at ofs_plat_if.vh(44): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(44): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 44
Info (16884): Verilog HDL info at ofs_plat_if.vh(45): analyzing included file platform/ofs_plat_if/par/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(45): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 45
Info (16884): Verilog HDL info at ofs_plat_if.vh(48): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_host_chan_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_host_chan_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(48): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 48
Info (16884): Verilog HDL info at ofs_plat_if.vh(52): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 7
Info (16884): Verilog HDL info at ofs_plat_local_mem_wrapper.vh(8): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_local_mem_wrapper.vh(8): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh Line: 8
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(52): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 52
Info (16884): Verilog HDL info at ofs_plat_if.vh(56): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (16884): Verilog HDL info at ofs_plat_hssi_wrapper.vh(7): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_hssi_wrapper.vh(7): back to file 'platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh Line: 7
Info (13230): Verilog HDL or VHDL information at ofs_plat_if.vh(56): back to file 'platform/ofs_plat_if/rtl/ofs_plat_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/ofs_plat_if.vh Line: 56
Info (13230): Verilog HDL or VHDL information at platform_if.vh(39): back to file 'platform/ofs_plat_if/par/../rtl/platform_if.vh' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/ofs_plat_if/rtl/platform_if.vh Line: 39
Info (13230): Verilog HDL or VHDL information at green_bs.sv(40): back to file 'platform/green_bs.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 40
Info (16884): Verilog HDL info at green_bs.sv(41): analyzing included file platform/ofs_plat_if/par/../rtl/ofs_plat_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 41
Info (13230): Verilog HDL or VHDL information at green_bs.sv(41): back to file 'platform/green_bs.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 41
Info (16884): Verilog HDL info at green_bs.sv(44): analyzing included file platform/ofs_plat_if/par/../rtl/ifc_classes/hssi/pr_hssi_if.vh File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 44
Info (13230): Verilog HDL or VHDL information at green_bs.sv(44): back to file 'platform/green_bs.sv' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 44
Warning (13228): Verilog HDL or VHDL warning at green_bs.sv(46): parameter declared inside compilation unit '$unit_platform_green_bs_sv' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 46
Warning (13228): Verilog HDL or VHDL warning at green_bs.sv(47): parameter declared inside compilation unit '$unit_platform_green_bs_sv' shall be treated as localparam File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 47
Warning (13228): Verilog HDL or VHDL warning at green_bs_resync.v(142): generate block is allowed only inside loop and conditional generate in SystemVerilog mode File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/lib/common/green_bs_resync.v Line: 142
Warning (13228): Verilog HDL or VHDL warning at fpga_defines.vh(70): ignoring re-definition of command line macro 'INCLUDE_DDR4' File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/fpga_defines.vh Line: 70
Info: Elaborating from top-level entity "dcp_top"
Info (19272): Using dcp.qdb to replace the root partition.
Info (19534): Using dcp.qdb to replace the partition root_partition_2cedade0.
Warning (16735): Verilog HDL warning at green_bs.sv(229): actual bit length 26 differs from formal bit length 27 for port "s0_address" File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 229
Warning (16735): Verilog HDL warning at green_bs.sv(257): actual bit length 26 differs from formal bit length 27 for port "s0_address" File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 257
Warning (16788): Net "plat_ifc.host_chan.ports[0].sTx.c0.hdr.vc_sel[1]" does not have a driver at green_bs.sv(116) File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 116
Error (16045): Instance "fpga_top|inst_green_bs|ofs_plat_afu" instantiates undefined entity "ofs_plat_afu" File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 355
Error (16185): Can't elaborate user hierarchy "fpga_top|inst_green_bs|ofs_plat_afu" File: /home/u52099/PAC_card_A10/test_bram/test_bram/bram_ip_test/test1/hw/build/platform/green_bs.sv Line: 355
Error (16185): Can't elaborate user hierarchy "fpga_top|inst_green_bs" File: /nfs/site/disks/pac_build_1/psgpacbuild/SC/adapt/nightly/19.1/367/l64/work/platform/dcp_1.0-rc/design/top/fpga_top.v Line: 621
Error (16186): Can't elaborate top-level user hierarchy
Error: Flow failed: 
Error: Quartus Prime Synthesis was unsuccessful. 5 errors, 47 warnings
    Error: Peak virtual memory: 2627 megabytes
    Error: Processing ended: Mon Jul 12 08:41:49 2021
    Error: Elapsed time: 00:00:21


