{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589804021296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589804021300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 14:13:41 2020 " "Processing started: Mon May 18 14:13:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589804021300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804021300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_2 -c processor_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_2 -c processor_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804021301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589804021831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589804021831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_2.v 5 5 " "Found 5 design units, including 5 entities, in source file processor_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_2 " "Found entity 1: processor_2" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589804030540 ""} { "Info" "ISGN_ENTITY_NAME" "2 regn " "Found entity 2: regn" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589804030540 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec3to8 " "Found entity 3: dec3to8" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 618 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589804030540 ""} { "Info" "ISGN_ENTITY_NAME" "4 counter_N_bits " "Found entity 4: counter_N_bits" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 645 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589804030540 ""} { "Info" "ISGN_ENTITY_NAME" "5 counterlpm " "Found entity 5: counterlpm" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 660 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589804030540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel processor_2.v(578) " "Verilog HDL Implicit Net warning at processor_2.v(578): created implicit net for \"sel\"" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 578 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589804030541 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(391) " "Verilog HDL Instantiation warning at processor_2.v(391): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 391 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589804030541 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(392) " "Verilog HDL Instantiation warning at processor_2.v(392): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 392 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589804030541 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(550) " "Verilog HDL Instantiation warning at processor_2.v(550): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 550 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589804030542 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(551) " "Verilog HDL Instantiation warning at processor_2.v(551): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 551 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589804030542 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(552) " "Verilog HDL Instantiation warning at processor_2.v(552): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 552 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589804030542 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(553) " "Verilog HDL Instantiation warning at processor_2.v(553): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 553 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589804030542 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(554) " "Verilog HDL Instantiation warning at processor_2.v(554): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 554 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589804030542 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(555) " "Verilog HDL Instantiation warning at processor_2.v(555): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 555 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589804030542 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(556) " "Verilog HDL Instantiation warning at processor_2.v(556): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 556 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589804030542 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor_2.v(563) " "Verilog HDL Instantiation warning at processor_2.v(563): instance has no name" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 563 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1589804030543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_2 " "Elaborating entity \"processor_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589804030685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 processor_2.v(399) " "Verilog HDL assignment warning at processor_2.v(399): truncated value with size 3 to match size of target (2)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030703 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 processor_2.v(400) " "Verilog HDL assignment warning at processor_2.v(400): truncated value with size 3 to match size of target (2)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030703 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 processor_2.v(403) " "Verilog HDL assignment warning at processor_2.v(403): truncated value with size 3 to match size of target (2)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030703 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 processor_2.v(407) " "Verilog HDL assignment warning at processor_2.v(407): truncated value with size 3 to match size of target (2)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030703 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 processor_2.v(408) " "Verilog HDL assignment warning at processor_2.v(408): truncated value with size 3 to match size of target (2)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030703 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 processor_2.v(412) " "Verilog HDL assignment warning at processor_2.v(412): truncated value with size 3 to match size of target (2)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030703 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 processor_2.v(413) " "Verilog HDL assignment warning at processor_2.v(413): truncated value with size 3 to match size of target (2)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030703 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(415) " "Verilog HDL Case Statement warning at processor_2.v(415): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 415 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030703 "|processor_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G processor_2.v(475) " "Verilog HDL Always Construct warning at processor_2.v(475): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 475 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589804030705 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(440) " "Verilog HDL Case Statement warning at processor_2.v(440): incomplete case statement has no default case item" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 440 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589804030705 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(487) " "Verilog HDL Case Statement warning at processor_2.v(487): incomplete case statement has no default case item" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 487 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589804030705 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(518) " "Verilog HDL Case Statement warning at processor_2.v(518): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 518 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030705 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 processor_2.v(546) " "Verilog HDL assignment warning at processor_2.v(546): truncated value with size 3 to match size of target (2)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030707 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 processor_2.v(567) " "Verilog HDL assignment warning at processor_2.v(567): truncated value with size 10 to match size of target (9)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030707 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 processor_2.v(569) " "Verilog HDL assignment warning at processor_2.v(569): truncated value with size 10 to match size of target (9)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030707 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 processor_2.v(578) " "Verilog HDL assignment warning at processor_2.v(578): truncated value with size 10 to match size of target (1)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589804030707 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(582) " "Verilog HDL Case Statement warning at processor_2.v(582): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 582 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030707 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(583) " "Verilog HDL Case Statement warning at processor_2.v(583): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 583 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030707 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(584) " "Verilog HDL Case Statement warning at processor_2.v(584): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 584 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030707 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(585) " "Verilog HDL Case Statement warning at processor_2.v(585): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 585 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030707 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(586) " "Verilog HDL Case Statement warning at processor_2.v(586): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 586 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030707 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(587) " "Verilog HDL Case Statement warning at processor_2.v(587): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 587 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030708 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(588) " "Verilog HDL Case Statement warning at processor_2.v(588): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 588 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030708 "|processor_2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc processor_2.v(589) " "Verilog HDL Always Construct warning at processor_2.v(589): variable \"pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 589 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1589804030708 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(590) " "Verilog HDL Case Statement warning at processor_2.v(590): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 590 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030708 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "processor_2.v(591) " "Verilog HDL Case Statement warning at processor_2.v(591): case item expression never matches the case expression" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 591 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1589804030708 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor_2.v(581) " "Verilog HDL Case Statement warning at processor_2.v(581): incomplete case statement has no default case item" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 581 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1589804030708 "|processor_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires processor_2.v(580) " "Verilog HDL Always Construct warning at processor_2.v(580): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589804030708 "|processor_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[9\] processor_2.v(580) " "Inferred latch for \"BusWires\[9\]\" at processor_2.v(580)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030709 "|processor_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] processor_2.v(580) " "Inferred latch for \"BusWires\[8\]\" at processor_2.v(580)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030709 "|processor_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] processor_2.v(580) " "Inferred latch for \"BusWires\[7\]\" at processor_2.v(580)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030709 "|processor_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] processor_2.v(580) " "Inferred latch for \"BusWires\[6\]\" at processor_2.v(580)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030709 "|processor_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] processor_2.v(580) " "Inferred latch for \"BusWires\[5\]\" at processor_2.v(580)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030709 "|processor_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] processor_2.v(580) " "Inferred latch for \"BusWires\[4\]\" at processor_2.v(580)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030709 "|processor_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] processor_2.v(580) " "Inferred latch for \"BusWires\[3\]\" at processor_2.v(580)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030709 "|processor_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] processor_2.v(580) " "Inferred latch for \"BusWires\[2\]\" at processor_2.v(580)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030709 "|processor_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] processor_2.v(580) " "Inferred latch for \"BusWires\[1\]\" at processor_2.v(580)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030709 "|processor_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] processor_2.v(580) " "Inferred latch for \"BusWires\[0\]\" at processor_2.v(580)" {  } { { "processor_2.v" "" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804030709 "|processor_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:comb_6 " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:comb_6\"" {  } { { "processor_2.v" "comb_6" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589804030790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:comb_164 " "Elaborating entity \"regn\" for hierarchy \"regn:comb_164\"" {  } { { "processor_2.v" "comb_164" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589804030808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_N_bits counter_N_bits:comb_171 " "Elaborating entity \"counter_N_bits\" for hierarchy \"counter_N_bits:comb_171\"" {  } { { "processor_2.v" "comb_171" { Text "C:/Users/izabe/OneDrive/Pulpit/SW/systemy11/systemy11_1/processor_2.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589804030826 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589804031463 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589804031585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589804032136 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589804032136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589804032334 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589804032334 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589804032334 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589804032334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589804032385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 14:13:52 2020 " "Processing ended: Mon May 18 14:13:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589804032385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589804032385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589804032385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589804032385 ""}
