
---------- Begin Simulation Statistics ----------
final_tick                                 8687242500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28945                       # Simulator instruction rate (inst/s)
host_mem_usage                                 940296                       # Number of bytes of host memory used
host_op_rate                                    34632                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   345.48                       # Real time elapsed on the host
host_tick_rate                               25145308                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008687                       # Number of seconds simulated
sim_ticks                                  8687242500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.406488                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1434261                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1503316                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1165                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            117679                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2180518                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             103340                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          135737                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            32397                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3051243                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  330906                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10558                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3223776                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3277963                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             95994                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                418872                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1708499                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13807136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.868068                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.845954                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9741771     70.56%     70.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1603444     11.61%     82.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       761459      5.51%     87.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       480489      3.48%     91.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       358226      2.59%     93.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       150325      1.09%     94.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       165653      1.20%     96.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       126897      0.92%     96.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       418872      3.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13807136                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.737464                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.737464                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                952637                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 21895                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1395985                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               14288478                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10106923                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2821260                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  96863                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 62895                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                100394                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3051243                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1900618                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3579012                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 66966                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       12516304                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           372                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  237202                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.175615                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           10380019                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1868507                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.720378                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14078077                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.052282                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.306422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10977647     77.98%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   391926      2.78%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   378389      2.69%     83.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   410441      2.92%     86.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   275155      1.95%     88.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   330212      2.35%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   293051      2.08%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   245958      1.75%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   775298      5.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14078077                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued      3118202                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      4599220                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      8960533                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull       239657                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage     309260761                       # number of prefetches that crossed the page
system.cpu.idleCycles                         3296564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               126812                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2573438                       # Number of branches executed
system.cpu.iew.exec_nop                         24982                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.754114                       # Inst execution rate
system.cpu.iew.exec_refs                      4592387                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1571925                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  217025                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3042398                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                654                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20835                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1623021                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13696125                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3020462                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            129611                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13102458                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3573                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 72807                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  96863                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 76800                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            47953                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          642                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          770                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       121638                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       457087                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       111223                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            770                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        72363                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          54449                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12103688                       # num instructions consuming a value
system.cpu.iew.wb_count                      12842483                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.553943                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6704756                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.739151                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12893665                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15816663                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9432528                       # number of integer regfile writes
system.cpu.ipc                               0.575552                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.575552                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               101      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8456650     63.91%     63.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               110707      0.84%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10063      0.08%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 824      0.01%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                702      0.01%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                796      0.01%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  99      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3070211     23.20%     88.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1581829     11.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13232072                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      129870                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009815                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37897     29.18%     29.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.02%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     29.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  57559     44.32%     73.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 34391     26.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13356967                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           40676197                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12838727                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15368600                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13670489                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13232072                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 654                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1706517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             13844                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             79                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1262388                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14078077                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.939906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.664423                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9288483     65.98%     65.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1467359     10.42%     76.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1137289      8.08%     84.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              831810      5.91%     90.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              508549      3.61%     94.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              346664      2.46%     96.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              303562      2.16%     98.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              149071      1.06%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               45290      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14078077                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.761574                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   4874                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               9735                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         3756                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              9795                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             40378                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64452                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3042398                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1623021                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9876588                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                         17374641                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  342782                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 111285                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 10182035                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  42060                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1705                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20775683                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14096635                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13918234                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2833331                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 162648                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  96863                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                345692                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2143623                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17075369                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         277374                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              14743                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    434369                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            669                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             5163                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     27079577                       # The number of ROB reads
system.cpu.rob.rob_writes                    27660487                       # The number of ROB writes
system.cpu.timesIdled                          318413                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2264                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1864                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17713                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1014                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1970963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3943007                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6794                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10592                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10592                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6794                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           327                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35099                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1112704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1112704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17713                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17713    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17713                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22289500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           91914000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1958040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29751                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1937107                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4099                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13645                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13645                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1937172                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20869                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          360                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          360                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5811430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       103606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5915036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    247952512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4112960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              252065472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              20                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1972050                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000515                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022692                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1971034     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1016      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1972050                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3988651358                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             45.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          55845200                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2905794923                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            33.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               363739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher      1568023                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1954279                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              363739                       # number of overall hits
system.l2.overall_hits::.cpu.data               22517                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher      1568023                       # number of overall hits
system.l2.overall_hits::total                 1954279                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11997                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17387                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5390                       # number of overall misses
system.l2.overall_misses::.cpu.data             11997                       # number of overall misses
system.l2.overall_misses::total                 17387                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    424763000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    929063000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1353826000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    424763000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    929063000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1353826000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           369129                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34514                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher      1568023                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1971666                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          369129                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34514                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher      1568023                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1971666                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.014602                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.347598                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.008818                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.014602                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.347598                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.008818                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78805.751391                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77441.276986                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77864.266406                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78805.751391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77441.276986                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77864.266406                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17386                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17386                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    370777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    809093000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1179870000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    370777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    809093000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1179870000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.014599                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.347598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.008818                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.014599                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.347598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.008818                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68802.560772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67441.276986                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67863.223283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68802.560772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67441.276986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67863.223283                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29751                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29751                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29751                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29751                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1936109                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1936109                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1936109                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1936109                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3053                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10592                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    812146500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     812146500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.776255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776255                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76675.462613                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76675.462613                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    706226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    706226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.776255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66675.462613                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66675.462613                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         363739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher      1568023                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1931762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5390                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    424763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    424763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       369129                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher      1568023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1937152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.014602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78805.751391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78805.751391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    370777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    370777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.014599                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68802.560772                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68802.560772                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19464                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    116916500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    116916500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.067325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83214.590747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83214.590747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    102866500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    102866500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.067325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73214.590747                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73214.590747                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                33                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          327                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             327                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          360                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           360                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.908333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.908333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          327                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          327                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      6418000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6418000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.908333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.908333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19626.911315                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19626.911315                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12086.905215                       # Cycle average of tags in use
system.l2.tags.total_refs                     3941645                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17723                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    222.402810                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     210.329485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3884.110969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7992.464761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.029633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.060978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.092216                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17690                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          939                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16650                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.134964                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31553507                       # Number of tag accesses
system.l2.tags.data_accesses                 31553507                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         344896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         767808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1112704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       344896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        344896                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            5389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17386                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          39701436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          88383397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             128084832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     39701436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         39701436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         39701436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         88383397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            128084832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      5389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000659500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36771                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17386                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    138980750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   86930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               464968250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7993.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26743.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14152                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17386                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    344.131148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.301520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.619137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          877     27.13%     27.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          736     22.77%     49.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          331     10.24%     60.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          304      9.40%     69.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          414     12.81%     82.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          161      4.98%     87.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          121      3.74%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           44      1.36%     92.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          245      7.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3233                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1112704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1112704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       128.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    128.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8682418500                       # Total gap between requests
system.mem_ctrls.avgGap                     499391.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       344896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       767808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 39701435.754786401987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 88383396.687729164958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5389                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    149082000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    315886250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27664.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26330.44                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             10560060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5612805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            61525380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     685323600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1606210410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1983302880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4352535135                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.026089                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5140884750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    289900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3256457750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12530700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6656430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62610660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     685323600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1746514770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1865151840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4378788000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.048091                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4831098500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    289900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3566244000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1451666                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1451666                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1451666                       # number of overall hits
system.cpu.icache.overall_hits::total         1451666                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       448952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         448952                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       448952                       # number of overall misses
system.cpu.icache.overall_misses::total        448952                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   7073726000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   7073726000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   7073726000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   7073726000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1900618                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1900618                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1900618                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1900618                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.236214                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.236214                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.236214                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.236214                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15756.085283                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15756.085283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15756.085283                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15756.085283                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches           1269164                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks      1937107                       # number of writebacks
system.cpu.icache.writebacks::total           1937107                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        79808                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        79808                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        79808                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        79808                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       369144                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       369144                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       369144                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher      1568028                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1937172                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5914232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5914232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5914232000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher  27701799409                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33616031409                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.194223                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.194223                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.194223                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     1.019233                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16021.476714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16021.476714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16021.476714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 17666.648433                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17353.147479                       # average overall mshr miss latency
system.cpu.icache.replacements                1937107                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1451666                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1451666                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       448952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        448952                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   7073726000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   7073726000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1900618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1900618                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.236214                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.236214                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15756.085283                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15756.085283                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        79808                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        79808                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       369144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       369144                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5914232000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5914232000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.194223                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.194223                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16021.476714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16021.476714                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher      1568028                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total      1568028                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher  27701799409                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total  27701799409                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 17666.648433                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 17666.648433                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.979357                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3388837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1937171                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.749374                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    13.217498                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    50.761859                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.206523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.793154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999677                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5738407                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5738407                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4211298                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4211298                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4217207                       # number of overall hits
system.cpu.dcache.overall_hits::total         4217207                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       141510                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         141510                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       141518                       # number of overall misses
system.cpu.dcache.overall_misses::total        141518                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6194755500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6194755500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6194755500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6194755500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4352808                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4352808                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4358725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4358725                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032468                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43776.097096                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43776.097096                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43773.622437                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43773.622437                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5787                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             113                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.212389                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29751                       # number of writebacks
system.cpu.dcache.writebacks::total             29751                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       106641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       106641                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       106641                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       106641                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34869                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34876                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1276570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1276570500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1276907500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1276907500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36610.470619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36610.470619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36612.785296                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36612.785296                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33850                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2786142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2786142                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        54788                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         54788                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1476090000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1476090000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2840930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2840930                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26941.848580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26941.848580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        33927                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        33927                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    387096500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    387096500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007343                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18555.989646                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18555.989646                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1425153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1425153                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        86517                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        86517                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4711996500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4711996500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54463.244218                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54463.244218                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        72714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        72714                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    883010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    883010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63972.324857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63972.324857                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5909                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5909                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5917                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5917                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001352                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001352                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       337000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       337000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001183                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001183                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 48142.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 48142.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6669000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6669000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32531.707317                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32531.707317                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6464000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6464000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31531.707317                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31531.707317                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          588                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          588                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       424000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       424000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011765                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011765                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 60571.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 60571.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003361                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003361                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        97750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        97750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.896453                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4253224                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34874                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            121.959741                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.896453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983297                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          373                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8754614                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8754614                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8687242500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   8687242500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
