<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">AArch64InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">llvm::AArch64InstrInfo Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a685d0f817c9260ea16202a9964652fe6">AArch64InstrInfo</a>(const AArch64Subtarget &amp;STI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">explicit</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aa61674464afddf4b2a24ab65f3833233">analyzeBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a51f54f2b0fd916f4c01b600905180782">analyzeBranchPredicate</a>(MachineBasicBlock &amp;MBB, MachineBranchPredicate &amp;MBP, bool AllowModify) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ad11fff0bd7672635d1cabedca7be31c6">analyzeCompare</a>(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;CmpMask, int64_t &amp;CmpValue) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a23fc03605ab508eb40a5fb968a78e139">areMemAccessesTriviallyDisjoint</a>(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9b0a622dbae74cb8a4b9b87a8b559b25">buildOutlinedFrame</a>(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2fe077e55074778fb173f0f5cc8f5ca2">canInsertSelect</a>(const MachineBasicBlock &amp;, ArrayRef&lt; MachineOperand &gt; Cond, Register, Register, Register, int &amp;, int &amp;, int &amp;) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2aa16f9d03ff7a4744cc7b83b4c39ec4">convertToFlagSettingOpc</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a989da0fe668d5de76ef2ccd3c04a8d35">copyGPRRegTuple</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc, unsigned Opcode, unsigned ZeroReg, llvm::ArrayRef&lt; unsigned &gt; Indices) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a298be1031f30bb6d33dda81a8fc572fc">copyPhysReg</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af01e300c1d03a13eb9edabea4ed9aef5">copyPhysRegTuple</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc, unsigned Opcode, llvm::ArrayRef&lt; unsigned &gt; Indices) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#acb8985e96f5a8a270fc9d57fc8c99920">decomposeMachineOperandsTargetFlags</a>(unsigned TF) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aff8cfe59027e5ffa1af1ff646a2da516">decomposeStackOffsetForDwarfOffsets</a>(const StackOffset &amp;Offset, int64_t &amp;ByteSized, int64_t &amp;VGSized)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a06abc64620fa2741d4756f05c337c9aa">decomposeStackOffsetForFrameOffsets</a>(const StackOffset &amp;Offset, int64_t &amp;NumBytes, int64_t &amp;NumPredicateVectors, int64_t &amp;NumDataVectors)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7a1bb4352b705901de9836f44ad326f4">describeLoadedValue</a>(const MachineInstr &amp;MI, Register Reg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8997d907b1de0e1b433c59102335b06a">expandPostRAPseudo</a>(MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a64505b70265bcadc4993631d532a5fd5">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a4e2ae70bf78866dd55545718e470c323">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2f107db442bad25d6c50dbf03378aebe">foldMemoryOperandImpl</a>(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI, LiveIntervals *LIS=nullptr) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a80ae2cc1410980d536c9032568832dab">genAlternativeCodeSequence</a>(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a4d52ee98b63ac121fc09f1a5b04358ed">getAddrModeFromMemoryOp</a>(const MachineInstr &amp;MemI, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a15b71869ae17ba55cfb477020eaadc19">getBranchDestBlock</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a225bf56c837056189e19a6d525e9a93a">getElementSizeForOpcode</a>(unsigned Opc) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1bf38b3bbe867377cde6e530a0256b29">getInstSizeInBytes</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af66bca919a5501ae9f377298fd684864">getLdStBaseOp</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3111bf1fd6e9282ec7a9b14b3a3cae3e">getLdStOffsetOp</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ac473d40b6b8803f2924e0c6751f51bf3">getLoadStoreImmIdx</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abe8ebb102b353daa82abe17d08054c6e">getMachineCombinerPatterns</a>(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns, bool DoRegPressureReduce) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9f95e557fb675ab6ef80f2fc4b8b3e01">getMemOpBaseRegImmOfsOffsetOperand</a>(MachineInstr &amp;LdSt) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a90a17ebfc2faf34552e728b4bd90800c">getMemOperandsWithOffsetWidth</a>(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1e330d75233f2f61fdb64b374f55ee04">getMemOperandWithOffsetWidth</a>(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aaab2023296750137637c02807f30ef25">getMemOpInfo</a>(unsigned Opcode, TypeSize &amp;Scale, unsigned &amp;Width, int64_t &amp;MinOffset, int64_t &amp;MaxOffset)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af269ff6efde917e353e6652a11e473ec">getMemScale</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a11e0c0c1465e563be81d564f2ba60abb">getMemScale</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af373607877e9c76b500c1942c86e8da2">getNop</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a57639f2f066637e2f3571662526f213d">getOutlinableRanges</a>(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ac091833891ee8d22563063570f1cfad0">getOutliningCandidateInfo</a>(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2360ff10d0e52ff8bf237809c794de14">getOutliningTypeImpl</a>(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a23bfbcda0e3522bc7ca5a7ca894d4ae5">getRegisterInfo</a>() const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aedb4c96bbe231a3c622b06e15fdb05cb">getSerializableBitmaskMachineOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9e7195b691e065ac34568c1b3340a3f8">getSerializableDirectMachineOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74f4174a5d158b611050cdf7abd04b58">getSerializableMachineMemOperandTargetFlags</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af0696650ebf608e7bfc64a5ac79f3704">getTailDuplicateSize</a>(CodeGenOpt::Level OptLevel) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3ed4919d637d0c25ecee9f7bd16f11b2">getUnscaledLdSt</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a402d07e412b1466bf04c19cfde24de49">hasUnscaledLdStOffset</a>(unsigned Opc)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a43d75eef1ce19e91ce70d4b964b1bf42">hasUnscaledLdStOffset</a>(MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab8903896a25679d038ebd3e8769233f6">insertBranch</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a4c5be0dce0caceff8b457e09b8a998fc">insertOutlinedCall</a>(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, outliner::Candidate &amp;C) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a029c7ad54d8731492ed559aa860e3395">insertSelect</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a195a0fee60fb5a1164767ec13d9729dd">isAddImmediate</a>(const MachineInstr &amp;MI, Register Reg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ade267f03d50e04004e9ef2019ce25738">isAsCheapAsAMove</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aab3d65d6e0daa1da2c564a3803f207b2">isAssociativeAndCommutative</a>(const MachineInstr &amp;Inst, bool Invert) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2d997a80040d5eea603cf8ca302c2dbc">isBranchOffsetInRange</a>(unsigned BranchOpc, int64_t BrOffset) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af28ada2e1e13faab18ee3746c01e684c">isCandidateToMergeOrPair</a>(const MachineInstr &amp;MI) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a3477f1dd30b1caa79a5216523b50ce8c">isCoalescableExtInstr</a>(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;DstReg, unsigned &amp;SubIdx) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a117c27122f686eca6691089a9aecbc21">isCopyInstrImpl</a>(const MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">protected</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a791f9b87aba84585f9777360bb26d84b">isExtendLikelyToBeFolded</a>(MachineInstr &amp;ExtMI, MachineRegisterInfo &amp;MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a796a2f531a01a5d72a58920fa8ec61b9">isFalkorShiftExtFast</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a918c01f70ad534a740d3dc2ad3af1a3f">isFpOrNEON</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0f025e2cec1b7eb026b572b2d12800fd">isFPRCopy</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a8e7ea4a37a21caeb8c336ef3e95f8ee0">isFunctionSafeToOutlineFrom</a>(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a2a037132ef2f33daa0522efe92a983ed">isGPRCopy</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#acb53158b2fba2683ec41c5873eb16a2f">isGPRZero</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aaa692777da741a4f7da2822b9f154a42">isLdStPairSuppressed</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9577820d8006811afa3d9713624c1e01">isLoadFromStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a5c41685529bfa4394f6b8f15207809c1">isPairableLdStInst</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a6ba8f62a5514943195111193dfd7ae08">isPairedLdSt</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#aea1877f1ea9ff547ae50f179902e2961">isPreLd</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a482f66b2913dcfcc84a4cfeafc83e304">isPreLdSt</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a61af0a6c92c6e41f81dcead5ef46a4a7">isPreSt</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af93867ed83dede2b0063fbaa26a3086d">isPTestLikeOpcode</a>(unsigned Opc) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a0650a7436e6924414e9d28b7b7cbfd66">isQForm</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ab46fe6f7eb24fe0268c273a28452ecba">isSchedulingBoundary</a>(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a52619cc1f9c5c3029a03a6c956b32595">isSEHInstruction</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abb85cb5e394d43767d67d067075a7b4f">isStoreToStackSlot</a>(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a801e90197138f0d232f8efcf2426dd81">isStridedAccess</a>(const MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1990769eead413855ac08a24140f3175">isSubregFoldable</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a10ff9c7b29be1debe32fa6ba92256068">isThroughputPattern</a>(MachineCombinerPattern Pattern) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a38f8066c29c8c7afd3906d08e8407282">isWhileOpcode</a>(unsigned Opc) const</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7663d9ec7fc1457a7d7f3eeaeb3b356a">loadRegFromStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#abc0f8152bb9c4cdd79a31196933bb5df">optimizeCompareInstr</a>(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, int64_t CmpValue, const MachineRegisterInfo *MRI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#af0bbac5dd9f698f2c73477c4e5f36b60">optimizeCondBranch</a>(MachineInstr &amp;MI) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a94cd6ca17535844dc42503cc7b6f32ef">removeBranch</a>(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a7cca5afbdfdcb468161ffe0b888668d0">reverseBranchCondition</a>(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a1c6c6052f4f028c5fc16a59cce34dd14">shouldClusterMemOps</a>(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, unsigned NumLoads, unsigned NumBytes) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a944bf3cc625b6bf05e52bc6daa2cc47f">shouldOutlineFromFunctionByDefault</a>(MachineFunction &amp;MF) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a9443e11ff036b633e23f360416d529e8">storeRegToStackSlot</a>(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#ae2f38a334980a3888a4fc55b8e9542ac">suppressLdStPair</a>(MachineInstr &amp;MI)</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html#a74804e3c6e291fe90c0cb697632dcf0e">useMachineCombiner</a>() const override</td><td class="entry"><a class="el" href="classllvm_1_1AArch64InstrInfo.html">llvm::AArch64InstrInfo</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:41:36 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
