<!doctype html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>Soumil Verma — Systems & Chip Design</title>
    <link rel="stylesheet" href="style.css" />
  </head>

  <body>
    <div class="bg" aria-hidden="true">
      <svg class="diagram" viewBox="0 0 1200 900" preserveAspectRatio="xMidYMid slice">
        <g class="diagram-lines">
          <!-- Header band -->
          <path d="M40 110 H260 L310 150 H540" />
          <path d="M120 150 H420 L460 120 H780" />

          <!-- About band -->
          <path d="M60 260 H300 L340 300 H620" />
          <path d="M140 300 H520 L560 260 H860" />

          <!-- Projects band -->
          <path d="M40 410 H260 L310 450 H580" />
          <path d="M120 450 H480 L520 420 H820" />

          <!-- Notes band -->
          <path d="M60 560 H320 L360 600 H640" />
          <path d="M140 600 H540 L580 560 H900" />

          <!-- Footer band -->
          <path d="M80 720 H300 L360 760 H620" />
        </g>
      </svg>
    </div>

    <main class="page">
      <header>
        <h1>Soumil Verma</h1>
        <p class="subtitle">
          Computer Engineering student focused on systems and chip design.
        </p>
      </header>

      <section>
        <h2>About</h2>
        <p>
          I study computer architecture, digital logic, and performance-aware
          systems programming. I care about the boundary between hardware
          constraints and software behavior, with an emphasis on measurable,
          reliable design.
        </p>
      </section>

      <section>
        <h2>Projects</h2>
        <ul>
          <li>
            <strong>RISC-V Core (FPGA)</strong> — single-issue pipeline with
            minimal hazard handling and on-chip memory.
          </li>
          <li>
            <strong>Cache-Aware Kernel Benchmarks</strong> — microbenchmarks for
            locality, bandwidth, and instruction behavior.
          </li>
          <li>
            <strong>UART + DMA Controller</strong> — interrupt-driven serial
            block with verification tests.
          </li>
        </ul>
      </section>

      <section>
        <h2>Notes</h2>
        <ul>
          <li>On-chip interconnect arbitration and backpressure.</li>
          <li>Measuring CPI without perturbing execution.</li>
          <li>Why timing closure fails in real designs.</li>
        </ul>
      </section>

      <footer>
        <p>verma178@purdue.edu · Chicago, IL</p>
      </footer>
    </main>

    <script src="script.js"></script>
  </body>
</html>
