#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 14:28:19 2025
# Process ID: 68038
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 3213.670 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2432.371 ; gain = 115.992 ; free physical = 266909 ; free virtual = 384768
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 68063
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 2870.789 ; gain = 414.508 ; free physical = 269098 ; free virtual = 387209
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in2500/reduction-in2500-out20/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 4366.742 ; gain = 1910.461 ; free physical = 265374 ; free virtual = 383543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 4366.742 ; gain = 1910.461 ; free physical = 268036 ; free virtual = 386213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:53 . Memory (MB): peak = 4386.668 ; gain = 1930.387 ; free physical = 267952 ; free virtual = 386141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:25 . Memory (MB): peak = 4569.668 ; gain = 2113.387 ; free physical = 247643 ; free virtual = 367946
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               12 Bit    Registers := 592   
	                8 Bit    Registers := 3172  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 65    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4679  
	   2 Input    8 Bit        Muxes := 4165  
	   2 Input    7 Bit        Muxes := 3074  
	   3 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 540   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[2]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[2]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[3]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[3]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[3]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[4]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[4]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[5]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[5]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[5]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[6]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[6]' (FDE) to 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[7]' (FDE) to 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[7]' (FDE) to 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[8]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_1_reg_135433_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_1_reg_135313_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_1_reg_135503_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i1307_i_i_i_reg_135508_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i31_i31_i_i1305_i_i_i_reg_135498_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i141_i_i1415_i_i_i_reg_135458_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i139_i139_i_i1413_i_i_i_reg_135448_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i187_i_i1461_i_i_i_reg_135438_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i1459_i_i_i_reg_135428_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i293_i293_i_i1567_i_i_i_reg_135378_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i453_i_i1727_i_i_i_reg_135308_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i_i_i_i_reg_134428_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i627_i_i1901_i_i_i_reg_138618_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_139018_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i_i_i_i_i_i_reg_134048_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i_i_i_i_i_i_reg_134038_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i_i_i_i_i_reg_134028_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i_i187_i_i_i_i_i_i_reg_134068_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i311_i_i1585_i_i_i_reg_138628_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_139018_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i_i_i_i_i_i_reg_134058_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i107_i107_i_i1381_i1381_i_i_reg_137888_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i107_i_i_i_i_i4883_i_i_reg_136158_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i_i575_i575_i575_i_i_i_reg_135818_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i_i573_i573_i573_i_i_i_reg_135808_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[2]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[2]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[3]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[3]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[4]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[5]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[5]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[7]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[7]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[8]' (FDE) to 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[8]' (FDE) to 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_1_reg_135733_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_1_reg_135743_reg[10]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i105_i_i739_i739_i_i_i_reg_135738_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i141_i_i775_i775_i_i_i_reg_135728_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i1243_i1243_i_i_i_reg_135528_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i1241_i1241_i_i_i_reg_135518_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i311_i_i945_i_i3499_i_i_reg_138758_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_139018_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i105_i_i419_i_i_i_i_i_reg_134228_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_reg_139008_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_139018_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_reg_138998_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_139018_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i_i_i_reg_138958_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_139018_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i539_i_i_i_reg_139028_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i615_i_i_i_reg_139018_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i_i_i259_i_i893_i_i_i_i_reg_134578_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i615_i_i_i_reg_139018_reg[7]' (FDE) to 'agg_tmp3_i313_i_i_i2221_i2221_i_i_reg_138818_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i_i929_i_i_i_i_reg_134568_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i313_i313_i313_i313_i_i_reg_138898_reg[7]' (FDE) to 'agg_tmp3_i313_i_i_i2221_i2221_i_i_reg_138818_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i33_i33_i_i_i_i_i_reg_134408_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48946_reg[7]' (FDE) to 'reg_49348_reg[2]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i_i185_i185_i_i_i_i_i_reg_134338_reg[7]' (FDE) to 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i221_i221_i_i_i_i_i_reg_134328_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i_i_i_i_i_reg_134288_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i65_i_i219_i219_i_i_i_i_i_reg_134318_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i_i_i_i_i_reg_134288_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i313_i_i_i2221_i2221_i_i_reg_138818_reg[7]' (FDE) to 'agg_tmp_i311_i_i_i_i4773_i_i_reg_138708_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i_i_i261_i261_i_i_i_i_i_reg_134308_reg[7]' (FDE) to 'agg_tmp3_i_i_i_i295_i295_i_i_i_i_i_reg_134288_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i295_i295_i_i_i_i_i_reg_134288_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133898_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48994_reg[7]' (FDE) to 'reg_49348_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i311_i_i_i_i4773_i_i_reg_138708_reg[7] )
INFO: [Synth 8-3886] merging instance 'reg_49348_reg[2]' (FDE) to 'reg_49348_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_49348_reg[3]' (FDE) to 'reg_49348_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_49348_reg[4]' (FDE) to 'reg_49348_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_49348_reg[5]' (FDE) to 'reg_49348_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_49348_reg[7]' (FDE) to 'reg_49348_reg[8]'
INFO: [Synth 8-3886] merging instance 'reg_49348_reg[8]' (FDE) to 'reg_49348_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg_49348_reg[9]' (FDE) to 'reg_49342_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49342_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i33_i33_i33_i_i_i_i_i_i_i_reg_133998_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133898_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i31_i31_i31_i_i_i_i_i_i_i_reg_133988_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133898_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_49418_reg[7]' (FDE) to 'reg_49408_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i141_i_i_i_i_i_i_i_reg_133948_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133898_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_48886_reg[7]' (FDE) to 'reg_48862_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i139_i_i_i_i_i_i_i_reg_133938_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133898_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_49408_reg[7]' (FDE) to 'reg_49398_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_49398_reg[7]' (FDE) to 'reg_49378_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i67_i_i_i_i_i_i_i_i_reg_133918_reg[7]' (FDE) to 'agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133898_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49378_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i_i_i_i_i_i_reg_133898_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48862_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i147_i_i148_i_i_reg_139208_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49282_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i65_i65_i_i_i_i_i_i_i_reg_133978_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i33_i_i667_i_i3221_i_i_reg_136968_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48934_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i_i947_i_i3501_i_i_reg_138768_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i107_i_i421_i_i_i_i_i_reg_134238_reg[7] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i_reg_139088_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i_i_reg_139068_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_reg_139078_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i_i_i_reg_139068_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i_i_i_reg_139068_reg[7]' (FDE) to 'agg_tmp3_i_i147_i_i148_i_i_i_reg_139258_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_139263_reg[4]' (FDE) to 'agg_tmp3_i_i147_i_i148_i_i_i_reg_139258_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_139263_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_139263_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_139263_reg[6]' (FDE) to 'agg_tmp3_i_i147_i_i148_i_i_i_1_reg_139263_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49354_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49388_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_48910_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i313_i313_i_i_i4141_i_i_reg_138738_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i139_i_i453_i_i_i_i_i_reg_134218_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49222_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i141_i_i455_i_i1729_i_i_i_reg_135318_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i259_i_i893_i893_i893_i_i_reg_138118_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i145_i_i_i_i_reg_138988_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49258_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i_i295_i295_i_i1569_i_i_i_reg_135388_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_49018_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i31_i31_i31_i_i665_i_i_i_i_reg_134678_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i_i_reg_139038_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i_i_i_i2515_i2515_i_i_reg_137298_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i33_i33_i_i_i_i2255_i_i_i_reg_135098_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i33_i_i_i_i575_i_i_i4403_i_i_reg_136368_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i105_i_i_i1053_i_i3607_i_i_reg_136758_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i31_i_i_i_i_i1207_i_i3761_i_i_reg_136678_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:40 . Memory (MB): peak = 4585.680 ; gain = 2129.398 ; free physical = 248605 ; free virtual = 372516
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:34 ; elapsed = 00:03:13 . Memory (MB): peak = 4585.680 ; gain = 2129.398 ; free physical = 248512 ; free virtual = 372528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp3_i33_i33_i_i187_i_i_i2095_i_i_i_1_reg_135173_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i_i_i_i_i_i26_i_1_reg_138913_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4_U0/reg_49120_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp3_i33_i_i107_i107_i107_i_i1381_i_i_i_1_reg_135483_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i_i145_i145_i_i_i_i_1_reg_138993_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp_i31_i_i_i_i_i1207_i1207_i_i_i_1_reg_135543_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4_U0/agg_tmp3_i33_i33_i_i_i501_i501_i_i_i_i_1_reg_134763_reg[6] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:43 ; elapsed = 00:03:22 . Memory (MB): peak = 4593.684 ; gain = 2137.402 ; free physical = 248131 ; free virtual = 372160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 00:03:43 . Memory (MB): peak = 4593.684 ; gain = 2137.402 ; free physical = 248045 ; free virtual = 372137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:04 ; elapsed = 00:03:43 . Memory (MB): peak = 4593.684 ; gain = 2137.402 ; free physical = 248009 ; free virtual = 372102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:07 ; elapsed = 00:03:47 . Memory (MB): peak = 4593.684 ; gain = 2137.402 ; free physical = 248090 ; free virtual = 372183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:08 ; elapsed = 00:03:47 . Memory (MB): peak = 4593.684 ; gain = 2137.402 ; free physical = 248073 ; free virtual = 372166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:21 ; elapsed = 00:04:01 . Memory (MB): peak = 4593.684 ; gain = 2137.402 ; free physical = 248030 ; free virtual = 372123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:21 ; elapsed = 00:04:01 . Memory (MB): peak = 4593.684 ; gain = 2137.402 ; free physical = 248029 ; free virtual = 372123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    21|
|3     |LUT2  |  5116|
|4     |LUT3  |  3598|
|5     |LUT4  | 10004|
|6     |LUT5  | 12006|
|7     |LUT6  | 33705|
|8     |MUXF7 |   124|
|9     |FDRE  | 28502|
|10    |FDSE  |    66|
|11    |IBUF  | 20004|
|12    |OBUF  |   183|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|      |Instance                                                            |Module                                                                   |Cells  |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
|1     |top                                                                 |                                                                         | 113330|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |    140|
|3     |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w8_d2_S                                                   |     40|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_37                                       |     29|
|5     |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w8_d2_S_0                                                 |     38|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_36                                       |     29|
|7     |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w8_d2_S_1                                                 |     38|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_35                                       |     29|
|9     |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w8_d2_S_2                                                 |     39|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_34                                       |     29|
|11    |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w8_d2_S_3                                                 |     40|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_33                                       |     29|
|13    |  sparse_arr_feat_reduce_out_15_U                                   |hls_dummy_fifo_w8_d2_S_4                                                 |     38|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_32                                       |     29|
|15    |  sparse_arr_feat_reduce_out_16_U                                   |hls_dummy_fifo_w8_d2_S_5                                                 |     38|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_31                                       |     29|
|17    |  sparse_arr_feat_reduce_out_17_U                                   |hls_dummy_fifo_w8_d2_S_6                                                 |     40|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_30                                       |     29|
|19    |  sparse_arr_feat_reduce_out_18_U                                   |hls_dummy_fifo_w8_d2_S_7                                                 |     39|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_29                                       |     29|
|21    |  sparse_arr_feat_reduce_out_19_U                                   |hls_dummy_fifo_w8_d2_S_8                                                 |     38|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_28                                       |     29|
|23    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S_9                                                 |     40|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_27                                       |     29|
|25    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_10                                                |     38|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_26                                       |     29|
|27    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_11                                                |     41|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_25                                       |     29|
|29    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_12                                                |     38|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_24                                       |     29|
|31    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_13                                                |     39|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_23                                       |     29|
|33    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_14                                                |     39|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_22                                       |     29|
|35    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_15                                                |     40|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_21                                       |     29|
|37    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_16                                                |     38|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_20                                       |     29|
|39    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_17                                                |     39|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_19                                       |     29|
|41    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_18                                                |     38|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |     29|
|43    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4 |  92204|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:22 ; elapsed = 00:04:01 . Memory (MB): peak = 4593.684 ; gain = 2137.402 ; free physical = 247892 ; free virtual = 371985
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:24 ; elapsed = 00:04:06 . Memory (MB): peak = 4593.684 ; gain = 2137.402 ; free physical = 262120 ; free virtual = 386214
Synthesis Optimization Complete : Time (s): cpu = 00:03:24 ; elapsed = 00:04:06 . Memory (MB): peak = 4593.684 ; gain = 2137.402 ; free physical = 262137 ; free virtual = 386211
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4593.684 ; gain = 0.000 ; free physical = 260938 ; free virtual = 385052
INFO: [Netlist 29-17] Analyzing 20129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_50_1_20_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4637.785 ; gain = 0.000 ; free physical = 262057 ; free virtual = 386295
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 20004 instances

Synth Design complete | Checksum: 7fae777f
INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:51 ; elapsed = 00:04:33 . Memory (MB): peak = 4637.785 ; gain = 2205.414 ; free physical = 261950 ; free virtual = 386188
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17966.341; main = 3917.808; forked = 14281.328
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23026.051; main = 4637.789; forked = 18436.285
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4701.816 ; gain = 64.031 ; free physical = 261794 ; free virtual = 386156

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d1ff35b5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4741.395 ; gain = 39.578 ; free physical = 261376 ; free virtual = 386293

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 105461b4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4874.348 ; gain = 0.000 ; free physical = 257694 ; free virtual = 382619
INFO: [Opt 31-389] Phase Retarget created 18 cells and removed 18 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e285a5a8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4874.348 ; gain = 0.000 ; free physical = 257643 ; free virtual = 382569
INFO: [Opt 31-389] Phase Constant propagation created 24 cells and removed 44 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1216e9f03

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4874.348 ; gain = 0.000 ; free physical = 261259 ; free virtual = 386185
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 135b3ffee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4874.348 ; gain = 0.000 ; free physical = 261167 ; free virtual = 386093
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 1e7f1d73b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4874.348 ; gain = 0.000 ; free physical = 261156 ; free virtual = 386082
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              18  |              18  |                                              0  |
|  Constant propagation         |              24  |              44  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 189be8c2f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4874.348 ; gain = 0.000 ; free physical = 261018 ; free virtual = 385944

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 189be8c2f

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4874.348 ; gain = 0.000 ; free physical = 258348 ; free virtual = 383278

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 189be8c2f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4874.348 ; gain = 0.000 ; free physical = 258265 ; free virtual = 383195

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4874.348 ; gain = 0.000 ; free physical = 258084 ; free virtual = 383014
Ending Netlist Obfuscation Task | Checksum: 189be8c2f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4874.348 ; gain = 0.000 ; free physical = 257996 ; free virtual = 382926
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 4874.348 ; gain = 236.562 ; free physical = 257986 ; free virtual = 382916
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 14:34:33 2025...
