<Results/membwl/dimm4/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d21
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    46.19 --||-- Mem Ch  0: Reads (MB/s):  3595.04 --|
|--            Writes(MB/s):    29.23 --||--            Writes(MB/s):  3515.72 --|
|-- Mem Ch  1: Reads (MB/s):    39.11 --||-- Mem Ch  1: Reads (MB/s):  3590.30 --|
|--            Writes(MB/s):    25.42 --||--            Writes(MB/s):  3512.05 --|
|-- Mem Ch  2: Reads (MB/s):    44.07 --||-- Mem Ch  2: Reads (MB/s):  3596.32 --|
|--            Writes(MB/s):    29.12 --||--            Writes(MB/s):  3515.50 --|
|-- Mem Ch  3: Reads (MB/s):    39.29 --||-- Mem Ch  3: Reads (MB/s):  3592.12 --|
|--            Writes(MB/s):    25.31 --||--            Writes(MB/s):  3511.28 --|
|-- NODE 0 Mem Read (MB/s) :   168.67 --||-- NODE 1 Mem Read (MB/s) : 14373.78 --|
|-- NODE 0 Mem Write(MB/s) :   109.08 --||-- NODE 1 Mem Write(MB/s) : 14054.56 --|
|-- NODE 0 P. Write (T/s):     124342 --||-- NODE 1 P. Write (T/s):     183647 --|
|-- NODE 0 Memory (MB/s):      277.75 --||-- NODE 1 Memory (MB/s):    28428.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14542.45                --|
            |--                System Write Throughput(MB/s):      14163.64                --|
            |--               System Memory Throughput(MB/s):      28706.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 309
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     731 K      1065 K   671 K   447 K    220 M     0       0  
 1     492          12      34 M   272 M    252       0     854 K
-----------------------------------------------------------------------
 *     732 K      1065 K    35 M   273 M    220 M     0     854 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.65        Core1: 29.49        
Core2: 29.47        Core3: 29.22        
Core4: 27.05        Core5: 34.01        
Core6: 29.65        Core7: 35.40        
Core8: 28.77        Core9: 26.37        
Core10: 29.17        Core11: 38.34        
Core12: 29.56        Core13: 36.92        
Core14: 28.12        Core15: 36.06        
Core16: 27.15        Core17: 33.45        
Core18: 30.01        Core19: 30.75        
Core20: 28.87        Core21: 37.48        
Core22: 29.39        Core23: 36.84        
Core24: 32.88        Core25: 40.03        
Core26: 33.72        Core27: 34.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 34.61
DDR read Latency(ns)
Socket0: 80754.21
Socket1: 756.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.35        Core1: 29.23        
Core2: 28.92        Core3: 28.94        
Core4: 30.14        Core5: 34.03        
Core6: 30.01        Core7: 35.39        
Core8: 30.09        Core9: 26.51        
Core10: 29.24        Core11: 38.22        
Core12: 32.27        Core13: 37.00        
Core14: 30.10        Core15: 35.94        
Core16: 28.69        Core17: 33.63        
Core18: 28.44        Core19: 30.06        
Core20: 29.63        Core21: 37.64        
Core22: 29.93        Core23: 36.63        
Core24: 31.94        Core25: 40.21        
Core26: 30.72        Core27: 34.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.43
Socket1: 34.51
DDR read Latency(ns)
Socket0: 80431.55
Socket1: 757.80
irq_total: 180356.047099142
cpu_total: 17.15
cpu_0: 1.53
cpu_1: 43.42
cpu_2: 0.66
cpu_3: 41.95
cpu_4: 1.73
cpu_5: 43.75
cpu_6: 1.06
cpu_7: 39.56
cpu_8: 0.86
cpu_9: 23.01
cpu_10: 1.33
cpu_11: 30.59
cpu_12: 1.20
cpu_13: 39.76
cpu_14: 1.00
cpu_15: 35.84
cpu_16: 1.00
cpu_17: 21.94
cpu_18: 1.13
cpu_19: 28.32
cpu_20: 1.33
cpu_21: 33.58
cpu_22: 1.20
cpu_23: 34.11
cpu_24: 1.13
cpu_25: 25.20
cpu_26: 0.86
cpu_27: 23.07
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 47856
enp4s0f1_tx_packets_phy: 129040
Total_tx_packets_phy: 176896
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 753350
enp4s0f1_rx_packets_phy: 796504
Total_rx_packets_phy: 1549854
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 3349929
enp4s0f1_tx_bytes_phy: 8634564
Total_tx_bytes_phy: 11984493
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6793707711
enp4s0f1_rx_bytes_phy: 7182877286
Total_rx_bytes_phy: 13976584997
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 47851
enp4s0f1_tx_packets: 62664
Total_tx_packets: 110515
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 3158202
enp4s0f1_tx_bytes: 4135862
Total_tx_bytes: 7294064
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6753127931
enp4s0f1_rx_bytes: 7145651306
Total_rx_bytes: 13898779237
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 753343
enp4s0f1_rx_packets: 796484
Total_rx_packets: 1549827


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.65        Core1: 30.63        
Core2: 30.86        Core3: 29.50        
Core4: 30.90        Core5: 35.14        
Core6: 30.43        Core7: 35.51        
Core8: 29.94        Core9: 26.27        
Core10: 23.33        Core11: 39.13        
Core12: 29.95        Core13: 37.08        
Core14: 32.76        Core15: 36.58        
Core16: 21.53        Core17: 33.94        
Core18: 22.30        Core19: 30.81        
Core20: 22.91        Core21: 37.73        
Core22: 25.56        Core23: 38.04        
Core24: 20.69        Core25: 40.37        
Core26: 32.02        Core27: 34.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.40
Socket1: 35.14
DDR read Latency(ns)
Socket0: 77747.80
Socket1: 748.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.71        Core1: 34.38        
Core2: 29.90        Core3: 29.79        
Core4: 30.56        Core5: 37.26        
Core6: 29.78        Core7: 35.97        
Core8: 29.50        Core9: 26.37        
Core10: 29.17        Core11: 39.13        
Core12: 28.41        Core13: 37.21        
Core14: 31.05        Core15: 38.14        
Core16: 29.10        Core17: 33.42        
Core18: 30.58        Core19: 32.84        
Core20: 29.12        Core21: 38.12        
Core22: 30.31        Core23: 40.34        
Core24: 34.31        Core25: 40.50        
Core26: 31.06        Core27: 35.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.19
Socket1: 36.24
DDR read Latency(ns)
Socket0: 83173.85
Socket1: 734.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.12        Core1: 35.01        
Core2: 30.86        Core3: 29.84        
Core4: 32.18        Core5: 37.14        
Core6: 31.78        Core7: 36.11        
Core8: 30.02        Core9: 26.63        
Core10: 30.19        Core11: 39.73        
Core12: 30.68        Core13: 37.17        
Core14: 31.46        Core15: 38.02        
Core16: 33.20        Core17: 33.46        
Core18: 30.69        Core19: 34.44        
Core20: 31.27        Core21: 37.92        
Core22: 29.97        Core23: 40.94        
Core24: 30.81        Core25: 40.48        
Core26: 30.54        Core27: 36.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.76
Socket1: 36.50
DDR read Latency(ns)
Socket0: 85303.14
Socket1: 734.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 33.53        
Core2: 29.71        Core3: 30.25        
Core4: 30.10        Core5: 36.98        
Core6: 29.76        Core7: 36.32        
Core8: 28.65        Core9: 26.16        
Core10: 29.39        Core11: 40.28        
Core12: 29.14        Core13: 37.11        
Core14: 30.39        Core15: 37.01        
Core16: 28.69        Core17: 33.83        
Core18: 29.56        Core19: 31.92        
Core20: 31.46        Core21: 38.06        
Core22: 30.52        Core23: 41.21        
Core24: 29.51        Core25: 40.49        
Core26: 30.91        Core27: 36.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.53
Socket1: 36.25
DDR read Latency(ns)
Socket0: 83300.49
Socket1: 735.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1229
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409874830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409878174; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205020095; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205020095; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205020662; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205020662; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205020663; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205020663; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205020938; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205020938; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004164446; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4352945; Consumed Joules: 265.68; Watts: 44.25; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2324075; Consumed DRAM Joules: 35.56; DRAM Watts: 5.92
S1P0; QPIClocks: 14409834150; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409836946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205002116; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205002116; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205002633; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205002633; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205002992; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205002992; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205003129; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205003129; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004172893; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5655285; Consumed Joules: 345.17; Watts: 57.49; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4954239; Consumed DRAM Joules: 75.80; DRAM Watts: 12.62
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 59e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     289 K    804 K    0.64    0.07    0.01    0.02     8176        0        5     70
   1    1     0.15   0.34   0.44    0.92      95 M    111 M    0.14    0.17    0.06    0.08     3640     9123       18     60
   2    0     0.00   0.28   0.00    0.60    6203       30 K    0.79    0.12    0.00    0.02      672        0        0     68
   3    1     0.22   0.41   0.54    1.07      93 M    114 M    0.18    0.23    0.04    0.05     4816    14206       36     60
   4    0     0.00   0.30   0.00    0.60    3887       22 K    0.83    0.12    0.00    0.02      448        0        0     69
   5    1     0.08   0.18   0.41    0.89     123 M    137 M    0.10    0.14    0.16    0.18     4088    10288       29     61
   6    0     0.00   0.29   0.00    0.60    2976       21 K    0.86    0.12    0.00    0.02     1848        0        0     69
   7    1     0.13   0.37   0.34    0.80      88 M    100 M    0.12    0.15    0.07    0.08     3472     7786      105     60
   8    0     0.00   0.30   0.00    0.60    3808       23 K    0.84    0.13    0.00    0.02      112        1        0     68
   9    1     0.19   1.19   0.16    0.60    5191 K     12 M    0.57    0.22    0.00    0.01      280        8      149     60
  10    0     0.00   0.30   0.00    0.60    4751       20 K    0.77    0.15    0.00    0.02     1344        0        0     68
  11    1     0.07   0.32   0.22    0.63      67 M     74 M    0.09    0.15    0.10    0.11     2296     4761       18     60
  12    0     0.00   0.30   0.00    0.60    5355       23 K    0.77    0.18    0.00    0.02      504        0        1     69
  13    1     0.11   0.29   0.36    0.83     101 M    117 M    0.13    0.15    0.10    0.11     2240     6019       15     59
  14    0     0.00   0.30   0.00    0.60    5217       21 K    0.76    0.16    0.00    0.02     1064        0        0     69
  15    1     0.11   0.45   0.24    0.68      67 M     76 M    0.12    0.16    0.06    0.07     2632     4974      134     59
  16    0     0.00   0.28   0.00    0.60    3579       20 K    0.82    0.16    0.00    0.02      728        0        1     69
  17    1     0.09   0.50   0.19    0.60      53 M     60 M    0.12    0.22    0.06    0.06     2464     6529       77     60
  18    0     0.00   0.30   0.00    0.60    6408       28 K    0.78    0.14    0.00    0.02     1120        0        0     69
  19    1     0.10   0.53   0.18    0.60      37 M     44 M    0.17    0.24    0.04    0.05     1176     3702       18     61
  20    0     0.00   0.31   0.00    0.60    6102       29 K    0.79    0.12    0.00    0.02     3080        1        0     69
  21    1     0.08   0.40   0.19    0.60      52 M     59 M    0.11    0.23    0.07    0.08     1680     6380       11     62
  22    0     0.00   0.55   0.00    0.60      57 K     90 K    0.36    0.33    0.01    0.02     4984        5        3     70
  23    1     0.07   0.36   0.20    0.61      68 M     74 M    0.09    0.14    0.10    0.11     2800     5172       89     62
  24    0     0.00   0.29   0.00    0.60    6213       26 K    0.77    0.11    0.00    0.02     2576        0        1     70
  25    1     0.06   0.33   0.17    0.60      56 M     63 M    0.11    0.16    0.10    0.11       56       14       17     61
  26    0     0.00   0.31   0.00    0.60    6281       29 K    0.78    0.12    0.00    0.02      504        0        0     69
  27    1     0.05   0.34   0.16    0.60      52 M     58 M    0.11    0.21    0.10    0.11     2576     6916        6     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     407 K   1191 K    0.66    0.11    0.01    0.02    27160        7       10     60
 SKT    1     0.11   0.39   0.27    0.75     963 M   1105 M    0.13    0.18    0.06    0.07    34216    85878      722     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.39   0.14    0.75     964 M   1106 M    0.13    0.18    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   38 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.18 %

 C1 core residency: 30.94 %; C3 core residency: 1.38 %; C6 core residency: 49.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.33 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     51 G   |   54%    54%   
 SKT    1       12 G     12 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  129 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.75     0.33     220.57      29.59         134.30
 SKT   1    72.55    70.62     287.85      63.26         119.07
---------------------------------------------------------------------------------------------------------------
       *    73.30    70.95     508.41      92.84         119.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 68b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    52.38 --||-- Mem Ch  0: Reads (MB/s):  3638.81 --|
|--            Writes(MB/s):    25.40 --||--            Writes(MB/s):  3525.79 --|
|-- Mem Ch  1: Reads (MB/s):    43.66 --||-- Mem Ch  1: Reads (MB/s):  3635.46 --|
|--            Writes(MB/s):    21.48 --||--            Writes(MB/s):  3522.15 --|
|-- Mem Ch  2: Reads (MB/s):    48.24 --||-- Mem Ch  2: Reads (MB/s):  3643.83 --|
|--            Writes(MB/s):    25.14 --||--            Writes(MB/s):  3525.95 --|
|-- Mem Ch  3: Reads (MB/s):    43.98 --||-- Mem Ch  3: Reads (MB/s):  3640.70 --|
|--            Writes(MB/s):    21.24 --||--            Writes(MB/s):  3521.90 --|
|-- NODE 0 Mem Read (MB/s) :   188.26 --||-- NODE 1 Mem Read (MB/s) : 14558.80 --|
|-- NODE 0 Mem Write(MB/s) :    93.26 --||-- NODE 1 Mem Write(MB/s) : 14095.78 --|
|-- NODE 0 P. Write (T/s):     124320 --||-- NODE 1 P. Write (T/s):     198829 --|
|-- NODE 0 Memory (MB/s):      281.52 --||-- NODE 1 Memory (MB/s):    28654.58 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14747.06                --|
            |--                System Write Throughput(MB/s):      14189.04                --|
            |--               System Memory Throughput(MB/s):      28936.10                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 760
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    1054 K       715 K  1172 K   405 K    220 M     0       0  
 1     492           0      33 M   282 M    504     372     869 K
-----------------------------------------------------------------------
 *    1054 K       715 K    35 M   283 M    220 M   372     869 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.33        Core1: 33.02        
Core2: 31.01        Core3: 34.23        
Core4: 29.81        Core5: 33.06        
Core6: 29.57        Core7: 37.97        
Core8: 29.98        Core9: 23.85        
Core10: 28.17        Core11: 35.76        
Core12: 29.11        Core13: 40.52        
Core14: 30.63        Core15: 38.29        
Core16: 27.95        Core17: 32.97        
Core18: 30.68        Core19: 39.58        
Core20: 30.79        Core21: 40.08        
Core22: 26.67        Core23: 39.93        
Core24: 28.31        Core25: 41.13        
Core26: 31.11        Core27: 40.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.96
Socket1: 36.86
DDR read Latency(ns)
Socket0: 65695.84
Socket1: 674.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 33.50        
Core2: 21.44        Core3: 35.41        
Core4: 32.52        Core5: 33.51        
Core6: 33.89        Core7: 38.45        
Core8: 31.10        Core9: 23.95        
Core10: 29.11        Core11: 36.03        
Core12: 28.86        Core13: 40.67        
Core14: 31.03        Core15: 38.79        
Core16: 27.46        Core17: 34.44        
Core18: 27.28        Core19: 39.73        
Core20: 22.26        Core21: 40.76        
Core22: 21.29        Core23: 39.92        
Core24: 22.10        Core25: 41.50        
Core26: 22.81        Core27: 41.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.69
Socket1: 37.37
DDR read Latency(ns)
Socket0: 67687.95
Socket1: 674.67
irq_total: 185631.917594658
cpu_total: 18.00
cpu_0: 0.86
cpu_1: 46.88
cpu_2: 0.07
cpu_3: 42.09
cpu_4: 0.07
cpu_5: 49.07
cpu_6: 0.07
cpu_7: 33.64
cpu_8: 0.07
cpu_9: 35.51
cpu_10: 0.07
cpu_11: 43.68
cpu_12: 0.13
cpu_13: 28.39
cpu_14: 0.13
cpu_15: 35.84
cpu_16: 0.07
cpu_17: 24.60
cpu_18: 0.07
cpu_19: 33.51
cpu_20: 0.13
cpu_21: 38.10
cpu_22: 0.07
cpu_23: 30.32
cpu_24: 0.13
cpu_25: 34.84
cpu_26: 0.13
cpu_27: 25.40
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6788273666
enp4s0f1_rx_bytes_phy: 7147679332
Total_rx_bytes_phy: 13935952998
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 69171
enp4s0f1_tx_packets_phy: 148195
Total_tx_packets_phy: 217366
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 69168
enp4s0f1_tx_packets: 81911
Total_tx_packets: 151079
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6765436912
enp4s0f1_rx_bytes: 7116557060
Total_rx_bytes: 13881993972
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4841975
enp4s0f1_tx_bytes_phy: 9976054
Total_tx_bytes_phy: 14818029
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 752747
enp4s0f1_rx_packets_phy: 792601
Total_rx_packets_phy: 1545348
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 752766
enp4s0f1_rx_packets: 792576
Total_rx_packets: 1545342
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4565139
enp4s0f1_tx_bytes: 5406142
Total_tx_bytes: 9971281


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.07        Core1: 34.68        
Core2: 23.69        Core3: 35.50        
Core4: 23.69        Core5: 34.23        
Core6: 29.05        Core7: 38.80        
Core8: 21.67        Core9: 23.82        
Core10: 21.80        Core11: 36.01        
Core12: 29.57        Core13: 40.48        
Core14: 29.20        Core15: 39.26        
Core16: 28.70        Core17: 34.77        
Core18: 27.15        Core19: 39.99        
Core20: 29.01        Core21: 40.83        
Core22: 28.38        Core23: 40.67        
Core24: 27.75        Core25: 41.55        
Core26: 28.35        Core27: 40.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 37.72
DDR read Latency(ns)
Socket0: 65901.76
Socket1: 672.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.27        Core1: 34.54        
Core2: 27.90        Core3: 34.01        
Core4: 31.34        Core5: 33.62        
Core6: 32.15        Core7: 38.82        
Core8: 30.37        Core9: 23.96        
Core10: 30.75        Core11: 36.09        
Core12: 30.52        Core13: 40.62        
Core14: 29.40        Core15: 39.08        
Core16: 28.02        Core17: 32.44        
Core18: 28.92        Core19: 40.12        
Core20: 29.95        Core21: 39.96        
Core22: 27.45        Core23: 40.40        
Core24: 27.67        Core25: 41.05        
Core26: 30.23        Core27: 40.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.91
Socket1: 37.24
DDR read Latency(ns)
Socket0: 67009.25
Socket1: 674.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.42        Core1: 34.08        
Core2: 31.94        Core3: 34.01        
Core4: 31.37        Core5: 33.58        
Core6: 32.95        Core7: 38.62        
Core8: 31.53        Core9: 24.03        
Core10: 32.06        Core11: 35.99        
Core12: 28.05        Core13: 40.58        
Core14: 29.95        Core15: 38.69        
Core16: 28.07        Core17: 32.43        
Core18: 28.41        Core19: 39.95        
Core20: 31.44        Core21: 39.94        
Core22: 28.65        Core23: 40.36        
Core24: 28.49        Core25: 40.99        
Core26: 30.24        Core27: 40.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.27
Socket1: 37.12
DDR read Latency(ns)
Socket0: 66639.29
Socket1: 673.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 33.17        
Core2: 28.10        Core3: 34.10        
Core4: 28.83        Core5: 33.18        
Core6: 29.61        Core7: 38.22        
Core8: 29.02        Core9: 24.02        
Core10: 30.31        Core11: 36.00        
Core12: 29.58        Core13: 40.50        
Core14: 30.14        Core15: 38.44        
Core16: 29.88        Core17: 32.76        
Core18: 28.72        Core19: 39.65        
Core20: 29.98        Core21: 39.96        
Core22: 28.34        Core23: 39.98        
Core24: 28.85        Core25: 41.04        
Core26: 29.94        Core27: 40.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.76
Socket1: 36.90
DDR read Latency(ns)
Socket0: 66213.91
Socket1: 675.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2324
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412128858; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412132594; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206140340; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206140340; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206134231; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206134231; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206138659; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206138659; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206142164; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206142164; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005161523; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4328596; Consumed Joules: 264.20; Watts: 44.00; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2333953; Consumed DRAM Joules: 35.71; DRAM Watts: 5.95
S1P0; QPIClocks: 14412244934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412246994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206205535; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206205535; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206205740; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206205740; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206205787; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206205787; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206205846; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206205846; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005184692; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5771790; Consumed Joules: 352.28; Watts: 58.67; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4890475; Consumed DRAM Joules: 74.82; DRAM Watts: 12.46
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9e7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     278 K    834 K    0.67    0.07    0.01    0.02     9520        0        4     70
   1    1     0.19   0.36   0.54    1.07      92 M    110 M    0.17    0.19    0.05    0.06     5096     9196      143     60
   2    0     0.00   0.33   0.00    0.60    5496       30 K    0.82    0.14    0.00    0.02     1120        0        0     68
   3    1     0.10   0.27   0.36    0.84     102 M    116 M    0.13    0.21    0.10    0.12     6048    14952        8     60
   4    0     0.00   0.32   0.00    0.60    4194       27 K    0.85    0.12    0.00    0.02      392        0        0     69
   5    1     0.18   0.28   0.64    1.20      95 M    120 M    0.21    0.21    0.05    0.07     2464     4126      112     60
   6    0     0.00   0.31   0.00    0.60    4286       23 K    0.82    0.12    0.00    0.02     3024        0        0     69
   7    1     0.08   0.34   0.23    0.66      72 M     82 M    0.12    0.16    0.09    0.10     4368     7338       28     60
   8    0     0.00   0.33   0.00    0.60    4437       29 K    0.85    0.14    0.00    0.02      392        0        1     68
   9    1     0.33   1.24   0.26    0.71    8794 K     18 M    0.53    0.29    0.00    0.01      280       37       39     60
  10    0     0.00   0.36   0.00    0.60    7391       40 K    0.82    0.20    0.00    0.01      392        0        0     67
  11    1     0.28   0.68   0.41    0.89      67 M     78 M    0.15    0.16    0.02    0.03     3808     4955       20     59
  12    0     0.00   0.35   0.00    0.60    7698       39 K    0.80    0.19    0.00    0.02     1456        0        0     69
  13    1     0.07   0.33   0.20    0.61      70 M     76 M    0.09    0.14    0.11    0.12     3080     4830       45     59
  14    0     0.00   0.29   0.00    0.60    4602       23 K    0.81    0.17    0.00    0.02      504        0        0     69
  15    1     0.11   0.38   0.30    0.75      71 M     85 M    0.15    0.19    0.06    0.08      168       16       12     59
  16    0     0.00   0.35   0.00    0.60    4477       28 K    0.84    0.20    0.00    0.01      560        0        0     69
  17    1     0.10   0.63   0.16    0.60      38 M     44 M    0.13    0.30    0.04    0.04     1344     4150       80     60
  18    0     0.00   0.32   0.00    0.60    5596       27 K    0.80    0.15    0.00    0.02      560        0        0     69
  19    1     0.09   0.33   0.27    0.72      72 M     83 M    0.14    0.18    0.08    0.09      336       74       11     61
  20    0     0.00   0.29   0.00    0.60    3690       24 K    0.85    0.12    0.00    0.02      336        0        0     70
  21    1     0.11   0.36   0.30    0.76      75 M     88 M    0.14    0.18    0.07    0.08       56        8       16     60
  22    0     0.00   0.41   0.00    0.60    6297       39 K    0.84    0.17    0.00    0.01      616        0        0     70
  23    1     0.09   0.42   0.22    0.65      66 M     72 M    0.08    0.15    0.07    0.08     3192     5314       43     62
  24    0     0.00   0.35   0.00    0.60    6915       34 K    0.80    0.18    0.00    0.01      840        0        0     70
  25    1     0.08   0.30   0.26    0.70      76 M     86 M    0.12    0.17    0.10    0.11      168       22       10     60
  26    0     0.00   0.32   0.00    0.60    6094       31 K    0.81    0.13    0.00    0.02     1288        0        0     69
  27    1     0.05   0.24   0.19    0.60      68 M     74 M    0.08    0.15    0.15    0.17     3360     5176       13     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     349 K   1234 K    0.72    0.10    0.01    0.02    21000        0        5     61
 SKT    1     0.13   0.43   0.31    0.80     978 M   1140 M    0.14    0.19    0.05    0.06    33768    60194      580     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.43   0.16    0.80     978 M   1141 M    0.14    0.19    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   43 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.57 %

 C1 core residency: 30.49 %; C3 core residency: 1.02 %; C6 core residency: 48.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.43 => corresponds to 10.65 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.66 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       13 G     13 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  131 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.91     0.44     221.43      29.85         134.10
 SKT   1    73.63    70.90     294.55      62.21         125.62
---------------------------------------------------------------------------------------------------------------
       *    74.53    71.35     515.98      92.06         125.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: acb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    48.35 --||-- Mem Ch  0: Reads (MB/s):  3651.31 --|
|--            Writes(MB/s):    20.93 --||--            Writes(MB/s):  3534.15 --|
|-- Mem Ch  1: Reads (MB/s):    40.29 --||-- Mem Ch  1: Reads (MB/s):  3649.01 --|
|--            Writes(MB/s):    17.08 --||--            Writes(MB/s):  3529.68 --|
|-- Mem Ch  2: Reads (MB/s):    47.94 --||-- Mem Ch  2: Reads (MB/s):  3655.65 --|
|--            Writes(MB/s):    20.92 --||--            Writes(MB/s):  3533.06 --|
|-- Mem Ch  3: Reads (MB/s):    40.91 --||-- Mem Ch  3: Reads (MB/s):  3653.00 --|
|--            Writes(MB/s):    17.13 --||--            Writes(MB/s):  3529.97 --|
|-- NODE 0 Mem Read (MB/s) :   177.48 --||-- NODE 1 Mem Read (MB/s) : 14608.97 --|
|-- NODE 0 Mem Write(MB/s) :    76.06 --||-- NODE 1 Mem Write(MB/s) : 14126.86 --|
|-- NODE 0 P. Write (T/s):     124339 --||-- NODE 1 P. Write (T/s):     193342 --|
|-- NODE 0 Memory (MB/s):      253.54 --||-- NODE 1 Memory (MB/s):    28735.82 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14786.45                --|
            |--                System Write Throughput(MB/s):      14202.92                --|
            |--               System Memory Throughput(MB/s):      28989.36                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: ba0
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    1016 K       636 K   511 K   464 K    221 M     0     144  
 1       0          12      31 M   283 M    252       0     743 K
-----------------------------------------------------------------------
 *    1016 K       636 K    31 M   283 M    221 M     0     743 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.72        Core1: 36.80        
Core2: 28.21        Core3: 35.11        
Core4: 27.19        Core5: 36.03        
Core6: 26.28        Core7: 39.50        
Core8: 27.11        Core9: 37.46        
Core10: 28.00        Core11: 41.34        
Core12: 27.32        Core13: 38.18        
Core14: 27.63        Core15: 34.98        
Core16: 26.16        Core17: 34.81        
Core18: 28.39        Core19: 39.19        
Core20: 28.81        Core21: 32.61        
Core22: 28.04        Core23: 39.96        
Core24: 29.39        Core25: 38.19        
Core26: 30.90        Core27: 37.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 36.82
DDR read Latency(ns)
Socket0: 74352.58
Socket1: 673.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.16        Core1: 36.72        
Core2: 28.55        Core3: 34.87        
Core4: 28.21        Core5: 35.98        
Core6: 28.90        Core7: 39.40        
Core8: 28.76        Core9: 37.73        
Core10: 29.66        Core11: 41.25        
Core12: 27.31        Core13: 38.38        
Core14: 28.60        Core15: 35.14        
Core16: 27.78        Core17: 34.95        
Core18: 29.77        Core19: 39.55        
Core20: 28.04        Core21: 32.64        
Core22: 26.45        Core23: 40.89        
Core24: 29.04        Core25: 38.09        
Core26: 28.27        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.90
Socket1: 36.82
DDR read Latency(ns)
Socket0: 74345.04
Socket1: 673.24
irq_total: 185701.617759127
cpu_total: 17.29
cpu_0: 0.73
cpu_1: 50.40
cpu_2: 0.07
cpu_3: 47.67
cpu_4: 0.07
cpu_5: 61.44
cpu_6: 0.13
cpu_7: 33.84
cpu_8: 0.00
cpu_9: 1.20
cpu_10: 0.07
cpu_11: 18.55
cpu_12: 0.07
cpu_13: 30.32
cpu_14: 0.07
cpu_15: 19.88
cpu_16: 0.07
cpu_17: 36.10
cpu_18: 0.13
cpu_19: 29.26
cpu_20: 0.07
cpu_21: 65.89
cpu_22: 0.13
cpu_23: 25.33
cpu_24: 0.07
cpu_25: 38.63
cpu_26: 0.13
cpu_27: 24.07
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 751897
enp4s0f1_rx_packets: 794164
Total_rx_packets: 1546061
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6757263376
enp4s0f1_rx_bytes: 7134838341
Total_rx_bytes: 13892101717
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4331967
enp4s0f1_tx_bytes_phy: 10452841
Total_tx_bytes_phy: 14784808
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 751907
enp4s0f1_rx_packets_phy: 794164
Total_rx_packets_phy: 1546071
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4084158
enp4s0f1_tx_bytes: 5857198
Total_tx_bytes: 9941356
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6780703922
enp4s0f1_rx_bytes_phy: 7161770449
Total_rx_bytes_phy: 13942474371
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 61885
enp4s0f1_tx_packets_phy: 155005
Total_tx_packets_phy: 216890
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 61881
enp4s0f1_tx_packets: 88745
Total_tx_packets: 150626


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.59        Core1: 36.33        
Core2: 23.48        Core3: 34.33        
Core4: 30.34        Core5: 35.58        
Core6: 31.87        Core7: 38.87        
Core8: 28.66        Core9: 34.13        
Core10: 30.74        Core11: 39.56        
Core12: 26.91        Core13: 38.25        
Core14: 27.85        Core15: 35.05        
Core16: 21.72        Core17: 34.78        
Core18: 23.35        Core19: 38.42        
Core20: 22.24        Core21: 32.42        
Core22: 22.29        Core23: 39.95        
Core24: 28.23        Core25: 37.34        
Core26: 27.54        Core27: 33.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 36.23
DDR read Latency(ns)
Socket0: 70079.70
Socket1: 678.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.28        Core1: 35.15        
Core2: 29.79        Core3: 33.99        
Core4: 30.69        Core5: 35.22        
Core6: 28.93        Core7: 38.15        
Core8: 28.65        Core9: 35.08        
Core10: 28.60        Core11: 40.38        
Core12: 28.91        Core13: 38.08        
Core14: 27.91        Core15: 34.25        
Core16: 28.57        Core17: 34.46        
Core18: 28.44        Core19: 34.14        
Core20: 31.16        Core21: 32.08        
Core22: 27.16        Core23: 39.64        
Core24: 27.85        Core25: 36.28        
Core26: 29.03        Core27: 33.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.67
Socket1: 35.55
DDR read Latency(ns)
Socket0: 72185.63
Socket1: 691.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.10        Core1: 35.26        
Core2: 28.45        Core3: 33.93        
Core4: 24.93        Core5: 35.09        
Core6: 27.37        Core7: 38.09        
Core8: 27.85        Core9: 33.74        
Core10: 30.86        Core11: 39.60        
Core12: 27.83        Core13: 38.07        
Core14: 30.66        Core15: 33.08        
Core16: 25.90        Core17: 34.72        
Core18: 29.38        Core19: 34.01        
Core20: 27.93        Core21: 32.09        
Core22: 25.40        Core23: 39.59        
Core24: 27.74        Core25: 36.00        
Core26: 29.91        Core27: 32.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.65
Socket1: 35.41
DDR read Latency(ns)
Socket0: 71720.24
Socket1: 691.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 35.24        
Core2: 30.88        Core3: 33.85        
Core4: 29.40        Core5: 35.15        
Core6: 27.61        Core7: 38.18        
Core8: 28.50        Core9: 34.20        
Core10: 30.20        Core11: 39.56        
Core12: 28.10        Core13: 38.23        
Core14: 27.78        Core15: 34.53        
Core16: 28.73        Core17: 34.80        
Core18: 30.13        Core19: 33.52        
Core20: 28.88        Core21: 32.10        
Core22: 26.76        Core23: 39.75        
Core24: 28.46        Core25: 35.81        
Core26: 30.22        Core27: 31.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.03
Socket1: 35.44
DDR read Latency(ns)
Socket0: 71818.61
Socket1: 691.43
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3393
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410679982; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410682826; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205422596; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205422596; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205423080; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205423080; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205423108; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205423108; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205423213; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205423213; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004549433; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4332900; Consumed Joules: 264.46; Watts: 44.04; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2331703; Consumed DRAM Joules: 35.68; DRAM Watts: 5.94
S1P0; QPIClocks: 14410745930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410750554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205471922; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205471922; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205471832; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205471832; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205459339; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205459339; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205459195; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205459195; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004622851; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5875868; Consumed Joules: 358.63; Watts: 59.72; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4895934; Consumed DRAM Joules: 74.91; DRAM Watts: 12.47
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e13
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     274 K    825 K    0.67    0.08    0.01    0.02     9576        1       16     69
   1    1     0.11   0.18   0.61    1.20     125 M    147 M    0.15    0.14    0.11    0.13     1568     3536       16     59
   2    0     0.00   0.34   0.00    0.60    8360       45 K    0.82    0.11    0.00    0.02      504        0        0     69
   3    1     0.21   0.31   0.69    1.20     124 M    146 M    0.15    0.25    0.06    0.07     7784    19038       17     58
   4    0     0.00   0.34   0.00    0.60    4197       35 K    0.88    0.11    0.00    0.02      896        0        0     69
   5    1     0.17   0.25   0.65    1.20     122 M    147 M    0.17    0.15    0.07    0.09     4424     4761       81     59
   6    0     0.00   0.33   0.00    0.60    4082       27 K    0.85    0.11    0.00    0.02     1960        0        0     69
   7    1     0.08   0.32   0.25    0.69      76 M     86 M    0.12    0.17    0.10    0.11      224        9       71     60
   8    0     0.00   0.34   0.00    0.60    4048       29 K    0.86    0.12    0.00    0.02       56        0        0     68
   9    1     0.00   0.22   0.01    0.60     564 K   1183 K    0.52    0.07    0.02    0.04      112        2       14     60
  10    0     0.00   0.30   0.00    0.60    5674       27 K    0.79    0.14    0.00    0.02      504        0        0     67
  11    1     0.09   0.46   0.19    0.60      38 M     45 M    0.16    0.17    0.04    0.05      280       13       24     59
  12    0     0.00   0.32   0.00    0.60    6212       28 K    0.78    0.17    0.00    0.02      560        0        0     69
  13    1     0.09   0.54   0.16    0.60      40 M     47 M    0.15    0.20    0.05    0.05      280       34       12     59
  14    0     0.00   0.32   0.00    0.60    6383       28 K    0.77    0.16    0.00    0.02     2520        0        0     69
  15    1     0.06   0.44   0.15    0.60      35 M     40 M    0.12    0.24    0.06    0.06     1232     3999       10     59
  16    0     0.00   0.34   0.00    0.60    4610       26 K    0.83    0.16    0.00    0.02      392        0        0     69
  17    1     0.15   0.54   0.28    0.74      72 M     84 M    0.13    0.17    0.05    0.06     4704     9988      305     59
  18    0     0.00   0.31   0.00    0.60    5992       25 K    0.77    0.10    0.00    0.02      840        0        0     69
  19    1     0.09   0.40   0.23    0.65      66 M     73 M    0.10    0.15    0.07    0.08     4256     4701       16     60
  20    0     0.00   0.31   0.00    0.60    4821       31 K    0.85    0.11    0.00    0.02      280        0        0     70
  21    1     0.53   0.70   0.75    1.20      80 M    105 M    0.24    0.17    0.02    0.02      168       48       43     59
  22    0     0.00   0.31   0.00    0.60    5024       33 K    0.85    0.13    0.00    0.02      448        0        0     70
  23    1     0.05   0.28   0.19    0.60      67 M     73 M    0.08    0.15    0.13    0.14     2744     4830       12     60
  24    0     0.00   0.32   0.00    0.60    6690       32 K    0.80    0.11    0.00    0.02      560        0        0     70
  25    1     0.19   0.47   0.41    0.88      65 M     80 M    0.18    0.20    0.03    0.04     4368     5814       38     60
  26    0     0.00   0.33   0.00    0.60      31 K     65 K    0.52    0.35    0.01    0.03     3920        2        2     70
  27    1     0.09   0.58   0.15    0.60      38 M     43 M    0.13    0.26    0.04    0.05     1736     4339       15     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     371 K   1264 K    0.71    0.11    0.01    0.02    23016        3       18     61
 SKT    1     0.14   0.40   0.34    0.90     955 M   1124 M    0.15    0.18    0.05    0.06    33880    61112      674     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.40   0.17    0.90     955 M   1126 M    0.15    0.18    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   47 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.77 %

 C1 core residency: 29.00 %; C3 core residency: 0.14 %; C6 core residency: 52.09 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 10.09 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       13 G     13 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  130 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.86     0.39     220.55      29.68         132.55
 SKT   1    74.22    71.00     303.49      62.49         122.56
---------------------------------------------------------------------------------------------------------------
       *    75.08    71.39     524.04      92.17         122.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: efd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    38.30 --||-- Mem Ch  0: Reads (MB/s):  3594.34 --|
|--            Writes(MB/s):    16.45 --||--            Writes(MB/s):  3525.50 --|
|-- Mem Ch  1: Reads (MB/s):    30.82 --||-- Mem Ch  1: Reads (MB/s):  3590.57 --|
|--            Writes(MB/s):    12.45 --||--            Writes(MB/s):  3521.64 --|
|-- Mem Ch  2: Reads (MB/s):    36.30 --||-- Mem Ch  2: Reads (MB/s):  3595.58 --|
|--            Writes(MB/s):    16.44 --||--            Writes(MB/s):  3525.00 --|
|-- Mem Ch  3: Reads (MB/s):    31.78 --||-- Mem Ch  3: Reads (MB/s):  3591.93 --|
|--            Writes(MB/s):    12.37 --||--            Writes(MB/s):  3521.36 --|
|-- NODE 0 Mem Read (MB/s) :   137.19 --||-- NODE 1 Mem Read (MB/s) : 14372.42 --|
|-- NODE 0 Mem Write(MB/s) :    57.71 --||-- NODE 1 Mem Write(MB/s) : 14093.51 --|
|-- NODE 0 P. Write (T/s):     124328 --||-- NODE 1 P. Write (T/s):     195613 --|
|-- NODE 0 Memory (MB/s):      194.90 --||-- NODE 1 Memory (MB/s):    28465.93 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14509.61                --|
            |--                System Write Throughput(MB/s):      14151.21                --|
            |--               System Memory Throughput(MB/s):      28660.83                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: fdd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     682 K      1110 K   615 K   419 K    220 M     0      36  
 1     504          24      34 M   267 M      0       0     664 K
-----------------------------------------------------------------------
 *     682 K      1110 K    35 M   267 M    220 M     0     664 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.14        Core1: 31.81        
Core2: 27.02        Core3: 35.63        
Core4: 26.55        Core5: 31.27        
Core6: 27.53        Core7: 29.64        
Core8: 27.36        Core9: 28.80        
Core10: 28.23        Core11: 38.05        
Core12: 28.34        Core13: 44.11        
Core14: 27.99        Core15: 38.37        
Core16: 28.08        Core17: 41.82        
Core18: 27.50        Core19: 36.86        
Core20: 25.06        Core21: 43.91        
Core22: 26.88        Core23: 32.60        
Core24: 28.50        Core25: 40.42        
Core26: 33.53        Core27: 32.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.50
Socket1: 36.37
DDR read Latency(ns)
Socket0: 89677.40
Socket1: 729.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 31.87        
Core2: 32.61        Core3: 35.33        
Core4: 27.85        Core5: 31.33        
Core6: 29.61        Core7: 29.64        
Core8: 30.12        Core9: 28.74        
Core10: 28.45        Core11: 38.05        
Core12: 28.97        Core13: 43.39        
Core14: 30.86        Core15: 38.04        
Core16: 27.95        Core17: 41.21        
Core18: 28.40        Core19: 36.47        
Core20: 27.13        Core21: 43.46        
Core22: 27.29        Core23: 32.89        
Core24: 28.03        Core25: 39.94        
Core26: 29.27        Core27: 32.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.05
Socket1: 36.17
DDR read Latency(ns)
Socket0: 90333.32
Socket1: 733.78
irq_total: 149880.241605652
cpu_total: 16.38
cpu_0: 0.86
cpu_1: 40.56
cpu_2: 0.13
cpu_3: 50.93
cpu_4: 0.07
cpu_5: 45.88
cpu_6: 0.13
cpu_7: 31.52
cpu_8: 0.07
cpu_9: 6.18
cpu_10: 0.07
cpu_11: 27.39
cpu_12: 0.07
cpu_13: 27.86
cpu_14: 0.07
cpu_15: 32.45
cpu_16: 0.07
cpu_17: 33.91
cpu_18: 0.13
cpu_19: 38.56
cpu_20: 0.13
cpu_21: 28.66
cpu_22: 0.07
cpu_23: 28.66
cpu_24: 0.07
cpu_25: 37.90
cpu_26: 0.13
cpu_27: 26.00
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6790258035
enp4s0f1_rx_bytes_phy: 7219079374
Total_rx_bytes_phy: 14009337409
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 66435
enp4s0f1_tx_packets: 29194
Total_tx_packets: 95629
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6752221623
enp4s0f1_rx_bytes: 7176777846
Total_rx_bytes: 13928999469
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 752967
enp4s0f1_rx_packets_phy: 800520
Total_rx_packets_phy: 1553487
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4650553
enp4s0f1_tx_bytes_phy: 6288415
Total_tx_bytes_phy: 10938968
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 66436
enp4s0f1_tx_packets_phy: 95519
Total_tx_packets_phy: 161955
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 4384768
enp4s0f1_tx_bytes: 1926841
Total_tx_bytes: 6311609
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 752955
enp4s0f1_rx_packets: 800522
Total_rx_packets: 1553477


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.08        Core1: 32.10        
Core2: 30.81        Core3: 35.79        
Core4: 28.26        Core5: 32.28        
Core6: 28.33        Core7: 29.85        
Core8: 28.53        Core9: 28.81        
Core10: 29.77        Core11: 37.83        
Core12: 28.98        Core13: 44.31        
Core14: 26.11        Core15: 38.27        
Core16: 21.03        Core17: 42.07        
Core18: 23.06        Core19: 36.70        
Core20: 25.22        Core21: 43.79        
Core22: 26.64        Core23: 33.19        
Core24: 28.25        Core25: 40.25        
Core26: 30.85        Core27: 33.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.30
Socket1: 36.60
DDR read Latency(ns)
Socket0: 85605.09
Socket1: 730.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.95        Core1: 31.97        
Core2: 27.33        Core3: 35.58        
Core4: 26.26        Core5: 31.70        
Core6: 27.70        Core7: 29.79        
Core8: 28.64        Core9: 28.35        
Core10: 26.08        Core11: 38.23        
Core12: 29.71        Core13: 43.47        
Core14: 28.70        Core15: 38.63        
Core16: 26.64        Core17: 41.48        
Core18: 27.55        Core19: 37.04        
Core20: 25.91        Core21: 43.50        
Core22: 26.10        Core23: 33.25        
Core24: 26.33        Core25: 40.08        
Core26: 28.01        Core27: 33.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 36.43
DDR read Latency(ns)
Socket0: 90931.10
Socket1: 732.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.68        Core1: 31.96        
Core2: 29.07        Core3: 35.51        
Core4: 26.17        Core5: 31.30        
Core6: 28.84        Core7: 29.84        
Core8: 28.81        Core9: 28.63        
Core10: 27.02        Core11: 38.15        
Core12: 29.00        Core13: 43.44        
Core14: 28.91        Core15: 38.45        
Core16: 28.16        Core17: 41.02        
Core18: 28.16        Core19: 36.89        
Core20: 28.79        Core21: 43.34        
Core22: 26.11        Core23: 32.91        
Core24: 27.85        Core25: 39.97        
Core26: 30.71        Core27: 33.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 36.28
DDR read Latency(ns)
Socket0: 88965.02
Socket1: 732.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 31.87        
Core2: 27.49        Core3: 35.37        
Core4: 25.77        Core5: 31.37        
Core6: 27.52        Core7: 29.09        
Core8: 28.33        Core9: 28.45        
Core10: 27.09        Core11: 38.16        
Core12: 28.20        Core13: 42.66        
Core14: 28.92        Core15: 38.43        
Core16: 25.53        Core17: 41.04        
Core18: 26.30        Core19: 36.89        
Core20: 27.35        Core21: 43.35        
Core22: 26.31        Core23: 32.88        
Core24: 26.72        Core25: 39.86        
Core26: 27.02        Core27: 32.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.67
Socket1: 36.13
DDR read Latency(ns)
Socket0: 89204.81
Socket1: 734.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4506
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409609142; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409613130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204867909; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204867909; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204873036; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204873036; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204877572; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204877572; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204881802; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204881802; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004109029; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4321099; Consumed Joules: 263.74; Watts: 43.93; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2317479; Consumed DRAM Joules: 35.46; DRAM Watts: 5.91
S1P0; QPIClocks: 14409715466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409717926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204942829; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204942829; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204943128; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204943128; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204942586; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204942586; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204942368; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204942368; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004139848; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5603228; Consumed Joules: 341.99; Watts: 56.96; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4940707; Consumed DRAM Joules: 75.59; DRAM Watts: 12.59
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1270
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     285 K    833 K    0.66    0.08    0.01    0.02    10640        0       16     69
   1    1     0.12   0.29   0.40    0.87      89 M    105 M    0.15    0.23    0.08    0.09     3696    13119       11     60
   2    0     0.00   0.36   0.00    0.60      10 K     51 K    0.80    0.14    0.00    0.02     1176        0        0     68
   3    1     0.17   0.32   0.54    1.08      97 M    119 M    0.18    0.21    0.06    0.07     2968    10121       31     60
   4    0     0.00   0.35   0.00    0.60    4481       34 K    0.87    0.14    0.00    0.01      280        0        0     69
   5    1     0.21   0.38   0.55    1.08      90 M    111 M    0.19    0.25    0.04    0.05     3136    10474      123     60
   6    0     0.00   0.34   0.00    0.60    5334       34 K    0.84    0.15    0.00    0.02     1792        0        1     68
   7    1     0.14   0.45   0.30    0.76      69 M     79 M    0.12    0.17    0.05    0.06     3192     5512       65     59
   8    0     0.00   0.31   0.00    0.60    5165       35 K    0.85    0.15    0.00    0.02      112        0        1     68
   9    1     0.04   0.77   0.06    0.60    1355 K   3899 K    0.65    0.09    0.00    0.01      168        3       93     60
  10    0     0.00   0.35   0.00    0.60    7168       31 K    0.77    0.17    0.00    0.02      168        0        0     67
  11    1     0.10   0.51   0.21    0.62      52 M     59 M    0.13    0.19    0.05    0.06     1344     2990       12     59
  12    0     0.00   0.31   0.00    0.60    6262       30 K    0.80    0.18    0.00    0.02      280        0        0     69
  13    1     0.03   0.19   0.18    0.60      70 M     76 M    0.08    0.14    0.21    0.23      840     5717       77     60
  14    0     0.00   0.30   0.00    0.60    5133       27 K    0.81    0.17    0.00    0.02      784        0        0     69
  15    1     0.03   0.15   0.21    0.62      88 M     94 M    0.07    0.14    0.29    0.31     3864     8249       17     60
  16    0     0.00   0.30   0.00    0.60    4320       26 K    0.84    0.17    0.00    0.02      448        0        0     68
  17    1     0.09   0.40   0.23    0.66      72 M     79 M    0.09    0.14    0.08    0.09     1792     5945       11     60
  18    0     0.00   0.32   0.00    0.60    6044       33 K    0.82    0.14    0.00    0.02     1848        0        0     69
  19    1     0.13   0.40   0.33    0.79      86 M     96 M    0.11    0.14    0.06    0.07     4424     8991       44     61
  20    0     0.00   0.32   0.00    0.60    4064       33 K    0.88    0.14    0.00    0.02     1064        0        0     69
  21    1     0.04   0.19   0.19    0.60      70 M     76 M    0.09    0.14    0.20    0.21     2856     5326       19     61
  22    0     0.00   0.35   0.00    0.60    5109       36 K    0.86    0.12    0.00    0.02      504        0        0     70
  23    1     0.12   0.52   0.24    0.66      48 M     56 M    0.14    0.25    0.04    0.05     1904     6570      105     61
  24    0     0.00   0.37   0.00    0.60    8979       42 K    0.79    0.12    0.00    0.02     1848        0        0     70
  25    1     0.14   0.47   0.30    0.76      70 M     81 M    0.14    0.16    0.05    0.06     2912     6038       14     61
  26    0     0.00   0.35   0.00    0.60    6560       41 K    0.84    0.12    0.00    0.02     1680        0        0     69
  27    1     0.10   0.54   0.19    0.61      40 M     48 M    0.17    0.28    0.04    0.05     1344     4642       15     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     364 K   1292 K    0.72    0.10    0.01    0.02    22624        0       18     61
 SKT    1     0.11   0.38   0.28    0.77     947 M   1089 M    0.13    0.19    0.06    0.07    34440    93697      637     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.38   0.14    0.77     948 M   1091 M    0.13    0.19    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   39 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.23 %

 C1 core residency: 28.45 %; C3 core residency: 3.55 %; C6 core residency: 49.78 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.41 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.32 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   54%    53%   
 SKT    1       12 G     12 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  129 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.69     0.30     222.08      29.59         133.58
 SKT   1    71.88    70.47     287.49      62.94         121.99
---------------------------------------------------------------------------------------------------------------
       *    72.58    70.77     509.56      92.53         121.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 136e
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    44.90 --||-- Mem Ch  0: Reads (MB/s):  3538.96 --|
|--            Writes(MB/s):    19.94 --||--            Writes(MB/s):  3500.62 --|
|-- Mem Ch  1: Reads (MB/s):    36.27 --||-- Mem Ch  1: Reads (MB/s):  3536.25 --|
|--            Writes(MB/s):    16.00 --||--            Writes(MB/s):  3496.77 --|
|-- Mem Ch  2: Reads (MB/s):    42.57 --||-- Mem Ch  2: Reads (MB/s):  3543.76 --|
|--            Writes(MB/s):    19.85 --||--            Writes(MB/s):  3500.91 --|
|-- Mem Ch  3: Reads (MB/s):    38.64 --||-- Mem Ch  3: Reads (MB/s):  3540.49 --|
|--            Writes(MB/s):    15.89 --||--            Writes(MB/s):  3496.94 --|
|-- NODE 0 Mem Read (MB/s) :   162.39 --||-- NODE 1 Mem Read (MB/s) : 14159.46 --|
|-- NODE 0 Mem Write(MB/s) :    71.68 --||-- NODE 1 Mem Write(MB/s) : 13995.25 --|
|-- NODE 0 P. Write (T/s):     124340 --||-- NODE 1 P. Write (T/s):     171958 --|
|-- NODE 0 Memory (MB/s):      234.06 --||-- NODE 1 Memory (MB/s):    28154.71 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14321.84                --|
            |--                System Write Throughput(MB/s):      14066.92                --|
            |--               System Memory Throughput(MB/s):      28388.77                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 144c
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     964 K      1094 K   824 K   398 K    219 M     0      48  
 1     996          12      48 M   279 M    252      36    1203 K
-----------------------------------------------------------------------
 *     965 K      1094 K    49 M   280 M    219 M    36    1203 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 27.79        
Core2: 28.84        Core3: 29.18        
Core4: 27.46        Core5: 30.28        
Core6: 28.40        Core7: 31.57        
Core8: 29.58        Core9: 24.54        
Core10: 27.10        Core11: 34.02        
Core12: 27.41        Core13: 34.18        
Core14: 27.78        Core15: 31.51        
Core16: 29.13        Core17: 34.90        
Core18: 29.66        Core19: 29.14        
Core20: 30.67        Core21: 33.53        
Core22: 29.86        Core23: 35.32        
Core24: 28.91        Core25: 29.67        
Core26: 31.02        Core27: 35.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.69
Socket1: 31.60
DDR read Latency(ns)
Socket0: 74030.28
Socket1: 781.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.95        Core1: 28.23        
Core2: 28.65        Core3: 29.52        
Core4: 29.42        Core5: 30.36        
Core6: 28.79        Core7: 31.74        
Core8: 29.67        Core9: 24.14        
Core10: 28.41        Core11: 34.22        
Core12: 30.49        Core13: 34.32        
Core14: 26.63        Core15: 31.46        
Core16: 28.93        Core17: 35.03        
Core18: 29.38        Core19: 28.94        
Core20: 31.03        Core21: 33.84        
Core22: 30.88        Core23: 35.32        
Core24: 30.01        Core25: 30.50        
Core26: 29.89        Core27: 35.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.77
Socket1: 31.80
DDR read Latency(ns)
Socket0: 75569.63
Socket1: 781.49
irq_total: 246954.679762056
cpu_total: 16.74
cpu_0: 0.80
cpu_1: 44.75
cpu_2: 0.07
cpu_3: 49.87
cpu_4: 0.13
cpu_5: 57.98
cpu_6: 0.07
cpu_7: 36.17
cpu_8: 0.07
cpu_9: 1.93
cpu_10: 0.07
cpu_11: 40.16
cpu_12: 0.07
cpu_13: 18.88
cpu_14: 0.07
cpu_15: 31.12
cpu_16: 0.07
cpu_17: 39.30
cpu_18: 0.13
cpu_19: 31.58
cpu_20: 0.07
cpu_21: 26.80
cpu_22: 0.13
cpu_23: 30.32
cpu_24: 0.13
cpu_25: 30.92
cpu_26: 0.13
cpu_27: 26.66
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 79922
enp4s0f1_tx_packets_phy: 141551
Total_tx_packets_phy: 221473
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 752703
enp4s0f1_rx_packets_phy: 792679
Total_rx_packets_phy: 1545382
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 752703
enp4s0f1_rx_packets: 792660
Total_rx_packets: 1545363
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5274892
enp4s0f1_tx_bytes: 4966044
Total_tx_bytes: 10240936
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 79922
enp4s0f1_tx_packets: 75243
Total_tx_packets: 155165
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6787873562
enp4s0f1_rx_bytes_phy: 7148379471
Total_rx_bytes_phy: 13936253033
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6753876952
enp4s0f1_rx_bytes: 7102701238
Total_rx_bytes: 13856578190
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5594566
enp4s0f1_tx_bytes_phy: 9510775
Total_tx_bytes_phy: 15105341


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.48        Core1: 28.62        
Core2: 27.72        Core3: 29.52        
Core4: 34.86        Core5: 30.31        
Core6: 18.87        Core7: 31.49        
Core8: 28.31        Core9: 24.43        
Core10: 30.18        Core11: 34.31        
Core12: 29.15        Core13: 34.10        
Core14: 26.86        Core15: 31.42        
Core16: 27.80        Core17: 35.27        
Core18: 30.19        Core19: 29.34        
Core20: 30.74        Core21: 34.15        
Core22: 22.14        Core23: 35.61        
Core24: 27.48        Core25: 30.54        
Core26: 28.92        Core27: 35.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.01
Socket1: 31.90
DDR read Latency(ns)
Socket0: 68993.53
Socket1: 779.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.62        Core1: 30.96        
Core2: 26.96        Core3: 29.85        
Core4: 26.44        Core5: 30.51        
Core6: 31.83        Core7: 31.44        
Core8: 30.68        Core9: 24.60        
Core10: 26.53        Core11: 34.94        
Core12: 33.59        Core13: 37.86        
Core14: 29.26        Core15: 31.79        
Core16: 27.67        Core17: 36.95        
Core18: 32.88        Core19: 29.95        
Core20: 32.50        Core21: 34.60        
Core22: 28.83        Core23: 35.59        
Core24: 28.34        Core25: 32.06        
Core26: 28.86        Core27: 34.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 32.87
DDR read Latency(ns)
Socket0: 79899.88
Socket1: 776.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 30.04        
Core2: 27.02        Core3: 29.87        
Core4: 29.44        Core5: 30.63        
Core6: 30.11        Core7: 31.47        
Core8: 29.58        Core9: 24.47        
Core10: 27.22        Core11: 34.69        
Core12: 28.38        Core13: 37.70        
Core14: 28.90        Core15: 32.02        
Core16: 29.37        Core17: 36.45        
Core18: 30.89        Core19: 30.20        
Core20: 29.45        Core21: 35.07        
Core22: 29.09        Core23: 35.85        
Core24: 27.72        Core25: 30.76        
Core26: 27.53        Core27: 35.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.03
Socket1: 32.71
DDR read Latency(ns)
Socket0: 78495.45
Socket1: 777.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.31        Core1: 29.04        
Core2: 28.18        Core3: 29.56        
Core4: 31.07        Core5: 30.45        
Core6: 27.92        Core7: 31.66        
Core8: 28.78        Core9: 24.55        
Core10: 27.51        Core11: 34.09        
Core12: 29.52        Core13: 33.54        
Core14: 29.37        Core15: 33.36        
Core16: 29.43        Core17: 34.67        
Core18: 28.71        Core19: 29.94        
Core20: 28.49        Core21: 33.25        
Core22: 27.66        Core23: 35.46        
Core24: 30.68        Core25: 29.35        
Core26: 30.46        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 31.92
DDR read Latency(ns)
Socket0: 76472.59
Socket1: 782.02
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5611
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408929690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408933038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204536182; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204536182; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204539221; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204539221; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204542165; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204542165; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204545117; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204545117; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003825382; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4310762; Consumed Joules: 263.11; Watts: 43.83; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2323679; Consumed DRAM Joules: 35.55; DRAM Watts: 5.92
S1P0; QPIClocks: 14409035866; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409037582; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204600301; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204600301; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204600543; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204600543; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204600458; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204600458; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204600491; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204600491; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003842153; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5911075; Consumed Joules: 360.78; Watts: 60.10; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4962313; Consumed DRAM Joules: 75.92; DRAM Watts: 12.65
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16bc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     259 K    813 K    0.68    0.08    0.01    0.02     6160        1        1     69
   1    1     0.19   0.32   0.58    1.14      82 M    106 M    0.22    0.24    0.04    0.06     3472    14112       30     59
   2    0     0.00   0.34   0.00    0.60    6524       40 K    0.84    0.13    0.00    0.02      280        0        0     68
   3    1     0.34   0.36   0.96    1.20     130 M    172 M    0.24    0.30    0.04    0.05     6328    24553       37     58
   4    0     0.00   0.33   0.00    0.60    4254       31 K    0.87    0.12    0.00    0.02      560        0        0     69
   5    1     0.27   0.36   0.74    1.20     123 M    150 M    0.18    0.18    0.05    0.06     5040    18159      108     59
   6    0     0.00   0.31   0.00    0.60    4175       27 K    0.85    0.12    0.00    0.02     2352        0        0     69
   7    1     0.19   0.48   0.40    0.86      49 M     65 M    0.24    0.28    0.03    0.03     2072     7752      101     59
   8    0     0.00   0.31   0.00    0.60    3413       31 K    0.89    0.14    0.00    0.02      896        0        0     68
   9    1     0.02   0.44   0.04    0.60     359 K   2616 K    0.86    0.09    0.00    0.02      112       19       26     59
  10    0     0.00   0.41   0.00    0.60    8272       37 K    0.78    0.17    0.00    0.02      280        0        0     68
  11    1     0.15   0.33   0.45    0.92      92 M    109 M    0.15    0.17    0.06    0.07     2912     6154       43     58
  12    0     0.00   0.34   0.00    0.60    7431       36 K    0.80    0.18    0.00    0.02     1288        0        0     69
  13    1     0.05   0.42   0.12    0.60      34 M     38 M    0.11    0.27    0.07    0.08     1120     4681        8     59
  14    0     0.00   0.61   0.00    0.60      30 K     65 K    0.53    0.23    0.01    0.01     1176        3        1     68
  15    1     0.15   0.59   0.25    0.69      48 M     56 M    0.14    0.28    0.03    0.04     2072     7133      142     59
  16    0     0.00   0.33   0.00    0.60    5080       31 K    0.84    0.17    0.00    0.02      280        0        0     69
  17    1     0.08   0.29   0.26    0.71      89 M     99 M    0.11    0.15    0.12    0.13     3136     8024        8     59
  18    0     0.00   0.31   0.00    0.60    6523       30 K    0.79    0.12    0.00    0.02     1904        0        0     69
  19    1     0.21   0.50   0.43    0.89      46 M     62 M    0.26    0.36    0.02    0.03     2352     7199       67     60
  20    0     0.00   0.31   0.00    0.60    7145       33 K    0.78    0.10    0.00    0.02      448        0        1     69
  21    1     0.11   0.61   0.18    0.60      35 M     41 M    0.16    0.27    0.03    0.04      896     4522       20     60
  22    0     0.00   0.60   0.00    0.60      30 K     69 K    0.56    0.16    0.01    0.01      616        1        2     70
  23    1     0.12   0.47   0.25    0.68      51 M     62 M    0.17    0.20    0.04    0.05        0       33       20     61
  24    0     0.00   0.39   0.00    0.63      12 K     47 K    0.73    0.15    0.00    0.02     1736        0        1     70
  25    1     0.15   0.63   0.23    0.66      35 M     43 M    0.18    0.36    0.02    0.03     1008     4686       18     60
  26    0     0.00   0.40   0.00    0.60    9160       49 K    0.81    0.13    0.00    0.02     2016        0        0     69
  27    1     0.18   0.42   0.44    0.91      91 M    105 M    0.14    0.33    0.05    0.06     4704    17581        3     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     395 K   1347 K    0.71    0.11    0.01    0.02    19992        5        6     61
 SKT    1     0.16   0.41   0.38    0.91     910 M   1116 M    0.18    0.26    0.04    0.05    35224   124608      631     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.41   0.19    0.91     910 M   1117 M    0.19    0.26    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:   53 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 20.97 %

 C1 core residency: 31.25 %; C3 core residency: 0.86 %; C6 core residency: 46.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.41 => corresponds to 10.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       11 G     11 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  123 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.90     0.38     221.60      29.74         135.56
 SKT   1    69.83    69.69     309.21      62.77         115.46
---------------------------------------------------------------------------------------------------------------
       *    70.73    70.07     530.80      92.51         115.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 179f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    40.35 --||-- Mem Ch  0: Reads (MB/s):  3597.65 --|
|--            Writes(MB/s):    17.04 --||--            Writes(MB/s):  3522.19 --|
|-- Mem Ch  1: Reads (MB/s):    33.94 --||-- Mem Ch  1: Reads (MB/s):  3594.12 --|
|--            Writes(MB/s):    13.15 --||--            Writes(MB/s):  3518.54 --|
|-- Mem Ch  2: Reads (MB/s):    40.05 --||-- Mem Ch  2: Reads (MB/s):  3600.53 --|
|--            Writes(MB/s):    17.07 --||--            Writes(MB/s):  3522.54 --|
|-- Mem Ch  3: Reads (MB/s):    34.16 --||-- Mem Ch  3: Reads (MB/s):  3597.11 --|
|--            Writes(MB/s):    13.12 --||--            Writes(MB/s):  3518.18 --|
|-- NODE 0 Mem Read (MB/s) :   148.50 --||-- NODE 1 Mem Read (MB/s) : 14389.41 --|
|-- NODE 0 Mem Write(MB/s) :    60.39 --||-- NODE 1 Mem Write(MB/s) : 14081.45 --|
|-- NODE 0 P. Write (T/s):     124319 --||-- NODE 1 P. Write (T/s):     184774 --|
|-- NODE 0 Memory (MB/s):      208.88 --||-- NODE 1 Memory (MB/s):    28470.86 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14537.90                --|
            |--                System Write Throughput(MB/s):      14141.84                --|
            |--               System Memory Throughput(MB/s):      28679.74                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1874
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     870 K       970 K   583 K   396 K    220 M     0       0  
 1     492           0      40 M   278 M    504       0     882 K
-----------------------------------------------------------------------
 *     870 K       970 K    40 M   278 M    220 M     0     882 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.93        Core1: 33.17        
Core2: 29.31        Core3: 30.73        
Core4: 31.21        Core5: 33.56        
Core6: 28.95        Core7: 28.28        
Core8: 28.82        Core9: 26.98        
Core10: 28.12        Core11: 34.35        
Core12: 28.21        Core13: 31.87        
Core14: 27.70        Core15: 32.02        
Core16: 29.95        Core17: 36.05        
Core18: 29.49        Core19: 36.50        
Core20: 30.86        Core21: 36.35        
Core22: 28.73        Core23: 33.86        
Core24: 32.97        Core25: 25.55        
Core26: 31.12        Core27: 35.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 33.09
DDR read Latency(ns)
Socket0: 74291.26
Socket1: 732.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 33.10        
Core2: 26.31        Core3: 30.81        
Core4: 26.87        Core5: 33.62        
Core6: 29.91        Core7: 27.92        
Core8: 28.29        Core9: 27.09        
Core10: 30.07        Core11: 34.21        
Core12: 27.68        Core13: 31.83        
Core14: 28.42        Core15: 31.74        
Core16: 27.49        Core17: 35.98        
Core18: 30.04        Core19: 36.13        
Core20: 29.17        Core21: 36.34        
Core22: 27.69        Core23: 33.77        
Core24: 31.24        Core25: 25.58        
Core26: 33.05        Core27: 34.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.69
Socket1: 32.98
DDR read Latency(ns)
Socket0: 73659.56
Socket1: 734.21
irq_total: 202838.986634982
cpu_total: 16.75
cpu_0: 0.80
cpu_1: 58.91
cpu_2: 0.13
cpu_3: 46.28
cpu_4: 0.07
cpu_5: 38.56
cpu_6: 0.13
cpu_7: 45.55
cpu_8: 0.07
cpu_9: 1.46
cpu_10: 0.07
cpu_11: 37.50
cpu_12: 0.07
cpu_13: 16.76
cpu_14: 0.07
cpu_15: 21.34
cpu_16: 0.07
cpu_17: 33.51
cpu_18: 0.07
cpu_19: 38.16
cpu_20: 0.07
cpu_21: 41.95
cpu_22: 0.07
cpu_23: 22.27
cpu_24: 0.07
cpu_25: 41.49
cpu_26: 0.13
cpu_27: 23.40
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 60531
enp4s0f1_tx_packets_phy: 150940
Total_tx_packets_phy: 211471
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 4237201
enp4s0f1_tx_bytes_phy: 10167711
Total_tx_bytes_phy: 14404912
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6792707130
enp4s0f1_rx_bytes_phy: 7160816521
Total_rx_bytes_phy: 13953523651
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6758775778
enp4s0f1_rx_bytes: 7125476882
Total_rx_bytes: 13884252660
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 753238
enp4s0f1_rx_packets_phy: 794058
Total_rx_packets_phy: 1547296
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 60530
enp4s0f1_tx_packets: 84594
Total_tx_packets: 145124
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 3995018
enp4s0f1_tx_bytes: 5583264
Total_tx_bytes: 9578282
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 753258
enp4s0f1_rx_packets: 794061
Total_rx_packets: 1547319


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.93        Core1: 32.68        
Core2: 28.76        Core3: 30.99        
Core4: 21.87        Core5: 33.73        
Core6: 20.89        Core7: 27.39        
Core8: 18.89        Core9: 27.33        
Core10: 22.67        Core11: 33.61        
Core12: 28.42        Core13: 31.97        
Core14: 30.54        Core15: 32.04        
Core16: 32.12        Core17: 35.84        
Core18: 31.34        Core19: 36.00        
Core20: 29.32        Core21: 36.40        
Core22: 30.54        Core23: 35.62        
Core24: 31.29        Core25: 25.46        
Core26: 29.76        Core27: 34.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.16
Socket1: 32.96
DDR read Latency(ns)
Socket0: 70073.56
Socket1: 734.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.62        Core1: 30.59        
Core2: 29.94        Core3: 30.75        
Core4: 29.17        Core5: 33.61        
Core6: 28.99        Core7: 26.69        
Core8: 27.94        Core9: 26.83        
Core10: 30.06        Core11: 33.40        
Core12: 31.50        Core13: 31.60        
Core14: 29.64        Core15: 31.66        
Core16: 29.17        Core17: 35.90        
Core18: 32.53        Core19: 35.16        
Core20: 30.47        Core21: 36.36        
Core22: 29.25        Core23: 39.10        
Core24: 32.05        Core25: 26.37        
Core26: 30.94        Core27: 34.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.42
Socket1: 32.83
DDR read Latency(ns)
Socket0: 72720.35
Socket1: 733.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.06        Core1: 30.65        
Core2: 26.10        Core3: 30.92        
Core4: 28.54        Core5: 35.05        
Core6: 29.70        Core7: 26.92        
Core8: 29.61        Core9: 27.03        
Core10: 29.92        Core11: 33.47        
Core12: 30.66        Core13: 31.31        
Core14: 28.87        Core15: 32.21        
Core16: 28.07        Core17: 36.06        
Core18: 29.61        Core19: 35.23        
Core20: 32.09        Core21: 36.76        
Core22: 29.05        Core23: 39.43        
Core24: 30.07        Core25: 26.55        
Core26: 30.79        Core27: 34.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.44
Socket1: 33.08
DDR read Latency(ns)
Socket0: 73218.68
Socket1: 733.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.82        Core1: 30.49        
Core2: 28.61        Core3: 30.90        
Core4: 30.21        Core5: 34.45        
Core6: 30.09        Core7: 26.38        
Core8: 31.36        Core9: 26.93        
Core10: 31.46        Core11: 33.18        
Core12: 29.48        Core13: 31.77        
Core14: 29.10        Core15: 32.05        
Core16: 29.47        Core17: 36.04        
Core18: 29.83        Core19: 34.84        
Core20: 30.16        Core21: 36.57        
Core22: 27.46        Core23: 39.44        
Core24: 32.44        Core25: 26.42        
Core26: 31.20        Core27: 34.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.92
Socket1: 32.89
DDR read Latency(ns)
Socket0: 72888.71
Socket1: 732.70
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6675
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409907898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409912738; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205018768; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205018768; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205023428; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205023428; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205027898; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205027898; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205032094; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205032094; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004234849; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4332490; Consumed Joules: 264.43; Watts: 44.04; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2321973; Consumed DRAM Joules: 35.53; DRAM Watts: 5.92
S1P0; QPIClocks: 14410020502; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410022490; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205094492; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205094492; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205095058; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205095058; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205094238; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205094238; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205094154; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205094154; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004266752; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5911886; Consumed Joules: 360.83; Watts: 60.10; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4942661; Consumed DRAM Joules: 75.62; DRAM Watts: 12.60
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ae4
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     256 K    779 K    0.67    0.08    0.01    0.02     8176        0        9     69
   1    1     0.27   0.39   0.71    1.20     103 M    129 M    0.20    0.19    0.04    0.05     4648    14175       65     59
   2    0     0.00   0.31   0.00    0.60    5445       29 K    0.82    0.11    0.00    0.02     1568        0        0     68
   3    1     0.12   0.26   0.49    0.97     121 M    140 M    0.14    0.21    0.10    0.11     6104    19991       12     59
   4    0     0.00   0.30   0.00    0.60    3387       23 K    0.86    0.11    0.00    0.02      392        0        0     69
   5    1     0.12   0.33   0.36    0.82      80 M     94 M    0.15    0.21    0.07    0.08     1792     5334       83     60
   6    0     0.00   0.34   0.00    0.60    7279       39 K    0.82    0.13    0.00    0.02      224        0        0     69
   7    1     0.22   0.39   0.57    1.12      82 M    105 M    0.22    0.21    0.04    0.05     4536     8465      156     59
   8    0     0.00   0.34   0.00    0.60    6315       40 K    0.84    0.15    0.00    0.02     1680        0        0     68
   9    1     0.01   0.29   0.02    0.60     502 K   1534 K    0.67    0.07    0.01    0.02      168       10       19     59
  10    0     0.00   0.34   0.00    0.60    6704       37 K    0.82    0.18    0.00    0.02      336        0        0     67
  11    1     0.14   0.39   0.35    0.82      78 M     93 M    0.16    0.19    0.06    0.07     4256    13531       20     59
  12    0     0.00   0.37   0.00    0.60    7976       45 K    0.82    0.21    0.00    0.01      560        0        0     69
  13    1     0.06   0.47   0.12    0.60      35 M     39 M    0.11    0.29    0.06    0.07     1512     4742        4     59
  14    0     0.00   0.39   0.00    0.60    7504       43 K    0.83    0.24    0.00    0.01      392        0        0     69
  15    1     0.06   0.42   0.15    0.60      41 M     47 M    0.12    0.25    0.07    0.08      672     6557        8     59
  16    0     0.00   0.35   0.00    0.60    5849       38 K    0.85    0.19    0.00    0.02      224        0        0     69
  17    1     0.10   0.50   0.21    0.62      57 M     66 M    0.13    0.13    0.05    0.06      392      164       93     59
  18    0     0.00   0.33   0.00    0.61    7407       36 K    0.80    0.15    0.00    0.02      336        0        1     69
  19    1     0.13   0.35   0.36    0.83      80 M     96 M    0.16    0.18    0.06    0.07     2016     6546       34     60
  20    0     0.00   0.35   0.00    0.60    7249       36 K    0.80    0.13    0.00    0.02      672        0        0     69
  21    1     0.11   0.29   0.38    0.85      99 M    116 M    0.14    0.15    0.09    0.10     2744     6911       35     60
  22    0     0.00   0.33   0.00    0.60    4236       29 K    0.86    0.13    0.00    0.02      392        0        0     70
  23    1     0.06   0.28   0.21    0.62      74 M     81 M    0.08    0.15    0.13    0.14     3080     7952       17     61
  24    0     0.00   0.28   0.00    0.60    4693       27 K    0.83    0.12    0.00    0.02      560        0        0     70
  25    1     0.30   0.83   0.37    0.84      38 M     52 M    0.27    0.27    0.01    0.02     1288     4887      216     60
  26    0     0.00   0.31   0.00    0.60    3988       25 K    0.84    0.12    0.00    0.02     2352        0        0     70
  27    1     0.06   0.35   0.16    0.60      51 M     57 M    0.11    0.22    0.09    0.10     1512     7337        9     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     334 K   1235 K    0.73    0.11    0.01    0.02    17864        0       10     61
 SKT    1     0.13   0.40   0.32    0.85     945 M   1122 M    0.16    0.20    0.05    0.06    34720   106602      771     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.40   0.16    0.85     945 M   1123 M    0.16    0.20    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.72 %

 C1 core residency: 29.95 %; C3 core residency: 1.55 %; C6 core residency: 49.77 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.58 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  127 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.75     0.31     221.51      29.73         133.47
 SKT   1    72.09    70.71     301.69      63.31         117.09
---------------------------------------------------------------------------------------------------------------
       *    72.84    71.02     523.20      93.04         117.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1bc8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    43.92 --||-- Mem Ch  0: Reads (MB/s):  3590.41 --|
|--            Writes(MB/s):    17.98 --||--            Writes(MB/s):  3513.90 --|
|-- Mem Ch  1: Reads (MB/s):    34.47 --||-- Mem Ch  1: Reads (MB/s):  3587.20 --|
|--            Writes(MB/s):    13.97 --||--            Writes(MB/s):  3510.74 --|
|-- Mem Ch  2: Reads (MB/s):    41.42 --||-- Mem Ch  2: Reads (MB/s):  3594.25 --|
|--            Writes(MB/s):    17.95 --||--            Writes(MB/s):  3514.41 --|
|-- Mem Ch  3: Reads (MB/s):    36.24 --||-- Mem Ch  3: Reads (MB/s):  3591.26 --|
|--            Writes(MB/s):    13.82 --||--            Writes(MB/s):  3510.18 --|
|-- NODE 0 Mem Read (MB/s) :   156.05 --||-- NODE 1 Mem Read (MB/s) : 14363.12 --|
|-- NODE 0 Mem Write(MB/s) :    63.72 --||-- NODE 1 Mem Write(MB/s) : 14049.23 --|
|-- NODE 0 P. Write (T/s):     124337 --||-- NODE 1 P. Write (T/s):     182251 --|
|-- NODE 0 Memory (MB/s):      219.77 --||-- NODE 1 Memory (MB/s):    28412.35 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14519.17                --|
            |--                System Write Throughput(MB/s):      14112.95                --|
            |--               System Memory Throughput(MB/s):      28632.12                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1c9d
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     984 K       901 K   834 K   430 K    219 M     0      36  
 1     492           0      42 M   283 M    504       0    1062 K
-----------------------------------------------------------------------
 *     985 K       901 K    43 M   283 M    219 M     0    1062 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 31.97        
Core2: 30.06        Core3: 30.01        
Core4: 28.96        Core5: 29.93        
Core6: 29.37        Core7: 34.58        
Core8: 28.86        Core9: 22.58        
Core10: 28.95        Core11: 35.01        
Core12: 28.72        Core13: 37.16        
Core14: 26.72        Core15: 30.52        
Core16: 27.17        Core17: 34.88        
Core18: 29.83        Core19: 33.92        
Core20: 28.57        Core21: 37.39        
Core22: 30.05        Core23: 30.83        
Core24: 28.61        Core25: 36.64        
Core26: 30.59        Core27: 34.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.61
Socket1: 33.26
DDR read Latency(ns)
Socket0: 78847.68
Socket1: 750.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.26        Core1: 32.09        
Core2: 29.23        Core3: 30.14        
Core4: 30.83        Core5: 30.11        
Core6: 31.30        Core7: 35.12        
Core8: 28.95        Core9: 22.66        
Core10: 28.72        Core11: 35.09        
Core12: 27.73        Core13: 37.18        
Core14: 28.03        Core15: 29.85        
Core16: 28.27        Core17: 35.30        
Core18: 30.65        Core19: 33.55        
Core20: 29.78        Core21: 37.51        
Core22: 29.85        Core23: 30.78        
Core24: 28.93        Core25: 36.89        
Core26: 29.44        Core27: 35.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.36
Socket1: 33.33
DDR read Latency(ns)
Socket0: 79467.88
Socket1: 750.64
irq_total: 221583.390520927
cpu_total: 17.30
cpu_0: 0.80
cpu_1: 50.27
cpu_2: 0.13
cpu_3: 53.26
cpu_4: 0.13
cpu_5: 48.34
cpu_6: 0.07
cpu_7: 30.72
cpu_8: 0.13
cpu_9: 13.96
cpu_10: 0.07
cpu_11: 37.10
cpu_12: 0.07
cpu_13: 34.57
cpu_14: 0.07
cpu_15: 37.57
cpu_16: 0.13
cpu_17: 22.61
cpu_18: 0.07
cpu_19: 25.93
cpu_20: 0.07
cpu_21: 37.90
cpu_22: 0.07
cpu_23: 31.65
cpu_24: 0.07
cpu_25: 35.17
cpu_26: 0.13
cpu_27: 23.34
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6717883127
enp4s0f1_rx_bytes: 7143665412
Total_rx_bytes: 13861548539
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 78002
enp4s0f1_tx_packets_phy: 145428
Total_tx_packets_phy: 223430
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6751536686
enp4s0f1_rx_bytes_phy: 7176725554
Total_rx_bytes_phy: 13928262240
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 748673
enp4s0f1_rx_packets: 795813
Total_rx_packets: 1544486
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 78001
enp4s0f1_tx_packets: 79324
Total_tx_packets: 157325
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 5460166
enp4s0f1_tx_bytes_phy: 9783352
Total_tx_bytes_phy: 15243518
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 748673
enp4s0f1_rx_packets_phy: 795822
Total_rx_packets_phy: 1544495
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 5148104
enp4s0f1_tx_bytes: 5235412
Total_tx_bytes: 10383516


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.19        Core1: 32.27        
Core2: 20.35        Core3: 29.92        
Core4: 26.62        Core5: 29.96        
Core6: 19.34        Core7: 34.47        
Core8: 27.53        Core9: 22.36        
Core10: 28.92        Core11: 34.44        
Core12: 27.48        Core13: 37.24        
Core14: 28.37        Core15: 28.50        
Core16: 26.60        Core17: 34.80        
Core18: 31.71        Core19: 35.41        
Core20: 28.72        Core21: 37.51        
Core22: 29.68        Core23: 30.69        
Core24: 28.71        Core25: 36.71        
Core26: 29.95        Core27: 35.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.35
Socket1: 33.20
DDR read Latency(ns)
Socket0: 75215.13
Socket1: 749.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.72        Core1: 32.07        
Core2: 30.11        Core3: 29.55        
Core4: 30.46        Core5: 30.00        
Core6: 29.55        Core7: 33.70        
Core8: 28.30        Core9: 22.29        
Core10: 30.70        Core11: 34.86        
Core12: 27.42        Core13: 37.16        
Core14: 28.69        Core15: 29.94        
Core16: 26.97        Core17: 34.66        
Core18: 32.27        Core19: 35.34        
Core20: 29.37        Core21: 37.42        
Core22: 31.27        Core23: 30.96        
Core24: 30.79        Core25: 36.28        
Core26: 29.41        Core27: 35.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.28
Socket1: 33.19
DDR read Latency(ns)
Socket0: 78891.44
Socket1: 751.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.66        Core1: 32.16        
Core2: 27.66        Core3: 30.16        
Core4: 30.25        Core5: 30.52        
Core6: 30.19        Core7: 34.86        
Core8: 27.48        Core9: 22.27        
Core10: 26.25        Core11: 35.02        
Core12: 28.95        Core13: 37.12        
Core14: 28.42        Core15: 30.40        
Core16: 28.38        Core17: 35.48        
Core18: 32.13        Core19: 35.51        
Core20: 28.47        Core21: 37.45        
Core22: 27.92        Core23: 31.35        
Core24: 29.30        Core25: 36.95        
Core26: 30.00        Core27: 35.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.32
Socket1: 33.56
DDR read Latency(ns)
Socket0: 81303.73
Socket1: 751.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.79        Core1: 32.12        
Core2: 28.14        Core3: 30.07        
Core4: 27.41        Core5: 30.18        
Core6: 29.88        Core7: 34.62        
Core8: 27.74        Core9: 22.24        
Core10: 28.16        Core11: 34.96        
Core12: 28.26        Core13: 37.12        
Core14: 27.15        Core15: 30.37        
Core16: 27.74        Core17: 35.00        
Core18: 30.60        Core19: 36.05        
Core20: 29.93        Core21: 37.39        
Core22: 29.83        Core23: 31.28        
Core24: 28.74        Core25: 36.78        
Core26: 31.00        Core27: 35.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.85
Socket1: 33.46
DDR read Latency(ns)
Socket0: 80342.43
Socket1: 751.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7742
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411036686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411040842; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205583252; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205583252; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205588247; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205588247; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205593067; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205593067; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205598442; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205598442; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004709208; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4332737; Consumed Joules: 264.45; Watts: 44.05; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2315621; Consumed DRAM Joules: 35.43; DRAM Watts: 5.90
S1P0; QPIClocks: 14411156186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411158338; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205662373; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205662373; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205662296; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205662296; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205662214; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205662214; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205661956; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205661956; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004728432; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5927923; Consumed Joules: 361.81; Watts: 60.26; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4950209; Consumed DRAM Joules: 75.74; DRAM Watts: 12.61
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f0f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.61     236 K    718 K    0.67    0.08    0.01    0.02     8680        1        9     69
   1    1     0.14   0.21   0.64    1.20     124 M    148 M    0.16    0.18    0.09    0.11     4704    13365       17     59
   2    0     0.00   0.32   0.00    0.60    8763       42 K    0.79    0.12    0.00    0.02     1232        0        0     68
   3    1     0.32   0.48   0.68    1.20      95 M    120 M    0.21    0.21    0.03    0.04     2240    10845       28     59
   4    0     0.00   0.33   0.00    0.60    5351       34 K    0.85    0.12    0.00    0.02     2240        0        0     69
   5    1     0.22   0.34   0.64    1.20      87 M    113 M    0.23    0.21    0.04    0.05     2184     7131      216     59
   6    0     0.00   0.34   0.00    0.60    6150       37 K    0.83    0.13    0.00    0.02      224        0        0     69
   7    1     0.12   0.47   0.25    0.68      53 M     63 M    0.16    0.23    0.05    0.06     1400     3450       71     59
   8    0     0.00   0.34   0.00    0.60    5264       33 K    0.84    0.14    0.00    0.02      168        0        0     68
   9    1     0.10   0.91   0.11    0.60    2115 K   5794 K    0.63    0.51    0.00    0.01       56      186       99     59
  10    0     0.00   0.29   0.00    0.60    4199       23 K    0.82    0.15    0.00    0.02      168        0        0     67
  11    1     0.11   0.34   0.34    0.80      83 M     95 M    0.13    0.17    0.07    0.08     5376     8105       30     59
  12    0     0.00   0.32   0.00    0.60    7089       36 K    0.81    0.16    0.00    0.02      336        0        1     69
  13    1     0.07   0.28   0.25    0.69      90 M     99 M    0.09    0.14    0.13    0.14     4760     7707       33     58
  14    0     0.00   0.60   0.00    0.60      35 K     67 K    0.48    0.24    0.01    0.01     1624        1        1     69
  15    1     0.23   0.70   0.33    0.79      49 M     62 M    0.20    0.24    0.02    0.03     2016     7180       12     58
  16    0     0.00   0.35   0.00    0.60    5166       28 K    0.82    0.21    0.00    0.01      224        0        0     69
  17    1     0.06   0.36   0.16    0.60      51 M     57 M    0.10    0.22    0.09    0.10     1512     6597        5     59
  18    0     0.00   0.36   0.00    0.60    8650       39 K    0.78    0.14    0.00    0.02     1680        0        0     69
  19    1     0.07   0.40   0.19    0.60      48 M     54 M    0.12    0.22    0.06    0.07     2296     6949       14     60
  20    0     0.00   0.32   0.00    0.60    4227       33 K    0.87    0.11    0.00    0.02      504        0        0     70
  21    1     0.07   0.23   0.31    0.77     101 M    114 M    0.11    0.14    0.14    0.16     2016     6278       12     61
  22    0     0.00   0.35   0.00    0.60    4766       32 K    0.85    0.12    0.00    0.02      280        0        0     70
  23    1     0.13   0.48   0.28    0.72      48 M     59 M    0.19    0.27    0.04    0.04     2912     7219       21     61
  24    0     0.00   0.29   0.00    0.60    4813       27 K    0.82    0.11    0.00    0.02      560        0        0     70
  25    1     0.16   0.59   0.28    0.73      56 M     68 M    0.17    0.19    0.03    0.04      168      370       17     60
  26    0     0.00   0.31   0.00    0.60    4412       29 K    0.85    0.11    0.00    0.02     1960        0        1     69
  27    1     0.06   0.37   0.16    0.60      51 M     57 M    0.11    0.22    0.09    0.10     2072     7198        5     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     341 K   1183 K    0.71    0.11    0.01    0.02    19880        2       12     61
 SKT    1     0.13   0.41   0.33    0.85     944 M   1122 M    0.16    0.20    0.05    0.06    33712    92580      580     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.41   0.17    0.85     944 M   1123 M    0.16    0.20    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   46 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.36 %

 C1 core residency: 31.38 %; C3 core residency: 0.56 %; C6 core residency: 48.69 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.41 => corresponds to 10.13 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.67 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  126 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.76     0.31     220.78      29.57         133.52
 SKT   1    71.99    70.38     302.35      63.31         116.58
---------------------------------------------------------------------------------------------------------------
       *    72.75    70.70     523.12      92.88         116.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ff3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    42.55 --||-- Mem Ch  0: Reads (MB/s):  3570.32 --|
|--            Writes(MB/s):    17.25 --||--            Writes(MB/s):  3521.08 --|
|-- Mem Ch  1: Reads (MB/s):    35.48 --||-- Mem Ch  1: Reads (MB/s):  3566.96 --|
|--            Writes(MB/s):    13.38 --||--            Writes(MB/s):  3516.93 --|
|-- Mem Ch  2: Reads (MB/s):    41.85 --||-- Mem Ch  2: Reads (MB/s):  3574.75 --|
|--            Writes(MB/s):    17.16 --||--            Writes(MB/s):  3521.01 --|
|-- Mem Ch  3: Reads (MB/s):    36.26 --||-- Mem Ch  3: Reads (MB/s):  3571.04 --|
|--            Writes(MB/s):    13.31 --||--            Writes(MB/s):  3516.82 --|
|-- NODE 0 Mem Read (MB/s) :   156.14 --||-- NODE 1 Mem Read (MB/s) : 14283.07 --|
|-- NODE 0 Mem Write(MB/s) :    61.11 --||-- NODE 1 Mem Write(MB/s) : 14075.85 --|
|-- NODE 0 P. Write (T/s):     124332 --||-- NODE 1 P. Write (T/s):     187828 --|
|-- NODE 0 Memory (MB/s):      217.25 --||-- NODE 1 Memory (MB/s):    28358.92 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14439.21                --|
            |--                System Write Throughput(MB/s):      14136.96                --|
            |--               System Memory Throughput(MB/s):      28576.17                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20c8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     928 K       960 K   510 K   376 K    220 M    36       0  
 1     504          24      41 M   278 M      0       0     977 K
-----------------------------------------------------------------------
 *     928 K       960 K    41 M   279 M    220 M    36     977 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.22        Core1: 31.43        
Core2: 28.54        Core3: 34.06        
Core4: 27.27        Core5: 31.82        
Core6: 29.09        Core7: 40.55        
Core8: 28.63        Core9: 28.35        
Core10: 28.91        Core11: 29.44        
Core12: 29.62        Core13: 34.80        
Core14: 28.59        Core15: 39.30        
Core16: 28.11        Core17: 41.34        
Core18: 29.07        Core19: 39.59        
Core20: 27.70        Core21: 25.90        
Core22: 27.90        Core23: 36.76        
Core24: 28.90        Core25: 35.76        
Core26: 29.48        Core27: 29.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.41
Socket1: 33.56
DDR read Latency(ns)
Socket0: 80115.08
Socket1: 733.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.50        Core1: 31.51        
Core2: 27.51        Core3: 34.60        
Core4: 28.83        Core5: 31.91        
Core6: 28.81        Core7: 40.67        
Core8: 29.71        Core9: 27.61        
Core10: 30.13        Core11: 29.62        
Core12: 28.00        Core13: 35.55        
Core14: 30.66        Core15: 39.07        
Core16: 28.29        Core17: 41.50        
Core18: 27.19        Core19: 39.85        
Core20: 26.76        Core21: 25.88        
Core22: 27.19        Core23: 36.67        
Core24: 27.98        Core25: 36.22        
Core26: 28.89        Core27: 29.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 33.72
DDR read Latency(ns)
Socket0: 81319.74
Socket1: 734.52
irq_total: 228428.691692658
cpu_total: 17.05
cpu_0: 0.80
cpu_1: 57.51
cpu_2: 0.07
cpu_3: 46.48
cpu_4: 0.13
cpu_5: 49.07
cpu_6: 0.07
cpu_7: 21.81
cpu_8: 0.07
cpu_9: 0.60
cpu_10: 0.07
cpu_11: 38.30
cpu_12: 0.13
cpu_13: 21.34
cpu_14: 0.07
cpu_15: 33.05
cpu_16: 0.13
cpu_17: 20.35
cpu_18: 0.13
cpu_19: 31.65
cpu_20: 0.07
cpu_21: 46.74
cpu_22: 0.07
cpu_23: 28.79
cpu_24: 0.07
cpu_25: 41.42
cpu_26: 0.13
cpu_27: 38.43
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 51034
enp4s0f1_tx_packets_phy: 167917
Total_tx_packets_phy: 218951
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 3368111
enp4s0f1_tx_bytes: 6705407
Total_tx_bytes: 10073518
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 51031
enp4s0f1_tx_packets: 101597
Total_tx_packets: 152628
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 752706
enp4s0f1_rx_packets: 792562
Total_rx_packets: 1545268
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 3572411
enp4s0f1_tx_bytes_phy: 11356346
Total_tx_bytes_phy: 14928757
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 752736
enp4s0f1_rx_packets_phy: 792569
Total_rx_packets_phy: 1545305
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6753762401
enp4s0f1_rx_bytes: 7111110873
Total_rx_bytes: 13864873274
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6788168248
enp4s0f1_rx_bytes_phy: 7147388912
Total_rx_bytes_phy: 13935557160


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.31        Core1: 31.89        
Core2: 28.85        Core3: 33.12        
Core4: 29.63        Core5: 32.20        
Core6: 21.41        Core7: 38.81        
Core8: 22.24        Core9: 26.72        
Core10: 28.97        Core11: 30.68        
Core12: 23.11        Core13: 34.25        
Core14: 24.33        Core15: 39.45        
Core16: 21.44        Core17: 41.15        
Core18: 27.57        Core19: 39.99        
Core20: 26.14        Core21: 25.88        
Core22: 27.24        Core23: 36.90        
Core24: 26.68        Core25: 35.06        
Core26: 29.22        Core27: 29.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 33.50
DDR read Latency(ns)
Socket0: 78089.15
Socket1: 733.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.25        Core1: 31.73        
Core2: 29.79        Core3: 31.84        
Core4: 28.88        Core5: 32.08        
Core6: 30.06        Core7: 40.81        
Core8: 29.47        Core9: 27.08        
Core10: 29.24        Core11: 29.91        
Core12: 30.10        Core13: 35.39        
Core14: 29.52        Core15: 38.91        
Core16: 27.69        Core17: 41.69        
Core18: 27.23        Core19: 39.47        
Core20: 27.65        Core21: 25.84        
Core22: 27.13        Core23: 36.90        
Core24: 26.39        Core25: 33.96        
Core26: 29.66        Core27: 29.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.47
Socket1: 33.27
DDR read Latency(ns)
Socket0: 81547.95
Socket1: 736.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.72        Core1: 31.32        
Core2: 27.30        Core3: 31.81        
Core4: 31.04        Core5: 31.94        
Core6: 30.97        Core7: 40.77        
Core8: 30.12        Core9: 26.60        
Core10: 31.13        Core11: 28.70        
Core12: 28.60        Core13: 35.01        
Core14: 28.11        Core15: 38.74        
Core16: 28.19        Core17: 41.62        
Core18: 27.01        Core19: 39.33        
Core20: 26.49        Core21: 26.01        
Core22: 26.83        Core23: 36.83        
Core24: 26.29        Core25: 34.09        
Core26: 29.57        Core27: 29.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.66
Socket1: 33.11
DDR read Latency(ns)
Socket0: 79931.87
Socket1: 736.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.86        Core1: 31.31        
Core2: 28.91        Core3: 32.26        
Core4: 27.93        Core5: 31.98        
Core6: 32.67        Core7: 40.81        
Core8: 28.94        Core9: 25.65        
Core10: 28.12        Core11: 28.59        
Core12: 28.43        Core13: 34.47        
Core14: 27.19        Core15: 38.73        
Core16: 26.43        Core17: 41.63        
Core18: 26.86        Core19: 39.14        
Core20: 27.30        Core21: 25.98        
Core22: 27.32        Core23: 36.69        
Core24: 26.17        Core25: 34.17        
Core26: 27.40        Core27: 28.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.29
Socket1: 33.09
DDR read Latency(ns)
Socket0: 79358.96
Socket1: 736.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8809
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410971458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410975902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205555960; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205555960; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205555365; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205555365; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205560259; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205560259; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205564039; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205564039; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004676739; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4340675; Consumed Joules: 264.93; Watts: 44.12; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2320176; Consumed DRAM Joules: 35.50; DRAM Watts: 5.91
S1P0; QPIClocks: 14411058214; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411060794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205622790; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205622790; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205623145; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205623145; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205622939; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205622939; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205613560; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205613560; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004758050; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5879710; Consumed Joules: 358.87; Watts: 59.76; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4917136; Consumed DRAM Joules: 75.23; DRAM Watts: 12.53
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2342
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     249 K    789 K    0.68    0.08    0.01    0.02     7336        0       14     70
   1    1     0.30   0.40   0.74    1.20     104 M    127 M    0.19    0.22    0.03    0.04     6776    14849       42     59
   2    0     0.00   0.35   0.00    0.60    8945       42 K    0.79    0.12    0.00    0.02      728        0        0     68
   3    1     0.16   0.38   0.42    0.90      96 M    112 M    0.14    0.20    0.06    0.07     2800     7228       31     59
   4    0     0.00   0.32   0.00    0.60    3278       27 K    0.88    0.12    0.00    0.02     1456        0        0     69
   5    1     0.17   0.26   0.63    1.20     110 M    134 M    0.18    0.19    0.07    0.08     3248    12071      112     59
   6    0     0.00   0.34   0.00    0.60    6012       32 K    0.81    0.11    0.00    0.02      896        1        0     69
   7    1     0.05   0.36   0.14    0.60      41 M     47 M    0.12    0.16    0.08    0.09      280     1544       35     59
   8    0     0.00   0.32   0.00    0.60    9683       47 K    0.79    0.12    0.00    0.02      224        0        0     68
   9    1     0.00   0.34   0.01    0.60     252 K    572 K    0.56    0.09    0.01    0.03      392        6       10     60
  10    0     0.00   0.31   0.00    0.60    3627       26 K    0.86    0.16    0.00    0.02      168        0        0     67
  11    1     0.24   0.75   0.32    0.78      44 M     57 M    0.23    0.26    0.02    0.02     1904     6511       14     59
  12    0     0.00   0.32   0.00    0.60    2983       28 K    0.90    0.18    0.00    0.02      616        0        0     69
  13    1     0.05   0.40   0.13    0.60      40 M     44 M    0.11    0.25    0.08    0.09     1512     5535       22     59
  14    0     0.00   0.37   0.00    0.60    7522       32 K    0.77    0.19    0.00    0.02     1008        0        0     69
  15    1     0.09   0.34   0.25    0.69      75 M     84 M    0.11    0.16    0.09    0.10     3584     7946       16     58
  16    0     0.00   0.37   0.00    0.60      10 K     45 K    0.78    0.22    0.00    0.01      504        0        0     69
  17    1     0.03   0.15   0.21    0.67      82 M     89 M    0.08    0.13    0.27    0.29     2800     6757       37     59
  18    0     0.00   0.32   0.00    0.60    6762       35 K    0.81    0.13    0.00    0.02     1512        0        0     69
  19    1     0.07   0.28   0.24    0.67      74 M     82 M    0.09    0.15    0.11    0.12     3640     7303       16     60
  20    0     0.00   0.33   0.00    0.60    4104       32 K    0.87    0.12    0.00    0.02      728        0        0     69
  21    1     0.25   0.41   0.62    1.19      86 M    109 M    0.20    0.31    0.03    0.04     3920    16688       27     60
  22    0     0.00   0.40   0.00    0.60    8913       45 K    0.80    0.18    0.00    0.01      560        0        0     70
  23    1     0.10   0.47   0.21    0.63      46 M     54 M    0.16    0.21    0.05    0.05      392       31       95     61
  24    0     0.00   0.38   0.00    0.60    8180       47 K    0.83    0.16    0.00    0.02     1680        0        0     70
  25    1     0.12   0.33   0.35    0.82      98 M    112 M    0.12    0.17    0.09    0.10     2296     7404       25     60
  26    0     0.00   0.42   0.00    0.60      10 K     58 K    0.81    0.20    0.00    0.01     1400        0        0     69
  27    1     0.26   0.65   0.40    0.87      40 M     55 M    0.27    0.32    0.02    0.02      896     5376       57     60
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     340 K   1293 K    0.74    0.11    0.01    0.02    18816        1       14     61
 SKT    1     0.13   0.40   0.33    0.89     941 M   1114 M    0.16    0.21    0.05    0.06    34440    99249      539     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.40   0.17    0.89     942 M   1116 M    0.16    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   47 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 18.90 %

 C1 core residency: 28.46 %; C3 core residency: 0.65 %; C6 core residency: 51.99 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 10.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.68 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  127 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.76     0.31     223.38      29.88         134.10
 SKT   1    72.53    71.08     304.25      63.29         120.22
---------------------------------------------------------------------------------------------------------------
       *    73.30    71.38     527.63      93.17         120.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2425
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    49.14 --||-- Mem Ch  0: Reads (MB/s):  3554.53 --|
|--            Writes(MB/s):    21.45 --||--            Writes(MB/s):  3515.19 --|
|-- Mem Ch  1: Reads (MB/s):    41.25 --||-- Mem Ch  1: Reads (MB/s):  3551.05 --|
|--            Writes(MB/s):    17.32 --||--            Writes(MB/s):  3511.04 --|
|-- Mem Ch  2: Reads (MB/s):    45.71 --||-- Mem Ch  2: Reads (MB/s):  3559.41 --|
|--            Writes(MB/s):    21.23 --||--            Writes(MB/s):  3515.08 --|
|-- Mem Ch  3: Reads (MB/s):    41.37 --||-- Mem Ch  3: Reads (MB/s):  3554.87 --|
|--            Writes(MB/s):    17.41 --||--            Writes(MB/s):  3511.30 --|
|-- NODE 0 Mem Read (MB/s) :   177.47 --||-- NODE 1 Mem Read (MB/s) : 14219.86 --|
|-- NODE 0 Mem Write(MB/s) :    77.41 --||-- NODE 1 Mem Write(MB/s) : 14052.60 --|
|-- NODE 0 P. Write (T/s):     124330 --||-- NODE 1 P. Write (T/s):     185059 --|
|-- NODE 0 Memory (MB/s):      254.88 --||-- NODE 1 Memory (MB/s):    28272.46 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14397.33                --|
            |--                System Write Throughput(MB/s):      14130.01                --|
            |--               System Memory Throughput(MB/s):      28527.34                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24fa
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    1041 K       965 K   842 K   465 K    219 M     0     108  
 1     996          12      40 M   284 M      0       0    1361 K
-----------------------------------------------------------------------
 *    1042 K       965 K    41 M   284 M    219 M     0    1361 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.49        Core1: 31.05        
Core2: 27.36        Core3: 26.66        
Core4: 30.24        Core5: 36.93        
Core6: 27.50        Core7: 25.72        
Core8: 28.18        Core9: 27.31        
Core10: 27.13        Core11: 35.12        
Core12: 27.05        Core13: 32.85        
Core14: 28.69        Core15: 30.83        
Core16: 26.71        Core17: 36.50        
Core18: 27.73        Core19: 39.20        
Core20: 30.22        Core21: 32.84        
Core22: 31.01        Core23: 38.31        
Core24: 27.21        Core25: 37.91        
Core26: 32.02        Core27: 29.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.11
Socket1: 32.62
DDR read Latency(ns)
Socket0: 70367.18
Socket1: 741.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.69        Core1: 31.23        
Core2: 29.96        Core3: 26.52        
Core4: 30.45        Core5: 36.98        
Core6: 29.06        Core7: 25.71        
Core8: 28.23        Core9: 27.50        
Core10: 29.50        Core11: 35.06        
Core12: 29.69        Core13: 33.16        
Core14: 28.39        Core15: 30.77        
Core16: 30.22        Core17: 36.45        
Core18: 29.14        Core19: 39.20        
Core20: 29.03        Core21: 33.02        
Core22: 31.65        Core23: 38.48        
Core24: 29.61        Core25: 37.80        
Core26: 30.60        Core27: 29.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.25
Socket1: 32.62
DDR read Latency(ns)
Socket0: 70478.07
Socket1: 741.64
irq_total: 273858.19166963
cpu_total: 17.58
cpu_0: 0.73
cpu_1: 49.14
cpu_2: 0.07
cpu_3: 50.73
cpu_4: 0.13
cpu_5: 40.03
cpu_6: 0.07
cpu_7: 45.94
cpu_8: 0.07
cpu_9: 6.25
cpu_10: 0.07
cpu_11: 39.49
cpu_12: 0.13
cpu_13: 31.45
cpu_14: 0.07
cpu_15: 45.94
cpu_16: 0.07
cpu_17: 36.37
cpu_18: 0.07
cpu_19: 34.71
cpu_20: 0.07
cpu_21: 21.08
cpu_22: 0.13
cpu_23: 29.45
cpu_24: 0.07
cpu_25: 32.31
cpu_26: 0.13
cpu_27: 27.39
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 55637
enp4s0f1_tx_packets_phy: 176137
Total_tx_packets_phy: 231774
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 3671940
enp4s0f1_tx_bytes: 7251904
Total_tx_bytes: 10923844
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6753086617
enp4s0f1_rx_bytes: 7081489938
Total_rx_bytes: 13834576555
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6781120009
enp4s0f1_rx_bytes_phy: 7126062133
Total_rx_bytes_phy: 13907182142
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 55635
enp4s0f1_tx_packets: 109877
Total_tx_packets: 165512
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 751954
enp4s0f1_rx_packets_phy: 790208
Total_rx_packets_phy: 1542162
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 3894639
enp4s0f1_tx_bytes_phy: 11932053
Total_tx_bytes_phy: 15826692
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 751972
enp4s0f1_rx_packets: 790179
Total_rx_packets: 1542151


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.36        Core1: 31.31        
Core2: 21.97        Core3: 26.36        
Core4: 18.46        Core5: 37.11        
Core6: 22.87        Core7: 25.89        
Core8: 30.03        Core9: 28.19        
Core10: 32.18        Core11: 35.02        
Core12: 28.16        Core13: 29.46        
Core14: 28.92        Core15: 30.78        
Core16: 29.91        Core17: 34.28        
Core18: 29.16        Core19: 39.00        
Core20: 28.40        Core21: 30.28        
Core22: 31.98        Core23: 38.65        
Core24: 23.03        Core25: 37.25        
Core26: 24.37        Core27: 29.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.77
Socket1: 32.18
DDR read Latency(ns)
Socket0: 65752.79
Socket1: 740.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.21        Core1: 31.05        
Core2: 27.70        Core3: 25.98        
Core4: 28.94        Core5: 37.06        
Core6: 31.61        Core7: 25.74        
Core8: 30.33        Core9: 27.66        
Core10: 27.94        Core11: 34.89        
Core12: 28.49        Core13: 29.53        
Core14: 29.93        Core15: 30.84        
Core16: 27.88        Core17: 34.39        
Core18: 29.41        Core19: 38.98        
Core20: 30.70        Core21: 30.18        
Core22: 33.56        Core23: 38.53        
Core24: 30.20        Core25: 37.29        
Core26: 29.79        Core27: 28.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.99
Socket1: 32.05
DDR read Latency(ns)
Socket0: 68909.45
Socket1: 739.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.00        Core1: 31.23        
Core2: 28.76        Core3: 26.71        
Core4: 29.56        Core5: 36.93        
Core6: 29.41        Core7: 25.82        
Core8: 29.20        Core9: 25.90        
Core10: 29.53        Core11: 35.07        
Core12: 28.96        Core13: 31.41        
Core14: 29.04        Core15: 31.01        
Core16: 29.56        Core17: 35.10        
Core18: 30.76        Core19: 39.11        
Core20: 29.25        Core21: 30.94        
Core22: 33.16        Core23: 38.51        
Core24: 29.03        Core25: 36.24        
Core26: 31.27        Core27: 28.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.93
Socket1: 32.30
DDR read Latency(ns)
Socket0: 68557.52
Socket1: 740.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.91        Core1: 31.14        
Core2: 28.65        Core3: 26.81        
Core4: 28.01        Core5: 37.04        
Core6: 30.30        Core7: 26.00        
Core8: 29.37        Core9: 27.72        
Core10: 29.24        Core11: 35.28        
Core12: 29.22        Core13: 32.94        
Core14: 30.09        Core15: 31.02        
Core16: 28.15        Core17: 35.81        
Core18: 30.40        Core19: 39.37        
Core20: 30.08        Core21: 31.98        
Core22: 33.15        Core23: 38.35        
Core24: 28.78        Core25: 37.76        
Core26: 33.09        Core27: 29.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.88
Socket1: 32.67
DDR read Latency(ns)
Socket0: 70252.46
Socket1: 741.21
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9881
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14409546218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14409549954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204856139; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204856139; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204861325; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204861325; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204866875; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204866875; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204863129; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204863129; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004095823; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4317926; Consumed Joules: 263.55; Watts: 43.89; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2325557; Consumed DRAM Joules: 35.58; DRAM Watts: 5.93
S1P0; QPIClocks: 14409685102; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14409687722; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204927513; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204927513; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204927829; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204927829; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204928123; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204928123; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204927781; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204927781; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004117196; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 6012346; Consumed Joules: 366.96; Watts: 61.12; Thermal headroom below TjMax: 52
S1; Consumed DRAM energy units: 4923922; Consumed DRAM Joules: 75.34; DRAM Watts: 12.55
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 276f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     231 K    726 K    0.68    0.08    0.01    0.02     8008        1       15     70
   1    1     0.14   0.32   0.44    0.92      94 M    109 M    0.14    0.19    0.07    0.08     4424     8773      145     59
   2    0     0.00   0.31   0.00    0.60    5671       34 K    0.83    0.12    0.00    0.02     1624        0        0     68
   3    1     0.24   0.34   0.69    1.20     111 M    137 M    0.19    0.30    0.05    0.06     5936    21744       15     59
   4    0     0.00   0.29   0.00    0.60    4167       29 K    0.86    0.11    0.00    0.02     3808        0        0     69
   5    1     0.11   0.27   0.40    0.87      94 M    108 M    0.13    0.19    0.09    0.10     3920     8100       61     59
   6    0     0.00   0.62   0.00    0.60      39 K     67 K    0.42    0.20    0.01    0.01     2464        2        2     69
   7    1     0.12   0.36   0.33    0.80      90 M    102 M    0.12    0.15    0.07    0.08     2296     7361       97     59
   8    0     0.00   0.31   0.00    0.60    5651       33 K    0.83    0.12    0.00    0.02      112        0        0     68
   9    1     0.04   0.79   0.06    0.60    1501 K   3950 K    0.62    0.13    0.00    0.01      280        8       97     59
  10    0     0.00   0.31   0.00    0.60    5052       23 K    0.78    0.16    0.00    0.02      616        0        0     67
  11    1     0.14   0.37   0.37    0.83      72 M     86 M    0.16    0.17    0.05    0.06      280       28       35     59
  12    0     0.00   0.32   0.00    0.60    5099       35 K    0.86    0.17    0.00    0.02      840        0        0     69
  13    1     0.22   0.98   0.22    0.65      31 M     40 M    0.22    0.26    0.01    0.02     1232     3559       10     59
  14    0     0.00   0.31   0.00    0.60    6159       28 K    0.79    0.17    0.00    0.02      560        0        0     69
  15    1     0.23   0.47   0.50    0.97      72 M     93 M    0.22    0.22    0.03    0.04      112       97       90     58
  16    0     0.00   0.32   0.00    0.60    5087       31 K    0.84    0.15    0.00    0.02      168        0        0     69
  17    1     0.08   0.28   0.30    0.76     101 M    112 M    0.10    0.15    0.12    0.13     4424    13654       85     58
  18    0     0.00   0.31   0.00    0.60    5793       29 K    0.80    0.14    0.00    0.02      336        0        0     70
  19    1     0.13   0.45   0.29    0.74      65 M     76 M    0.15    0.18    0.05    0.06     2968     4814       18     60
  20    0     0.00   0.31   0.00    0.60    3765       24 K    0.85    0.13    0.00    0.02      672        0        0     70
  21    1     0.10   0.66   0.15    0.60      28 M     33 M    0.17    0.29    0.03    0.03     1120     3771        5     61
  22    0     0.00   0.36   0.00    0.60    7583       32 K    0.77    0.15    0.00    0.02      560        0        0     70
  23    1     0.07   0.32   0.23    0.65      69 M     78 M    0.11    0.19    0.10    0.11     3024     8450       10     61
  24    0     0.00   0.30   0.00    0.60    3763       24 K    0.85    0.13    0.00    0.02     1064        0        0     70
  25    1     0.05   0.22   0.25    0.69      91 M     99 M    0.08    0.15    0.17    0.18     2688     7915       10     61
  26    0     0.00   0.31   0.00    0.60    3616       23 K    0.85    0.12    0.00    0.02     1344        0        0     69
  27    1     0.08   0.57   0.14    0.60      27 M     33 M    0.18    0.28    0.03    0.04     1232     3478       13     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.39   0.00    0.60     332 K   1143 K    0.71    0.10    0.01    0.02    22176        3       17     60
 SKT    1     0.13   0.40   0.31    0.82     950 M   1117 M    0.15    0.20    0.05    0.06    33936    91752      691     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.40   0.16    0.82     950 M   1118 M    0.15    0.20    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   44 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 19.03 %

 C1 core residency: 30.99 %; C3 core residency: 1.23 %; C6 core residency: 48.75 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 10.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.57 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       51 G     51 G   |   53%    53%   
 SKT    1       12 G     12 G   |   12%    12%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  128 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.80     0.36     222.03      29.79         133.52
 SKT   1    72.27    70.86     298.78      63.51         118.49
---------------------------------------------------------------------------------------------------------------
       *    73.07    71.22     520.82      93.30         118.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_rx_s1_nR_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2853
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    38.79 --||-- Mem Ch  0: Reads (MB/s):  3617.82 --|
|--            Writes(MB/s):    17.58 --||--            Writes(MB/s):  3527.40 --|
|-- Mem Ch  1: Reads (MB/s):    31.71 --||-- Mem Ch  1: Reads (MB/s):  3613.72 --|
|--            Writes(MB/s):    13.59 --||--            Writes(MB/s):  3522.89 --|
|-- Mem Ch  2: Reads (MB/s):    36.60 --||-- Mem Ch  2: Reads (MB/s):  3618.57 --|
|--            Writes(MB/s):    17.60 --||--            Writes(MB/s):  3527.04 --|
|-- Mem Ch  3: Reads (MB/s):    32.31 --||-- Mem Ch  3: Reads (MB/s):  3615.51 --|
|--            Writes(MB/s):    13.52 --||--            Writes(MB/s):  3523.26 --|
|-- NODE 0 Mem Read (MB/s) :   139.41 --||-- NODE 1 Mem Read (MB/s) : 14465.61 --|
|-- NODE 0 Mem Write(MB/s) :    62.29 --||-- NODE 1 Mem Write(MB/s) : 14100.59 --|
|-- NODE 0 P. Write (T/s):     124326 --||-- NODE 1 P. Write (T/s):     194149 --|
|-- NODE 0 Memory (MB/s):      201.70 --||-- NODE 1 Memory (MB/s):    28566.20 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      14605.03                --|
            |--                System Write Throughput(MB/s):      14162.88                --|
            |--               System Memory Throughput(MB/s):      28767.90                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2928
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     716 K      1027 K   503 K   417 K    220 M     0     216  
 1     492           0      31 M   269 M    504       0     722 K
-----------------------------------------------------------------------
 *     717 K      1027 K    32 M   269 M    220 M     0     722 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.02        Core1: 33.77        
Core2: 28.65        Core3: 33.42        
Core4: 29.43        Core5: 35.57        
Core6: 31.56        Core7: 40.32        
Core8: 30.05        Core9: 24.48        
Core10: 27.70        Core11: 29.33        
Core12: 27.26        Core13: 40.27        
Core14: 27.64        Core15: 41.59        
Core16: 30.97        Core17: 34.21        
Core18: 28.38        Core19: 37.32        
Core20: 30.76        Core21: 34.44        
Core22: 29.55        Core23: 36.54        
Core24: 28.02        Core25: 39.19        
Core26: 30.40        Core27: 39.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.72
Socket1: 36.38
DDR read Latency(ns)
Socket0: 88621.46
Socket1: 727.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.03        Core1: 33.65        
Core2: 27.00        Core3: 33.07        
Core4: 30.22        Core5: 35.64        
Core6: 31.15        Core7: 40.18        
Core8: 28.54        Core9: 25.23        
Core10: 30.13        Core11: 29.48        
Core12: 30.71        Core13: 40.27        
Core14: 30.28        Core15: 41.74        
Core16: 27.70        Core17: 34.13        
Core18: 27.55        Core19: 37.13        
Core20: 28.35        Core21: 34.58        
Core22: 29.14        Core23: 36.68        
Core24: 27.58        Core25: 39.17        
Core26: 30.20        Core27: 39.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.68
Socket1: 36.32
DDR read Latency(ns)
Socket0: 87583.94
Socket1: 726.41
irq_total: 150094.076429036
cpu_total: 16.32
cpu_0: 0.80
cpu_1: 39.36
cpu_2: 0.07
cpu_3: 50.27
cpu_4: 0.07
cpu_5: 45.68
cpu_6: 0.07
cpu_7: 31.52
cpu_8: 0.07
cpu_9: 7.25
cpu_10: 0.07
cpu_11: 34.97
cpu_12: 0.07
cpu_13: 31.52
cpu_14: 0.07
cpu_15: 28.52
cpu_16: 0.07
cpu_17: 21.08
cpu_18: 0.07
cpu_19: 37.17
cpu_20: 0.07
cpu_21: 26.06
cpu_22: 0.00
cpu_23: 43.48
cpu_24: 0.00
cpu_25: 32.38
cpu_26: 0.07
cpu_27: 26.13
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 0
enp4s0f0_tx_packets_phy: 51211
enp4s0f1_tx_packets_phy: 119814
Total_tx_packets_phy: 171025
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 0
enp4s0f0_tx_bytes_phy: 3584763
enp4s0f1_tx_bytes_phy: 7989277
Total_tx_bytes_phy: 11574040
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 0
enp4s0f0_rx_bytes_phy: 6786689838
enp4s0f1_rx_bytes_phy: 7210941686
Total_rx_bytes_phy: 13997631524
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 0
enp4s0f0_rx_packets: 752556
enp4s0f1_rx_packets: 799641
Total_rx_packets: 1552197
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 0
enp4s0f0_rx_bytes: 6749327915
enp4s0f1_rx_bytes: 7173972195
Total_rx_bytes: 13923300110
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 0
enp4s0f0_tx_bytes: 3379739
enp4s0f1_tx_bytes: 3532417
Total_tx_bytes: 6912156
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 0
enp4s0f0_tx_packets: 51208
enp4s0f1_tx_packets: 53521
Total_tx_packets: 104729
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 0
enp4s0f0_rx_packets_phy: 752572
enp4s0f1_rx_packets_phy: 799616
Total_rx_packets_phy: 1552188


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.42        Core1: 33.72        
Core2: 30.76        Core3: 33.13        
Core4: 22.94        Core5: 35.30        
Core6: 30.86        Core7: 40.25        
Core8: 21.67        Core9: 25.33        
Core10: 25.05        Core11: 29.83        
Core12: 21.26        Core13: 40.34        
Core14: 22.28        Core15: 41.52        
Core16: 27.65        Core17: 34.13        
Core18: 30.72        Core19: 37.25        
Core20: 30.81        Core21: 36.64        
Core22: 30.39        Core23: 36.64        
Core24: 29.23        Core25: 39.28        
Core26: 33.38        Core27: 39.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.79
Socket1: 36.45
DDR read Latency(ns)
Socket0: 83892.13
Socket1: 726.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 34.28        
Core2: 27.23        Core3: 33.57        
Core4: 30.11        Core5: 35.56        
Core6: 30.33        Core7: 40.51        
Core8: 29.47        Core9: 23.93        
Core10: 29.00        Core11: 30.54        
Core12: 28.39        Core13: 40.56        
Core14: 28.95        Core15: 41.70        
Core16: 29.57        Core17: 34.31        
Core18: 31.18        Core19: 37.90        
Core20: 28.41        Core21: 39.22        
Core22: 30.64        Core23: 37.13        
Core24: 28.26        Core25: 39.32        
Core26: 29.34        Core27: 39.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.18
Socket1: 37.08
DDR read Latency(ns)
Socket0: 96440.71
Socket1: 729.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 33.95        
Core2: 28.84        Core3: 33.47        
Core4: 33.00        Core5: 35.21        
Core6: 29.21        Core7: 40.32        
Core8: 28.88        Core9: 23.72        
Core10: 29.74        Core11: 30.18        
Core12: 29.09        Core13: 40.39        
Core14: 30.62        Core15: 41.50        
Core16: 33.70        Core17: 34.36        
Core18: 27.57        Core19: 37.46        
Core20: 30.09        Core21: 39.09        
Core22: 29.08        Core23: 36.81        
Core24: 28.67        Core25: 39.38        
Core26: 28.48        Core27: 38.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.76
Socket1: 36.85
DDR read Latency(ns)
Socket0: 95021.00
Socket1: 731.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.83        Core1: 34.63        
Core2: 27.67        Core3: 33.61        
Core4: 28.63        Core5: 35.61        
Core6: 28.73        Core7: 40.33        
Core8: 29.03        Core9: 24.43        
Core10: 30.56        Core11: 30.61        
Core12: 26.66        Core13: 40.46        
Core14: 27.08        Core15: 41.66        
Core16: 28.22        Core17: 34.30        
Core18: 27.78        Core19: 37.90        
Core20: 27.54        Core21: 39.08        
Core22: 29.88        Core23: 37.06        
Core24: 28.33        Core25: 38.82        
Core26: 28.84        Core27: 38.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.72
Socket1: 37.04
DDR read Latency(ns)
Socket0: 95189.18
Socket1: 730.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10951
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14408372018; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14408375298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7204278035; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7204278035; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7204280998; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7204280998; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7204264540; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7204264540; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7204266885; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7204266885; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6003588958; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4325505; Consumed Joules: 264.01; Watts: 43.98; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2311474; Consumed DRAM Joules: 35.37; DRAM Watts: 5.89
S1P0; QPIClocks: 14408467226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14408468946; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7204317376; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7204317376; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7204317550; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7204317550; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7204317778; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7204317778; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7204318026; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7204318026; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003552545; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5558804; Consumed Joules: 339.28; Watts: 56.52; Thermal headroom below TjMax: 53
S1; Consumed DRAM energy units: 4929327; Consumed DRAM Joules: 75.42; DRAM Watts: 12.56
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2b98
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.63     315 K    847 K    0.63    0.11    0.01    0.02    10976        4       16     69
   1    1     0.10   0.30   0.35    0.81      79 M     92 M    0.15    0.21    0.08    0.09     2296     8567       21     61
   2    0     0.00   0.31   0.00    0.60    8016       32 K    0.75    0.11    0.00    0.02      392        0        1     68
   3    1     0.17   0.39   0.43    0.90      85 M    103 M    0.17    0.20    0.05    0.06     2688     8208       35     60
   4    0     0.00   0.30   0.00    0.61    4935       24 K    0.80    0.11    0.00    0.02      504        0        0     70
   5    1     0.11   0.26   0.44    0.92     114 M    131 M    0.13    0.16    0.10    0.12     3136    14196       86     60
   6    0     0.00   0.31   0.00    0.60    4436       22 K    0.80    0.11    0.00    0.02      224        0        0     68
   7    1     0.05   0.22   0.22    0.64      80 M     88 M    0.08    0.15    0.17    0.19     3584     7612       59     60
   8    0     0.00   0.30   0.00    0.60    5487       23 K    0.77    0.13    0.00    0.02     2520        0        0     68
   9    1     0.05   0.84   0.06    0.60    1325 K   3586 K    0.63    0.43    0.00    0.01      168      192       22     60
  10    0     0.00   0.31   0.00    0.60    5027       23 K    0.78    0.15    0.00    0.02      168        0        0     67
  11    1     0.20   0.69   0.29    0.74      43 M     55 M    0.20    0.26    0.02    0.03     1904     5718       22     59
  12    0     0.00   0.29   0.00    0.60    4114       30 K    0.86    0.18    0.00    0.02      336        0        0     69
  13    1     0.06   0.30   0.21    0.63      78 M     84 M    0.06    0.15    0.13    0.13     3136     6775       39     59
  14    0     0.00   0.30   0.00    0.60    5022       26 K    0.81    0.17    0.00    0.02      448        0        0     68
  15    1     0.03   0.17   0.18    0.60      75 M     81 M    0.07    0.14    0.24    0.26     1960     7452       12     59
  16    0     0.00   0.30   0.00    0.60    5410       27 K    0.81    0.16    0.00    0.02      168        0        0     69
  17    1     0.05   0.37   0.15    0.60      45 M     51 M    0.11    0.24    0.08    0.09     1624     6004        6     60
  18    0     0.00   0.28   0.00    0.60    4566       25 K    0.82    0.13    0.00    0.02      504        0        1     69
  19    1     0.13   0.42   0.31    0.77      73 M     84 M    0.13    0.16    0.06    0.06     3136     7770      111     61
  20    0     0.00   0.29   0.00    0.60    3840       27 K    0.86    0.12    0.00    0.02      224        0        1     70
  21    1     0.07   0.30   0.24    0.66      80 M     88 M    0.09    0.14    0.11    0.13     3752     7350       16     61
  22    0     0.00   0.29   0.00    0.60    5600       27 K    0.80    0.12    0.00    0.02      896        0        0     70
  23    1     0.19   0.51   0.38    0.85      73 M     86 M    0.15    0.17    0.04    0.04     2072     7248      111     61
  24    0     0.00   0.28   0.00    0.60    4909       26 K    0.82    0.12    0.00    0.02      448        0        0     70
  25    1     0.08   0.34   0.23    0.66      80 M     87 M    0.07    0.14    0.10    0.11     3696     8451       37     61
  26    0     0.00   0.30   0.00    0.60    4120       24 K    0.83    0.12    0.00    0.02     2912        0        0     69
  27    1     0.08   0.46   0.18    0.60      47 M     55 M    0.14    0.19    0.06    0.07     1512     2314       13     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.62     380 K   1190 K    0.68    0.11    0.01    0.02    20720        4       19     61
 SKT    1     0.10   0.38   0.26    0.74     961 M   1093 M    0.12    0.18    0.07    0.08    34664    97857      590     53
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.38   0.13    0.74     961 M   1094 M    0.12    0.18    0.07    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   36 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 17.74 %

 C1 core residency: 28.83 %; C3 core residency: 1.72 %; C6 core residency: 51.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.38 => corresponds to 9.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.25 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       52 G     52 G   |   54%    54%   
 SKT    1       12 G     12 G   |   13%    13%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  129 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.65     0.29     220.76      29.51         132.66
 SKT   1    72.27    70.53     284.28      62.78         122.30
---------------------------------------------------------------------------------------------------------------
       *    72.92    70.82     505.05      92.30         122.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
