Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sun Jun  1 03:46:41 2025
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check                 291         
TIMING-9   Warning   Unknown CDC Logic                         1           
TIMING-10  Warning   Missing property on synchronizer          1           
TIMING-18  Warning   Missing input or output delay             24          
TIMING-24  Warning   Overridden Max delay datapath only        4           
XDCH-2     Warning   Same min and max delay values on IO port  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.388        0.000                      0                27270        0.011        0.000                      0                27270        0.750        0.000                       0                 13735  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
ftdi_clk                 {0.000 5.000}        10.000          100.000         
sysclk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_sys_clk_mmcm  {0.000 1.429}        2.857           350.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ftdi_clk                       0.388        0.000                      0                  579        0.026        0.000                      0                  579        4.458        0.000                       0                   273  
sysclk_p                                                                                                                                                                   0.750        0.000                       0                     1  
  clk_out1_sys_clk_mmcm        0.465        0.000                      0                26691        0.011        0.000                      0                26691        0.887        0.000                       0                 13461  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                        clk_out1_sys_clk_mmcm  
(none)                 ftdi_clk               clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               
(none)                 clk_out1_sys_clk_mmcm  ftdi_clk               


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 ftdi_clk                                      
(none)                                        clk_out1_sys_clk_mmcm  
(none)                                        ftdi_clk               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clk
  To Clock:  ftdi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[10]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.664ns  (logic 5.593ns (72.975%)  route 2.071ns (27.025%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.741 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.071     8.812                         ftdi_data_io_IOBUF[10]_inst/T
    A12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515    14.326 r                       ftdi_data_io_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.326                         ftdi_data_io[10]
    A12                                                               r                       ftdi_data_io[10] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.326                           
  -------------------------------------------------------------------
                         slack                                  0.388                           

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[0]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.644ns  (logic 5.531ns (72.357%)  route 2.113ns (27.643%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.741 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.113     8.854                         ftdi_data_io_IOBUF[0]_inst/T
    E15                  OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      5.453    14.306 r                       ftdi_data_io_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.306                         ftdi_data_io[0]
    E15                                                               r                       ftdi_data_io[0] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.306                           
  -------------------------------------------------------------------
                         slack                                  0.408                           

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[11]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.637ns  (logic 5.576ns (73.013%)  route 2.061ns (26.987%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.741 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.061     8.802                         ftdi_data_io_IOBUF[11]_inst/T
    B12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.498    14.299 r                       ftdi_data_io_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.299                         ftdi_data_io[11]
    B12                                                               r                       ftdi_data_io[11] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.299                           
  -------------------------------------------------------------------
                         slack                                  0.415                           

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[8]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.584ns  (logic 5.532ns (72.945%)  route 2.052ns (27.055%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.741 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          2.052     8.793                         ftdi_data_io_IOBUF[8]_inst/T
    F13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.454    14.247 r                       ftdi_data_io_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.247                         ftdi_data_io[8]
    F13                                                               r                       ftdi_data_io[8] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.247                           
  -------------------------------------------------------------------
                         slack                                  0.468                           

Slack (MET) :             0.611ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_be_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_be_io[1]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        7.441ns  (logic 5.540ns (74.453%)  route 1.901ns (25.547%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_be_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDPE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     6.742 r  pblock_1             ft600_send_recv/ftdi_be_tx_en_reg/Q
                         net (fo=4, routed)           1.901     8.643                         ftdi_be_io_IOBUF[1]_inst/T
    F12                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.461    14.104 r                       ftdi_be_io_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.104                         ftdi_be_io[1]
    F12                                                               r                       ftdi_be_io[1] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -14.104                           
  -------------------------------------------------------------------
                         slack                                  0.611                           

Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[9]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.683ns  (logic 5.571ns (83.368%)  route 1.111ns (16.632%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.741 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.111     7.852                         ftdi_data_io_IOBUF[9]_inst/T
    C12                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.493    13.345 r                       ftdi_data_io_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.345                         ftdi_data_io[9]
    C12                                                               r                       ftdi_data_io[9] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.345                           
  -------------------------------------------------------------------
                         slack                                  1.369                           

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[5]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.653ns  (logic 5.587ns (83.971%)  route 1.066ns (16.029%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.741 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.066     7.807                         ftdi_data_io_IOBUF[5]_inst/T
    A14                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.509    13.316 r                       ftdi_data_io_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.316                         ftdi_data_io[5]
    A14                                                               r                       ftdi_data_io[5] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.316                           
  -------------------------------------------------------------------
                         slack                                  1.399                           

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[2]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.652ns  (logic 5.593ns (84.077%)  route 1.059ns (15.923%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.741 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.059     7.800                         ftdi_data_io_IOBUF[2]_inst/T
    A15                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.515    13.314 r                       ftdi_data_io_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.314                         ftdi_data_io[2]
    A15                                                               r                       ftdi_data_io[2] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.314                           
  -------------------------------------------------------------------
                         slack                                  1.400                           

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[3]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.642ns  (logic 5.583ns (84.044%)  route 1.060ns (15.956%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.741 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.060     7.800                         ftdi_data_io_IOBUF[3]_inst/T
    B15                  OBUFT (TriStatD_OUTBUF_HPIOB_M_T_O)
                                                      5.505    13.305 r                       ftdi_data_io_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.305                         ftdi_data_io[3]
    B15                                                               r                       ftdi_data_io[3] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.305                           
  -------------------------------------------------------------------
                         slack                                  1.410                           

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 ft600_send_recv/ftdi_data_tx_en_reg/C
                            (falling edge-triggered cell FDPE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ftdi_data_io[7]
                            (output port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ftdi_clk fall@15.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        6.633ns  (logic 5.565ns (83.895%)  route 1.068ns (16.105%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.250ns
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDPE                                         r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDPE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     6.741 r  pblock_1             ft600_send_recv/ftdi_data_tx_en_reg/Q
                         net (fo=32, routed)          1.068     7.809                         ftdi_data_io_IOBUF[7]_inst/T
    C13                  OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      5.487    13.296 r                       ftdi_data_io_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.296                         ftdi_data_io[7]
    C13                                                               r                       ftdi_data_io[7] (INOUT)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                     15.000    15.000 f                       
                         clock pessimism              0.000    15.000                           
                         clock uncertainty           -0.035    14.965                           
                         output delay                -0.250    14.715                           
  -------------------------------------------------------------------
                         required time                         14.715                           
                         arrival time                         -13.296                           
  -------------------------------------------------------------------
                         slack                                  1.419                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.619%)  route 0.069ns (54.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.001ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.652     1.276                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y142         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.334 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/Q
                         net (fo=2, routed)           0.069     1.403                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[2]
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.759     1.675                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.360     1.315                           
    SLICE_X2Y143         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.377    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.377                           
                         arrival time                           1.403                           
  -------------------------------------------------------------------
                         slack                                  0.026                           

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.320%)  route 0.070ns (54.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      0.652ns (routing 0.001ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.001ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.652     1.276                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y142         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.334 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/Q
                         net (fo=2, routed)           0.070     1.404                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]_0[7]
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.759     1.675                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.360     1.315                           
    SLICE_X2Y143         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.377    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.377                           
                         arrival time                           1.404                           
  -------------------------------------------------------------------
                         slack                                  0.027                           

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_data_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_from_ft600_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.419     0.774                         ft600_send_recv/CLK
    SLICE_X1Y139         FDRE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y139         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.813 r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[11]/Q
                         net (fo=1, routed)           0.065     0.878                         reg_ftdi_data_i[11]
    SLICE_X1Y140         FDRE                                         r                       data_from_ft600_r_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.484     1.065                         ftdi_clk_i_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r                       data_from_ft600_r_reg[11]/C
                         clock pessimism             -0.266     0.798                           
    SLICE_X1Y140         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.845                           data_from_ft600_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.845                           
                         arrival time                           0.878                           
  -------------------------------------------------------------------
                         slack                                  0.033                           

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ft600_send_recv/reg_ftdi_data_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_from_ft600_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.774ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.419     0.774                         ft600_send_recv/CLK
    SLICE_X1Y139         FDRE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y139         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.813 r  pblock_1             ft600_send_recv/reg_ftdi_data_i_reg[10]/Q
                         net (fo=1, routed)           0.068     0.881                         reg_ftdi_data_i[10]
    SLICE_X1Y140         FDRE                                         r                       data_from_ft600_r_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.484     1.065                         ftdi_clk_i_IBUF_BUFG
    SLICE_X1Y140         FDRE                                         r                       data_from_ft600_r_reg[10]/C
                         clock pessimism             -0.266     0.798                           
    SLICE_X1Y140         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.845                           data_from_ft600_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.845                           
                         arrival time                           0.881                           
  -------------------------------------------------------------------
                         slack                                  0.036                           

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (64.037%)  route 0.034ns (35.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    0.780ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Net Delay (Source):      0.425ns (routing 0.000ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.425     0.780                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.819 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=4, routed)           0.027     0.845                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X3Y143         LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.866 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[2]_i_1/O
                         net (fo=1, routed)           0.007     0.873                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[2]
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.484     1.065                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]/C
                         clock pessimism             -0.279     0.786                           
    SLICE_X3Y143         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.833    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.833                           
                         arrival time                           0.873                           
  -------------------------------------------------------------------
                         slack                                  0.041                           

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ftdi_rxf_n_i
                            (input port clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/write_rd_delay_flag_reg/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        1.507ns  (logic 0.404ns (26.794%)  route 1.103ns (73.206%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT3=1)
  Input Delay:            0.250ns
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 6.655 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.738ns (routing 0.001ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
                         input delay                  0.250     5.250                         
    C11                                               0.000     5.250 r                       ftdi_rxf_n_i (IN)
                         net (fo=0)                   0.000     5.250                         ftdi_rxf_n_i_IBUF_inst/I
    C11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.313     5.563 r                       ftdi_rxf_n_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.563                         ftdi_rxf_n_i_IBUF_inst/OUT
    C11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.563 r                       ftdi_rxf_n_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5, routed)           1.093     6.656                         ft600_send_recv/ftdi_rxf_n_i_IBUF
    SLICE_X2Y156         LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.091     6.747 r  pblock_1             ft600_send_recv/write_rd_delay_flag_i_1/O
                         net (fo=1, routed)           0.010     6.757                         ft600_send_recv/write_rd_delay_flag_i_1_n_0
    SLICE_X2Y156         FDCE                                         r  pblock_1             ft600_send_recv/write_rd_delay_flag_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.738     6.655                         ft600_send_recv/CLK
    SLICE_X2Y156         FDCE                                         r  pblock_1             ft600_send_recv/write_rd_delay_flag_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     6.655                           
    SLICE_X2Y156         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     6.717    pblock_1               ft600_send_recv/write_rd_delay_flag_reg
  -------------------------------------------------------------------
                         required time                         -6.717                           
                         arrival time                           6.757                           
  -------------------------------------------------------------------
                         slack                                  0.041                           

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 output_memory/output_ram_rd_addr_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_memory/output_ram_rd_addr_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (62.059%)  route 0.037ns (37.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    0.806ns = ( 5.806 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Net Delay (Source):      0.451ns (routing 0.000ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.001ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.451     5.806                         output_memory/CLK
    SLICE_X15Y158        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X15Y158        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     5.844 r  pblock_1             output_memory/output_ram_rd_addr_reg[9]/Q
                         net (fo=6, routed)           0.029     5.872                         output_memory/output_ram_rd_addr_reg_n_0_[9]
    SLICE_X15Y158        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     5.894 r  pblock_1             output_memory/output_ram_rd_addr[10]_i_1/O
                         net (fo=1, routed)           0.008     5.902                         output_memory/output_ram_rd_addr[10]_i_1_n_0
    SLICE_X15Y158        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.512     6.093                         output_memory/CLK
    SLICE_X15Y158        FDCE                                         r  pblock_1             output_memory/output_ram_rd_addr_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.281     5.812                           
    SLICE_X15Y158        FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     5.859    pblock_1               output_memory/output_ram_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.859                           
                         arrival time                           5.902                           
  -------------------------------------------------------------------
                         slack                                  0.044                           

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 input_memory_fifo/hold_mem_rd_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/hold_mem_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.060ns
    Source Clock Delay      (SCD):    0.776ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)
  Clock Net Delay (Destination): 0.479ns (routing 0.001ns, distribution 0.478ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.421     0.776                         input_memory_fifo/CLK
    SLICE_X3Y149         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y149         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.815 r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[8]/Q
                         net (fo=5, routed)           0.027     0.841                         input_memory_fifo/hold_mem_rd_addr_reg_n_0_[8]
    SLICE_X3Y149         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     0.856 r  pblock_1             input_memory_fifo/hold_mem_rd_addr[8]_i_1/O
                         net (fo=1, routed)           0.015     0.871                         input_memory_fifo/hold_mem_rd_addr[8]_i_1_n_0
    SLICE_X3Y149         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.479     1.060                         input_memory_fifo/CLK
    SLICE_X3Y149         FDCE                                         r  pblock_1             input_memory_fifo/hold_mem_rd_addr_reg[8]/C
                         clock pessimism             -0.278     0.782                           
    SLICE_X3Y149         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.828    pblock_1               input_memory_fifo/hold_mem_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.828                           
                         arrival time                           0.871                           
  -------------------------------------------------------------------
                         slack                                  0.044                           

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 ft600_send_recv/led_update_counter_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft600_send_recv/led_update_counter_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk fall@5.000ns - ftdi_clk fall@5.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.242%)  route 0.043ns (44.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns = ( 6.058 - 5.000 ) 
    Source Clock Delay      (SCD):    0.774ns = ( 5.774 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Net Delay (Source):      0.419ns (routing 0.000ns, distribution 0.419ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.419     5.774                         ft600_send_recv/CLK
    SLICE_X2Y163         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y163         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     5.813 r  pblock_1             ft600_send_recv/led_update_counter_reg[4]/Q
                         net (fo=4, routed)           0.027     5.839                         ft600_send_recv/led_update_counter[4]
    SLICE_X2Y163         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     5.853 r  pblock_1             ft600_send_recv/led_update_counter[4]_i_1/O
                         net (fo=1, routed)           0.016     5.869                         ft600_send_recv/led_update_counter_1[4]
    SLICE_X2Y163         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.477     6.058                         ft600_send_recv/CLK
    SLICE_X2Y163         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.278     5.780                           
    SLICE_X2Y163         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     5.826    pblock_1               ft600_send_recv/led_update_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.826                           
                         arrival time                           5.869                           
  -------------------------------------------------------------------
                         slack                                  0.044                           

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ftdi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ftdi_clk rise@0.000ns - ftdi_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.040ns (37.115%)  route 0.068ns (62.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.426     0.781                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y142         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.821 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/Q
                         net (fo=4, routed)           0.068     0.889                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[7]
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.067                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X2Y142         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]/C
                         clock pessimism             -0.272     0.794                           
    SLICE_X2Y142         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.840    pblock_1               input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.840                           
                         arrival time                           0.889                           
  -------------------------------------------------------------------
                         slack                                  0.048                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ftdi_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X1Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y62  ftdi_clk_i_IBUF_BUFG_inst/I
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y29  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X0Y30  input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  clk_out1_sys_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.887ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_sys_clk_mmcm rise@2.857ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.531ns (67.566%)  route 0.735ns (32.433%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.757 - 2.857 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.211     2.529                         rgb_to_ycrcb/dsp_cr_presub_mult/clk_out1
    SLICE_X7Y142         FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y142         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.610 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/Q
                         net (fo=9, routed)           0.735     3.344                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[9]
    DSP48E2_X0Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     3.495 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.495                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.568 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.568                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[10])
                                                      0.609     4.177 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     4.177                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER.V<10>
    DSP48E2_X0Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     4.223 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     4.223                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA.V_DATA<10>
    DSP48E2_X0Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.794 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.794                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.857     2.857 r                       
    D19                                               0.000     2.857 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.936                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.464 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.504                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.504 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.837                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.467 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.682                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.706 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     5.757                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/CLK
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     5.295                           
                         clock uncertainty           -0.051     5.244                           
    DSP48E2_X0Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.015     5.259    pblock_1               rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.259                           
                         arrival time                          -4.794                           
  -------------------------------------------------------------------
                         slack                                  0.465                           

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_sys_clk_mmcm rise@2.857ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.531ns (67.566%)  route 0.735ns (32.433%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.757 - 2.857 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.211     2.529                         rgb_to_ycrcb/dsp_cr_presub_mult/clk_out1
    SLICE_X7Y142         FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y142         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.610 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/Q
                         net (fo=9, routed)           0.735     3.344                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[9]
    DSP48E2_X0Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     3.495 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.495                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.568 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.568                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[11])
                                                      0.609     4.177 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER_INST/V[11]
                         net (fo=1, routed)           0.000     4.177                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER.V<11>
    DSP48E2_X0Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[11]_V_DATA[11])
                                                      0.046     4.223 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA_INST/V_DATA[11]
                         net (fo=1, routed)           0.000     4.223                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA.V_DATA<11>
    DSP48E2_X0Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[11]_ALU_OUT[11])
                                                      0.571     4.794 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     4.794                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.857     2.857 r                       
    D19                                               0.000     2.857 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.936                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.464 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.504                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.504 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.837                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.467 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.682                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.706 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     5.757                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/CLK
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     5.295                           
                         clock uncertainty           -0.051     5.244                           
    DSP48E2_X0Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.015     5.259    pblock_1               rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.259                           
                         arrival time                          -4.794                           
  -------------------------------------------------------------------
                         slack                                  0.465                           

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_sys_clk_mmcm rise@2.857ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.531ns (67.566%)  route 0.735ns (32.433%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.757 - 2.857 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.211     2.529                         rgb_to_ycrcb/dsp_cr_presub_mult/clk_out1
    SLICE_X7Y142         FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y142         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.610 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/Q
                         net (fo=9, routed)           0.735     3.344                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[9]
    DSP48E2_X0Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     3.495 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.495                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.568 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.568                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[12])
                                                      0.609     4.177 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     4.177                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER.V<12>
    DSP48E2_X0Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     4.223 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     4.223                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA.V_DATA<12>
    DSP48E2_X0Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     4.794 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     4.794                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.857     2.857 r                       
    D19                                               0.000     2.857 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.936                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.464 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.504                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.504 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.837                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.467 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.682                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.706 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     5.757                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/CLK
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     5.295                           
                         clock uncertainty           -0.051     5.244                           
    DSP48E2_X0Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.015     5.259    pblock_1               rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.259                           
                         arrival time                          -4.794                           
  -------------------------------------------------------------------
                         slack                                  0.465                           

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_sys_clk_mmcm rise@2.857ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.531ns (67.566%)  route 0.735ns (32.433%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.757 - 2.857 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.211     2.529                         rgb_to_ycrcb/dsp_cr_presub_mult/clk_out1
    SLICE_X7Y142         FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y142         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.610 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/Q
                         net (fo=9, routed)           0.735     3.344                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[9]
    DSP48E2_X0Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     3.495 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.495                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.568 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.568                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[13])
                                                      0.609     4.177 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER_INST/V[13]
                         net (fo=1, routed)           0.000     4.177                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER.V<13>
    DSP48E2_X0Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[13]_V_DATA[13])
                                                      0.046     4.223 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA_INST/V_DATA[13]
                         net (fo=1, routed)           0.000     4.223                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA.V_DATA<13>
    DSP48E2_X0Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[13]_ALU_OUT[13])
                                                      0.571     4.794 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     4.794                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.857     2.857 r                       
    D19                                               0.000     2.857 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.936                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.464 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.504                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.504 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.837                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.467 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.682                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.706 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     5.757                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/CLK
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     5.295                           
                         clock uncertainty           -0.051     5.244                           
    DSP48E2_X0Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.015     5.259    pblock_1               rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.259                           
                         arrival time                          -4.794                           
  -------------------------------------------------------------------
                         slack                                  0.465                           

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_sys_clk_mmcm rise@2.857ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.531ns (67.566%)  route 0.735ns (32.433%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.757 - 2.857 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.211     2.529                         rgb_to_ycrcb/dsp_cr_presub_mult/clk_out1
    SLICE_X7Y142         FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y142         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.610 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/Q
                         net (fo=9, routed)           0.735     3.344                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[9]
    DSP48E2_X0Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     3.495 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.495                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.568 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.568                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[14])
                                                      0.609     4.177 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER_INST/V[14]
                         net (fo=1, routed)           0.000     4.177                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER.V<14>
    DSP48E2_X0Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[14]_V_DATA[14])
                                                      0.046     4.223 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     4.223                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA.V_DATA<14>
    DSP48E2_X0Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[14]_ALU_OUT[14])
                                                      0.571     4.794 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.794                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.857     2.857 r                       
    D19                                               0.000     2.857 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.936                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.464 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.504                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.504 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.837                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.467 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.682                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.706 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     5.757                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/CLK
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     5.295                           
                         clock uncertainty           -0.051     5.244                           
    DSP48E2_X0Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.015     5.259    pblock_1               rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.259                           
                         arrival time                          -4.794                           
  -------------------------------------------------------------------
                         slack                                  0.465                           

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_sys_clk_mmcm rise@2.857ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.531ns (67.566%)  route 0.735ns (32.433%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.757 - 2.857 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.211     2.529                         rgb_to_ycrcb/dsp_cr_presub_mult/clk_out1
    SLICE_X7Y142         FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y142         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.610 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/Q
                         net (fo=9, routed)           0.735     3.344                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[9]
    DSP48E2_X0Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     3.495 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.495                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.568 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.568                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[15])
                                                      0.609     4.177 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER_INST/V[15]
                         net (fo=1, routed)           0.000     4.177                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER.V<15>
    DSP48E2_X0Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[15]_V_DATA[15])
                                                      0.046     4.223 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA_INST/V_DATA[15]
                         net (fo=1, routed)           0.000     4.223                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA.V_DATA<15>
    DSP48E2_X0Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[15]_ALU_OUT[15])
                                                      0.571     4.794 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     4.794                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU.ALU_OUT<15>
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.857     2.857 r                       
    D19                                               0.000     2.857 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.936                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.464 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.504                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.504 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.837                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.467 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.682                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.706 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     5.757                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/CLK
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     5.295                           
                         clock uncertainty           -0.051     5.244                           
    DSP48E2_X0Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.015     5.259    pblock_1               rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.259                           
                         arrival time                          -4.794                           
  -------------------------------------------------------------------
                         slack                                  0.465                           

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_sys_clk_mmcm rise@2.857ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.531ns (67.566%)  route 0.735ns (32.433%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.757 - 2.857 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.211     2.529                         rgb_to_ycrcb/dsp_cr_presub_mult/clk_out1
    SLICE_X7Y142         FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y142         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.610 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/Q
                         net (fo=9, routed)           0.735     3.344                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[9]
    DSP48E2_X0Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     3.495 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.495                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.568 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.568                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[16])
                                                      0.609     4.177 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER_INST/V[16]
                         net (fo=1, routed)           0.000     4.177                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER.V<16>
    DSP48E2_X0Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[16]_V_DATA[16])
                                                      0.046     4.223 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA_INST/V_DATA[16]
                         net (fo=1, routed)           0.000     4.223                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA.V_DATA<16>
    DSP48E2_X0Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[16]_ALU_OUT[16])
                                                      0.571     4.794 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     4.794                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU.ALU_OUT<16>
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.857     2.857 r                       
    D19                                               0.000     2.857 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.936                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.464 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.504                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.504 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.837                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.467 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.682                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.706 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     5.757                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/CLK
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     5.295                           
                         clock uncertainty           -0.051     5.244                           
    DSP48E2_X0Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.015     5.259    pblock_1               rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.259                           
                         arrival time                          -4.794                           
  -------------------------------------------------------------------
                         slack                                  0.465                           

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[17]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_sys_clk_mmcm rise@2.857ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.531ns (67.566%)  route 0.735ns (32.433%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.757 - 2.857 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.211     2.529                         rgb_to_ycrcb/dsp_cr_presub_mult/clk_out1
    SLICE_X7Y142         FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y142         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.610 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/Q
                         net (fo=9, routed)           0.735     3.344                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[9]
    DSP48E2_X0Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     3.495 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.495                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.568 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.568                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[17])
                                                      0.609     4.177 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000     4.177                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER.V<17>
    DSP48E2_X0Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.046     4.223 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000     4.223                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA.V_DATA<17>
    DSP48E2_X0Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.571     4.794 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     4.794                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU.ALU_OUT<17>
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[17]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.857     2.857 r                       
    D19                                               0.000     2.857 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.936                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.464 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.504                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.504 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.837                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.467 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.682                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.706 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     5.757                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/CLK
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     5.295                           
                         clock uncertainty           -0.051     5.244                           
    DSP48E2_X0Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[17])
                                                      0.015     5.259    pblock_1               rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.259                           
                         arrival time                          -4.794                           
  -------------------------------------------------------------------
                         slack                                  0.465                           

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[18]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_sys_clk_mmcm rise@2.857ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.531ns (67.566%)  route 0.735ns (32.433%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.757 - 2.857 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.211     2.529                         rgb_to_ycrcb/dsp_cr_presub_mult/clk_out1
    SLICE_X7Y142         FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y142         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.610 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/Q
                         net (fo=9, routed)           0.735     3.344                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[9]
    DSP48E2_X0Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     3.495 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.495                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.568 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.568                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[18])
                                                      0.609     4.177 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER_INST/V[18]
                         net (fo=1, routed)           0.000     4.177                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER.V<18>
    DSP48E2_X0Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[18]_V_DATA[18])
                                                      0.046     4.223 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA_INST/V_DATA[18]
                         net (fo=1, routed)           0.000     4.223                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA.V_DATA<18>
    DSP48E2_X0Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[18]_ALU_OUT[18])
                                                      0.571     4.794 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU_INST/ALU_OUT[18]
                         net (fo=1, routed)           0.000     4.794                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU.ALU_OUT<18>
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[18]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.857     2.857 r                       
    D19                                               0.000     2.857 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.936                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.464 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.504                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.504 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.837                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.467 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.682                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.706 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     5.757                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/CLK
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     5.295                           
                         clock uncertainty           -0.051     5.244                           
    DSP48E2_X0Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[18])
                                                      0.015     5.259    pblock_1               rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.259                           
                         arrival time                          -4.794                           
  -------------------------------------------------------------------
                         slack                                  0.465                           

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[19]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.857ns  (clk_out1_sys_clk_mmcm rise@2.857ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 1.531ns (67.566%)  route 0.735ns (32.433%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 5.757 - 2.857 ) 
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.211ns (routing 0.170ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.155ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.211     2.529                         rgb_to_ycrcb/dsp_cr_presub_mult/clk_out1
    SLICE_X7Y142         FDCE                                         r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X7Y142         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.610 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/add_reg[9]/Q
                         net (fo=9, routed)           0.735     3.344                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/B[9]
    DSP48E2_X0Y56        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[9]_B2_DATA[9])
                                                      0.151     3.495 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     3.495                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X0Y56        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.073     3.568 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     3.568                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X0Y56        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_V[19])
                                                      0.609     4.177 f  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER_INST/V[19]
                         net (fo=1, routed)           0.000     4.177                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_MULTIPLIER.V<19>
    DSP48E2_X0Y56        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[19]_V_DATA[19])
                                                      0.046     4.223 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA_INST/V_DATA[19]
                         net (fo=1, routed)           0.000     4.223                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_M_DATA.V_DATA<19>
    DSP48E2_X0Y56        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[19]_ALU_OUT[19])
                                                      0.571     4.794 r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     4.794                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_ALU.ALU_OUT<19>
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/ALU_OUT[19]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      2.857     2.857 r                       
    D19                                               0.000     2.857 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     2.936                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.464 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.504                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.504 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     3.837                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     4.467 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     4.682                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.706 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     5.757                         rgb_to_ycrcb/dsp_cr_presub_mult/p0/CLK
    DSP48E2_X0Y56        DSP_OUTPUT                                   r  pblock_1             rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.462     5.295                           
                         clock uncertainty           -0.051     5.244                           
    DSP48E2_X0Y56        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[19])
                                                      0.015     5.259    pblock_1               rgb_to_ycrcb/dsp_cr_presub_mult/p0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          5.259                           
                         arrival time                          -4.794                           
  -------------------------------------------------------------------
                         slack                                  0.465                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/col_dct/data_o_reg[67]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            lossy_comp_core/core_2/pixel_divider/corrected_data_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.564%)  route 0.092ns (53.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.035ns (routing 0.155ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.205ns (routing 0.170ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.035     2.884                         lossy_comp_core/core_2/col_dct/clk_out1
    SLICE_X6Y197         FDCE                                         r  pblock_1             lossy_comp_core/core_2/col_dct/data_o_reg[67]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y197         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.942 r  pblock_1             lossy_comp_core/core_2/col_dct/data_o_reg[67]/Q
                         net (fo=2, routed)           0.069     3.011                         lossy_comp_core/core_2/pixel_divider/data_o[55]
    SLICE_X8Y197         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     3.033 r  pblock_1             lossy_comp_core/core_2/pixel_divider/plusOp_inferred__4/corrected_data[67]_i_1__1/O
                         net (fo=1, routed)           0.023     3.056                         lossy_comp_core/core_2/pixel_divider/plusOp_inferred__4/corrected_data[67]_i_1__1_n_0
    SLICE_X8Y197         FDRE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/corrected_data_reg[67]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.205     2.522                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X8Y197         FDRE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/corrected_data_reg[67]/C
                         clock pessimism              0.462     2.985                           
    SLICE_X8Y197         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.045    pblock_1               lossy_comp_core/core_2/pixel_divider/corrected_data_reg[67]
  -------------------------------------------------------------------
                         required time                         -3.045                           
                         arrival time                           3.056                           
  -------------------------------------------------------------------
                         slack                                  0.011                           

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/quantizer/quantization_table/quantization_table_o_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            lossy_comp_core/core_0/quantizer/data_o_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.082ns (34.313%)  route 0.157ns (65.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      1.051ns (routing 0.155ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.170ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.051     2.899                         lossy_comp_core/core_0/quantizer/quantization_table/clk_out1
    SLICE_X12Y180        FDCE                                         r  pblock_1             lossy_comp_core/core_0/quantizer/quantization_table/quantization_table_o_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y180        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.959 r  pblock_1             lossy_comp_core/core_0/quantizer/quantization_table/quantization_table_o_reg[25]/Q
                         net (fo=21, routed)          0.135     3.094                         lossy_comp_core/core_0/quantizer/data_reg/data_o_reg[40]_0
    SLICE_X13Y177        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     3.116 r  pblock_1             lossy_comp_core/core_0/quantizer/data_reg/data_o[42]_i_1__0/O
                         net (fo=1, routed)           0.022     3.138                         lossy_comp_core/core_0/quantizer/data_reg_n_78
    SLICE_X13Y177        FDCE                                         r  pblock_1             lossy_comp_core/core_0/quantizer/data_o_reg[42]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.232     2.550                         lossy_comp_core/core_0/quantizer/clk_out1
    SLICE_X13Y177        FDCE                                         r  pblock_1             lossy_comp_core/core_0/quantizer/data_o_reg[42]/C
                         clock pessimism              0.516     3.066                           
    SLICE_X13Y177        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.126    pblock_1               lossy_comp_core/core_0/quantizer/data_o_reg[42]
  -------------------------------------------------------------------
                         required time                         -3.126                           
                         arrival time                           3.138                           
  -------------------------------------------------------------------
                         slack                                  0.013                           

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.061%)  route 0.098ns (62.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.086ns (routing 0.155ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.170ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.086     2.934                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X26Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.992 r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[2]/Q
                         net (fo=28, routed)          0.098     3.091                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/ADDRD2
    SLICE_X25Y179        RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD/ADR2
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.261     2.579                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/WCLK
    SLICE_X25Y179        RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD/CLK
                         clock pessimism              0.410     2.988                           
    SLICE_X25Y179        RAMS32 (Hold_D5LUT_SLICEM_CLK_ADR2)
                                                      0.090     3.078    pblock_1               lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD
  -------------------------------------------------------------------
                         required time                         -3.078                           
                         arrival time                           3.091                           
  -------------------------------------------------------------------
                         slack                                  0.013                           

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.061%)  route 0.098ns (62.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.086ns (routing 0.155ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.170ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.086     2.934                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X26Y179        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y179        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.992 r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[2]/Q
                         net (fo=28, routed)          0.098     3.091                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/ADDRD2
    SLICE_X25Y179        RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1/ADR2
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.261     2.579                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/WCLK
    SLICE_X25Y179        RAMS32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1/CLK
                         clock pessimism              0.410     2.988                           
    SLICE_X25Y179        RAMS32 (Hold_D6LUT_SLICEM_CLK_ADR2)
                                                      0.090     3.078    pblock_1               lossy_comp_core/core_2/quantizer/quantization_table/ram_inst1/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.078                           
                         arrival time                           3.091                           
  -------------------------------------------------------------------
                         slack                                  0.013                           

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[594]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[514]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.058ns (23.593%)  route 0.188ns (76.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.574ns
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    -0.516ns
  Clock Net Delay (Source):      1.071ns (routing 0.155ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.170ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.071     2.919                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X27Y180        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[594]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X27Y180        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.977 r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[594]/Q
                         net (fo=2, routed)           0.188     3.165                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/data6[54]
    SLICE_X26Y175        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[514]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.256     2.574                         lossy_comp_core/core_2/gen_zigzag.zigzag_encode/clk_out1
    SLICE_X26Y175        FDCE                                         r  pblock_1             lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[514]/C
                         clock pessimism              0.516     3.090                           
    SLICE_X26Y175        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.152    pblock_1               lossy_comp_core/core_2/gen_zigzag.zigzag_encode/pixel_bank_reg[514]
  -------------------------------------------------------------------
                         required time                         -3.152                           
                         arrival time                           3.165                           
  -------------------------------------------------------------------
                         slack                                  0.013                           

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[34][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[34][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    -0.462ns
  Clock Net Delay (Source):      1.060ns (routing 0.155ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.170ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.060     2.908                         lossy_comp_core/core_0/row_dct/layer_2_delay/clk_out1
    SLICE_X11Y167        FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[34][1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y167        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.966 r  pblock_1             lossy_comp_core/core_0/row_dct/layer_2_delay/shift_reg_reg[34][1]/Q
                         net (fo=1, routed)           0.122     3.088                         lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[34][0]_0
    SLICE_X12Y167        FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[34][0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.235     2.553                         lossy_comp_core/core_0/row_dct/layer_3_delay/clk_out1
    SLICE_X12Y167        FDCE                                         r  pblock_1             lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[34][0]/C
                         clock pessimism              0.462     3.015                           
    SLICE_X12Y167        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.075    pblock_1               lossy_comp_core/core_0/row_dct/layer_3_delay/shift_reg_reg[34][0]
  -------------------------------------------------------------------
                         required time                         -3.075                           
                         arrival time                           3.088                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.059ns (37.061%)  route 0.100ns (62.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.086ns (routing 0.155ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.170ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.086     2.934                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X26Y178        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y178        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.993 r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.100     3.094                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/ADDRD3
    SLICE_X25Y179        RAMD32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMA/WADR3
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.261     2.579                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/WCLK
    SLICE_X25Y179        RAMD32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMA/CLK
                         clock pessimism              0.410     2.988                           
    SLICE_X25Y179        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.079    pblock_1               lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMA
  -------------------------------------------------------------------
                         required time                         -3.079                           
                         arrival time                           3.094                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.059ns (37.061%)  route 0.100ns (62.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.086ns (routing 0.155ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.170ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.086     2.934                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X26Y178        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y178        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.993 r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.100     3.094                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/ADDRD3
    SLICE_X25Y179        RAMD32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMA_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.261     2.579                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/WCLK
    SLICE_X25Y179        RAMD32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMA_D1/CLK
                         clock pessimism              0.410     2.988                           
    SLICE_X25Y179        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.079    pblock_1               lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.079                           
                         arrival time                           3.094                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.059ns (37.061%)  route 0.100ns (62.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.086ns (routing 0.155ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.170ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.086     2.934                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X26Y178        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y178        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.993 r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.100     3.094                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/ADDRD3
    SLICE_X25Y179        RAMD32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMB/WADR3
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.261     2.579                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/WCLK
    SLICE_X25Y179        RAMD32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMB/CLK
                         clock pessimism              0.410     2.988                           
    SLICE_X25Y179        RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.079    pblock_1               lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMB
  -------------------------------------------------------------------
                         required time                         -3.079                           
                         arrival time                           3.094                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             clk_out1_sys_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_mmcm rise@0.000ns - clk_out1_sys_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.059ns (37.061%)  route 0.100ns (62.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Net Delay (Source):      1.086ns (routing 0.155ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.170ns, distribution 1.091ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.086     2.934                         lossy_comp_core/core_2/quantizer/quantization_table/clk_out1
    SLICE_X26Y178        FDCE                                         r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X26Y178        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.993 r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/addr_x_reg[3]/Q
                         net (fo=28, routed)          0.100     3.094                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/ADDRD3
    SLICE_X25Y179        RAMD32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMB_D1/WADR3
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.261     2.579                         lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/WCLK
    SLICE_X25Y179        RAMD32                                       r  pblock_1             lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMB_D1/CLK
                         clock pessimism              0.410     2.988                           
    SLICE_X25Y179        RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR3)
                                                      0.091     3.079    pblock_1               lossy_comp_core/core_2/quantizer/quantization_table/ram_inst0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.079                           
                         arrival time                           3.094                           
  -------------------------------------------------------------------
                         slack                                  0.014                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_mmcm
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.857       1.502      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.857       1.502      RAMB36_X1Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.857       1.502      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.857       1.502      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.857       1.502      RAMB36_X1Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         2.857       1.567      BUFGCE_X0Y81  clocking_gen.sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         2.857       1.786      MMCM_X0Y3     clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.857       1.793      SLICE_X5Y134  gen_image_statistics.image_statistics_core/gradient_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.857       1.793      SLICE_X1Y121  gen_image_statistics.image_statistics_core/laplacian_core/SRLC32E_inst/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         2.857       1.793      SLICE_X1Y121  gen_image_statistics.image_statistics_core/statistics_core_gradient/var_valid_delay/shift_reg_reg[0][3]_srl4_gen_image_statistics.image_statistics_core_statistics_core_laplacian_var_valid_delay_shift_reg_reg_c_19/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X1Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X1Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X1Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X1Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X0Y28  input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X1Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X1Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X2Y31  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X2Y33  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X1Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.429       0.887      RAMB36_X1Y35  output_memory/output_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.390ns  (logic 0.639ns (8.641%)  route 6.752ns (91.359%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.432     6.946                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[94][0]_0[0]
    SLICE_X3Y141         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.070 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.320     7.390                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X6Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.046     2.894                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X6Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.406ns  (logic 0.200ns (5.860%)  route 3.206ns (94.140%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.773ns (routing 0.108ns, distribution 0.665ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        3.070     3.220                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[94][0]_0[0]
    SLICE_X3Y141         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     3.270 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.136     3.406                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X6Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.773     1.443                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X6Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          8177 Endpoints
Min Delay          8177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDSE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.080ns (11.821%)  route 0.597ns (88.179%))
  Logic Levels:           0  
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.767ns (routing 0.001ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.155ns, distribution 0.860ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.767     1.683                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y142         FDSE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X4Y142         FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     1.763 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=37, routed)          0.597     2.360                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.015     2.863                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_recieve_o_reg/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_memory/reciever_ready_wr_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.270ns  (logic 0.076ns (5.985%)  route 1.194ns (94.015%))
  Logic Levels:           0  
  Clock Path Skew:        1.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns
    Source Clock Delay      (SCD):    1.663ns = ( 6.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.746ns (routing 0.001ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.746     6.663                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     6.739 r  pblock_1             ft600_send_recv/ready_to_recieve_o_reg/Q
                         net (fo=71, routed)          1.194     7.933                         output_memory/ft600_ready_for_data
    SLICE_X16Y159        FDRE                                         r  pblock_1             output_memory/reciever_ready_wr_clk_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.057     2.906                         output_memory/clk_out1
    SLICE_X16Y159        FDRE                                         r  pblock_1             output_memory/reciever_ready_wr_clk_reg/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
                            (rising edge-triggered cell DSP_ALU clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.480ns  (logic 0.146ns (5.887%)  route 2.334ns (94.113%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.718ns (routing 0.001ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.155ns, distribution 0.907ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.718     1.634                         ft600_send_recv/CLK
    SLICE_X0Y152         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y152         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.715 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.519     2.235                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.272 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     3.200                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.228 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.886     4.114                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTCTRL
    DSP48E2_X0Y49        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.062     2.911                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X0Y49        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
                            (rising edge-triggered cell DSP_ALU clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.478ns  (logic 0.146ns (5.892%)  route 2.332ns (94.108%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.909ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.718ns (routing 0.001ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.060ns (routing 0.155ns, distribution 0.905ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.718     1.634                         ft600_send_recv/CLK
    SLICE_X0Y152         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y152         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.715 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.519     2.235                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.272 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     3.200                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.228 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.884     4.112                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTCTRL
    DSP48E2_X0Y51        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/RSTCTRL
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.060     2.909                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X0Y51        DSP_ALU                                      r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add1_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_ALU_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[55]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.420ns  (logic 0.146ns (6.033%)  route 2.274ns (93.967%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.718ns (routing 0.001ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.718     1.634                         ft600_send_recv/CLK
    SLICE_X0Y152         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y152         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.715 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.519     2.235                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.272 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     3.200                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.228 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.826     4.054                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X12Y136        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[55]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.067     2.915                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X12Y136        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[55]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.420ns  (logic 0.146ns (6.033%)  route 2.274ns (93.967%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.718ns (routing 0.001ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.718     1.634                         ft600_send_recv/CLK
    SLICE_X0Y152         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y152         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.715 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.519     2.235                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.272 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     3.200                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.228 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.826     4.054                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X12Y136        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.067     2.915                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X12Y136        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[8]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.420ns  (logic 0.146ns (6.033%)  route 2.274ns (93.967%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.718ns (routing 0.001ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.718     1.634                         ft600_send_recv/CLK
    SLICE_X0Y152         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y152         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.715 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.519     2.235                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.272 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     3.200                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.228 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.826     4.054                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X12Y136        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.067     2.915                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X12Y136        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[9]/C

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTINMODE
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.418ns  (logic 0.146ns (6.037%)  route 2.272ns (93.963%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.718ns (routing 0.001ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.155ns, distribution 0.907ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.718     1.634                         ft600_send_recv/CLK
    SLICE_X0Y152         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y152         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.715 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.519     2.235                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.272 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     3.200                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.228 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.824     4.053                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTINMODE
    DSP48E2_X0Y49        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTINMODE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.062     2.911                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X0Y49        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTD
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.418ns  (logic 0.146ns (6.038%)  route 2.272ns (93.962%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.911ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.718ns (routing 0.001ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.155ns, distribution 0.907ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.718     1.634                         ft600_send_recv/CLK
    SLICE_X0Y152         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y152         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.715 r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.519     2.235                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.272 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     3.200                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.228 r  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.824     4.052                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/RSTD
    DSP48E2_X0Y49        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/RSTD
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.062     2.911                         gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/CLK
    DSP48E2_X0Y49        DSP_PREADD_DATA                              r  pblock_1             gen_image_statistics.image_statistics_core/laplacian_core/dsp_add2_11b/U0/i_synth/i_synth_option.i_synth_model/opt_8series.i_uniwrap/i_primitive/DSP_PREADD_DATA_INST/CLK

Slack:                    inf
  Source:                 ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.418ns  (logic 0.146ns (6.038%)  route 2.272ns (93.962%))
  Logic Levels:           2  (BUFGCE=1 LUT2=1)
  Clock Path Skew:        1.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.718ns (routing 0.001ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     0.552 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.552 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.916 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.718     1.634                         ft600_send_recv/CLK
    SLICE_X0Y152         FDRE                                         r  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y152         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.715 f  pblock_1             ft600_send_recv/ready_to_send_posedge_o_reg_replica/Q
                         net (fo=9, routed)           0.519     2.235                         ft600_send_recv/data_in_valid_bufg_place_replica
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     2.272 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     3.200                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.228 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.824     4.052                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X10Y135        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.065     2.913                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X10Y135        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.108ns, distribution 0.629ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.424     0.779                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y145         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.818 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.056     0.874                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.737     1.408                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.108ns, distribution 0.629ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.424     0.779                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y145         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.819 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.058     0.877                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.737     1.408                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.108ns, distribution 0.642ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.414     0.769                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y144         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.809 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.083     0.892                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.750     1.421                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.108ns, distribution 0.637ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.423     0.778                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y145         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.817 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.089     0.906                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.745     1.416                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.108ns, distribution 0.629ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.424     0.779                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y145         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.818 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.106     0.924                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.737     1.408                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.108ns, distribution 0.642ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.414     0.769                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y144         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.808 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.130     0.938                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.750     1.421                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.424ns (routing 0.000ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.108ns, distribution 0.629ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.424     0.779                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y145         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.818 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.128     0.946                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.737     1.408                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.190ns  (logic 0.041ns (21.579%)  route 0.149ns (78.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.426ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.755ns (routing 0.108ns, distribution 0.647ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.414     0.769                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y144         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.810 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.149     0.959                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.755     1.426                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.841%)  route 0.168ns (81.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.420ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.749ns (routing 0.108ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.414     0.769                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y144         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.808 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.168     0.976                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.749     1.420                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X2Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.039ns (15.538%)  route 0.212ns (84.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    0.778ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.423ns (routing 0.000ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.108ns, distribution 0.637ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     0.187 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.187 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.355 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.423     0.778                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X3Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y145         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.817 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.212     1.029                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X3Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.745     1.416                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X3Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.491ns  (logic 0.639ns (8.524%)  route 6.853ns (91.476%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.432     6.946                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[94][0]_0[0]
    SLICE_X3Y141         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     7.070 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.421     7.491                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.664     1.288                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.456ns  (logic 0.200ns (5.775%)  route 3.256ns (94.225%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        3.070     3.220                         lossy_comp_core/core_2/quantizer/data_reg/shift_reg_reg[94][0]_0[0]
    SLICE_X3Y141         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     3.270 r  pblock_1             lossy_comp_core/core_2/quantizer/data_reg/shift_reg[0][1]_i_1/O
                         net (fo=2, routed)           0.186     3.456                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.493     1.074                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_sys_clk_mmcm
  To Clock:  ftdi_clk

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.683ns  (logic 0.079ns (11.560%)  route 0.604ns (88.440%))
  Logic Levels:           0  
  Clock Path Skew:        -1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.214ns (routing 0.170ns, distribution 1.044ns)
  Clock Net Delay (Destination): 0.676ns (routing 0.001ns, distribution 0.675ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.214     2.532                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y140         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X6Y140         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.611 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=67, routed)          0.604     3.215                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X5Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.676     1.300                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X5Y139         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.319ns (21.102%)  route 1.193ns (78.898%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.154     2.472                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X0Y132         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y132         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.553 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.398     2.950                         output_memory/pixel_select
    SLICE_X3Y148         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.039 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.274     3.313                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y152         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.462 r  pblock_1             output_memory/temp_LED_data[0]_i_1/O
                         net (fo=2, routed)           0.521     3.983                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[0]
    SLICE_X1Y147         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.642     6.266                         ft600_send_recv/CLK
    SLICE_X1Y147         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.502ns  (logic 0.318ns (21.166%)  route 1.184ns (78.834%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.001ns, distribution 0.645ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.154     2.472                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X0Y132         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y132         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.553 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.398     2.950                         output_memory/pixel_select
    SLICE_X3Y148         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.039 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.271     3.310                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y152         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.458 r  pblock_1             output_memory/temp_LED_data[2]_i_1/O
                         net (fo=2, routed)           0.516     3.974                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[2]
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.646     6.270                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.499ns  (logic 0.320ns (21.354%)  route 1.179ns (78.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.154     2.472                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X0Y132         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y132         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.553 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.398     2.950                         output_memory/pixel_select
    SLICE_X3Y148         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.039 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.333     3.372                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y154         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.522 r  pblock_1             output_memory/temp_LED_data[1]_i_1/O
                         net (fo=2, routed)           0.448     3.970                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[1]
    SLICE_X1Y147         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.642     6.266                         ft600_send_recv/CLK
    SLICE_X1Y147         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.496ns  (logic 0.319ns (21.327%)  route 1.177ns (78.673%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 6.255 - 5.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.631ns (routing 0.001ns, distribution 0.630ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.154     2.472                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X0Y132         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y132         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.553 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.398     2.950                         output_memory/pixel_select
    SLICE_X3Y148         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.039 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.332     3.371                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y154         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.520 r  pblock_1             output_memory/temp_LED_data[3]_i_1/O
                         net (fo=2, routed)           0.447     3.967                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[3]
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.631     6.255                         ft600_send_recv/CLK
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.319ns (22.167%)  route 1.120ns (77.833%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.001ns, distribution 0.645ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.154     2.472                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X0Y132         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y132         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.553 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.398     2.950                         output_memory/pixel_select
    SLICE_X3Y148         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.039 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.332     3.371                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y154         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.520 r  pblock_1             output_memory/temp_LED_data[3]_i_1/O
                         net (fo=2, routed)           0.390     3.911                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[3]
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.646     6.270                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.388ns  (logic 0.319ns (22.988%)  route 1.069ns (77.012%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.001ns, distribution 0.645ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.154     2.472                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X0Y132         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y132         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.553 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.398     2.950                         output_memory/pixel_select
    SLICE_X3Y148         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.039 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.274     3.313                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y152         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.462 r  pblock_1             output_memory/temp_LED_data[0]_i_1/O
                         net (fo=2, routed)           0.397     3.859                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[0]
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.646     6.270                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.382ns  (logic 0.318ns (23.003%)  route 1.064ns (76.997%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 6.255 - 5.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.631ns (routing 0.001ns, distribution 0.630ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.154     2.472                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X0Y132         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y132         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.553 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.398     2.950                         output_memory/pixel_select
    SLICE_X3Y148         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.039 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.271     3.310                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y152         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     3.458 r  pblock_1             output_memory/temp_LED_data[2]_i_1/O
                         net (fo=2, routed)           0.396     3.854                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[2]
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.631     6.255                         ft600_send_recv/CLK
    SLICE_X0Y151         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            ft600_send_recv/temp_LED_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 0.320ns (23.823%)  route 1.023ns (76.177%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 6.270 - 5.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.646ns (routing 0.001ns, distribution 0.645ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.154     2.472                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X0Y132         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y132         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.553 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.398     2.950                         output_memory/pixel_select
    SLICE_X3Y148         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.039 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.333     3.372                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X3Y154         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.522 r  pblock_1             output_memory/temp_LED_data[1]_i_1/O
                         net (fo=2, routed)           0.293     3.815                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[1]
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.646     6.270                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/temp_LED_data_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 gen_image_statistics.tile_selector/pixel_select_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.229ns  (logic 0.320ns (26.028%)  route 0.909ns (73.972%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.154     2.472                         gen_image_statistics.tile_selector/clk_out1
    SLICE_X0Y132         FDCE                                         r                       gen_image_statistics.tile_selector/pixel_select_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X0Y132         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.553 f                       gen_image_statistics.tile_selector/pixel_select_reg/Q
                         net (fo=17, routed)          0.398     2.950                         output_memory/pixel_select
    SLICE_X3Y148         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     3.039 r  pblock_1             output_memory/temp_LED_data[3]_i_2/O
                         net (fo=16, routed)          0.460     3.500                         output_memory/temp_LED_data[3]_i_2_n_0
    SLICE_X2Y156         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.650 r  pblock_1             output_memory/reg_ftdi_data_output[12]_i_1/O
                         net (fo=1, routed)           0.051     3.701                         ft600_send_recv/reg_ftdi_data_output_reg[15]_1[12]
    SLICE_X2Y156         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[12]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.642     6.266                         ft600_send_recv/CLK
    SLICE_X2Y156         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[12]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.647ns (routing 0.096ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.471ns (routing 0.001ns, distribution 0.470ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.647     1.659                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y143         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.698 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.059     1.757                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X0Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.471     1.051                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.647ns (routing 0.096ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.471ns (routing 0.001ns, distribution 0.470ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.647     1.659                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y143         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.698 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.060     1.758                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X0Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.471     1.051                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X0Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.660ns (routing 0.096ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.660     1.671                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.710 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.079     1.789                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.482     1.062                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.055ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.643ns (routing 0.096ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.643     1.655                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y146         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.694 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.111     1.805                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.475     1.055                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y146         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.039ns (24.375%)  route 0.121ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.647ns (routing 0.096ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.647     1.659                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y143         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.698 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.121     1.819                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X1Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.067                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.039ns (22.807%)  route 0.132ns (77.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.592ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.647ns (routing 0.096ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.647     1.659                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X1Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y143         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.698 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.132     1.830                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X1Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     1.067                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.062ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.660ns (routing 0.096ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.660     1.671                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.710 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.120     1.830                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X3Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.482     1.062                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y145         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.171ns  (logic 0.039ns (22.807%)  route 0.132ns (77.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.052ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.654ns (routing 0.096ns, distribution 0.558ns)
  Clock Net Delay (Destination): 0.472ns (routing 0.001ns, distribution 0.471ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.654     1.666                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y144         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.705 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.132     1.837                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.472     1.052                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X2Y144         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.039ns (17.489%)  route 0.184ns (82.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.660ns (routing 0.096ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.660     1.671                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.710 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.184     1.894                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.484     1.065                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Destination:            input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.040ns (16.878%)  route 0.197ns (83.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.607ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.065ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Source):      0.660ns (routing 0.096ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.484ns (routing 0.001ns, distribution 0.483ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.660     1.671                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y143         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.711 r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.197     1.908                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     0.372 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.372 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.580 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.484     1.065                         input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y143         FDRE                                         r  pblock_1             input_memory_fifo/input_cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 1.452ns (16.602%)  route 7.294ns (83.398%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        7.294     7.808    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.937     8.746 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.746    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ftdi_rstn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.997ns  (logic 0.579ns (14.474%)  route 3.419ns (85.526%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        3.419     3.568    ftdi_rstn_o_OBUF
    E10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.429     3.997 r  ftdi_rstn_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.997    ftdi_rstn_o
    E10                                                               r  ftdi_rstn_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ftdi_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.040ns  (logic 0.795ns (38.974%)  route 1.245ns (61.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.747     6.664                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     6.744 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           1.245     7.989                         led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.715     8.704 r                       led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.704                         led_o[0]
    H11                                                               r                       led_o[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.012ns  (logic 0.790ns (39.276%)  route 1.222ns (60.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.747     6.664                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     6.741 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           1.222     7.963                         led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.713     8.676 r                       led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.676                         led_o[1]
    J11                                                               r                       led_o[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.004ns  (logic 0.805ns (40.159%)  route 1.199ns (59.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.747     6.664                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     6.744 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           1.199     7.943                         led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.725     8.667 r                       led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.667                         led_o[3]
    G11                                                               r                       led_o[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.937ns  (logic 0.801ns (41.350%)  route 1.136ns (58.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.747ns (routing 0.001ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.552     5.552 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.552                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.552 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.888                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.916 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.747     6.664                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     6.744 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           1.136     7.880                         led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.721     8.601 r                       led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.601                         led_o[2]
    J10                                                               r                       led_o[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.925ns  (logic 0.425ns (45.972%)  route 0.500ns (54.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.421     5.776                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     5.816 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[2]/Q
                         net (fo=1, routed)           0.500     6.316                         led_o_OBUF[2]
    J10                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.385     6.701 r                       led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.701                         led_o[2]
    J10                                                               r                       led_o[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.428ns (44.825%)  route 0.527ns (55.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.421     5.776                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     5.815 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[3]/Q
                         net (fo=1, routed)           0.527     6.342                         led_o_OBUF[3]
    G11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.389     6.731 r                       led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.731                         led_o[3]
    G11                                                               r                       led_o[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.959ns  (logic 0.417ns (43.482%)  route 0.542ns (56.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.421     5.776                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     5.815 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[1]/Q
                         net (fo=1, routed)           0.542     6.357                         led_o_OBUF[1]
    J11                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.378     6.734 r                       led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.734                         led_o[1]
    J11                                                               r                       led_o[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 ft600_send_recv/reg_LED_data_out_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.974ns  (logic 0.421ns (43.206%)  route 0.553ns (56.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.421ns (routing 0.000ns, distribution 0.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.187     5.187 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.187                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.187 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     5.338                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.355 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.421     5.776                         ft600_send_recv/CLK
    SLICE_X1Y155         FDCE                                         r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X1Y155         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     5.817 r  pblock_1             ft600_send_recv/reg_LED_data_out_reg[0]/Q
                         net (fo=1, routed)           0.553     6.370                         led_o_OBUF[0]
    H11                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.380     6.749 r                       led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.749                         led_o[0]
    H11                                                               r                       led_o[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_sys_clk_mmcm

Max Delay          6231 Endpoints
Min Delay          6231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[55]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.003ns  (logic 0.595ns (6.604%)  route 8.408ns (93.396%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.653     7.168                         ft600_send_recv/E[0]
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.220 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     8.149                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.177 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.826     9.003                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X12Y136        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[55]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.067     2.915                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X12Y136        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/pixel_reg_x_reg[55]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.003ns  (logic 0.595ns (6.604%)  route 8.408ns (93.396%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.653     7.168                         ft600_send_recv/E[0]
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.220 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     8.149                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.177 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.826     9.003                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X12Y136        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[8]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.067     2.915                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X12Y136        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[8]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.003ns  (logic 0.595ns (6.604%)  route 8.408ns (93.396%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.067ns (routing 0.155ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.653     7.168                         ft600_send_recv/E[0]
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.220 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     8.149                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.177 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.826     9.003                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X12Y136        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[9]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.067     2.915                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X12Y136        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/sum_x_reg[9]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.001ns  (logic 0.595ns (6.606%)  route 8.406ns (93.394%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.653     7.168                         ft600_send_recv/E[0]
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.220 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     8.149                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.177 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.824     9.001                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X10Y135        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.065     2.913                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X10Y135        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.001ns  (logic 0.595ns (6.606%)  route 8.406ns (93.394%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.653     7.168                         ft600_send_recv/E[0]
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.220 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     8.149                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.177 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.824     9.001                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X10Y135        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.065     2.913                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X10Y135        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.001ns  (logic 0.595ns (6.606%)  route 8.406ns (93.394%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.653     7.168                         ft600_send_recv/E[0]
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.220 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     8.149                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.177 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.824     9.001                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X10Y135        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.065     2.913                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X10Y135        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.001ns  (logic 0.595ns (6.606%)  route 8.406ns (93.394%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.653     7.168                         ft600_send_recv/E[0]
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.220 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     8.149                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.177 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.824     9.001                         gen_image_statistics.image_statistics_core/gradient_core/sobel_x_px8_reg[0]_0
    SLICE_X10Y135        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.065     2.913                         gen_image_statistics.image_statistics_core/gradient_core/clk_out1
    SLICE_X10Y135        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/gradient_core/dsp2_tmp_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[48]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.001ns  (logic 0.595ns (6.606%)  route 8.406ns (93.394%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.653     7.168                         ft600_send_recv/E[0]
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.220 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     8.149                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.177 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.824     9.001                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X10Y135        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[48]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.065     2.913                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X10Y135        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[48]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[56]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.001ns  (logic 0.595ns (6.606%)  route 8.406ns (93.394%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.653     7.168                         ft600_send_recv/E[0]
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.220 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     8.149                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.177 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.824     9.001                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X10Y135        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[56]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.065     2.913                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X10Y135        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[56]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[64]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.001ns  (logic 0.595ns (6.606%)  route 8.406ns (93.394%))
  Logic Levels:           4  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.071ns
  Clock Net Delay (Destination): 1.065ns (routing 0.155ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.653     7.168                         ft600_send_recv/E[0]
    SLICE_X9Y128         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     7.220 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2/O
                         net (fo=5, routed)           0.929     8.149                         ft600_send_recv/ready_to_send_posedge_o_reg_1_bufg_place
    BUFGCE_X0Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.177 f  pblock_1             ft600_send_recv/pixel_counter_x[15]_i_2__2_bufg_place/O
                         net (fo=1294, routed)        0.824     9.001                         gen_image_statistics.image_statistics_core/input_sipo/valid_o_reg_0
    SLICE_X10Y135        FDCE                                         f  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[64]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.079     0.079                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.825                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.849 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       1.065     2.913                         gen_image_statistics.image_statistics_core/input_sipo/clk_out1
    SLICE_X10Y135        FDCE                                         r  pblock_1             gen_image_statistics.image_statistics_core/input_sipo/gen_shift_reg.data_x_reg[64]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/pixel_divider/pixel_o_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.150ns (26.191%)  route 0.422ns (73.809%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.767ns (routing 0.108ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        0.422     0.571                         lossy_comp_core/core_2/pixel_divider/corrected_data_reg[95]_0[0]
    SLICE_X11Y203        FDCE                                         f  pblock_1             lossy_comp_core/core_2/pixel_divider/pixel_o_reg[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.767     1.438                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X11Y203        FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/pixel_o_reg[24]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/pixel_divider/corrected_data_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.150ns (24.658%)  route 0.457ns (75.342%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        0.457     0.607                         lossy_comp_core/core_2/pixel_divider/corrected_data_reg[95]_0[0]
    SLICE_X7Y199         FDRE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/corrected_data_reg[51]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.764     1.435                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X7Y199         FDRE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/corrected_data_reg[51]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/pixel_divider/corrected_data_reg[75]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.150ns (24.658%)  route 0.457ns (75.342%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.764ns (routing 0.108ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        0.457     0.607                         lossy_comp_core/core_2/pixel_divider/corrected_data_reg[95]_0[0]
    SLICE_X7Y199         FDRE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/corrected_data_reg[75]/CE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.764     1.435                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X7Y199         FDRE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/corrected_data_reg[75]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/pixel_divider/pixel_o_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.150ns (23.316%)  route 0.492ns (76.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        0.492     0.642                         lossy_comp_core/core_2/pixel_divider/corrected_data_reg[95]_0[0]
    SLICE_X9Y199         FDCE                                         f  pblock_1             lossy_comp_core/core_2/pixel_divider/pixel_o_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.774     1.445                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X9Y199         FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/pixel_o_reg[11]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/pixel_divider/pixel_o_reg[49]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.150ns (23.316%)  route 0.492ns (76.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        0.492     0.642                         lossy_comp_core/core_2/pixel_divider/corrected_data_reg[95]_0[0]
    SLICE_X9Y199         FDCE                                         f  pblock_1             lossy_comp_core/core_2/pixel_divider/pixel_o_reg[49]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.774     1.445                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X9Y199         FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/pixel_o_reg[49]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/pixel_divider/pixel_o_reg[71]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.150ns (23.316%)  route 0.492ns (76.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        0.492     0.642                         lossy_comp_core/core_2/pixel_divider/corrected_data_reg[95]_0[0]
    SLICE_X9Y199         FDCE                                         f  pblock_1             lossy_comp_core/core_2/pixel_divider/pixel_o_reg[71]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.774     1.445                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X9Y199         FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/pixel_o_reg[71]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/pixel_divider/pixel_o_reg[72]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.150ns (23.316%)  route 0.492ns (76.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        0.492     0.642                         lossy_comp_core/core_2/pixel_divider/corrected_data_reg[95]_0[0]
    SLICE_X9Y199         FDCE                                         f  pblock_1             lossy_comp_core/core_2/pixel_divider/pixel_o_reg[72]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.774     1.445                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X9Y199         FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/pixel_o_reg[72]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/pixel_divider/shifted_pixels_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.150ns (23.316%)  route 0.492ns (76.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        0.492     0.642                         lossy_comp_core/core_2/pixel_divider/corrected_data_reg[95]_0[0]
    SLICE_X9Y199         FDCE                                         f  pblock_1             lossy_comp_core/core_2/pixel_divider/shifted_pixels_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.774     1.445                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X9Y199         FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/shifted_pixels_reg[11]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/pixel_divider/shifted_pixels_reg[49]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.150ns (23.316%)  route 0.492ns (76.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        0.492     0.642                         lossy_comp_core/core_2/pixel_divider/corrected_data_reg[95]_0[0]
    SLICE_X9Y199         FDCE                                         f  pblock_1             lossy_comp_core/core_2/pixel_divider/shifted_pixels_reg[49]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.774     1.445                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X9Y199         FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/shifted_pixels_reg[49]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            lossy_comp_core/core_2/pixel_divider/shifted_pixels_reg[71]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_mmcm  {rise@0.000ns fall@1.429ns period=2.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.150ns (23.316%)  route 0.492ns (76.684%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.774ns (routing 0.108ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        0.492     0.642                         lossy_comp_core/core_2/pixel_divider/corrected_data_reg[95]_0[0]
    SLICE_X9Y199         FDCE                                         f  pblock_1             lossy_comp_core/core_2/pixel_divider/shifted_pixels_reg[71]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out1_sys_clk_mmcm rise edge)
                                                      0.000     0.000 r                       
    D19                                               0.000     0.000 r                       sysclk_p (IN)
                         net (fo=0)                   0.100     0.100                         clocking_gen.sys_clk/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559                         clocking_gen.sys_clk/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  pblock_1             clocking_gen.sys_clk/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781                         clocking_gen.sys_clk/inst/clk_in1_sys_clk_mmcm
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  pblock_1             clocking_gen.sys_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652                         clocking_gen.sys_clk/inst/clk_out1_sys_clk_mmcm
    BUFGCE_X0Y81         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  pblock_1             clocking_gen.sys_clk/inst/clkout1_buf/O
    X0Y3 (CLOCK_ROOT)    net (fo=13654, routed)       0.774     1.445                         lossy_comp_core/core_2/pixel_divider/clk_out1
    SLICE_X9Y199         FDCE                                         r  pblock_1             lossy_comp_core/core_2/pixel_divider/shifted_pixels_reg[71]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ftdi_clk

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.643ns  (logic 0.656ns (8.577%)  route 6.987ns (91.423%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.681ns (routing 0.001ns, distribution 0.680ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.432     6.946                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X3Y141         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     7.087 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.556     7.643                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y30         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.681     1.305                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y30         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.489ns  (logic 0.656ns (8.753%)  route 6.834ns (91.247%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.664ns (routing 0.001ns, distribution 0.663ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.432     6.946                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X3Y141         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     7.087 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.402     7.489                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ram_rstram_b
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.664     1.288                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X3Y141         FDRE                                         r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.479ns  (logic 0.656ns (8.765%)  route 6.823ns (91.235%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.690ns (routing 0.001ns, distribution 0.689ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 f                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 f                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 f                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.432     6.946                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt
    SLICE_X3Y141         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     7.087 r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=3, routed)           0.392     7.479                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk rise edge)
                                                      0.000     0.000 r                       
    E13                                               0.000     0.000 r                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     0.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     0.302 r                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.302 r                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.624 r                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.690     1.314                         input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y29         RAMB36E2                                     r  pblock_1             input_memory_fifo/pixel_hold_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/read_counter_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.515ns (7.217%)  route 6.615ns (92.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 6.267 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.615     7.129                         output_memory/lopt
    SLICE_X1Y147         FDCE                                         f  pblock_1             output_memory/read_counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.643     6.267                         output_memory/CLK
    SLICE_X1Y147         FDCE                                         r  pblock_1             output_memory/read_counter_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/read_counter_reg[2]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.515ns (7.217%)  route 6.615ns (92.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 6.267 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.615     7.129                         output_memory/lopt
    SLICE_X1Y147         FDCE                                         f  pblock_1             output_memory/read_counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.643     6.267                         output_memory/CLK
    SLICE_X1Y147         FDCE                                         r  pblock_1             output_memory/read_counter_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/read_counter_reg[3]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.515ns (7.217%)  route 6.615ns (92.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 6.267 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.615     7.129                         output_memory/lopt
    SLICE_X1Y147         FDCE                                         f  pblock_1             output_memory/read_counter_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.643     6.267                         output_memory/CLK
    SLICE_X1Y147         FDCE                                         r  pblock_1             output_memory/read_counter_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/read_counter_reg[5]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.129ns  (logic 0.515ns (7.217%)  route 6.615ns (92.783%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 6.267 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.615     7.129                         output_memory/lopt
    SLICE_X1Y147         FDCE                                         f  pblock_1             output_memory/read_counter_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.643     6.267                         output_memory/CLK
    SLICE_X1Y147         FDCE                                         r  pblock_1             output_memory/read_counter_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[0]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.126ns  (logic 0.515ns (7.220%)  route 6.612ns (92.780%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.612     7.126                         ft600_send_recv/E[0]
    SLICE_X1Y147         FDCE                                         f  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.642     6.266                         ft600_send_recv/CLK
    SLICE_X1Y147         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/reg_ftdi_data_output_reg[1]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.126ns  (logic 0.515ns (7.220%)  route 6.612ns (92.780%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.612     7.126                         ft600_send_recv/E[0]
    SLICE_X1Y147         FDCE                                         f  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.642     6.266                         ft600_send_recv/CLK
    SLICE_X1Y147         FDCE                                         r  pblock_1             ft600_send_recv/reg_ftdi_data_output_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            output_memory/read_counter_reg[4]/CLR
                            (recovery check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.126ns  (logic 0.515ns (7.220%)  route 6.612ns (92.780%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 6.266 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        6.612     7.126                         output_memory/lopt
    SLICE_X1Y147         FDCE                                         f  pblock_1             output_memory/read_counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.302     5.302 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.302                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.302 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     5.600                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.624 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.642     6.266                         output_memory/CLK
    SLICE_X1Y147         FDCE                                         r  pblock_1             output_memory/read_counter_reg[4]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[12]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.284ns  (logic 0.150ns (6.549%)  route 2.134ns (93.451%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns = ( 6.063 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        2.134     2.284                         ft600_send_recv/E[0]
    SLICE_X2Y165         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.482     6.063                         ft600_send_recv/CLK
    SLICE_X2Y165         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[13]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.284ns  (logic 0.150ns (6.549%)  route 2.134ns (93.451%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 6.067 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        2.134     2.284                         ft600_send_recv/E[0]
    SLICE_X2Y165         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     6.067                         ft600_send_recv/CLK
    SLICE_X2Y165         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[14]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.284ns  (logic 0.150ns (6.549%)  route 2.134ns (93.451%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 6.067 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        2.134     2.284                         ft600_send_recv/E[0]
    SLICE_X2Y165         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     6.067                         ft600_send_recv/CLK
    SLICE_X2Y165         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[7]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.284ns  (logic 0.150ns (6.549%)  route 2.134ns (93.451%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 6.067 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        2.134     2.284                         ft600_send_recv/E[0]
    SLICE_X2Y165         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     6.067                         ft600_send_recv/CLK
    SLICE_X2Y165         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[8]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.284ns  (logic 0.150ns (6.549%)  route 2.134ns (93.451%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.067ns = ( 6.067 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        2.134     2.284                         ft600_send_recv/E[0]
    SLICE_X2Y165         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.486     6.067                         ft600_send_recv/CLK
    SLICE_X2Y165         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[0]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.291ns  (logic 0.150ns (6.529%)  route 2.141ns (93.471%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns = ( 6.071 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.490ns (routing 0.001ns, distribution 0.489ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        2.141     2.291                         ft600_send_recv/E[0]
    SLICE_X1Y165         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.490     6.071                         ft600_send_recv/CLK
    SLICE_X1Y165         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[10]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.305ns  (logic 0.150ns (6.491%)  route 2.155ns (93.509%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 6.054 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        2.155     2.305                         ft600_send_recv/E[0]
    SLICE_X2Y164         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.474     6.054                         ft600_send_recv/CLK
    SLICE_X2Y164         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[11]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.305ns  (logic 0.150ns (6.491%)  route 2.155ns (93.509%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 6.054 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        2.155     2.305                         ft600_send_recv/E[0]
    SLICE_X2Y164         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.474     6.054                         ft600_send_recv/CLK
    SLICE_X2Y164         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[15]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.305ns  (logic 0.150ns (6.491%)  route 2.155ns (93.509%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 6.054 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        2.155     2.305                         ft600_send_recv/E[0]
    SLICE_X2Y164         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.474     6.054                         ft600_send_recv/CLK
    SLICE_X2Y164         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            ft600_send_recv/led_update_counter_reg[9]/CLR
                            (removal check against rising-edge clock ftdi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.305ns  (logic 0.150ns (6.491%)  route 2.155ns (93.509%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.054ns = ( 6.054 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    E22                                               0.000     0.000 r                       rst_i (IN)
                         net (fo=0)                   0.000     0.000                         rst_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r                       rst_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150                         rst_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r                       rst_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=5040, routed)        2.155     2.305                         ft600_send_recv/E[0]
    SLICE_X2Y164         FDCE                                         f  pblock_1             ft600_send_recv/led_update_counter_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------------

                         (clock ftdi_clk fall edge)
                                                      5.000     5.000 f                       
    E13                                               0.000     5.000 f                       ftdi_clk_i (IN)
                         net (fo=0)                   0.000     5.000                         ftdi_clk_i_IBUF_inst/I
    E13                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.372     5.372 f                       ftdi_clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.372                         ftdi_clk_i_IBUF_inst/OUT
    E13                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.372 f                       ftdi_clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     5.561                         ftdi_clk_i_IBUF
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.580 f                       ftdi_clk_i_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=272, routed)         0.474     6.054                         ft600_send_recv/CLK
    SLICE_X2Y164         FDCE                                         r  pblock_1             ft600_send_recv/led_update_counter_reg[9]/C  (IS_INVERTED)





