{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580432027005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580432027005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 18:53:46 2020 " "Processing started: Thu Jan 30 18:53:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580432027005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432027005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_spart -c lab1_spart " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_spart -c lab1_spart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432027005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580432027530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580432027530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spart.v 1 1 " "Found 1 design units, including 1 entities, in source file spart.v" { { "Info" "ISGN_ENTITY_NAME" "1 spart " "Found entity 1: spart" {  } { { "spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/spart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432034807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432034807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_spart.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_spart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_spart " "Found entity 1: lab1_spart" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432034813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432034813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "driver.v 1 1 " "Found 1 design units, including 1 entities, in source file driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 driver " "Found entity 1: driver" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432034817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432034817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_generator " "Found entity 1: baud_rate_generator" {  } { { "baud_rate_generator.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/baud_rate_generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432034820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432034820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file transmit_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_buffer " "Found entity 1: transmit_buffer" {  } { { "transmit_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/transmit_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432034826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432034826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file receive_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 receive_buffer " "Found entity 1: receive_buffer" {  } { { "receive_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/receive_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580432034832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432034832 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_bus spart.v(38) " "Verilog HDL Implicit Net warning at spart.v(38): created implicit net for \"data_bus\"" {  } { { "spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/spart.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432034833 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_bus receive_buffer.v(49) " "Verilog HDL Implicit Net warning at receive_buffer.v(49): created implicit net for \"data_bus\"" {  } { { "receive_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/receive_buffer.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432034833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_spart " "Elaborating entity \"lab1_spart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580432034872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spart spart:spart0 " "Elaborating entity \"spart\" for hierarchy \"spart:spart0\"" {  } { { "lab1_spart.v" "spart0" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432034902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_generator spart:spart0\|baud_rate_generator:_gen_baudy " "Elaborating entity \"baud_rate_generator\" for hierarchy \"spart:spart0\|baud_rate_generator:_gen_baudy\"" {  } { { "spart.v" "_gen_baudy" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/spart.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432034913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 baud_rate_generator.v(24) " "Verilog HDL assignment warning at baud_rate_generator.v(24): truncated value with size 32 to match size of target (16)" {  } { { "baud_rate_generator.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/baud_rate_generator.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432034914 "|lab1_spart|spart:spart0|baud_rate_generator:_gen_baudy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit_buffer spart:spart0\|transmit_buffer:_transmit_buffy " "Elaborating entity \"transmit_buffer\" for hierarchy \"spart:spart0\|transmit_buffer:_transmit_buffy\"" {  } { { "spart.v" "_transmit_buffy" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/spart.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432034933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 transmit_buffer.v(36) " "Verilog HDL assignment warning at transmit_buffer.v(36): truncated value with size 12 to match size of target (8)" {  } { { "transmit_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/transmit_buffer.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432034934 "|lab1_spart|spart:spart0|transmit_buffer:_transmit_buffy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transmit_buffer.v(55) " "Verilog HDL assignment warning at transmit_buffer.v(55): truncated value with size 32 to match size of target (4)" {  } { { "transmit_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/transmit_buffer.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432034934 "|lab1_spart|spart:spart0|transmit_buffer:_transmit_buffy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 transmit_buffer.v(63) " "Verilog HDL assignment warning at transmit_buffer.v(63): truncated value with size 12 to match size of target (8)" {  } { { "transmit_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/transmit_buffer.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432034934 "|lab1_spart|spart:spart0|transmit_buffer:_transmit_buffy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_buffer spart:spart0\|receive_buffer:_vampire_receiver " "Elaborating entity \"receive_buffer\" for hierarchy \"spart:spart0\|receive_buffer:_vampire_receiver\"" {  } { { "spart.v" "_vampire_receiver" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/spart.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432034948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bus receive_buffer.v(49) " "Verilog HDL or VHDL warning at receive_buffer.v(49): object \"data_bus\" assigned a value but never read" {  } { { "receive_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/receive_buffer.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1580432034948 "|lab1_spart|spart:spart0|receive_buffer:_vampire_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receive_buffer.v(19) " "Verilog HDL assignment warning at receive_buffer.v(19): truncated value with size 32 to match size of target (4)" {  } { { "receive_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/receive_buffer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432034948 "|lab1_spart|spart:spart0|receive_buffer:_vampire_receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 receive_buffer.v(49) " "Verilog HDL assignment warning at receive_buffer.v(49): truncated value with size 12 to match size of target (1)" {  } { { "receive_buffer.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/receive_buffer.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432034949 "|lab1_spart|spart:spart0|receive_buffer:_vampire_receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "driver driver:driver0 " "Elaborating entity \"driver\" for hierarchy \"driver:driver0\"" {  } { { "lab1_spart.v" "driver0" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432035008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 driver.v(41) " "Verilog HDL assignment warning at driver.v(41): truncated value with size 32 to match size of target (16)" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580432035008 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "driver.v(82) " "Verilog HDL Case Statement information at driver.v(82): all case item expressions in this case statement are onehot" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1580432035009 "|lab1_spart|driver:driver0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nxt_state driver.v(82) " "Verilog HDL Always Construct warning at driver.v(82): inferring latch(es) for variable \"nxt_state\", which holds its previous value in one or more paths through the always construct" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580432035009 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.100 driver.v(82) " "Inferred latch for \"nxt_state.100\" at driver.v(82)" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432035009 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.011 driver.v(82) " "Inferred latch for \"nxt_state.011\" at driver.v(82)" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432035009 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.010 driver.v(82) " "Inferred latch for \"nxt_state.010\" at driver.v(82)" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432035010 "|lab1_spart|driver:driver0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nxt_state.000 driver.v(82) " "Inferred latch for \"nxt_state.000\" at driver.v(82)" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432035010 "|lab1_spart|driver:driver0"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[0\] " "Converted tri-state buffer \"databus\[0\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432035390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[1\] " "Converted tri-state buffer \"databus\[1\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432035390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[2\] " "Converted tri-state buffer \"databus\[2\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432035390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[3\] " "Converted tri-state buffer \"databus\[3\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432035390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[4\] " "Converted tri-state buffer \"databus\[4\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432035390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[5\] " "Converted tri-state buffer \"databus\[5\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432035390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[6\] " "Converted tri-state buffer \"databus\[6\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432035390 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "databus\[7\] " "Converted tri-state buffer \"databus\[7\]\" feeding internal logic into a wire" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 42 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1580432035390 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1580432035390 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1580432035537 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1580432035550 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1580432035550 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1580432035551 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1580432035551 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "driver:driver0\|nxt_state.000_230 " "Latch driver:driver0\|nxt_state.000_230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA driver:driver0\|state.010 " "Ports D and ENA on the latch are fed by the same signal driver:driver0\|state.010" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1580432035552 ""}  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1580432035552 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "driver:driver0\|nxt_state.011_210 " "Latch driver:driver0\|nxt_state.011_210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA driver:driver0\|state.000 " "Ports D and ENA on the latch are fed by the same signal driver:driver0\|state.000" {  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1580432035552 ""}  } { { "driver.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/driver.v" 82 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1580432035552 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432035577 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1580432035577 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1580432035577 "|lab1_spart|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1580432035577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1580432035649 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] GPIO\[5\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"GPIO\[5\]\" cannot be tri-stated" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 26 -1 0 } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1580432035771 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1580432035832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1580432036040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580432036040 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1580432036188 "|lab1_spart|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1580432036188 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "181 " "Implemented 181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1580432036189 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1580432036189 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1580432036189 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1580432036189 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1580432036189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580432036218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 18:53:56 2020 " "Processing ended: Thu Jan 30 18:53:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580432036218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580432036218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580432036218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580432036218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1580432037596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580432037600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 18:53:57 2020 " "Processing started: Thu Jan 30 18:53:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580432037600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1580432037600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1_spart -c lab1_spart " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1_spart -c lab1_spart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1580432037600 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1580432038319 ""}
{ "Info" "0" "" "Project  = lab1_spart" {  } {  } 0 0 "Project  = lab1_spart" 0 0 "Fitter" 0 0 1580432038320 ""}
{ "Info" "0" "" "Revision = lab1_spart" {  } {  } 0 0 "Revision = lab1_spart" 0 0 "Fitter" 0 0 1580432038321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1580432038447 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580432038447 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1_spart 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab1_spart\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580432038457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580432038506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580432038506 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580432038898 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1580432038978 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580432039319 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1580432049439 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 49 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 49 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1580432049623 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1580432049623 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580432049624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580432049644 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580432049645 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580432049646 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580432049647 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580432049648 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580432049648 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1580432050476 ""}
{ "Info" "ISTA_SDC_FOUND" "lab1_spart.SDC " "Reading SDC File: 'lab1_spart.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580432050477 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab1_spart.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at lab1_spart.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580432050479 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab1_spart.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at lab1_spart.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580432050479 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580432050479 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab1_spart.sdc 16 altera_reserved_tdi port " "Ignored filter at lab1_spart.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580432050480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab1_spart.sdc 16 altera_reserved_tck clock " "Ignored filter at lab1_spart.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580432050480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab1_spart.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at lab1_spart.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580432050480 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580432050480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab1_spart.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at lab1_spart.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580432050480 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab1_spart.sdc 17 altera_reserved_tms port " "Ignored filter at lab1_spart.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580432050480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab1_spart.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at lab1_spart.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580432050480 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580432050480 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab1_spart.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at lab1_spart.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580432050481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab1_spart.sdc 18 altera_reserved_tdo port " "Ignored filter at lab1_spart.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580432050481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab1_spart.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at lab1_spart.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580432050481 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580432050481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab1_spart.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at lab1_spart.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580432050481 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1580432050481 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "driver:driver0\|state.000 " "Node: driver:driver0\|state.000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch driver:driver0\|nxt_state.011_210 driver:driver0\|state.000 " "Latch driver:driver0\|nxt_state.011_210 is being clocked by driver:driver0\|state.000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1580432050482 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1580432050482 "|lab1_spart|driver:driver0|state.000"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1580432050483 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1580432050484 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580432050484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580432050484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580432050484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580432050484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580432050484 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1580432050484 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1580432050484 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580432050496 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1580432050497 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580432050497 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580432050682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580432055275 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1580432055652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580432057724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580432058931 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580432059300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580432059300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580432060585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1580432063701 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580432063701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1580432063953 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1580432063953 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580432063953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580432063957 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1580432066472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580432066511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580432066951 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580432066951 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580432067372 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580432070016 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "lab1_spart.v" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1580432070342 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1580432070342 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.fit.smsg " "Generated suppressed messages file C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580432070417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6775 " "Peak virtual memory: 6775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580432070968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 18:54:30 2020 " "Processing ended: Thu Jan 30 18:54:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580432070968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580432070968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580432070968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580432070968 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1580432072039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580432072045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 18:54:31 2020 " "Processing started: Thu Jan 30 18:54:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580432072045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1580432072045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab1_spart -c lab1_spart " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1_spart -c lab1_spart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1580432072045 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1580432072785 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1580432079039 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580432079448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 18:54:39 2020 " "Processing ended: Thu Jan 30 18:54:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580432079448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580432079448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580432079448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1580432079448 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1580432080069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1580432080607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580432080612 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 18:54:40 2020 " "Processing started: Thu Jan 30 18:54:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580432080612 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1580432080612 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab1_spart -c lab1_spart " "Command: quartus_sta lab1_spart -c lab1_spart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1580432080612 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1580432080733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1580432081481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1580432081481 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432081521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432081521 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1580432081978 ""}
{ "Info" "ISTA_SDC_FOUND" "lab1_spart.SDC " "Reading SDC File: 'lab1_spart.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1580432082011 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab1_spart.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at lab1_spart.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab1_spart.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at lab1_spart.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580432082014 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab1_spart.sdc 16 altera_reserved_tdi port " "Ignored filter at lab1_spart.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab1_spart.sdc 16 altera_reserved_tck clock " "Ignored filter at lab1_spart.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab1_spart.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at lab1_spart.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580432082014 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab1_spart.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at lab1_spart.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab1_spart.sdc 17 altera_reserved_tms port " "Ignored filter at lab1_spart.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab1_spart.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at lab1_spart.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580432082015 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab1_spart.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at lab1_spart.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab1_spart.sdc 18 altera_reserved_tdo port " "Ignored filter at lab1_spart.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab1_spart.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at lab1_spart.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1580432082015 ""}  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab1_spart.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at lab1_spart.sdc(18): Argument -clock is not an object ID" {  } { { "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" "" { Text "C:/Users/ECE_STUDENT/Desktop/jan-30-yly2/554MiniProject1/lab1_spart.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1580432082016 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1580432082016 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "driver:driver0\|state.000 " "Node: driver:driver0\|state.000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch driver:driver0\|nxt_state.011_210 driver:driver0\|state.000 " "Latch driver:driver0\|nxt_state.011_210 is being clocked by driver:driver0\|state.000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1580432082020 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1580432082020 "|lab1_spart|driver:driver0|state.000"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580432082021 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1580432082022 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1580432082035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.846 " "Worst-case setup slack is 16.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432082056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432082056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.846               0.000 CLOCK_50  " "   16.846               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432082056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432082056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.258 " "Worst-case hold slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432082062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432082062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 CLOCK_50  " "    0.258               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432082062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432082062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1580432082067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1580432082072 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.221 " "Worst-case minimum pulse width slack is 9.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432082079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432082079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.221               0.000 CLOCK_50  " "    9.221               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432082079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432082079 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1580432082096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1580432082132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1580432083036 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "driver:driver0\|state.000 " "Node: driver:driver0\|state.000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch driver:driver0\|nxt_state.011_210 driver:driver0\|state.000 " "Latch driver:driver0\|nxt_state.011_210 is being clocked by driver:driver0\|state.000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1580432083103 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1580432083103 "|lab1_spart|driver:driver0|state.000"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580432083103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.934 " "Worst-case setup slack is 16.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432083115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432083115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.934               0.000 CLOCK_50  " "   16.934               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432083115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432083115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432083123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432083123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 CLOCK_50  " "    0.242               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432083123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432083123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1580432083129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1580432083137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.278 " "Worst-case minimum pulse width slack is 9.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432083142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432083142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.278               0.000 CLOCK_50  " "    9.278               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432083142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432083142 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1580432083152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1580432083299 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1580432084066 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "driver:driver0\|state.000 " "Node: driver:driver0\|state.000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch driver:driver0\|nxt_state.011_210 driver:driver0\|state.000 " "Latch driver:driver0\|nxt_state.011_210 is being clocked by driver:driver0\|state.000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1580432084130 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1580432084130 "|lab1_spart|driver:driver0|state.000"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580432084130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.243 " "Worst-case setup slack is 18.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.243               0.000 CLOCK_50  " "   18.243               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432084135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLOCK_50  " "    0.152               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432084140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1580432084145 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1580432084152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.100 " "Worst-case minimum pulse width slack is 9.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.100               0.000 CLOCK_50  " "    9.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432084162 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1580432084172 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "driver:driver0\|state.000 " "Node: driver:driver0\|state.000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch driver:driver0\|nxt_state.011_210 driver:driver0\|state.000 " "Latch driver:driver0\|nxt_state.011_210 is being clocked by driver:driver0\|state.000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1580432084323 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1580432084323 "|lab1_spart|driver:driver0|state.000"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1580432084323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.374 " "Worst-case setup slack is 18.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.374               0.000 CLOCK_50  " "   18.374               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432084329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CLOCK_50  " "    0.143               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432084334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1580432084339 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1580432084346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.065 " "Worst-case minimum pulse width slack is 9.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.065               0.000 CLOCK_50  " "    9.065               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1580432084351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1580432084351 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1580432086178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1580432086179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5180 " "Peak virtual memory: 5180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580432086259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 18:54:46 2020 " "Processing ended: Thu Jan 30 18:54:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580432086259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580432086259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580432086259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1580432086259 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 155 s " "Quartus Prime Full Compilation was successful. 0 errors, 155 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1580432086962 ""}
