# system info Computer_System_tb on 2021.11.15.12:11:01
system_info:
name,value
DEVICE,EP4CE115F29C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1636999829
#
#
# Files generated for Computer_System_tb on 2021.11.15.12:11:01
files:
filepath,kind,attributes,module,is_top
Computer_System/testbench/Computer_System_tb/simulation/Computer_System_tb.v,VERILOG,,Computer_System_tb,true
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System.v,VERILOG,,Computer_System,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0004,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0004.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0005,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0005.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0005,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0006,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0006.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0006,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0007,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0007.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0007,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0008,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0008.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0008,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0009,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0009.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0009,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0010,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0010.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0010,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0011,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0011.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0011,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0012,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0012.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0012,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0013,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0013.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0013,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0014,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0014.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0014,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0015,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0015.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0015,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0016,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0016.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0016,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0017,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_conduit_bfm_0017.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0017,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_sdram_partner_module.v,VERILOG,,altera_sdram_partner_module,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_serial_bus_controller.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_slow_clock_generator.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_dc2.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_d5m.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_lcm.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_ltm.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_ob_de1_soc.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_ob_de2i_150.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_ob_de10_standard.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_ob_audio.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_AV_Config.v,VERILOG,,Computer_System_AV_Config,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Audio_Subsystem.v,VERILOG,,Computer_System_Audio_Subsystem,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_character_lcd_communication.v,VERILOG,,Computer_System_Char_LCD_16x2,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_character_lcd_initialization.v,VERILOG,,Computer_System_Char_LCD_16x2,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Char_LCD_16x2.v,VERILOG,,Computer_System_Char_LCD_16x2,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Expansion_JP5.v,VERILOG,,Computer_System_Expansion_JP5,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Altera_UP_Flash_Memory_IP_Core_Avalon_Interface.vhd,VHDL,,Altera_UP_Flash_Memory_IP_Core_Avalon_Interface,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Altera_UP_Flash_Memory_Controller.vhd,VHDL,,Altera_UP_Flash_Memory_IP_Core_Avalon_Interface,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Altera_UP_Flash_Memory_IP_Core_Standalone.vhd,VHDL,,Altera_UP_Flash_Memory_IP_Core_Avalon_Interface,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Altera_UP_Flash_Memory_User_Interface.vhd,VHDL,,Altera_UP_Flash_Memory_IP_Core_Avalon_Interface,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/gcd_ci.sv,SYSTEM_VERILOG,,gcd_ci,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Green_LEDs.v,VERILOG,,Computer_System_Green_LEDs,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_HEX3_HEX0.v,VERILOG,,Computer_System_HEX3_HEX0,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Interval_Timer.v,VERILOG,,Computer_System_Interval_Timer,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_irda_counters.v,VERILOG,,Computer_System_IrDA,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_irda_in_deserializer.v,VERILOG,,Computer_System_IrDA,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_irda_out_serializer.v,VERILOG,,Computer_System_IrDA,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_sync_fifo.v,VERILOG,,Computer_System_IrDA,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_IrDA.v,VERILOG,,Computer_System_IrDA,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_JTAG_UART.v,VERILOG,,Computer_System_JTAG_UART,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_JTAG_to_FPGA_Bridge.v,VERILOG,,Computer_System_JTAG_to_FPGA_Bridge,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Nios2.v,VERILOG,,Computer_System_Nios2,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Nios2_2nd_Core.v,VERILOG,,Computer_System_Nios2_2nd_Core,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/fpoint_wrapper.v,VERILOG,,fpoint_wrapper,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/fpoint_qsys.v,VERILOG,,fpoint_wrapper,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/fpoint_hw_qsys.v,VERILOG,,fpoint_wrapper,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_ps2.v,VERILOG,,Computer_System_PS2_Port,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_ps2_command_out.v,VERILOG,,Computer_System_PS2_Port,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/altera_up_ps2_data_in.v,VERILOG,,Computer_System_PS2_Port,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_PS2_Port.v,VERILOG,,Computer_System_PS2_Port,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Pushbuttons.v,VERILOG,,Computer_System_Pushbuttons,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_Red_LEDs.v,VERILOG,,Computer_System_Red_LEDs,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_SDRAM.v,VERILOG,,Computer_System_SDRAM,false
Computer_System/testbench/Computer_System_tb/simulation/submodules/Computer_System_SDRAM_test_component.v,VERILOG,,Computer_System_SDRAM,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Computer_System_tb.Computer_System_inst,Computer_System
Computer_System_tb.Computer_System_inst.AV_Config,Computer_System_AV_Config
Computer_System_tb.Computer_System_inst.Audio_Subsystem,Computer_System_Audio_Subsystem
Computer_System_tb.Computer_System_inst.Audio_Subsystem.Audio,Computer_System_Audio_Subsystem_Audio
Computer_System_tb.Computer_System_inst.Audio_Subsystem.Audio_PLL,Computer_System_Audio_Subsystem_Audio_PLL
Computer_System_tb.Computer_System_inst.Audio_Subsystem.rst_controller,altera_reset_controller
Computer_System_tb.Computer_System_inst.Char_LCD_16x2,Computer_System_Char_LCD_16x2
Computer_System_tb.Computer_System_inst.Expansion_JP5,Computer_System_Expansion_JP5
Computer_System_tb.Computer_System_inst.Flash,Altera_UP_Flash_Memory_IP_Core_Avalon_Interface
Computer_System_tb.Computer_System_inst.GCD_CI_0,gcd_ci
Computer_System_tb.Computer_System_inst.Green_LEDs,Computer_System_Green_LEDs
Computer_System_tb.Computer_System_inst.HEX3_HEX0,Computer_System_HEX3_HEX0
Computer_System_tb.Computer_System_inst.HEX7_HEX4,Computer_System_HEX3_HEX0
Computer_System_tb.Computer_System_inst.Interval_Timer,Computer_System_Interval_Timer
Computer_System_tb.Computer_System_inst.Interval_Timer_2,Computer_System_Interval_Timer
Computer_System_tb.Computer_System_inst.Interval_Timer_2nd_Core,Computer_System_Interval_Timer
Computer_System_tb.Computer_System_inst.Interval_Timer_2nd_Core_2,Computer_System_Interval_Timer
Computer_System_tb.Computer_System_inst.IrDA,Computer_System_IrDA
Computer_System_tb.Computer_System_inst.JTAG_UART,Computer_System_JTAG_UART
Computer_System_tb.Computer_System_inst.JTAG_UART_2nd_Core,Computer_System_JTAG_UART
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge,Computer_System_JTAG_to_FPGA_Bridge
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.timing_adt,Computer_System_JTAG_to_FPGA_Bridge_timing_adt
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.fifo,altera_avalon_sc_fifo
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.b2p,altera_avalon_st_bytes_to_packets
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.p2b,altera_avalon_st_packets_to_bytes
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.transacto,altera_avalon_packets_to_master
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.b2p_adapter,Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.p2b_adapter,Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter
Computer_System_tb.Computer_System_inst.JTAG_to_FPGA_Bridge.rst_controller,altera_reset_controller
Computer_System_tb.Computer_System_inst.Nios2,Computer_System_Nios2
Computer_System_tb.Computer_System_inst.Nios2.cpu,Computer_System_Nios2_cpu
Computer_System_tb.Computer_System_inst.Nios2_2nd_Core,Computer_System_Nios2_2nd_Core
Computer_System_tb.Computer_System_inst.Nios2_2nd_Core.cpu,Computer_System_Nios2_2nd_Core_cpu
Computer_System_tb.Computer_System_inst.Nios2_2nd_Core_Floating_Point,fpoint_wrapper
Computer_System_tb.Computer_System_inst.Nios2_Floating_Point,fpoint_wrapper
Computer_System_tb.Computer_System_inst.PS2_Port,Computer_System_PS2_Port
Computer_System_tb.Computer_System_inst.PS2_Port_Dual,Computer_System_PS2_Port
Computer_System_tb.Computer_System_inst.Pushbuttons,Computer_System_Pushbuttons
Computer_System_tb.Computer_System_inst.Red_LEDs,Computer_System_Red_LEDs
Computer_System_tb.Computer_System_inst.SDRAM,Computer_System_SDRAM
Computer_System_tb.Computer_System_inst.SD_Card,Altera_UP_SD_Card_Avalon_Interface
Computer_System_tb.Computer_System_inst.SRAM,Computer_System_SRAM
Computer_System_tb.Computer_System_inst.Serial_Port,Computer_System_Serial_Port
Computer_System_tb.Computer_System_inst.Slider_Switches,Computer_System_Slider_Switches
Computer_System_tb.Computer_System_inst.SysID,Computer_System_SysID
Computer_System_tb.Computer_System_inst.System_PLL,Computer_System_System_PLL
Computer_System_tb.Computer_System_inst.USB,Computer_System_USB
Computer_System_tb.Computer_System_inst.VGA_Subsystem,Computer_System_VGA_Subsystem
Computer_System_tb.Computer_System_inst.Video_In_Subsystem,Computer_System_Video_In_Subsystem
Computer_System_tb.Computer_System_inst.Video_PLL,Computer_System_Video_PLL
Computer_System_tb.Computer_System_inst.Nios2_custom_instruction_master_translator,altera_customins_master_translator
Computer_System_tb.Computer_System_inst.Nios2_2nd_Core_custom_instruction_master_translator,altera_customins_master_translator
Computer_System_tb.Computer_System_inst.Nios2_custom_instruction_master_comb_xconnect,Computer_System_Nios2_custom_instruction_master_comb_xconnect
Computer_System_tb.Computer_System_inst.Nios2_custom_instruction_master_comb_slave_translator0,altera_customins_slave_translator
Computer_System_tb.Computer_System_inst.Nios2_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
Computer_System_tb.Computer_System_inst.Nios2_2nd_Core_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
Computer_System_tb.Computer_System_inst.Nios2_custom_instruction_master_multi_xconnect,Computer_System_Nios2_custom_instruction_master_multi_xconnect
Computer_System_tb.Computer_System_inst.Nios2_2nd_Core_custom_instruction_master_multi_xconnect,Computer_System_Nios2_custom_instruction_master_multi_xconnect
Computer_System_tb.Computer_System_inst.mm_interconnect_0,Computer_System_mm_interconnect_0
Computer_System_tb.Computer_System_inst.irq_mapper,Computer_System_irq_mapper
Computer_System_tb.Computer_System_inst.irq_mapper_001,Computer_System_irq_mapper
Computer_System_tb.Computer_System_inst.rst_controller,altera_reset_controller
Computer_System_tb.Computer_System_inst.rst_controller_001,altera_reset_controller
Computer_System_tb.Computer_System_inst.rst_controller_002,altera_reset_controller
Computer_System_tb.Computer_System_inst_audio_bfm,altera_conduit_bfm
Computer_System_tb.Computer_System_inst_audio_pll_ref_clk_bfm,altera_avalon_clock_source
Computer_System_tb.Computer_System_inst_system_pll_ref_clk_bfm,altera_avalon_clock_source
Computer_System_tb.Computer_System_inst_video_pll_ref_clk_bfm,altera_avalon_clock_source
Computer_System_tb.SDRAM_my_partner_clk_bfm,altera_avalon_clock_source
Computer_System_tb.Computer_System_inst_audio_pll_ref_reset_bfm,altera_avalon_reset_source
Computer_System_tb.Computer_System_inst_system_pll_ref_reset_bfm,altera_avalon_reset_source
Computer_System_tb.Computer_System_inst_video_pll_ref_reset_bfm,altera_avalon_reset_source
Computer_System_tb.Computer_System_inst_av_config_bfm,altera_conduit_bfm_0002
Computer_System_tb.Computer_System_inst_char_lcd_bfm,altera_conduit_bfm_0003
Computer_System_tb.Computer_System_inst_expansion_jp5_bfm,altera_conduit_bfm_0004
Computer_System_tb.Computer_System_inst_flash_bfm,altera_conduit_bfm_0005
Computer_System_tb.Computer_System_inst_green_leds_bfm,altera_conduit_bfm_0006
Computer_System_tb.Computer_System_inst_hex3_hex0_bfm,altera_conduit_bfm_0007
Computer_System_tb.Computer_System_inst_hex7_hex4_bfm,altera_conduit_bfm_0007
Computer_System_tb.Computer_System_inst_irda_bfm,altera_conduit_bfm_0008
Computer_System_tb.Computer_System_inst_serial_port_bfm,altera_conduit_bfm_0008
Computer_System_tb.Computer_System_inst_ps2_port_bfm,altera_conduit_bfm_0009
Computer_System_tb.Computer_System_inst_ps2_port_dual_bfm,altera_conduit_bfm_0009
Computer_System_tb.Computer_System_inst_pushbuttons_bfm,altera_conduit_bfm_0010
Computer_System_tb.Computer_System_inst_red_leds_bfm,altera_conduit_bfm_0011
Computer_System_tb.Computer_System_inst_sd_card_bfm,altera_conduit_bfm_0012
Computer_System_tb.Computer_System_inst_slider_switches_bfm,altera_conduit_bfm_0013
Computer_System_tb.Computer_System_inst_sram_bfm,altera_conduit_bfm_0014
Computer_System_tb.Computer_System_inst_usb_bfm,altera_conduit_bfm_0015
Computer_System_tb.Computer_System_inst_vga_bfm,altera_conduit_bfm_0016
Computer_System_tb.Computer_System_inst_video_in_bfm,altera_conduit_bfm_0017
Computer_System_tb.SDRAM_my_partner,altera_sdram_partner_module
