{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542135090756 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542135090765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 16:51:30 2018 " "Processing started: Tue Nov 13 16:51:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542135090765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542135090765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Titanic2 -c Titanic2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Titanic2 -c Titanic2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542135090765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542135091937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542135091937 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ARCHITECTURE\";  expecting \"end\", or \"begin\", or a declaration statement Titanic2.vhd(10) " "VHDL syntax error at Titanic2.vhd(10) near text \"ARCHITECTURE\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542135109184 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "Titanic2 Titanic2.vhd(15) " "VHDL syntax error at Titanic2.vhd(15): name used in construct must match previously specified name \"Titanic2\"" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 15 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542135109185 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Titanic2 Titanic2.vhd(4) " "Ignored construct Titanic2 at Titanic2.vhd(4) due to previous errors" {  } { { "Titanic2.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/Titanic2.vhd" 4 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1542135109185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "titanic2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file titanic2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542135109186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sum4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUM4-SOMA4_BH " "Found design unit 1: SUM4-SOMA4_BH" {  } { { "SUM4.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/SUM4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542135109222 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUM4 " "Found entity 1: SUM4" {  } { { "SUM4.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/SUM4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542135109222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542135109222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM16-ROM_BH " "Found design unit 1: ROM16-ROM_BH" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/ROM16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542135109225 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM16 " "Found entity 1: ROM16" {  } { { "ROM16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/ROM16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542135109225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542135109225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGBANK16-REGBANK16_BH " "Found design unit 1: REGBANK16-REGBANK16_BH" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542135109227 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGBANK16 " "Found entity 1: REGBANK16" {  } { { "REGBANK16.vhd" "" { Text "C:/Users/Victor/Documents/Titanic2/REGBANK16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542135109227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542135109227 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542135109504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 13 16:51:49 2018 " "Processing ended: Tue Nov 13 16:51:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542135109504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542135109504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542135109504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542135109504 ""}
