INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/UART/UART.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/UART/UART.srcs/sim_1/new/uart_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Testbench
