<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: adpctl_data Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('unionadpctl__data.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">adpctl_data Union Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a55c12424da077175a2d11dbc3b7bcf47"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionadpctl__data.html#a55c12424da077175a2d11dbc3b7bcf47">d32</a></td></tr>
<tr class="separator:a55c12424da077175a2d11dbc3b7bcf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db84a8386b90666eba77f36f5ec34d9"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ad0b1733cfa374a75f7a83445e53a23b0"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#a43f90727f5cbc709cef33efcb40145c4">prb_dschg</a>:2</td></tr>
<tr class="separator:ad0b1733cfa374a75f7a83445e53a23b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbfcb38efd4b93078974043c9a92ff7"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#abc6b2746f477ccd163fb2c74e48dd32f">prb_delta</a>:2</td></tr>
<tr class="separator:addbfcb38efd4b93078974043c9a92ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444d5878280f50df960a7a48391d527b"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#ae17c8797659cb4b4dcf2af0fb80f3842">prb_per</a>:2</td></tr>
<tr class="separator:a444d5878280f50df960a7a48391d527b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30acd0830f94d262995f2789a4283487"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#a03519677bd84646ac0bc93a4f3023942">rtim</a>:11</td></tr>
<tr class="separator:a30acd0830f94d262995f2789a4283487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b4092abc5a0eb86b194bfc5363be12"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#a8d7599e9bb3b67bd0aecd494e83013a2">enaprb</a>:1</td></tr>
<tr class="separator:a52b4092abc5a0eb86b194bfc5363be12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239b9f0eedce7702413fa2dcb02a1b1a"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#ae9bb3c9b13d4089db232b2b1163dc8f0">enasns</a>:1</td></tr>
<tr class="separator:a239b9f0eedce7702413fa2dcb02a1b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c172a76347854dcf12ed40ecd8377a"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#a06b1f7ee44e024120ec2846c5df7e427">adpres</a>:1</td></tr>
<tr class="separator:a31c172a76347854dcf12ed40ecd8377a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80f590148aa28f068dcbdbd25253625"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#ad1588e88590a7915dd3b6bf3f9d34b64">adpen</a>:1</td></tr>
<tr class="separator:aa80f590148aa28f068dcbdbd25253625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51db14aea6ce3f0a11af48fc5fa83aae"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#afae0281ad9d3f970a648d80e0dbef8df">adp_prb_int</a>:1</td></tr>
<tr class="separator:a51db14aea6ce3f0a11af48fc5fa83aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79fcf1bdb13cfeefee38d3fcc9e118d"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#ae7efc0638cc4c51f492ff7dbd9671480">adp_sns_int</a>:1</td></tr>
<tr class="separator:aa79fcf1bdb13cfeefee38d3fcc9e118d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e3e4529ca39d323a08c79594d7737ba"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#a8b1ee417af0481b3d5debc531cc2b07b">adp_tmout_int</a>:1</td></tr>
<tr class="separator:a4e3e4529ca39d323a08c79594d7737ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76866ad7d942b03f3b3bbe033988b00"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#a0b6aadbf78f285a3936b9b6a4e2cfdff">adp_prb_int_msk</a>:1</td></tr>
<tr class="separator:aa76866ad7d942b03f3b3bbe033988b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e0b057cbb67ce1bfadcebb7663a6bb"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#afc9c389a7d738b15c6a331b3f8ec8d5e">adp_sns_int_msk</a>:1</td></tr>
<tr class="separator:a65e0b057cbb67ce1bfadcebb7663a6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0dc8ca57bb8e5e2e3117b70633af83e"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#a3b3e341752a509adc50fdb6e051899ad">adp_tmout_int_msk</a>:1</td></tr>
<tr class="separator:ad0dc8ca57bb8e5e2e3117b70633af83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7dde9c1d5ca5fb06968458277d39624"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#aefbc0f0c135d1c374ecd04f4836d2482">ar</a>:2</td></tr>
<tr class="separator:ae7dde9c1d5ca5fb06968458277d39624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72cc8a27885fe72438e794b782cf20ac"><td class="memItemLeft" >&#160;&#160;&#160;unsigned&#160;&#160;&#160;<a class="el" href="unionadpctl__data.html#a4c5f19fa4ce5835d0cb4ca4eebde210d">reserved29_31</a>:3</td></tr>
<tr class="separator:a72cc8a27885fe72438e794b782cf20ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db84a8386b90666eba77f36f5ec34d9"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionadpctl__data.html#a4db84a8386b90666eba77f36f5ec34d9">b</a></td></tr>
<tr class="separator:a4db84a8386b90666eba77f36f5ec34d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This union represents the bit fields of the Core ADP Timer, Control and Status Register (ADPTIMCTLSTS). Set the bits using bit fields then write the <em>d32</em> value to the register. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01009">1009</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="afae0281ad9d3f970a648d80e0dbef8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae0281ad9d3f970a648d80e0dbef8df">&#9670;&nbsp;</a></span>adp_prb_int</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::adp_prb_int</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADP Probe Interrupt (ADP_PRB_INT) When this bit is set, it means that the VBUS voltage is greater than VADP_PRB or VADP_PRB is reached. This bit is valid only if OTG_Ver = 1'b1. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01078">1078</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="a0b6aadbf78f285a3936b9b6a4e2cfdff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b6aadbf78f285a3936b9b6a4e2cfdff">&#9670;&nbsp;</a></span>adp_prb_int_msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::adp_prb_int_msk</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADP Probe Interrupt Mask (ADP_PRB_INT_MSK) When this bit is set, it unmasks the interrupt due to ADP_PRB_INT. This bit is valid only if OTG_Ver = 1'b1. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01099">1099</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="ae7efc0638cc4c51f492ff7dbd9671480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7efc0638cc4c51f492ff7dbd9671480">&#9670;&nbsp;</a></span>adp_sns_int</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::adp_sns_int</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADP Sense Interrupt (ADP_SNS_INT) When this bit is set, it means that the VBUS voltage is greater than VADP_SNS value or VADP_SNS is reached. This bit is valid only if OTG_Ver = 1'b1. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01085">1085</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="afc9c389a7d738b15c6a331b3f8ec8d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc9c389a7d738b15c6a331b3f8ec8d5e">&#9670;&nbsp;</a></span>adp_sns_int_msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::adp_sns_int_msk</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADP Sense Interrupt Mask (ADP_SNS_INT_MSK) When this bit is set, it unmasks the interrupt due to ADP_SNS_INT. This bit is valid only if OTG_Ver = 1'b1. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01104">1104</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="a8b1ee417af0481b3d5debc531cc2b07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b1ee417af0481b3d5debc531cc2b07b">&#9670;&nbsp;</a></span>adp_tmout_int</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::adp_tmout_int</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADP Tomeout Interrupt (ADP_TMOUT_INT) This bit is relevant only for an ADP probe. When this bit is set, it means that the ramp time has completed ie ADPCTL.RTIM has reached its terminal value of 0x7FF. This is a debug feature that allows software to read the ramp time after each cycle. This bit is valid only if OTG_Ver = 1'b1. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01094">1094</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="a3b3e341752a509adc50fdb6e051899ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b3e341752a509adc50fdb6e051899ad">&#9670;&nbsp;</a></span>adp_tmout_int_msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::adp_tmout_int_msk</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADP Timoeout Interrupt Mask (ADP_TMOUT_MSK) When this bit is set, it unmasks the interrupt due to ADP_TMOUT_INT. This bit is valid only if OTG_Ver = 1'b1. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01109">1109</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="ad1588e88590a7915dd3b6bf3f9d34b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1588e88590a7915dd3b6bf3f9d34b64">&#9670;&nbsp;</a></span>adpen</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::adpen</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADP Enable (ADPEn) When set, the core performs either ADP probing or sensing based on EnaPrb or EnaSns. This bit is valid only if OTG_Ver = 1'b1. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01072">1072</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="a06b1f7ee44e024120ec2846c5df7e427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b1f7ee44e024120ec2846c5df7e427">&#9670;&nbsp;</a></span>adpres</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::adpres</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>ADP Reset (ADPRes) When set, ADP controller is reset. This bit is valid only if OTG_Ver = 1'b1. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01066">1066</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="aefbc0f0c135d1c374ecd04f4836d2482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefbc0f0c135d1c374ecd04f4836d2482">&#9670;&nbsp;</a></span>ar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::ar</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Access Request 2'b00 - Read/Write Valid (updated by the core) 2'b01 - Read 2'b00 - Write 2'b00 - Reserved </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01116">1116</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="a4db84a8386b90666eba77f36f5ec34d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db84a8386b90666eba77f36f5ec34d9">&#9670;&nbsp;</a></span>b</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }  adpctl_data::b</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>register bits </p>

</div>
</div>
<a id="a55c12424da077175a2d11dbc3b7bcf47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c12424da077175a2d11dbc3b7bcf47">&#9670;&nbsp;</a></span>d32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t adpctl_data::d32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>raw register data </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01011">1011</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="a8d7599e9bb3b67bd0aecd494e83013a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d7599e9bb3b67bd0aecd494e83013a2">&#9670;&nbsp;</a></span>enaprb</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::enaprb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Probe (EnaPrb) When programmed to 1'b1, the core performs a probe operation. This bit is valid only if OTG_Ver = 1'b1. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01056">1056</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="ae9bb3c9b13d4089db232b2b1163dc8f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9bb3c9b13d4089db232b2b1163dc8f0">&#9670;&nbsp;</a></span>enasns</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::enasns</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enable Sense (EnaSns) When programmed to 1'b1, the core performs a Sense operation. This bit is valid only if OTG_Ver = 1'b1. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01061">1061</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="abc6b2746f477ccd163fb2c74e48dd32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc6b2746f477ccd163fb2c74e48dd32f">&#9670;&nbsp;</a></span>prb_delta</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::prb_delta</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Probe Delta (PRB_DELTA) These bits set the resolution for RTIM value. The bits are defined in units of 32 kHz clock cycles as follows: 2'b00 - 1 cycles 2'b01 - 2 cycles 2'b10 - 3 cycles 2'b11 - 4 cycles For example if this value is chosen to 2'b01, it means that RTIM increments for every 3(three) 32Khz clock cycles. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01033">1033</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="a43f90727f5cbc709cef33efcb40145c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f90727f5cbc709cef33efcb40145c4">&#9670;&nbsp;</a></span>prb_dschg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::prb_dschg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Probe Discharge (PRB_DSCHG) These bits set the times for TADP_DSCHG. These bits are defined as follows: 2'b00 - 4 msec 2'b01 - 8 msec 2'b10 - 16 msec 2'b11 - 32 msec </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01022">1022</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="ae17c8797659cb4b4dcf2af0fb80f3842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae17c8797659cb4b4dcf2af0fb80f3842">&#9670;&nbsp;</a></span>prb_per</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::prb_per</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Probe Period (PRB_PER) These bits sets the TADP_PRD as shown in Figure 4 as follows: 2'b00 - 0.625 to 0.925 sec (typical 0.775 sec) 2'b01 - 1.25 to 1.85 sec (typical 1.55 sec) 2'b10 - 1.9 to 2.6 sec (typical 2.275 sec) 2'b11 - Reserved </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01041">1041</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="a4c5f19fa4ce5835d0cb4ca4eebde210d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c5f19fa4ce5835d0cb4ca4eebde210d">&#9670;&nbsp;</a></span>reserved29_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::reserved29_31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01118">1118</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
<a id="a03519677bd84646ac0bc93a4f3023942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03519677bd84646ac0bc93a4f3023942">&#9670;&nbsp;</a></span>rtim</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned adpctl_data::rtim</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>These bits capture the latest time it took for VBUS to ramp from VADP_SINK to VADP_PRB. The bits are defined in units of 32 kHz clock cycles as follows: 0x000 - 1 cycles 0x001 - 2 cycles 0x002 - 3 cycles etc 0x7FF - 2048 cycles A time of 1024 cycles at 32 kHz corresponds to a time of 32 msec. </p>

<p class="definition">Definition at line <a class="el" href="xmc__usbd__regs_8h_source.html#l01051">1051</a> of file <a class="el" href="xmc__usbd__regs_8h_source.html">xmc_usbd_regs.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
