<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='422' ll='436' type='bool llvm::TargetRegisterInfo::regsOverlap(unsigned int regA, unsigned int regB) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='420'>/// Returns true if the two registers are equal or alias each other.
  /// The registers may be virtual registers.</doc>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='424' u='c' c='_ZN4llvm22CriticalAntiDepBreaker24findSuitableFreeRegisterESt23_Rb_tree_const_iteratorISt4pairIKjPNS_14MachineOperandEEES7_jjPKNS_19TargetRegisterClas1629196'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='617' u='c' c='_ZN4llvm22CriticalAntiDepBreaker21BreakAntiDependenciesERKSt6vectorINS_5SUnitESaIS2_EENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES9_jRS1_7404272'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='288' u='c' c='_ZN12_GLOBAL__N_118ImplicitNullChecks10canReorderEPKN4llvm12MachineInstrES4_'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='443' u='c' c='_ZN12_GLOBAL__N_118ImplicitNullChecks12canHoistInstEPN4llvm12MachineInstrEjNS1_8ArrayRefIS3_EEPNS1_17MachineBasicBlockERS3_'/>
<use f='llvm/llvm/lib/CodeGen/ImplicitNullChecks.cpp' l='602' u='c' c='_ZN12_GLOBAL__N_118ImplicitNullChecks25analyzeBlockForNullChecksERN4llvm17MachineBasicBlockERNS1_15SmallVectorImplINS0_9NullCheckEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1408' u='c' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='1463' u='c' c='_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoEjNS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='228' u='c' c='_ZNK12_GLOBAL__N_110MachineCSE22isPhysDefTriviallyDeadEjN4llvm26MachineInstrBundleIteratorIKNS1_12MachineInstrELb0EEES5_'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='361' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation18hasImplicitOverlapERKN4llvm12MachineInstrERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='457' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation18CopyPropagateBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='957' u='c' c='_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxEjbPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1013' u='c' c='_ZNK4llvm12MachineInstr25findRegisterDefOperandIdxEjbbPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1858' u='c' c='_ZN4llvm12MachineInstr18clearRegisterKillsEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='1963' u='c' c='_ZN4llvm12MachineInstr21setPhysRegsDeadExceptENS_8ArrayRefIjEERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='336' u='c' c='_ZN4llvm26MachineOperandIteratorBase14analyzePhysRegEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/ProcessImplicitDefs.cpp' l='105' u='c' c='_ZN12_GLOBAL__N_119ProcessImplicitDefs18processImplicitDefEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='419' u='c' c='_ZN12_GLOBAL__N_112Interference22createInterferenceEdgeERN4llvm4PBQP8RegAlloc11PBQPRAGraphEjjRNS1_8DenseMapISt4pairIPKNS3_16AllowedRegVectorESA_ESt10s9506904'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='572' u='c' c='_ZL22isACalleeSavedRegisterjRKN4llvm18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2859' u='c' c='_ZL28canClobberReachingPhysRegUsePKN4llvm5SUnitES2_PN12_GLOBAL__N_117ScheduleDAGRRListEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='2898' u='c' c='_ZL21canClobberPhysRegDefsPKN4llvm5SUnitES2_PKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='567' u='c' c='_ZL17regsAreCompatiblejjPKN4llvm18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='574' u='c' c='_ZL14regOverlapsSetRKN4llvm15SmallVectorImplIjEEjPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='426' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter16expandCopyBundleERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='196' u='c' c='_ZN4llvm21A57ChainingConstraint23addIntraChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1728' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt19FixInvalidRegPairOpERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1729' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt19FixInvalidRegPairOpERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1813' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt21LoadStoreMultipleOptiERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2125' u='c' c='_ZL25IsSafeAndProfitableToMovebjN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES2_RNS_15SmallPtrSetImplIPS1_EERNS_8SmallSetIjLj4ESt4lessIj16525984'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZElimCompare.cpp' l='156' u='c' c='_ZN12_GLOBAL__N_118SystemZElimCompare16getRegReferencesERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='1990' u='c' c='_ZNK4llvm16X86FrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
