Classic Timing Analyzer report for tube
Fri Jan 19 08:26:04 2018
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                     ;
+------------------------------+-------+---------------+-------------+------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.664 ns   ; A[0] ; LED7S[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To       ;
+-------+-------------------+-----------------+------+----------+
; N/A   ; None              ; 13.664 ns       ; A[0] ; LED7S[3] ;
; N/A   ; None              ; 13.325 ns       ; A[1] ; LED7S[3] ;
; N/A   ; None              ; 13.321 ns       ; A[0] ; LED7S[0] ;
; N/A   ; None              ; 13.318 ns       ; A[0] ; LED7S[4] ;
; N/A   ; None              ; 13.033 ns       ; A[2] ; LED7S[3] ;
; N/A   ; None              ; 12.978 ns       ; A[1] ; LED7S[4] ;
; N/A   ; None              ; 12.972 ns       ; A[0] ; LED7S[6] ;
; N/A   ; None              ; 12.952 ns       ; A[0] ; LED7S[1] ;
; N/A   ; None              ; 12.944 ns       ; A[1] ; LED7S[0] ;
; N/A   ; None              ; 12.942 ns       ; A[0] ; LED7S[5] ;
; N/A   ; None              ; 12.915 ns       ; A[0] ; LED7S[2] ;
; N/A   ; None              ; 12.832 ns       ; A[3] ; LED7S[3] ;
; N/A   ; None              ; 12.698 ns       ; A[2] ; LED7S[0] ;
; N/A   ; None              ; 12.686 ns       ; A[2] ; LED7S[4] ;
; N/A   ; None              ; 12.629 ns       ; A[1] ; LED7S[6] ;
; N/A   ; None              ; 12.618 ns       ; A[1] ; LED7S[1] ;
; N/A   ; None              ; 12.606 ns       ; A[1] ; LED7S[2] ;
; N/A   ; None              ; 12.603 ns       ; A[1] ; LED7S[5] ;
; N/A   ; None              ; 12.498 ns       ; A[3] ; LED7S[0] ;
; N/A   ; None              ; 12.488 ns       ; A[3] ; LED7S[4] ;
; N/A   ; None              ; 12.333 ns       ; A[2] ; LED7S[6] ;
; N/A   ; None              ; 12.325 ns       ; A[2] ; LED7S[1] ;
; N/A   ; None              ; 12.317 ns       ; A[2] ; LED7S[2] ;
; N/A   ; None              ; 12.311 ns       ; A[2] ; LED7S[5] ;
; N/A   ; None              ; 12.146 ns       ; A[3] ; LED7S[6] ;
; N/A   ; None              ; 12.131 ns       ; A[3] ; LED7S[1] ;
; N/A   ; None              ; 12.124 ns       ; A[3] ; LED7S[2] ;
; N/A   ; None              ; 12.114 ns       ; A[3] ; LED7S[5] ;
+-------+-------------------+-----------------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Jan 19 08:26:04 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tube -c tube --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "A[0]" to destination pin "LED7S[3]" is 13.664 ns
    Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_113; Fanout = 7; PIN Node = 'A[0]'
    Info: 2: + IC(7.234 ns) + CELL(0.624 ns) = 8.843 ns; Loc. = LCCOMB_X30_Y18_N22; Fanout = 1; COMB Node = 'WideOr3~0'
    Info: 3: + IC(1.565 ns) + CELL(3.256 ns) = 13.664 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'LED7S[3]'
    Info: Total cell delay = 4.865 ns ( 35.60 % )
    Info: Total interconnect delay = 8.799 ns ( 64.40 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Fri Jan 19 08:26:04 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


