

================================================================
== Vitis HLS Report for 'max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4'
================================================================
* Date:           Wed Mar 12 17:43:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       max_pooling_fprop2_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       17|       17|  56.100 ns|  56.100 ns|   16|   16|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_268_4  |       15|       15|        10|          6|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      668|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     1|        0|        5|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|      119|    -|
|Register             |        -|     -|      835|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      835|      792|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |dcmp_64ns_64ns_1_2_no_dsp_1_U1  |dcmp_64ns_64ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mul_17s_17s_17_1_1_U2           |mul_17s_17s_17_1_1           |        0|   1|  0|   5|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   1|  0|   5|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln268_fu_295_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln272_1_fu_192_p2   |         +|   0|  0|  17|          17|          17|
    |add_ln272_2_fu_187_p2   |         +|   0|  0|  17|          17|          17|
    |add_ln272_3_fu_196_p2   |         +|   0|  0|  17|          17|          17|
    |add_ln272_fu_183_p2     |         +|   0|  0|  17|          17|          17|
    |and_ln272_1_fu_318_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln272_2_fu_373_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln272_3_fu_379_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln272_fu_313_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_218        |       and|   0|  0|   2|           1|           1|
    |ap_condition_517        |       and|   0|  0|   2|           1|           1|
    |ap_condition_522        |       and|   0|  0|   2|           1|           1|
    |icmp_ln268_fu_169_p2    |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln272_1_fu_269_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln272_2_fu_275_p2  |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln272_3_fu_280_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln272_4_fu_351_p2  |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln272_5_fu_357_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln272_6_fu_285_p2  |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln272_7_fu_290_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln272_fu_263_p2    |      icmp|   0|  0|  18|          11|           2|
    |or_ln272_1_fu_309_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln272_2_fu_363_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln272_3_fu_369_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln272_fu_305_p2      |        or|   0|  0|   2|           1|           1|
    |max_value_2_fu_324_p3   |    select|   0|  0|  63|           1|          64|
    |max_value_3_fu_384_p3   |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 668|         462|         286|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |grp_fu_144_p0                |  14|          3|   64|        192|
    |grp_fu_144_p1                |  14|          3|   64|        192|
    |max_value_1_fu_62            |   9|          2|   64|        128|
    |n_fu_66                      |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 119|         25|  261|        655|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln272_2_reg_455                    |  17|   0|   17|          0|
    |add_ln272_3_reg_460                    |  17|   0|   17|          0|
    |ap_CS_fsm                              |   6|   0|    6|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |bitcast_ln272_1_reg_559                |  64|   0|   64|          0|
    |bitcast_ln272_reg_511                  |  64|   0|   64|          0|
    |c3_conv_layer_map_data_load_1_reg_490  |  64|   0|   64|          0|
    |c3_conv_layer_map_data_load_reg_475    |  64|   0|   64|          0|
    |empty_15_reg_449                       |  17|   0|   17|          0|
    |icmp_ln268_reg_445                     |   1|   0|    1|          0|
    |icmp_ln272_1_reg_522                   |   1|   0|    1|          0|
    |icmp_ln272_2_reg_527                   |   1|   0|    1|          0|
    |icmp_ln272_3_reg_532                   |   1|   0|    1|          0|
    |icmp_ln272_6_reg_537                   |   1|   0|    1|          0|
    |icmp_ln272_7_reg_542                   |   1|   0|    1|          0|
    |icmp_ln272_reg_517                     |   1|   0|    1|          0|
    |max_value_1_fu_62                      |  64|   0|   64|          0|
    |max_value_1_load_1_reg_505             |  64|   0|   64|          0|
    |max_value_2_reg_552                    |  64|   0|   64|          0|
    |n_1_reg_440                            |  64|   0|   64|          0|
    |n_fu_66                                |  64|   0|   64|          0|
    |sext_ln265_cast_reg_435                |  64|   0|   64|          0|
    |tmp_1_reg_480                          |  11|   0|   11|          0|
    |tmp_2_reg_547                          |   1|   0|    1|          0|
    |tmp_4_reg_495                          |  11|   0|   11|          0|
    |tmp_5_reg_565                          |   1|   0|    1|          0|
    |trunc_ln272_1_reg_485                  |  52|   0|   52|          0|
    |trunc_ln272_3_reg_500                  |  52|   0|   52|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 835|   0|  835|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+---------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4|  return value|
|ap_ce                            |   in|    1|  ap_ctrl_hs|  max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4|  return value|
|indvars_iv19_cast                |   in|   32|     ap_none|                             indvars_iv19_cast|        scalar|
|max_value                        |   in|   64|     ap_none|                                     max_value|        scalar|
|sext_ln265                       |   in|   32|     ap_none|                                    sext_ln265|        scalar|
|empty_7                          |   in|   17|     ap_none|                                       empty_7|        scalar|
|empty                            |   in|   17|     ap_none|                                         empty|        scalar|
|zext_ln267                       |   in|   17|     ap_none|                                    zext_ln267|        scalar|
|c3_conv_layer_map_data_address0  |  out|   17|   ap_memory|                        c3_conv_layer_map_data|         array|
|c3_conv_layer_map_data_ce0       |  out|    1|   ap_memory|                        c3_conv_layer_map_data|         array|
|c3_conv_layer_map_data_q0        |   in|   64|   ap_memory|                        c3_conv_layer_map_data|         array|
|c3_conv_layer_map_data_address1  |  out|   17|   ap_memory|                        c3_conv_layer_map_data|         array|
|c3_conv_layer_map_data_ce1       |  out|    1|   ap_memory|                        c3_conv_layer_map_data|         array|
|c3_conv_layer_map_data_q1        |   in|   64|   ap_memory|                        c3_conv_layer_map_data|         array|
|m_1                              |   in|   17|     ap_none|                                           m_1|        scalar|
|max_value_1_out                  |  out|   64|      ap_vld|                               max_value_1_out|       pointer|
|max_value_1_out_ap_vld           |  out|    1|      ap_vld|                               max_value_1_out|       pointer|
+---------------------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 6, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%max_value_1 = alloca i32 1" [../source/hls.cpp:267]   --->   Operation 13 'alloca' 'max_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [../source/hls.cpp:268]   --->   Operation 14 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_1_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %m_1"   --->   Operation 15 'read' 'm_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln267_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln267"   --->   Operation 16 'read' 'zext_ln267_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_6 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty"   --->   Operation 17 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_7 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %empty_7"   --->   Operation 18 'read' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln265_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln265"   --->   Operation 19 'read' 'sext_ln265_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%max_value_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %max_value"   --->   Operation 20 'read' 'max_value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvars_iv19_cast_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %indvars_iv19_cast"   --->   Operation 21 'read' 'indvars_iv19_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln265_cast = sext i32 %sext_ln265_read"   --->   Operation 22 'sext' 'sext_ln265_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvars_iv19_cast_cast = sext i32 %indvars_iv19_cast_read"   --->   Operation 23 'sext' 'indvars_iv19_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln268 = store i64 %indvars_iv19_cast_cast, i64 %n" [../source/hls.cpp:268]   --->   Operation 25 'store' 'store_ln268' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln267 = store i64 %max_value_read, i64 %max_value_1" [../source/hls.cpp:267]   --->   Operation 26 'store' 'store_ln267' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_270_5"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%n_1 = load i64 %n" [../source/hls.cpp:268]   --->   Operation 28 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%icmp_ln268 = icmp_eq  i64 %n_1, i64 %sext_ln265_cast" [../source/hls.cpp:268]   --->   Operation 29 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %VITIS_LOOP_270_5.split, void %for.inc56.exitStub" [../source/hls.cpp:268]   --->   Operation 30 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i64 %n_1" [../source/hls.cpp:268]   --->   Operation 31 'trunc' 'trunc_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.98ns)   --->   "%empty_15 = mul i17 %trunc_ln268, i17 %tmp_7" [../source/hls.cpp:268]   --->   Operation 32 'mul' 'empty_15' <Predicate = (!icmp_ln268)> <Delay = 1.98> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln272 = add i17 %empty_15, i17 %tmp_6" [../source/hls.cpp:272]   --->   Operation 33 'add' 'add_ln272' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln272_2 = add i17 %zext_ln267_read, i17 %add_ln272" [../source/hls.cpp:272]   --->   Operation 34 'add' 'add_ln272_2' <Predicate = (!icmp_ln268)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln272_1 = add i17 %empty_15, i17 %m_1_read" [../source/hls.cpp:272]   --->   Operation 35 'add' 'add_ln272_1' <Predicate = (!icmp_ln268)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln272_3 = add i17 %zext_ln267_read, i17 %add_ln272_1" [../source/hls.cpp:272]   --->   Operation 36 'add' 'add_ln272_3' <Predicate = (!icmp_ln268)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i17 %add_ln272_2" [../source/hls.cpp:272]   --->   Operation 37 'zext' 'zext_ln272' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%c3_conv_layer_map_data_addr = getelementptr i64 %c3_conv_layer_map_data, i64 0, i64 %zext_ln272" [../source/hls.cpp:272]   --->   Operation 38 'getelementptr' 'c3_conv_layer_map_data_addr' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (2.98ns)   --->   "%c3_conv_layer_map_data_load = load i17 %c3_conv_layer_map_data_addr" [../source/hls.cpp:272]   --->   Operation 39 'load' 'c3_conv_layer_map_data_load' <Predicate = (!icmp_ln268)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln272_1 = zext i17 %add_ln272_3" [../source/hls.cpp:272]   --->   Operation 40 'zext' 'zext_ln272_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%c3_conv_layer_map_data_addr_1 = getelementptr i64 %c3_conv_layer_map_data, i64 0, i64 %zext_ln272_1" [../source/hls.cpp:272]   --->   Operation 41 'getelementptr' 'c3_conv_layer_map_data_addr_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (2.98ns)   --->   "%c3_conv_layer_map_data_load_1 = load i17 %c3_conv_layer_map_data_addr_1" [../source/hls.cpp:272]   --->   Operation 42 'load' 'c3_conv_layer_map_data_load_1' <Predicate = (!icmp_ln268)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 43 [1/2] ( I:2.98ns O:2.98ns )   --->   "%c3_conv_layer_map_data_load = load i17 %c3_conv_layer_map_data_addr" [../source/hls.cpp:272]   --->   Operation 43 'load' 'c3_conv_layer_map_data_load' <Predicate = (!icmp_ln268)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %c3_conv_layer_map_data_load, i32 52, i32 62" [../source/hls.cpp:272]   --->   Operation 44 'partselect' 'tmp_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln272_1 = trunc i64 %c3_conv_layer_map_data_load" [../source/hls.cpp:272]   --->   Operation 45 'trunc' 'trunc_ln272_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 46 [1/2] ( I:2.98ns O:2.98ns )   --->   "%c3_conv_layer_map_data_load_1 = load i17 %c3_conv_layer_map_data_addr_1" [../source/hls.cpp:272]   --->   Operation 46 'load' 'c3_conv_layer_map_data_load_1' <Predicate = (!icmp_ln268)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 122880> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %c3_conv_layer_map_data_load_1, i32 52, i32 62" [../source/hls.cpp:272]   --->   Operation 47 'partselect' 'tmp_4' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln272_3 = trunc i64 %c3_conv_layer_map_data_load_1" [../source/hls.cpp:272]   --->   Operation 48 'trunc' 'trunc_ln272_3' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%max_value_1_load = load i64 %max_value_1"   --->   Operation 87 'load' 'max_value_1_load' <Predicate = (icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %max_value_1_out, i64 %max_value_1_load"   --->   Operation 88 'write' 'write_ln0' <Predicate = (icmp_ln268)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln268)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.01>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%max_value_1_load_1 = load i64 %max_value_1" [../source/hls.cpp:272]   --->   Operation 49 'load' 'max_value_1_load_1' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln272 = bitcast i64 %c3_conv_layer_map_data_load" [../source/hls.cpp:272]   --->   Operation 50 'bitcast' 'bitcast_ln272' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln272_2 = bitcast i64 %max_value_1_load_1" [../source/hls.cpp:272]   --->   Operation 51 'bitcast' 'bitcast_ln272_2' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln272_2, i32 52, i32 62" [../source/hls.cpp:272]   --->   Operation 52 'partselect' 'tmp' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln272 = trunc i64 %bitcast_ln272_2" [../source/hls.cpp:272]   --->   Operation 53 'trunc' 'trunc_ln272' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.73ns)   --->   "%icmp_ln272 = icmp_ne  i11 %tmp, i11 2047" [../source/hls.cpp:272]   --->   Operation 54 'icmp' 'icmp_ln272' <Predicate = (!icmp_ln268)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln272_1 = icmp_eq  i52 %trunc_ln272, i52 0" [../source/hls.cpp:272]   --->   Operation 55 'icmp' 'icmp_ln272_1' <Predicate = (!icmp_ln268)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.73ns)   --->   "%icmp_ln272_2 = icmp_ne  i11 %tmp_1, i11 2047" [../source/hls.cpp:272]   --->   Operation 56 'icmp' 'icmp_ln272_2' <Predicate = (!icmp_ln268)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.98ns)   --->   "%icmp_ln272_3 = icmp_eq  i52 %trunc_ln272_1, i52 0" [../source/hls.cpp:272]   --->   Operation 57 'icmp' 'icmp_ln272_3' <Predicate = (!icmp_ln268)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [2/2] (2.01ns)   --->   "%tmp_2 = fcmp_oge  i64 %max_value_1_load_1, i64 %bitcast_ln272" [../source/hls.cpp:272]   --->   Operation 58 'dcmp' 'tmp_2' <Predicate = (!icmp_ln268)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.73ns)   --->   "%icmp_ln272_6 = icmp_ne  i11 %tmp_4, i11 2047" [../source/hls.cpp:272]   --->   Operation 59 'icmp' 'icmp_ln272_6' <Predicate = (!icmp_ln268)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.98ns)   --->   "%icmp_ln272_7 = icmp_eq  i52 %trunc_ln272_3, i52 0" [../source/hls.cpp:272]   --->   Operation 60 'icmp' 'icmp_ln272_7' <Predicate = (!icmp_ln268)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.14ns)   --->   "%add_ln268 = add i64 %n_1, i64 1" [../source/hls.cpp:268]   --->   Operation 61 'add' 'add_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln268 = store i64 %add_ln268, i64 %n" [../source/hls.cpp:268]   --->   Operation 62 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 2.01>
ST_7 : Operation 63 [1/2] (2.01ns)   --->   "%tmp_2 = fcmp_oge  i64 %max_value_1_load_1, i64 %bitcast_ln272" [../source/hls.cpp:272]   --->   Operation 63 'dcmp' 'tmp_2' <Predicate = (!icmp_ln268)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.53>
ST_8 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_1)   --->   "%or_ln272 = or i1 %icmp_ln272_1, i1 %icmp_ln272" [../source/hls.cpp:272]   --->   Operation 64 'or' 'or_ln272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_1)   --->   "%or_ln272_1 = or i1 %icmp_ln272_3, i1 %icmp_ln272_2" [../source/hls.cpp:272]   --->   Operation 65 'or' 'or_ln272_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_1)   --->   "%and_ln272 = and i1 %tmp_2, i1 %or_ln272_1" [../source/hls.cpp:272]   --->   Operation 66 'and' 'and_ln272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln272_1 = and i1 %and_ln272, i1 %or_ln272" [../source/hls.cpp:272]   --->   Operation 67 'and' 'and_ln272_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.41ns) (out node of the LUT)   --->   "%max_value_2 = select i1 %and_ln272_1, i64 %max_value_1_load_1, i64 %bitcast_ln272" [../source/hls.cpp:272]   --->   Operation 68 'select' 'max_value_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.01>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln272_1 = bitcast i64 %c3_conv_layer_map_data_load_1" [../source/hls.cpp:272]   --->   Operation 69 'bitcast' 'bitcast_ln272_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [2/2] (2.01ns)   --->   "%tmp_5 = fcmp_oge  i64 %max_value_2, i64 %bitcast_ln272_1" [../source/hls.cpp:272]   --->   Operation 70 'dcmp' 'tmp_5' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.01>
ST_10 : Operation 71 [1/2] (2.01ns)   --->   "%tmp_5 = fcmp_oge  i64 %max_value_2, i64 %bitcast_ln272_1" [../source/hls.cpp:272]   --->   Operation 71 'dcmp' 'tmp_5' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.90>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln267 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../source/hls.cpp:267]   --->   Operation 72 'specpipeline' 'specpipeline_ln267' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln267 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [../source/hls.cpp:267]   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln267' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:268]   --->   Operation 74 'specloopname' 'specloopname_ln268' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln272_3 = bitcast i64 %max_value_2" [../source/hls.cpp:272]   --->   Operation 75 'bitcast' 'bitcast_ln272_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln272_3, i32 52, i32 62" [../source/hls.cpp:272]   --->   Operation 76 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln272_2 = trunc i64 %bitcast_ln272_3" [../source/hls.cpp:272]   --->   Operation 77 'trunc' 'trunc_ln272_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.73ns)   --->   "%icmp_ln272_4 = icmp_ne  i11 %tmp_3, i11 2047" [../source/hls.cpp:272]   --->   Operation 78 'icmp' 'icmp_ln272_4' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.98ns)   --->   "%icmp_ln272_5 = icmp_eq  i52 %trunc_ln272_2, i52 0" [../source/hls.cpp:272]   --->   Operation 79 'icmp' 'icmp_ln272_5' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_3)   --->   "%or_ln272_2 = or i1 %icmp_ln272_5, i1 %icmp_ln272_4" [../source/hls.cpp:272]   --->   Operation 80 'or' 'or_ln272_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_3)   --->   "%or_ln272_3 = or i1 %icmp_ln272_7, i1 %icmp_ln272_6" [../source/hls.cpp:272]   --->   Operation 81 'or' 'or_ln272_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln272_3)   --->   "%and_ln272_2 = and i1 %or_ln272_2, i1 %or_ln272_3" [../source/hls.cpp:272]   --->   Operation 82 'and' 'and_ln272_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln272_3 = and i1 %and_ln272_2, i1 %tmp_5" [../source/hls.cpp:272]   --->   Operation 83 'and' 'and_ln272_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.41ns) (out node of the LUT)   --->   "%max_value_3 = select i1 %and_ln272_3, i64 %max_value_2, i64 %bitcast_ln272_1" [../source/hls.cpp:272]   --->   Operation 84 'select' 'max_value_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.38ns)   --->   "%store_ln267 = store i64 %max_value_3, i64 %max_value_1" [../source/hls.cpp:267]   --->   Operation 85 'store' 'store_ln267' <Predicate = true> <Delay = 0.38>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln268 = br void %VITIS_LOOP_270_5" [../source/hls.cpp:268]   --->   Operation 86 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ indvars_iv19_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_value]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln265]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln267]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c3_conv_layer_map_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ m_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_value_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_value_1                   (alloca           ) [ 011111111111]
n                             (alloca           ) [ 011111100000]
m_1_read                      (read             ) [ 001100000000]
zext_ln267_read               (read             ) [ 001100000000]
tmp_6                         (read             ) [ 001100000000]
tmp_7                         (read             ) [ 001000000000]
sext_ln265_read               (read             ) [ 000000000000]
max_value_read                (read             ) [ 000000000000]
indvars_iv19_cast_read        (read             ) [ 000000000000]
sext_ln265_cast               (sext             ) [ 001000000000]
indvars_iv19_cast_cast        (sext             ) [ 000000000000]
specinterface_ln0             (specinterface    ) [ 000000000000]
store_ln268                   (store            ) [ 000000000000]
store_ln267                   (store            ) [ 000000000000]
br_ln0                        (br               ) [ 000000000000]
n_1                           (load             ) [ 000111100000]
icmp_ln268                    (icmp             ) [ 011111110000]
br_ln268                      (br               ) [ 000000000000]
trunc_ln268                   (trunc            ) [ 000000000000]
empty_15                      (mul              ) [ 000100000000]
add_ln272                     (add              ) [ 000000000000]
add_ln272_2                   (add              ) [ 000010000000]
add_ln272_1                   (add              ) [ 000000000000]
add_ln272_3                   (add              ) [ 000010000000]
zext_ln272                    (zext             ) [ 000000000000]
c3_conv_layer_map_data_addr   (getelementptr    ) [ 000001000000]
zext_ln272_1                  (zext             ) [ 000000000000]
c3_conv_layer_map_data_addr_1 (getelementptr    ) [ 000001000000]
c3_conv_layer_map_data_load   (load             ) [ 000000100000]
tmp_1                         (partselect       ) [ 000000100000]
trunc_ln272_1                 (trunc            ) [ 000000100000]
c3_conv_layer_map_data_load_1 (load             ) [ 011100111100]
tmp_4                         (partselect       ) [ 000000100000]
trunc_ln272_3                 (trunc            ) [ 000000100000]
max_value_1_load_1            (load             ) [ 011000011000]
bitcast_ln272                 (bitcast          ) [ 011000011000]
bitcast_ln272_2               (bitcast          ) [ 000000000000]
tmp                           (partselect       ) [ 000000000000]
trunc_ln272                   (trunc            ) [ 000000000000]
icmp_ln272                    (icmp             ) [ 011000011000]
icmp_ln272_1                  (icmp             ) [ 011000011000]
icmp_ln272_2                  (icmp             ) [ 011000011000]
icmp_ln272_3                  (icmp             ) [ 011000011000]
icmp_ln272_6                  (icmp             ) [ 011111011111]
icmp_ln272_7                  (icmp             ) [ 011111011111]
add_ln268                     (add              ) [ 000000000000]
store_ln268                   (store            ) [ 000000000000]
tmp_2                         (dcmp             ) [ 001000001000]
or_ln272                      (or               ) [ 000000000000]
or_ln272_1                    (or               ) [ 000000000000]
and_ln272                     (and              ) [ 000000000000]
and_ln272_1                   (and              ) [ 000000000000]
max_value_2                   (select           ) [ 000111000111]
bitcast_ln272_1               (bitcast          ) [ 000011000011]
tmp_5                         (dcmp             ) [ 000001000001]
specpipeline_ln267            (specpipeline     ) [ 000000000000]
speclooptripcount_ln267       (speclooptripcount) [ 000000000000]
specloopname_ln268            (specloopname     ) [ 000000000000]
bitcast_ln272_3               (bitcast          ) [ 000000000000]
tmp_3                         (partselect       ) [ 000000000000]
trunc_ln272_2                 (trunc            ) [ 000000000000]
icmp_ln272_4                  (icmp             ) [ 000000000000]
icmp_ln272_5                  (icmp             ) [ 000000000000]
or_ln272_2                    (or               ) [ 000000000000]
or_ln272_3                    (or               ) [ 000000000000]
and_ln272_2                   (and              ) [ 000000000000]
and_ln272_3                   (and              ) [ 000000000000]
max_value_3                   (select           ) [ 000000000000]
store_ln267                   (store            ) [ 000000000000]
br_ln268                      (br               ) [ 000000000000]
max_value_1_load              (load             ) [ 000000000000]
write_ln0                     (write            ) [ 000000000000]
ret_ln0                       (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv19_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv19_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_value">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_value"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln265">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln265"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln267">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln267"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c3_conv_layer_map_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c3_conv_layer_map_data"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="max_value_1_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_value_1_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="max_value_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_value_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="n_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="m_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="17" slack="0"/>
<pin id="72" dir="0" index="1" bw="17" slack="0"/>
<pin id="73" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln267_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="17" slack="0"/>
<pin id="78" dir="0" index="1" bw="17" slack="0"/>
<pin id="79" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln267_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp_6_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="17" slack="0"/>
<pin id="84" dir="0" index="1" bw="17" slack="0"/>
<pin id="85" dir="1" index="2" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_7_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="17" slack="0"/>
<pin id="90" dir="0" index="1" bw="17" slack="0"/>
<pin id="91" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln265_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln265_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="max_value_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_value_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvars_iv19_cast_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv19_cast_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="c3_conv_layer_map_data_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="17" slack="0"/>
<pin id="123" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c3_conv_layer_map_data_addr/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="17" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="64" slack="0"/>
<pin id="134" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c3_conv_layer_map_data_load/4 c3_conv_layer_map_data_load_1/4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="c3_conv_layer_map_data_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="17" slack="0"/>
<pin id="140" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c3_conv_layer_map_data_addr_1/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/6 tmp_5/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln265_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln265_cast/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvars_iv19_cast_cast_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="indvars_iv19_cast_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln268_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln267_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="n_1_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln268_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="1"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln268/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln268_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln268/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_15_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="17" slack="0"/>
<pin id="180" dir="0" index="1" bw="17" slack="1"/>
<pin id="181" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_15/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln272_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="17" slack="1"/>
<pin id="185" dir="0" index="1" bw="17" slack="2"/>
<pin id="186" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln272_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="17" slack="2"/>
<pin id="189" dir="0" index="1" bw="17" slack="0"/>
<pin id="190" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272_2/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln272_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="1"/>
<pin id="194" dir="0" index="1" bw="17" slack="2"/>
<pin id="195" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln272_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="17" slack="2"/>
<pin id="198" dir="0" index="1" bw="17" slack="0"/>
<pin id="199" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln272_3/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln272_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="17" slack="1"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln272/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln272_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="17" slack="1"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln272_1/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="0" index="3" bw="7" slack="0"/>
<pin id="214" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln272_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln272_1/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_4_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="64" slack="0"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="0" index="3" bw="7" slack="0"/>
<pin id="228" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="trunc_ln272_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln272_3/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="max_value_1_load_1_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="5"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_value_1_load_1/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="bitcast_ln272_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln272/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="bitcast_ln272_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln272_2/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="0" index="3" bw="7" slack="0"/>
<pin id="254" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln272_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="0"/>
<pin id="261" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln272/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln272_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln272_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="52" slack="0"/>
<pin id="271" dir="0" index="1" bw="52" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_1/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln272_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="1"/>
<pin id="277" dir="0" index="1" bw="11" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_2/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln272_3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="52" slack="1"/>
<pin id="282" dir="0" index="1" bw="52" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_3/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln272_6_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="1"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_6/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln272_7_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="52" slack="1"/>
<pin id="292" dir="0" index="1" bw="52" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_7/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln268_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="4"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln268/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln268_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="5"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="or_ln272_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="2"/>
<pin id="307" dir="0" index="1" bw="1" slack="2"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln272/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln272_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="2"/>
<pin id="311" dir="0" index="1" bw="1" slack="2"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln272_1/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="and_ln272_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln272/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="and_ln272_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln272_1/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="max_value_2_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="2"/>
<pin id="327" dir="0" index="2" bw="64" slack="2"/>
<pin id="328" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value_2/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bitcast_ln272_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="4"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln272_1/9 "/>
</bind>
</comp>

<comp id="334" class="1004" name="bitcast_ln272_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="3"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln272_3/11 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="64" slack="0"/>
<pin id="340" dir="0" index="2" bw="7" slack="0"/>
<pin id="341" dir="0" index="3" bw="7" slack="0"/>
<pin id="342" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln272_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln272_2/11 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln272_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="11" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_4/11 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln272_5_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="52" slack="0"/>
<pin id="359" dir="0" index="1" bw="52" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272_5/11 "/>
</bind>
</comp>

<comp id="363" class="1004" name="or_ln272_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln272_2/11 "/>
</bind>
</comp>

<comp id="369" class="1004" name="or_ln272_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="5"/>
<pin id="371" dir="0" index="1" bw="1" slack="5"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln272_3/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="and_ln272_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln272_2/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="and_ln272_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="1"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln272_3/11 "/>
</bind>
</comp>

<comp id="384" class="1004" name="max_value_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="3"/>
<pin id="387" dir="0" index="2" bw="64" slack="2"/>
<pin id="388" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_value_3/11 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln267_store_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="64" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="10"/>
<pin id="393" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/11 "/>
</bind>
</comp>

<comp id="395" class="1004" name="max_value_1_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="4"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_value_1_load/5 "/>
</bind>
</comp>

<comp id="399" class="1005" name="max_value_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="max_value_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="n_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="414" class="1005" name="m_1_read_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="17" slack="2"/>
<pin id="416" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="m_1_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="zext_ln267_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="17" slack="2"/>
<pin id="421" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln267_read "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_6_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="17" slack="2"/>
<pin id="427" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_7_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="17" slack="1"/>
<pin id="432" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="435" class="1005" name="sext_ln265_cast_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln265_cast "/>
</bind>
</comp>

<comp id="440" class="1005" name="n_1_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="4"/>
<pin id="442" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="445" class="1005" name="icmp_ln268_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln268 "/>
</bind>
</comp>

<comp id="449" class="1005" name="empty_15_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="17" slack="1"/>
<pin id="451" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="455" class="1005" name="add_ln272_2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="17" slack="1"/>
<pin id="457" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln272_2 "/>
</bind>
</comp>

<comp id="460" class="1005" name="add_ln272_3_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="17" slack="1"/>
<pin id="462" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln272_3 "/>
</bind>
</comp>

<comp id="465" class="1005" name="c3_conv_layer_map_data_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="17" slack="1"/>
<pin id="467" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer_map_data_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="c3_conv_layer_map_data_addr_1_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="17" slack="1"/>
<pin id="472" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer_map_data_addr_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="c3_conv_layer_map_data_load_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c3_conv_layer_map_data_load "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="1"/>
<pin id="482" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="trunc_ln272_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="52" slack="1"/>
<pin id="487" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln272_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="c3_conv_layer_map_data_load_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="4"/>
<pin id="492" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="c3_conv_layer_map_data_load_1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_4_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="1"/>
<pin id="497" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="500" class="1005" name="trunc_ln272_3_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="52" slack="1"/>
<pin id="502" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln272_3 "/>
</bind>
</comp>

<comp id="505" class="1005" name="max_value_1_load_1_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="max_value_1_load_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="bitcast_ln272_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="1"/>
<pin id="513" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln272 "/>
</bind>
</comp>

<comp id="517" class="1005" name="icmp_ln272_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="2"/>
<pin id="519" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln272 "/>
</bind>
</comp>

<comp id="522" class="1005" name="icmp_ln272_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="2"/>
<pin id="524" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln272_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln272_2_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="2"/>
<pin id="529" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln272_2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="icmp_ln272_3_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="2"/>
<pin id="534" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln272_3 "/>
</bind>
</comp>

<comp id="537" class="1005" name="icmp_ln272_6_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="5"/>
<pin id="539" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln272_6 "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln272_7_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="5"/>
<pin id="544" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln272_7 "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="max_value_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="max_value_2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="bitcast_ln272_1_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln272_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_5_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="135"><net_src comp="119" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="151"><net_src comp="94" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="106" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="100" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="166" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="191"><net_src comp="183" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="200"><net_src comp="192" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="126" pin="7"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="126" pin="7"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="126" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="126" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="248"><net_src comp="237" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="42" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="262"><net_src comp="245" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="249" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="259" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="44" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="317"><net_src comp="309" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="305" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="329"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="334" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="40" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="350"><net_src comp="334" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="337" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="347" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="46" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="351" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="377"><net_src comp="363" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="402"><net_src comp="62" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="405"><net_src comp="399" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="406"><net_src comp="399" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="66" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="417"><net_src comp="70" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="422"><net_src comp="76" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="428"><net_src comp="82" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="433"><net_src comp="88" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="438"><net_src comp="148" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="443"><net_src comp="166" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="448"><net_src comp="169" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="178" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="458"><net_src comp="187" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="463"><net_src comp="196" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="468"><net_src comp="119" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="473"><net_src comp="136" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="478"><net_src comp="126" pin="7"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="483"><net_src comp="209" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="488"><net_src comp="219" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="493"><net_src comp="126" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="498"><net_src comp="223" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="503"><net_src comp="233" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="508"><net_src comp="237" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="514"><net_src comp="241" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="516"><net_src comp="511" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="520"><net_src comp="263" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="525"><net_src comp="269" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="530"><net_src comp="275" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="535"><net_src comp="280" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="540"><net_src comp="285" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="545"><net_src comp="290" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="550"><net_src comp="144" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="555"><net_src comp="324" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="562"><net_src comp="330" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="568"><net_src comp="144" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="379" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c3_conv_layer_map_data | {}
	Port: max_value_1_out | {5 }
 - Input state : 
	Port: max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4 : indvars_iv19_cast | {1 }
	Port: max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4 : max_value | {1 }
	Port: max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4 : sext_ln265 | {1 }
	Port: max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4 : empty_7 | {1 }
	Port: max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4 : empty | {1 }
	Port: max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4 : zext_ln267 | {1 }
	Port: max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4 : c3_conv_layer_map_data | {4 5 }
	Port: max_pooling_fprop2_Pipeline_VITIS_LOOP_268_4 : m_1 | {1 }
  - Chain level:
	State 1
		store_ln268 : 1
	State 2
		icmp_ln268 : 1
		br_ln268 : 2
		trunc_ln268 : 1
		empty_15 : 2
	State 3
		add_ln272_2 : 1
		add_ln272_3 : 1
	State 4
		c3_conv_layer_map_data_addr : 1
		c3_conv_layer_map_data_load : 2
		c3_conv_layer_map_data_addr_1 : 1
		c3_conv_layer_map_data_load_1 : 2
	State 5
		tmp_1 : 1
		trunc_ln272_1 : 1
		tmp_4 : 1
		trunc_ln272_3 : 1
		write_ln0 : 1
	State 6
		bitcast_ln272_2 : 1
		tmp : 2
		trunc_ln272 : 2
		icmp_ln272 : 3
		icmp_ln272_1 : 3
		tmp_2 : 1
		store_ln268 : 1
	State 7
	State 8
	State 9
		tmp_5 : 1
	State 10
	State 11
		tmp_3 : 1
		trunc_ln272_2 : 1
		icmp_ln272_4 : 2
		icmp_ln272_5 : 2
		or_ln272_2 : 3
		and_ln272_2 : 3
		and_ln272_3 : 3
		max_value_3 : 3
		store_ln267 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln268_fu_169         |    0    |    0    |    71   |
|          |          icmp_ln272_fu_263         |    0    |    0    |    18   |
|          |         icmp_ln272_1_fu_269        |    0    |    0    |    59   |
|          |         icmp_ln272_2_fu_275        |    0    |    0    |    18   |
|   icmp   |         icmp_ln272_3_fu_280        |    0    |    0    |    59   |
|          |         icmp_ln272_6_fu_285        |    0    |    0    |    18   |
|          |         icmp_ln272_7_fu_290        |    0    |    0    |    59   |
|          |         icmp_ln272_4_fu_351        |    0    |    0    |    18   |
|          |         icmp_ln272_5_fu_357        |    0    |    0    |    59   |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln272_fu_183          |    0    |    0    |    17   |
|          |         add_ln272_2_fu_187         |    0    |    0    |    17   |
|    add   |         add_ln272_1_fu_192         |    0    |    0    |    17   |
|          |         add_ln272_3_fu_196         |    0    |    0    |    17   |
|          |          add_ln268_fu_295          |    0    |    0    |    71   |
|----------|------------------------------------|---------|---------|---------|
|  select  |         max_value_2_fu_324         |    0    |    0    |    63   |
|          |         max_value_3_fu_384         |    0    |    0    |    63   |
|----------|------------------------------------|---------|---------|---------|
|          |           or_ln272_fu_305          |    0    |    0    |    2    |
|    or    |          or_ln272_1_fu_309         |    0    |    0    |    2    |
|          |          or_ln272_2_fu_363         |    0    |    0    |    2    |
|          |          or_ln272_3_fu_369         |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          |          and_ln272_fu_313          |    0    |    0    |    2    |
|    and   |         and_ln272_1_fu_318         |    0    |    0    |    2    |
|          |         and_ln272_2_fu_373         |    0    |    0    |    2    |
|          |         and_ln272_3_fu_379         |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    mul   |           empty_15_fu_178          |    1    |    0    |    5    |
|----------|------------------------------------|---------|---------|---------|
|          |         m_1_read_read_fu_70        |    0    |    0    |    0    |
|          |     zext_ln267_read_read_fu_76     |    0    |    0    |    0    |
|          |          tmp_6_read_fu_82          |    0    |    0    |    0    |
|   read   |          tmp_7_read_fu_88          |    0    |    0    |    0    |
|          |     sext_ln265_read_read_fu_94     |    0    |    0    |    0    |
|          |     max_value_read_read_fu_100     |    0    |    0    |    0    |
|          | indvars_iv19_cast_read_read_fu_106 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_112       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   dcmp   |             grp_fu_144             |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |       sext_ln265_cast_fu_148       |    0    |    0    |    0    |
|          |    indvars_iv19_cast_cast_fu_152   |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |         trunc_ln268_fu_174         |    0    |    0    |    0    |
|          |        trunc_ln272_1_fu_219        |    0    |    0    |    0    |
|   trunc  |        trunc_ln272_3_fu_233        |    0    |    0    |    0    |
|          |         trunc_ln272_fu_259         |    0    |    0    |    0    |
|          |        trunc_ln272_2_fu_347        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   zext   |          zext_ln272_fu_201         |    0    |    0    |    0    |
|          |         zext_ln272_1_fu_205        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_1_fu_209            |    0    |    0    |    0    |
|partselect|            tmp_4_fu_223            |    0    |    0    |    0    |
|          |             tmp_fu_249             |    0    |    0    |    0    |
|          |            tmp_3_fu_337            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |    0    |   665   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|         add_ln272_2_reg_455         |   17   |
|         add_ln272_3_reg_460         |   17   |
|       bitcast_ln272_1_reg_559       |   64   |
|        bitcast_ln272_reg_511        |   64   |
|c3_conv_layer_map_data_addr_1_reg_470|   17   |
| c3_conv_layer_map_data_addr_reg_465 |   17   |
|c3_conv_layer_map_data_load_1_reg_490|   64   |
| c3_conv_layer_map_data_load_reg_475 |   64   |
|           empty_15_reg_449          |   17   |
|          icmp_ln268_reg_445         |    1   |
|         icmp_ln272_1_reg_522        |    1   |
|         icmp_ln272_2_reg_527        |    1   |
|         icmp_ln272_3_reg_532        |    1   |
|         icmp_ln272_6_reg_537        |    1   |
|         icmp_ln272_7_reg_542        |    1   |
|          icmp_ln272_reg_517         |    1   |
|           m_1_read_reg_414          |   17   |
|      max_value_1_load_1_reg_505     |   64   |
|         max_value_1_reg_399         |   64   |
|         max_value_2_reg_552         |   64   |
|             n_1_reg_440             |   64   |
|              n_reg_407              |   64   |
|       sext_ln265_cast_reg_435       |   64   |
|            tmp_1_reg_480            |   11   |
|            tmp_2_reg_547            |    1   |
|            tmp_4_reg_495            |   11   |
|            tmp_5_reg_565            |    1   |
|            tmp_6_reg_425            |   17   |
|            tmp_7_reg_430            |   17   |
|        trunc_ln272_1_reg_485        |   52   |
|        trunc_ln272_3_reg_500        |   52   |
|       zext_ln267_read_reg_419       |   17   |
+-------------------------------------+--------+
|                Total                |   928  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_126 |  p0  |   2  |  17  |   34   ||    0    ||    9    |
| grp_access_fu_126 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_144    |  p0  |   3  |  64  |   192  ||    0    ||    14   |
|     grp_fu_144    |  p1  |   4  |  64  |   256  ||    0    ||    20   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   482  || 1.64657 ||    0    ||    52   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   665  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   52   |
|  Register |    -   |    -   |   928  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   928  |   717  |
+-----------+--------+--------+--------+--------+
