;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* P6_2 */
P6_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
P6_2__0__MASK EQU 0x04
P6_2__0__PC EQU CYREG_PRT6_PC2
P6_2__0__PORT EQU 6
P6_2__0__SHIFT EQU 2
P6_2__AG EQU CYREG_PRT6_AG
P6_2__AMUX EQU CYREG_PRT6_AMUX
P6_2__BIE EQU CYREG_PRT6_BIE
P6_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P6_2__BYP EQU CYREG_PRT6_BYP
P6_2__CTL EQU CYREG_PRT6_CTL
P6_2__DM0 EQU CYREG_PRT6_DM0
P6_2__DM1 EQU CYREG_PRT6_DM1
P6_2__DM2 EQU CYREG_PRT6_DM2
P6_2__DR EQU CYREG_PRT6_DR
P6_2__INP_DIS EQU CYREG_PRT6_INP_DIS
P6_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P6_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P6_2__LCD_EN EQU CYREG_PRT6_LCD_EN
P6_2__MASK EQU 0x04
P6_2__PORT EQU 6
P6_2__PRT EQU CYREG_PRT6_PRT
P6_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P6_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P6_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P6_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P6_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P6_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P6_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P6_2__PS EQU CYREG_PRT6_PS
P6_2__SHIFT EQU 2
P6_2__SLW EQU CYREG_PRT6_SLW

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x20000
isr_1__INTC_NUMBER EQU 17
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* PrISM_1 */
PrISM_1_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PrISM_1_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PrISM_1_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PrISM_1_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PrISM_1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PrISM_1_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PrISM_1_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PrISM_1_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PrISM_1_sC8_PrISMdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PrISM_1_sC8_PrISMdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PrISM_1_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PrISM_1_sC8_PrISMdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PrISM_1_sC8_PrISMdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PrISM_1_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PrISM_1_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PrISM_1_sC8_PrISMdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PrISM_1_sC8_PrISMdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PrISM_1_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PrISM_1_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PrISM_1_SyncCtl_ControlReg__0__MASK EQU 0x01
PrISM_1_SyncCtl_ControlReg__0__POS EQU 0
PrISM_1_SyncCtl_ControlReg__1__MASK EQU 0x02
PrISM_1_SyncCtl_ControlReg__1__POS EQU 1
PrISM_1_SyncCtl_ControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PrISM_1_SyncCtl_ControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PrISM_1_SyncCtl_ControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PrISM_1_SyncCtl_ControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PrISM_1_SyncCtl_ControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PrISM_1_SyncCtl_ControlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PrISM_1_SyncCtl_ControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PrISM_1_SyncCtl_ControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PrISM_1_SyncCtl_ControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PrISM_1_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PrISM_1_SyncCtl_ControlReg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PrISM_1_SyncCtl_ControlReg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PrISM_1_SyncCtl_ControlReg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PrISM_1_SyncCtl_ControlReg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PrISM_1_SyncCtl_ControlReg__MASK EQU 0x03
PrISM_1_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PrISM_1_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PrISM_1_SyncCtl_ControlReg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* Counter_1 */
Counter_1_CounterHW__CAP0 EQU CYREG_TMR0_CAP0
Counter_1_CounterHW__CAP1 EQU CYREG_TMR0_CAP1
Counter_1_CounterHW__CFG0 EQU CYREG_TMR0_CFG0
Counter_1_CounterHW__CFG1 EQU CYREG_TMR0_CFG1
Counter_1_CounterHW__CFG2 EQU CYREG_TMR0_CFG2
Counter_1_CounterHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Counter_1_CounterHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Counter_1_CounterHW__PER0 EQU CYREG_TMR0_PER0
Counter_1_CounterHW__PER1 EQU CYREG_TMR0_PER1
Counter_1_CounterHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Counter_1_CounterHW__PM_ACT_MSK EQU 0x01
Counter_1_CounterHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Counter_1_CounterHW__PM_STBY_MSK EQU 0x01
Counter_1_CounterHW__RT0 EQU CYREG_TMR0_RT0
Counter_1_CounterHW__RT1 EQU CYREG_TMR0_RT1
Counter_1_CounterHW__SR0 EQU CYREG_TMR0_SR0

/* AUD_PWM_OUT */
AUD_PWM_OUT__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
AUD_PWM_OUT__0__MASK EQU 0x01
AUD_PWM_OUT__0__PC EQU CYREG_PRT0_PC0
AUD_PWM_OUT__0__PORT EQU 0
AUD_PWM_OUT__0__SHIFT EQU 0
AUD_PWM_OUT__AG EQU CYREG_PRT0_AG
AUD_PWM_OUT__AMUX EQU CYREG_PRT0_AMUX
AUD_PWM_OUT__BIE EQU CYREG_PRT0_BIE
AUD_PWM_OUT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
AUD_PWM_OUT__BYP EQU CYREG_PRT0_BYP
AUD_PWM_OUT__CTL EQU CYREG_PRT0_CTL
AUD_PWM_OUT__DM0 EQU CYREG_PRT0_DM0
AUD_PWM_OUT__DM1 EQU CYREG_PRT0_DM1
AUD_PWM_OUT__DM2 EQU CYREG_PRT0_DM2
AUD_PWM_OUT__DR EQU CYREG_PRT0_DR
AUD_PWM_OUT__INP_DIS EQU CYREG_PRT0_INP_DIS
AUD_PWM_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
AUD_PWM_OUT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
AUD_PWM_OUT__LCD_EN EQU CYREG_PRT0_LCD_EN
AUD_PWM_OUT__MASK EQU 0x01
AUD_PWM_OUT__PORT EQU 0
AUD_PWM_OUT__PRT EQU CYREG_PRT0_PRT
AUD_PWM_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
AUD_PWM_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
AUD_PWM_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
AUD_PWM_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
AUD_PWM_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
AUD_PWM_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
AUD_PWM_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
AUD_PWM_OUT__PS EQU CYREG_PRT0_PS
AUD_PWM_OUT__SHIFT EQU 0
AUD_PWM_OUT__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
