blk_mem_gen_28.v,verilog,xil_defaultlib,../../../../soundSteering.gen/sources_1/ip/blk_mem_gen_28/sim/blk_mem_gen_28.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
