##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK_PC1
		4.2::Critical Path Report for Clock_4
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for CyMASTER_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CLK_PC1:R)
		5.4::Critical Path Report for (Clock_4:R vs. CyBUS_CLK:R)
		5.5::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.6::Critical Path Report for (Clock_9(fixed-function):R vs. Clock_4:R)
		5.7::Critical Path Report for (CLK_PC1:R vs. Clock_4:R)
		5.8::Critical Path Report for (CLK_PC1:R vs. CLK_PC1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: ADC_theACLK                | N/A                   | Target: 12.00 MHz  | 
Clock: ADC_theACLK(routed)        | N/A                   | Target: 12.00 MHz  | 
Clock: CLK_PC1                    | Frequency: 88.42 MHz  | Target: 1.00 MHz   | 
Clock: Clock_2                    | N/A                   | Target: 0.10 MHz   | 
Clock: Clock_2(fixed-function)    | N/A                   | Target: 0.10 MHz   | 
Clock: Clock_3                    | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_3(routed)            | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_4                    | Frequency: 54.96 MHz  | Target: 1.00 MHz   | 
Clock: Clock_4(fixed-function)    | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_4(routed)            | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_9                    | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_9(fixed-function)    | N/A                   | Target: 1.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 38.74 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | Frequency: 88.42 MHz  | Target: 72.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 72.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock             Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK_PC1                  CLK_PC1        1e+006           991851      N/A              N/A         N/A              N/A         N/A              N/A         
CLK_PC1                  Clock_4        13888.9          4191        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4                  Clock_4        1e+006           981806      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4                  CyBUS_CLK      13888.9          7257        N/A              N/A         N/A              N/A         N/A              N/A         
Clock_9(fixed-function)  Clock_4        1e+006           988322      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                CLK_PC1        13888.9          2579        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                Clock_4        13888.9          6851        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                CyBUS_CLK      41666.7          15852       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase             
--------------  ------------  ---------------------------  
P12(0)_PAD:out  25358         CyBUS_CLK(fixed-function):R  
P12(1)_PAD:out  25524         CyBUS_CLK(fixed-function):R  
P2(4)_PAD:out   31021         Clock_4:R                    
P2(4)_PAD:out   30768         CyBUS_CLK:R                  
P2(5)_PAD:out   31850         CyBUS_CLK:R                  
P2(5)_PAD:out   30085         Clock_4:R                    
P2(6)_PAD:out   30004         Clock_4:R                    
P2(6)_PAD:out   29733         CyBUS_CLK:R                  
P2(7)_PAD:out   31071         CyBUS_CLK:R                  
P2(7)_PAD:out   29313         Clock_4:R                    
P3(4)_PAD:out   34978         CyBUS_CLK:R                  
P3(4)_PAD:out   31139         Clock_4:R                    
P3(5)_PAD:out   36508         CyBUS_CLK:R                  
P3(5)_PAD:out   30607         Clock_4:R                    
P3(6)_PAD:out   34648         CyBUS_CLK:R                  
P3(6)_PAD:out   30714         Clock_4:R                    
P3(7)_PAD:out   35206         CyBUS_CLK:R                  
P3(7)_PAD:out   31285         Clock_4:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK_PC1
*************************************
Clock: CLK_PC1
Frequency: 88.42 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P2(0)/fb
Path End       : Net_13575/main_0
Capture Clock  : Net_13575/clock_0
Path slack     : 2579p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK CLK_PC1)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P2(0)/in_clock                                              iocell32            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
P2(0)/fb          iocell32      2187   2187   2579  RISE       1
Net_13575/main_0  macrocell40   5612   7799   2579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 54.96 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11136/q
Path End       : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981806p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13964
-------------------------------------   ----- 
End-of-path arrival time (ps)           13964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11136/q                                        macrocell39      1250   1250  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell11   7584   8834  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  13964  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  13964  981806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell12      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.74 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21585
-------------------------------------   ----- 
End-of-path arrival time (ps)           21585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3925   9855  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  14985  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  14985  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  18285  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  18285  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  21585  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  21585  15852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 88.42 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P2(0)/fb
Path End       : Net_13575/main_0
Capture Clock  : Net_13575/clock_0
Path slack     : 2579p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK CLK_PC1)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P2(0)/in_clock                                              iocell32            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
P2(0)/fb          iocell32      2187   2187   2579  RISE       1
Net_13575/main_0  macrocell40   5612   7799   2579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21585
-------------------------------------   ----- 
End-of-path arrival time (ps)           21585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3925   9855  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  14985  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  14985  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  18285  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  18285  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  21585  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  21585  15852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_4:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimerControlReg_1:Sync:ctrl_reg\/control_0
Path End       : \InjectionTimer_1:PWMUDB:trig_last\/main_2
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_last\/clock_0
Path slack     : 6851p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK Clock_4)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\InjectionTimerControlReg_1:Sync:ctrl_reg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\InjectionTimerControlReg_1:Sync:ctrl_reg\/control_0  controlcell7   1210   1210   6851  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/main_2            macrocell33    2318   3528   6851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/clock_0                macrocell33         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CLK_PC1:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P2(0)/fb
Path End       : Net_13575/main_0
Capture Clock  : Net_13575/clock_0
Path slack     : 2579p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK CLK_PC1)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P2(0)/in_clock                                              iocell32            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
P2(0)/fb          iocell32      2187   2187   2579  RISE       1
Net_13575/main_0  macrocell40   5612   7799   2579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1


5.4::Critical Path Report for (Clock_4:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10602/q
Path End       : \IgnitionTimerControlReg:Sync:ctrl_reg\/reset
Capture Clock  : \IgnitionTimerControlReg:Sync:ctrl_reg\/clock
Path slack     : 7257p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between Clock_4 CyBUS_CLK)   13889
- Recovery time                                                                  0
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10602/q                                    macrocell32    1250   1250   7257  RISE       1
\IgnitionTimerControlReg:Sync:ctrl_reg\/reset  controlcell8   5382   6632   7257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IgnitionTimerControlReg:Sync:ctrl_reg\/clock               controlcell8        0      0  RISE       1


5.5::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11136/q
Path End       : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981806p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13964
-------------------------------------   ----- 
End-of-path arrival time (ps)           13964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11136/q                                        macrocell39      1250   1250  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell11   7584   8834  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  13964  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  13964  981806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell12      0      0  RISE       1


5.6::Critical Path Report for (Clock_9(fixed-function):R vs. Clock_4:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CrankTriggerDummyTimer:TimerHW\/tc
Path End       : \InjectionTimer_1:PWMUDB:trig_last\/main_1
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_last\/clock_0
Path slack     : 988322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Clock_9(fixed-function):R#1 vs. Clock_4:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_2                                      clockblockcell      0      0  RISE       1
\CrankTriggerDummyTimer:TimerHW\/clock                        timercell           0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\CrankTriggerDummyTimer:TimerHW\/tc         timercell     1000   1000  988322  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/main_1  macrocell33   7168   8168  988322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/clock_0                macrocell33         0      0  RISE       1


5.7::Critical Path Report for (CLK_PC1:R vs. Clock_4:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13575/q
Path End       : \InjectionTimer_1:PWMUDB:trig_last\/main_0
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_last\/clock_0
Path slack     : 4191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between CLK_PC1 Clock_4)   13889
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13575/q                                 macrocell40   1250   1250   4191  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/main_0  macrocell33   4938   6188   4191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/clock_0                macrocell33         0      0  RISE       1


5.8::Critical Path Report for (CLK_PC1:R vs. CLK_PC1:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_13575/main_2
Capture Clock  : Net_13575/clock_0
Path slack     : 991851p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLK_PC1:R#1 vs. CLK_PC1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell42   1250   1250  991851  RISE       1
Net_13575/main_2               macrocell40   3389   4639  991851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P2(0)/fb
Path End       : Net_13575/main_0
Capture Clock  : Net_13575/clock_0
Path slack     : 2579p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK CLK_PC1)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P2(0)/in_clock                                              iocell32            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
P2(0)/fb          iocell32      2187   2187   2579  RISE       1
Net_13575/main_0  macrocell40   5612   7799   2579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P2(0)/fb
Path End       : \PulseConvert_1:in_sample\/main_0
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 3493p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK CLK_PC1)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P2(0)/in_clock                                              iocell32            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
P2(0)/fb                           iocell32      2187   2187   2579  RISE       1
\PulseConvert_1:in_sample\/main_0  macrocell41   4699   6886   3493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P2(0)/fb
Path End       : \PulseConvert_1:out_sample\/main_0
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 3493p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK CLK_PC1)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
P2(0)/in_clock                                              iocell32            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
P2(0)/fb                            iocell32      2187   2187   2579  RISE       1
\PulseConvert_1:out_sample\/main_0  macrocell42   4699   6886   3493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13575/q
Path End       : \InjectionTimer_1:PWMUDB:trig_last\/main_0
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_last\/clock_0
Path slack     : 4191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between CLK_PC1 Clock_4)   13889
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13575/q                                 macrocell40   1250   1250   4191  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/main_0  macrocell33   4938   6188   4191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/clock_0                macrocell33         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13575/q
Path End       : \InjectionTimer_1:PWMUDB:runmode_enable\/main_5
Capture Clock  : \InjectionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 4191p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between CLK_PC1 Clock_4)   13889
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6188
-------------------------------------   ---- 
End-of-path arrival time (ps)           6188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13575/q                                      macrocell40   1250   1250   4191  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/main_5  macrocell34   4938   6188   4191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13575/q
Path End       : \IgnitionTimer_1:PWMUDB:trig_last\/main_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:trig_last\/clock_0
Path slack     : 5116p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between CLK_PC1 Clock_4)   13889
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13575/q                                macrocell40   1250   1250   4191  RISE       1
\IgnitionTimer_1:PWMUDB:trig_last\/main_0  macrocell26   4013   5263   5116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_last\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13575/q
Path End       : \IgnitionTimer_1:PWMUDB:runmode_enable\/main_5
Capture Clock  : \IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 5116p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between CLK_PC1 Clock_4)   13889
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13575/q                                     macrocell40   1250   1250   4191  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/main_5  macrocell27   4013   5263   5116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13575/q
Path End       : \InjectionTimer_2:PWMUDB:trig_last\/main_0
Capture Clock  : \InjectionTimer_2:PWMUDB:trig_last\/clock_0
Path slack     : 6041p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between CLK_PC1 Clock_4)   13889
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13575/q                                 macrocell40   1250   1250   4191  RISE       1
\InjectionTimer_2:PWMUDB:trig_last\/main_0  macrocell43   3088   4338   6041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_last\/clock_0                macrocell43         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13575/q
Path End       : \InjectionTimer_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \InjectionTimer_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 6041p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (period of common ancestor clock between CLK_PC1 Clock_4)   13889
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13575/q                                      macrocell40   1250   1250   4191  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/main_0  macrocell44   3088   4338   6041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimerControlReg_1:Sync:ctrl_reg\/control_0
Path End       : \InjectionTimer_1:PWMUDB:trig_last\/main_2
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_last\/clock_0
Path slack     : 6851p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK Clock_4)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\InjectionTimerControlReg_1:Sync:ctrl_reg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\InjectionTimerControlReg_1:Sync:ctrl_reg\/control_0  controlcell7   1210   1210   6851  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/main_2            macrocell33    2318   3528   6851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/clock_0                macrocell33         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimerControlReg:Sync:ctrl_reg\/control_0
Path End       : \IgnitionTimer_1:PWMUDB:trig_last\/main_2
Capture Clock  : \IgnitionTimer_1:PWMUDB:trig_last\/clock_0
Path slack     : 6851p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK Clock_4)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IgnitionTimerControlReg:Sync:ctrl_reg\/clock               controlcell8        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\IgnitionTimerControlReg:Sync:ctrl_reg\/control_0  controlcell8   1210   1210   6851  RISE       1
\IgnitionTimer_1:PWMUDB:trig_last\/main_2          macrocell26    2318   3528   6851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_last\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimerControlReg_2:Sync:ctrl_reg\/control_0
Path End       : \InjectionTimer_2:PWMUDB:trig_last\/main_2
Capture Clock  : \InjectionTimer_2:PWMUDB:trig_last\/clock_0
Path slack     : 6851p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK Clock_4)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\InjectionTimerControlReg_2:Sync:ctrl_reg\/clock            controlcell11       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\InjectionTimerControlReg_2:Sync:ctrl_reg\/control_0  controlcell11   1210   1210   6851  RISE       1
\InjectionTimer_2:PWMUDB:trig_last\/main_2            macrocell43     2318   3528   6851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_last\/clock_0                macrocell43         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimerControlReg:Sync:ctrl_reg\/control_0
Path End       : \IgnitionTimer_1:PWMUDB:runmode_enable\/main_7
Capture Clock  : \IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 6851p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK Clock_4)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IgnitionTimerControlReg:Sync:ctrl_reg\/clock               controlcell8        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\IgnitionTimerControlReg:Sync:ctrl_reg\/control_0  controlcell8   1210   1210   6851  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/main_7     macrocell27    2318   3528   6851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimerControlReg_1:Sync:ctrl_reg\/control_0
Path End       : \InjectionTimer_1:PWMUDB:runmode_enable\/main_7
Capture Clock  : \InjectionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 6851p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK Clock_4)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\InjectionTimerControlReg_1:Sync:ctrl_reg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\InjectionTimerControlReg_1:Sync:ctrl_reg\/control_0  controlcell7   1210   1210   6851  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/main_7       macrocell34    2318   3528   6851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimerControlReg_2:Sync:ctrl_reg\/control_0
Path End       : \InjectionTimer_2:PWMUDB:runmode_enable\/main_7
Capture Clock  : \InjectionTimer_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 6851p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between CyBUS_CLK Clock_4)   13889
- Setup time                                                                 -3510
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               10379

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3528
-------------------------------------   ---- 
End-of-path arrival time (ps)           3528
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\InjectionTimerControlReg_2:Sync:ctrl_reg\/clock            controlcell11       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\InjectionTimerControlReg_2:Sync:ctrl_reg\/control_0  controlcell11   1210   1210   6851  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/main_7       macrocell44     2318   3528   6851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10602/q
Path End       : \IgnitionTimerControlReg:Sync:ctrl_reg\/reset
Capture Clock  : \IgnitionTimerControlReg:Sync:ctrl_reg\/clock
Path slack     : 7257p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between Clock_4 CyBUS_CLK)   13889
- Recovery time                                                                  0
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_10602/q                                    macrocell32    1250   1250   7257  RISE       1
\IgnitionTimerControlReg:Sync:ctrl_reg\/reset  controlcell8   5382   6632   7257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\IgnitionTimerControlReg:Sync:ctrl_reg\/clock               controlcell8        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11136/q
Path End       : \InjectionTimerControlReg_1:Sync:ctrl_reg\/reset
Capture Clock  : \InjectionTimerControlReg_1:Sync:ctrl_reg\/clock
Path slack     : 9347p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between Clock_4 CyBUS_CLK)   13889
- Recovery time                                                                  0
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_11136/q                                       macrocell39    1250   1250   9347  RISE       1
\InjectionTimerControlReg_1:Sync:ctrl_reg\/reset  controlcell7   3292   4542   9347  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\InjectionTimerControlReg_1:Sync:ctrl_reg\/clock            controlcell7        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11179/q
Path End       : \InjectionTimerControlReg_2:Sync:ctrl_reg\/reset
Capture Clock  : \InjectionTimerControlReg_2:Sync:ctrl_reg\/clock
Path slack     : 10001p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (period of common ancestor clock between Clock_4 CyBUS_CLK)   13889
- Recovery time                                                                  0
--------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                               13889

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11179/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_11179/q                                       macrocell49     1250   1250  10001  RISE       1
\InjectionTimerControlReg_2:Sync:ctrl_reg\/reset  controlcell11   2638   3888  10001  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\InjectionTimerControlReg_2:Sync:ctrl_reg\/clock            controlcell11       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21585
-------------------------------------   ----- 
End-of-path arrival time (ps)           21585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3925   9855  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  14985  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  14985  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  18285  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  18285  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  21585  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  21585  15852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 15914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21523
-------------------------------------   ----- 
End-of-path arrival time (ps)           21523
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell1   1240   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell2      0   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell2   1210   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell3      0   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell3   1210   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell4      0   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell4   2270   5930  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell1   3863   9793  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   5130  14923  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  14923  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3300  18223  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  18223  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell3   3300  21523  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell4      0  21523  15914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 19152p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18285
-------------------------------------   ----- 
End-of-path arrival time (ps)           18285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3925   9855  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  14985  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  14985  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  18285  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  18285  19152  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/clock         datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 19214p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18223
-------------------------------------   ----- 
End-of-path arrival time (ps)           18223
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell1   1240   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell2      0   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell2   1210   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell3      0   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell3   1210   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell4      0   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell4   2270   5930  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell1   3863   9793  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   5130  14923  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  14923  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell2   3300  18223  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell3      0  18223  19214  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/clock         datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 22452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14985
-------------------------------------   ----- 
End-of-path arrival time (ps)           14985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3925   9855  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  14985  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  14985  22452  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 22514p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14923
-------------------------------------   ----- 
End-of-path arrival time (ps)           14923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell1   1240   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell2      0   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell2   1210   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell3      0   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell3   1210   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell4      0   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell4   2270   5930  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell1   3863   9793  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell1   5130  14923  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell2      0  14923  22514  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:count_stored_i\/q
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 24940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10537
-------------------------------------   ----- 
End-of-path arrival time (ps)           10537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:count_stored_i\/clock_0          macrocell25         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:count_stored_i\/q             macrocell25     1250   1250  16200  RISE       1
\Micros_Counter:CounterUDB:count_enable\/main_2          macrocell6      2295   3545  16200  RISE       1
\Micros_Counter:CounterUDB:count_enable\/q               macrocell6      3350   6895  16200  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   3643  10537  24940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/clock         datapathcell7       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:count_stored_i\/q
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 24940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10537
-------------------------------------   ----- 
End-of-path arrival time (ps)           10537
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:count_stored_i\/clock_0          macrocell25         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:count_stored_i\/q             macrocell25     1250   1250  16200  RISE       1
\Micros_Counter:CounterUDB:count_enable\/main_2          macrocell6      2295   3545  16200  RISE       1
\Micros_Counter:CounterUDB:count_enable\/q               macrocell6      3350   6895  16200  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   3642  10537  24940  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:count_stored_i\/q
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 25021p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10456
-------------------------------------   ----- 
End-of-path arrival time (ps)           10456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:count_stored_i\/clock_0          macrocell22         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:count_stored_i\/q             macrocell22     1250   1250  16169  RISE       1
\Millis_Counter:CounterUDB:count_enable\/main_2          macrocell3      2234   3484  16169  RISE       1
\Millis_Counter:CounterUDB:count_enable\/q               macrocell3      3350   6834  16169  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell4   3622  10456  25021  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:count_stored_i\/q
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 25045p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10431
-------------------------------------   ----- 
End-of-path arrival time (ps)           10431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:count_stored_i\/clock_0          macrocell22         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:count_stored_i\/q             macrocell22     1250   1250  16169  RISE       1
\Millis_Counter:CounterUDB:count_enable\/main_2          macrocell3      2234   3484  16169  RISE       1
\Millis_Counter:CounterUDB:count_enable\/q               macrocell3      3350   6834  16169  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell3   3597  10431  25045  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/clock         datapathcell3       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 25622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9855
-------------------------------------   ---- 
End-of-path arrival time (ps)           9855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3925   9855  25622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 25624p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9853
-------------------------------------   ---- 
End-of-path arrival time (ps)           9853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell6   3923   9853  25624  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 25684p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9793
-------------------------------------   ---- 
End-of-path arrival time (ps)           9793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell1   1240   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell2      0   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell2   1210   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell3      0   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell3   1210   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell4      0   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell4   2270   5930  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell1   3863   9793  25684  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Millis_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25774p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15393
-------------------------------------   ----- 
End-of-path arrival time (ps)           15393
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell1   1240   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell2      0   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell2   1210   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell3      0   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell3   1210   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell4      0   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell4   2270   5930  15914  RISE       1
\Millis_Counter:CounterUDB:status_2\/main_0             macrocell2      3866   9796  25774  RISE       1
\Millis_Counter:CounterUDB:status_2\/q                  macrocell2      3350  13146  25774  RISE       1
\Millis_Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell1    2247  15393  25774  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 25864p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9612
-------------------------------------   ---- 
End-of-path arrival time (ps)           9612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell1   1240   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell2      0   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell2   1210   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell3      0   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell3   1210   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell4      0   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell4   2270   5930  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell2   3682   9612  25864  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Millis_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Millis_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 25914p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15253
-------------------------------------   ----- 
End-of-path arrival time (ps)           15253
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell1   1600   1600  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell2      0   1600  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell2   1280   2880  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell3      0   2880  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell3   1280   4160  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell4      0   4160  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell4   2270   6430  25914  RISE       1
\Millis_Counter:CounterUDB:status_0\/main_0             macrocell1      2605   9035  25914  RISE       1
\Millis_Counter:CounterUDB:status_0\/q                  macrocell1      3350  12385  25914  RISE       1
\Millis_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2868  15253  25914  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:count_stored_i\/q
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 25939p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9538
-------------------------------------   ---- 
End-of-path arrival time (ps)           9538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:count_stored_i\/clock_0          macrocell22         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:count_stored_i\/q             macrocell22     1250   1250  16169  RISE       1
\Millis_Counter:CounterUDB:count_enable\/main_2          macrocell3      2234   3484  16169  RISE       1
\Millis_Counter:CounterUDB:count_enable\/q               macrocell3      3350   6834  16169  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell1   2703   9538  25939  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:count_stored_i\/q
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 25963p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9513
-------------------------------------   ---- 
End-of-path arrival time (ps)           9513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:count_stored_i\/clock_0          macrocell22         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:count_stored_i\/q             macrocell22     1250   1250  16169  RISE       1
\Millis_Counter:CounterUDB:count_enable\/main_2          macrocell3      2234   3484  16169  RISE       1
\Millis_Counter:CounterUDB:count_enable\/q               macrocell3      3350   6834  16169  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell2   2679   9513  25963  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/clock         datapathcell2       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:count_stored_i\/q
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 25970p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:count_stored_i\/clock_0          macrocell25         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:count_stored_i\/q             macrocell25     1250   1250  16200  RISE       1
\Micros_Counter:CounterUDB:count_enable\/main_2          macrocell6      2295   3545  16200  RISE       1
\Micros_Counter:CounterUDB:count_enable\/q               macrocell6      3350   6895  16200  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2612   9506  25970  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:count_stored_i\/q
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 25971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:count_stored_i\/clock_0          macrocell25         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:count_stored_i\/q             macrocell25     1250   1250  16200  RISE       1
\Micros_Counter:CounterUDB:count_enable\/main_2          macrocell6      2295   3545  16200  RISE       1
\Micros_Counter:CounterUDB:count_enable\/q               macrocell6      3350   6895  16200  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   2611   9506  25971  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Micros_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26124p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15043
-------------------------------------   ----- 
End-of-path arrival time (ps)           15043
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:status_2\/main_0             macrocell5      3447   9377  26124  RISE       1
\Micros_Counter:CounterUDB:status_2\/q                  macrocell5      3350  12727  26124  RISE       1
\Micros_Counter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell2    2316  15043  26124  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Micros_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Micros_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26669p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14498
-------------------------------------   ----- 
End-of-path arrival time (ps)           14498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell5   1370   1370  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell6      0   1370  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell6   1200   2570  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell7      0   2570  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell7   1200   3770  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell8      0   3770  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell8   2260   6030  26669  RISE       1
\Micros_Counter:CounterUDB:status_0\/main_0             macrocell4      2253   8283  26669  RISE       1
\Micros_Counter:CounterUDB:status_0\/q                  macrocell4      3350  11633  26669  RISE       1
\Micros_Counter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    2865  14498  26669  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 26702p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8774
-------------------------------------   ---- 
End-of-path arrival time (ps)           8774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell8   2844   8774  26702  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell8       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Micros_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 26704p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8773
-------------------------------------   ---- 
End-of-path arrival time (ps)           8773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell7   2843   8773  26704  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/clock         datapathcell7       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 26735p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8742
-------------------------------------   ---- 
End-of-path arrival time (ps)           8742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell1   1240   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell2      0   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell2   1210   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell3      0   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell3   1210   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell4      0   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell4   2270   5930  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell4   2812   8742  26735  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/clock         datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Millis_Counter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 26746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8730
-------------------------------------   ---- 
End-of-path arrival time (ps)           8730
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell1   1240   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell2      0   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell2   1210   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell3      0   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell3   1210   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell4      0   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell4   2270   5930  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell3   2800   8730  26746  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/clock         datapathcell3       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Millis_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Millis_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 28360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9796
-------------------------------------   ---- 
End-of-path arrival time (ps)           9796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell1   1240   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell2      0   1240  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell2   1210   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell3      0   2450  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell3   1210   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell4      0   3660  15914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell4   2270   5930  15914  RISE       1
\Millis_Counter:CounterUDB:overflow_reg_i\/main_0       macrocell20     3866   9796  28360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:overflow_reg_i\/clock_0          macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Micros_Counter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Micros_Counter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 28780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9377
-------------------------------------   ---- 
End-of-path arrival time (ps)           9377
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  15852  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  15852  RISE       1
\Micros_Counter:CounterUDB:overflow_reg_i\/main_0       macrocell23     3447   9377  28780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:overflow_reg_i\/clock_0          macrocell23         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Millis_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Millis_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 29130p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell1   1600   1600  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell2      0   1600  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell2   1280   2880  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell3      0   2880  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell3   1280   4160  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell4      0   4160  25914  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell4   2270   6430  25914  RISE       1
\Millis_Counter:CounterUDB:prevCompare\/main_0          macrocell21     2596   9026  29130  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:prevCompare\/clock_0             macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \Micros_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Micros_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 29874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8283
-------------------------------------   ---- 
End-of-path arrival time (ps)           8283
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell5   1370   1370  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell6      0   1370  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell6   1200   2570  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell7      0   2570  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell7   1200   3770  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell8      0   3770  26669  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell8   2260   6030  26669  RISE       1
\Micros_Counter:CounterUDB:prevCompare\/main_0          macrocell24     2253   8283  29874  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:prevCompare\/clock_0             macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Millis_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Millis_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Millis_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10386
-------------------------------------   ----- 
End-of-path arrival time (ps)           10386
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Millis_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell1    760    760  30780  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell2      0    760  30780  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell2   1210   1970  30780  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell3      0   1970  30780  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell3   1210   3180  30780  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell4      0   3180  30780  RISE       1
\Millis_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell4   2740   5920  30780  RISE       1
\Millis_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4466  10386  30780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell1        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Micros_Counter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Micros_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Micros_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30912p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10254
-------------------------------------   ----- 
End-of-path arrival time (ps)           10254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Micros_Counter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5    760    760  30912  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0    760  30912  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1210   1970  30912  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   1970  30912  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1210   3180  30912  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   3180  30912  RISE       1
\Micros_Counter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2740   5920  30912  RISE       1
\Micros_Counter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    4334  10254  30912  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:sSTSReg:stsreg\/clock            statusicell2        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : \Micros_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Micros_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 34807p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3349
-------------------------------------   ---- 
End-of-path arrival time (ps)           3349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out                       synccell      1020   1020  16396  RISE       1
\Micros_Counter:CounterUDB:count_stored_i\/main_0  macrocell25   2329   3349  34807  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Micros_Counter:CounterUDB:count_stored_i\/clock_0          macrocell25         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_2:genblk1[0]:INST\/out
Path End       : \Millis_Counter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Millis_Counter:CounterUDB:count_stored_i\/clock_0
Path slack     : 34898p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3259
-------------------------------------   ---- 
End-of-path arrival time (ps)           3259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_2:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_2:genblk1[0]:INST\/out                       synccell      1020   1020  16395  RISE       1
\Millis_Counter:CounterUDB:count_stored_i\/main_0  macrocell22   2239   3259  34898  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Millis_Counter:CounterUDB:count_stored_i\/clock_0          macrocell22         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11136/q
Path End       : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981806p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13964
-------------------------------------   ----- 
End-of-path arrival time (ps)           13964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11136/q                                        macrocell39      1250   1250  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell11   7584   8834  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  13964  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  13964  981806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell12      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10602/q
Path End       : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 983428p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12342
-------------------------------------   ----- 
End-of-path arrival time (ps)           12342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_10602/q                                       macrocell32      1250   1250  983428  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell9    5962   7212  983428  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  12342  983428  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  12342  983428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 983693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12077
-------------------------------------   ----- 
End-of-path arrival time (ps)           12077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:runmode_enable\/q         macrocell44      1250   1250  983693  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell13   5697   6947  983693  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell13   5130  12077  983693  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell14      0  12077  983693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell14      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11136/q
Path End       : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 983738p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10202
-------------------------------------   ----- 
End-of-path arrival time (ps)           10202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11136/q                                        macrocell39      1250   1250  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell12   8952  10202  983738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell12      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11136/q
Path End       : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 985106p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8834
-------------------------------------   ---- 
End-of-path arrival time (ps)           8834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11136/q                                        macrocell39      1250   1250  981806  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell11   7584   8834  985106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_11136/main_1
Capture Clock  : Net_11136/clock_0
Path slack     : 985500p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10990
-------------------------------------   ----- 
End-of-path arrival time (ps)           10990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell11    760    760  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell12      0    760  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell12   2740   3500  983882  RISE       1
Net_11136/main_1                                 macrocell39      7490  10990  985500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \InjectionTimer_1:PWMUDB:runmode_enable\/main_3
Capture Clock  : \InjectionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 985503p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10987
-------------------------------------   ----- 
End-of-path arrival time (ps)           10987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell11    760    760  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell12      0    760  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell12   2740   3500  983882  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/main_3  macrocell34      7487  10987  985503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \InjectionTimer_2:PWMUDB:runmode_enable\/main_2
Capture Clock  : \InjectionTimer_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 985611p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:genblk1:ctrlreg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   1210   1210  985611  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/main_2      macrocell44    9669  10879  985611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \InjectionTimer_2:PWMUDB:trig_disable\/main_0
Capture Clock  : \InjectionTimer_2:PWMUDB:trig_disable\/clock_0
Path slack     : 986153p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10337
-------------------------------------   ----- 
End-of-path arrival time (ps)           10337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:genblk1:ctrlreg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   1210   1210  985611  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/main_0        macrocell45    9127  10337  986153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/clock_0             macrocell45         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \InjectionTimer_1:PWMUDB:trig_disable\/main_2
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_disable\/clock_0
Path slack     : 986203p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10287
-------------------------------------   ----- 
End-of-path arrival time (ps)           10287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell11    760    760  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell12      0    760  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell12   2740   3500  983882  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/main_2    macrocell35      6787  10287  986203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/clock_0             macrocell35         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IgnitionTimer_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \IgnitionTimer_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 986479p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13021
-------------------------------------   ----- 
End-of-path arrival time (ps)           13021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  983554  RISE       1
\IgnitionTimer_1:PWMUDB:status_2\/main_1          macrocell7       3853   7353  986479  RISE       1
\IgnitionTimer_1:PWMUDB:status_2\/q               macrocell7       3350  10703  986479  RISE       1
\IgnitionTimer_1:PWMUDB:genblk8:stsreg\/status_2  statusicell3     2318  13021  986479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:genblk8:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 986592p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7348
-------------------------------------   ---- 
End-of-path arrival time (ps)           7348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   3848   7348  986592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \InjectionTimer_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 986595p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12905
-------------------------------------   ----- 
End-of-path arrival time (ps)           12905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:runmode_enable\/q         macrocell34    1250   1250  983369  RISE       1
\InjectionTimer_1:PWMUDB:status_2\/main_0          macrocell12    5990   7240  986595  RISE       1
\InjectionTimer_1:PWMUDB:status_2\/q               macrocell12    3350  10590  986595  RISE       1
\InjectionTimer_1:PWMUDB:genblk8:stsreg\/status_2  statusicell4   2315  12905  986595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:genblk8:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 986667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7273
-------------------------------------   ---- 
End-of-path arrival time (ps)           7273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:runmode_enable\/q         macrocell34      1250   1250  983369  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   6023   7273  986667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell12      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 986669p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7271
-------------------------------------   ---- 
End-of-path arrival time (ps)           7271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:runmode_enable\/q         macrocell34      1250   1250  983369  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   6021   7271  986669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:runmode_enable\/q
Path End       : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 986697p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7243
-------------------------------------   ---- 
End-of-path arrival time (ps)           7243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:runmode_enable\/q         macrocell27      1250   1250  984239  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   5993   7243  986697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10602/q
Path End       : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 986717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_10602/q                                       macrocell32      1250   1250  983428  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell10   5973   7223  986717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell10      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10602/q
Path End       : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 986728p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_10602/q                                       macrocell32     1250   1250  983428  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell9   5962   7212  986728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \InjectionTimer_2:PWMUDB:trig_disable\/main_2
Capture Clock  : \InjectionTimer_2:PWMUDB:trig_disable\/clock_0
Path slack     : 986846p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9644
-------------------------------------   ---- 
End-of-path arrival time (ps)           9644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell13    760    760  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell14      0    760  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell14   2740   3500  984243  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/main_2    macrocell45      6144   9644  986846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/clock_0             macrocell45         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 986854p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    3586   7086  986854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 986993p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:runmode_enable\/q         macrocell44      1250   1250  983693  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell13   5697   6947  986993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987026p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6914
-------------------------------------   ---- 
End-of-path arrival time (ps)           6914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   3414   6914  987026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell12      0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_7509/main_1
Capture Clock  : Net_7509/clock_0
Path slack     : 987086p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9404
-------------------------------------   ---- 
End-of-path arrival time (ps)           9404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  987086  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  987086  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  987086  RISE       1
Net_7509/main_1                                   macrocell38      5654   9404  987086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_7509/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \InjectionTimer_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987153p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12347
-------------------------------------   ----- 
End-of-path arrival time (ps)           12347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:runmode_enable\/q         macrocell44    1250   1250  983693  RISE       1
\InjectionTimer_2:PWMUDB:status_2\/main_0          macrocell17    5429   6679  987153  RISE       1
\InjectionTimer_2:PWMUDB:status_2\/q               macrocell17    3350  10029  987153  RISE       1
\InjectionTimer_2:PWMUDB:genblk8:stsreg\/status_2  statusicell5   2318  12347  987153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:genblk8:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987182p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6758
-------------------------------------   ---- 
End-of-path arrival time (ps)           6758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  983882  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3258   6758  987182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6674
-------------------------------------   ---- 
End-of-path arrival time (ps)           6674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:runmode_enable\/q         macrocell44      1250   1250  983693  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell14   5424   6674  987266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell14      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \InjectionTimer_2:PWMUDB:runmode_enable\/main_5
Capture Clock  : \InjectionTimer_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 987400p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9090
-------------------------------------   ---- 
End-of-path arrival time (ps)           9090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell13    760    760  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell14      0    760  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell14   2740   3500  984243  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/main_5  macrocell44      5590   9090  987400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:runmode_enable\/q
Path End       : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987539p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:runmode_enable\/q         macrocell27     1250   1250  984239  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   5151   6401  987539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987543p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell13   2897   6397  987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987543p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell13    760    760  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell14      0    760  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell14   2740   3500  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell14   2897   6397  987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell14      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_11179/main_1
Capture Clock  : Net_11179/clock_0
Path slack     : 987794p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8696
-------------------------------------   ---- 
End-of-path arrival time (ps)           8696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell13    760    760  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell14      0    760  984243  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell14   2740   3500  984243  RISE       1
Net_11179/main_1                                 macrocell49      5196   8696  987794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11179/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11179/q
Path End       : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988105p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11179/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11179/q                                        macrocell49      1250   1250  984806  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell14   4585   5835  988105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell14      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11179/q
Path End       : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 988106p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11179/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                                           model name      delay     AT   slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_11179/q                                        macrocell49      1250   1250  984806  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell13   4584   5834  988106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:runmode_enable\/q
Path End       : Net_11188/main_0
Capture Clock  : Net_11188/clock_0
Path slack     : 988216p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:runmode_enable\/q  macrocell44   1250   1250  983693  RISE       1
Net_11188/main_0                            macrocell48   7024   8274  988216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11188/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CrankTriggerDummyTimer:TimerHW\/tc
Path End       : \InjectionTimer_1:PWMUDB:trig_last\/main_1
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_last\/clock_0
Path slack     : 988322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Clock_9(fixed-function):R#1 vs. Clock_4:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_2                                      clockblockcell      0      0  RISE       1
\CrankTriggerDummyTimer:TimerHW\/clock                        timercell           0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\CrankTriggerDummyTimer:TimerHW\/tc         timercell     1000   1000  988322  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/main_1  macrocell33   7168   8168  988322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/clock_0                macrocell33         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CrankTriggerDummyTimer:TimerHW\/tc
Path End       : \InjectionTimer_1:PWMUDB:runmode_enable\/main_6
Capture Clock  : \InjectionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 988322p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Clock_9(fixed-function):R#1 vs. Clock_4:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_2                                      clockblockcell      0      0  RISE       1
\CrankTriggerDummyTimer:TimerHW\/clock                        timercell           0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\CrankTriggerDummyTimer:TimerHW\/tc              timercell     1000   1000  988322  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/main_6  macrocell34   7168   8168  988322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CrankTriggerDummyTimer:TimerHW\/tc
Path End       : \InjectionTimer_2:PWMUDB:trig_last\/main_1
Capture Clock  : \InjectionTimer_2:PWMUDB:trig_last\/clock_0
Path slack     : 988328p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Clock_9(fixed-function):R#1 vs. Clock_4:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_2                                      clockblockcell      0      0  RISE       1
\CrankTriggerDummyTimer:TimerHW\/clock                        timercell           0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\CrankTriggerDummyTimer:TimerHW\/tc         timercell     1000   1000  988322  RISE       1
\InjectionTimer_2:PWMUDB:trig_last\/main_1  macrocell43   7162   8162  988328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_last\/clock_0                macrocell43         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CrankTriggerDummyTimer:TimerHW\/tc
Path End       : \InjectionTimer_2:PWMUDB:runmode_enable\/main_1
Capture Clock  : \InjectionTimer_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 988328p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Clock_9(fixed-function):R#1 vs. Clock_4:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_2                                      clockblockcell      0      0  RISE       1
\CrankTriggerDummyTimer:TimerHW\/clock                        timercell           0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\CrankTriggerDummyTimer:TimerHW\/tc              timercell     1000   1000  988322  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/main_1  macrocell44   7162   8162  988328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:runmode_enable\/q
Path End       : Net_7515/main_0
Capture Clock  : Net_7515/clock_0
Path slack     : 988337p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8153
-------------------------------------   ---- 
End-of-path arrival time (ps)           8153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  984239  RISE       1
Net_7515/main_0                            macrocell31   6903   8153  988337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_7515/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CrankTriggerDummyTimer:TimerHW\/tc
Path End       : \IgnitionTimer_1:PWMUDB:trig_last\/main_1
Capture Clock  : \IgnitionTimer_1:PWMUDB:trig_last\/clock_0
Path slack     : 989105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Clock_9(fixed-function):R#1 vs. Clock_4:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_2                                      clockblockcell      0      0  RISE       1
\CrankTriggerDummyTimer:TimerHW\/clock                        timercell           0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\CrankTriggerDummyTimer:TimerHW\/tc        timercell     1000   1000  988322  RISE       1
\IgnitionTimer_1:PWMUDB:trig_last\/main_1  macrocell26   6385   7385  989105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_last\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CrankTriggerDummyTimer:TimerHW\/tc
Path End       : \IgnitionTimer_1:PWMUDB:runmode_enable\/main_6
Capture Clock  : \IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 989105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Clock_9(fixed-function):R#1 vs. Clock_4:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7385
-------------------------------------   ---- 
End-of-path arrival time (ps)           7385
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_2                                      clockblockcell      0      0  RISE       1
\CrankTriggerDummyTimer:TimerHW\/clock                        timercell           0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\CrankTriggerDummyTimer:TimerHW\/tc             timercell     1000   1000  988322  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/main_6  macrocell27   6385   7385  989105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IgnitionTimer_1:PWMUDB:runmode_enable\/main_3
Capture Clock  : \IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 989116p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  983554  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/main_3  macrocell27      3874   7374  989116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_10602/main_1
Capture Clock  : Net_10602/clock_0
Path slack     : 989119p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7371
-------------------------------------   ---- 
End-of-path arrival time (ps)           7371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  983554  RISE       1
Net_10602/main_1                                macrocell32      3871   7371  989119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:runmode_enable\/q
Path End       : \IgnitionTimer_1:PWMUDB:runmode_enable\/main_2
Capture Clock  : \IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 989225p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:runmode_enable\/q       macrocell27   1250   1250  984239  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/main_2  macrocell27   6015   7265  989225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_7515/main_1
Capture Clock  : Net_7515/clock_0
Path slack     : 989243p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  989243  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  989243  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  989243  RISE       1
Net_7515/main_1                                  macrocell31      3497   7247  989243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_7515/clock_0                                           macrocell31         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \InjectionTimer_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \InjectionTimer_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 989339p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7151
-------------------------------------   ---- 
End-of-path arrival time (ps)           7151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  989339  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  989339  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  989339  RISE       1
\InjectionTimer_2:PWMUDB:prevCompare1\/main_0     macrocell46      3401   7151  989339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:prevCompare1\/clock_0             macrocell46         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_11188/main_1
Capture Clock  : Net_11188/clock_0
Path slack     : 989348p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7142
-------------------------------------   ---- 
End-of-path arrival time (ps)           7142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  989339  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  989339  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  989339  RISE       1
Net_11188/main_1                                  macrocell48      3392   7142  989348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11188/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \IgnitionTimer_1:PWMUDB:trig_disable\/main_2
Capture Clock  : \IgnitionTimer_1:PWMUDB:trig_disable\/clock_0
Path slack     : 989395p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  983554  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  983554  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/main_2    macrocell28      3595   7095  989395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/clock_0              macrocell28         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11136/q
Path End       : \InjectionTimer_1:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \InjectionTimer_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989791p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10209
-------------------------------------   ----- 
End-of-path arrival time (ps)           10209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_11136/q                                     macrocell39    1250   1250  981806  RISE       1
\InjectionTimer_1:PWMUDB:genblk8:stsreg\/reset  statusicell4   8959  10209  989791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:genblk8:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11136/q
Path End       : \InjectionTimer_1:PWMUDB:status_0\/ar_0
Capture Clock  : \InjectionTimer_1:PWMUDB:status_0\/clock_0
Path slack     : 989791p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10209
-------------------------------------   ----- 
End-of-path arrival time (ps)           10209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11136/q                              macrocell39   1250   1250  981806  RISE       1
\InjectionTimer_1:PWMUDB:status_0\/ar_0  macrocell37   8959  10209  989791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:status_0\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \InjectionTimer_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \InjectionTimer_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 990096p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  987086  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  987086  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  987086  RISE       1
\InjectionTimer_1:PWMUDB:prevCompare1\/main_0     macrocell36      2644   6394  990096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:prevCompare1\/clock_0             macrocell36         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \InjectionTimer_1:PWMUDB:status_0\/main_1
Capture Clock  : \InjectionTimer_1:PWMUDB:status_0\/clock_0
Path slack     : 990096p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  987086  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  987086  RISE       1
\InjectionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  987086  RISE       1
\InjectionTimer_1:PWMUDB:status_0\/main_1         macrocell37      2644   6394  990096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:status_0\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \IgnitionTimer_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 990134p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  989243  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  989243  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  989243  RISE       1
\IgnitionTimer_1:PWMUDB:prevCompare1\/main_0     macrocell29      2606   6356  990134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:prevCompare1\/clock_0              macrocell29         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \IgnitionTimer_1:PWMUDB:status_0\/main_1
Capture Clock  : \IgnitionTimer_1:PWMUDB:status_0\/clock_0
Path slack     : 990142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6348
-------------------------------------   ---- 
End-of-path arrival time (ps)           6348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  989243  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  989243  RISE       1
\IgnitionTimer_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  989243  RISE       1
\IgnitionTimer_1:PWMUDB:status_0\/main_1         macrocell30      2598   6348  990142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:status_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \InjectionTimer_2:PWMUDB:status_0\/main_1
Capture Clock  : \InjectionTimer_2:PWMUDB:status_0\/clock_0
Path slack     : 990438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell13   1520   1520  989339  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell14      0   1520  989339  RISE       1
\InjectionTimer_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell14   2230   3750  989339  RISE       1
\InjectionTimer_2:PWMUDB:status_0\/main_1         macrocell47      2302   6052  990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:status_0\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:runmode_enable\/q
Path End       : \IgnitionTimer_1:PWMUDB:trig_disable\/main_1
Capture Clock  : \IgnitionTimer_1:PWMUDB:trig_disable\/clock_0
Path slack     : 990775p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:runmode_enable\/q     macrocell27   1250   1250  984239  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/main_1  macrocell28   4465   5715  990775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/clock_0              macrocell28         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:runmode_enable\/q
Path End       : Net_10602/main_0
Capture Clock  : Net_10602/clock_0
Path slack     : 990818p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5672
-------------------------------------   ---- 
End-of-path arrival time (ps)           5672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  984239  RISE       1
Net_10602/main_0                           macrocell32   4422   5672  990818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:runmode_enable\/q
Path End       : Net_7509/main_0
Capture Clock  : Net_7509/clock_0
Path slack     : 991064p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  983369  RISE       1
Net_7509/main_0                             macrocell38   4176   5426  991064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_7509/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \InjectionTimer_1:PWMUDB:trig_disable\/main_0
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_disable\/clock_0
Path slack     : 991537p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4953
-------------------------------------   ---- 
End-of-path arrival time (ps)           4953
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:genblk1:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  991537  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/main_0        macrocell35    3743   4953  991537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/clock_0             macrocell35         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \InjectionTimer_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \InjectionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 991554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4936
-------------------------------------   ---- 
End-of-path arrival time (ps)           4936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:genblk1:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  991537  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/main_0      macrocell34    3726   4936  991554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : Net_13575/main_2
Capture Clock  : Net_13575/clock_0
Path slack     : 991851p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLK_PC1:R#1 vs. CLK_PC1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PulseConvert_1:out_sample\/q  macrocell42   1250   1250  991851  RISE       1
Net_13575/main_2               macrocell40   3389   4639  991851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : Net_13575/main_1
Capture Clock  : Net_13575/clock_0
Path slack     : 991855p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLK_PC1:R#1 vs. CLK_PC1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PulseConvert_1:in_sample\/q  macrocell41   1250   1250  991855  RISE       1
Net_13575/main_1              macrocell40   3385   4635  991855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:runmode_enable\/q
Path End       : Net_11136/main_0
Capture Clock  : Net_11136/clock_0
Path slack     : 991968p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:runmode_enable\/q  macrocell34   1250   1250  983369  RISE       1
Net_11136/main_0                            macrocell39   3272   4522  991968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_1:PWMUDB:runmode_enable\/main_2
Capture Clock  : \InjectionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 991977p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:runmode_enable\/q       macrocell34   1250   1250  983369  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/main_2  macrocell34   3263   4513  991977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_1:PWMUDB:trig_disable\/main_1
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_disable\/clock_0
Path slack     : 991988p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:runmode_enable\/q     macrocell34   1250   1250  983369  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/main_1  macrocell35   3252   4502  991988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/clock_0             macrocell35         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13575/q
Path End       : \PulseConvert_1:out_sample\/main_1
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 992160p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLK_PC1:R#1 vs. CLK_PC1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_13575/clock_0                                          macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
Net_13575/q                         macrocell40   1250   1250  992160  RISE       1
\PulseConvert_1:out_sample\/main_1  macrocell42   3080   4330  992160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_2:PWMUDB:trig_disable\/main_1
Capture Clock  : \InjectionTimer_2:PWMUDB:trig_disable\/clock_0
Path slack     : 992163p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:runmode_enable\/q     macrocell44   1250   1250  983693  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/main_1  macrocell45   3077   4327  992163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/clock_0             macrocell45         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:runmode_enable\/q
Path End       : \InjectionTimer_2:PWMUDB:runmode_enable\/main_4
Capture Clock  : \InjectionTimer_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 992163p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:runmode_enable\/q       macrocell44   1250   1250  983693  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/main_4  macrocell44   3077   4327  992163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:runmode_enable\/q
Path End       : Net_11179/main_0
Capture Clock  : Net_11179/clock_0
Path slack     : 992317p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:runmode_enable\/q  macrocell44   1250   1250  983693  RISE       1
Net_11179/main_0                            macrocell49   2923   4173  992317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11179/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:prevCompare1\/q
Path End       : \InjectionTimer_2:PWMUDB:status_0\/main_0
Capture Clock  : \InjectionTimer_2:PWMUDB:status_0\/clock_0
Path slack     : 992353p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:prevCompare1\/clock_0             macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:prevCompare1\/q   macrocell46   1250   1250  992353  RISE       1
\InjectionTimer_2:PWMUDB:status_0\/main_0  macrocell47   2887   4137  992353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:status_0\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_2
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 992609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLK_PC1:R#1 vs. CLK_PC1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PulseConvert_1:out_sample\/q      macrocell42   1250   1250  991851  RISE       1
\PulseConvert_1:in_sample\/main_2  macrocell41   2631   3881  992609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:out_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_3
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 992609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLK_PC1:R#1 vs. CLK_PC1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PulseConvert_1:out_sample\/q       macrocell42   1250   1250  991851  RISE       1
\PulseConvert_1:out_sample\/main_3  macrocell42   2631   3881  992609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:in_sample\/main_1
Capture Clock  : \PulseConvert_1:in_sample\/clock_0
Path slack     : 992620p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLK_PC1:R#1 vs. CLK_PC1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\PulseConvert_1:in_sample\/q       macrocell41   1250   1250  991855  RISE       1
\PulseConvert_1:in_sample\/main_1  macrocell41   2620   3870  992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PulseConvert_1:in_sample\/q
Path End       : \PulseConvert_1:out_sample\/main_2
Capture Clock  : \PulseConvert_1:out_sample\/clock_0
Path slack     : 992620p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CLK_PC1:R#1 vs. CLK_PC1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:in_sample\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\PulseConvert_1:in_sample\/q        macrocell41   1250   1250  991855  RISE       1
\PulseConvert_1:out_sample\/main_2  macrocell42   2620   3870  992620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PulseConvert_1:out_sample\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \IgnitionTimer_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 992647p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:genblk1:ctrlreg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  992647  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/main_0      macrocell27    2633   3843  992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:trig_disable\/q
Path End       : \InjectionTimer_2:PWMUDB:runmode_enable\/main_6
Capture Clock  : \InjectionTimer_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 992652p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/clock_0             macrocell45         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:trig_disable\/q         macrocell45   1250   1250  992652  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/main_6  macrocell44   2588   3838  992652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:trig_disable\/q
Path End       : \InjectionTimer_1:PWMUDB:trig_disable\/main_3
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_disable\/clock_0
Path slack     : 992655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:trig_disable\/q       macrocell35   1250   1250  992655  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/main_3  macrocell35   2585   3835  992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/clock_0             macrocell35         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:trig_disable\/q
Path End       : \InjectionTimer_2:PWMUDB:trig_disable\/main_3
Capture Clock  : \InjectionTimer_2:PWMUDB:trig_disable\/clock_0
Path slack     : 992655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/clock_0             macrocell45         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:trig_disable\/q       macrocell45   1250   1250  992652  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/main_3  macrocell45   2585   3835  992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/clock_0             macrocell45         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:trig_disable\/q
Path End       : \IgnitionTimer_1:PWMUDB:trig_disable\/main_3
Capture Clock  : \IgnitionTimer_1:PWMUDB:trig_disable\/clock_0
Path slack     : 992656p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:trig_disable\/q       macrocell28   1250   1250  992656  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/main_3  macrocell28   2584   3834  992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/clock_0              macrocell28         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:trig_disable\/q
Path End       : \InjectionTimer_1:PWMUDB:runmode_enable\/main_4
Capture Clock  : \InjectionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 992658p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:trig_disable\/q         macrocell35   1250   1250  992655  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/main_4  macrocell34   2582   3832  992658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:trig_disable\/q
Path End       : \IgnitionTimer_1:PWMUDB:runmode_enable\/main_4
Capture Clock  : \IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 992659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/clock_0              macrocell28         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:trig_disable\/q         macrocell28   1250   1250  992656  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/main_4  macrocell27   2581   3831  992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \IgnitionTimer_1:PWMUDB:trig_disable\/main_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:trig_disable\/clock_0
Path slack     : 992661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:genblk1:ctrlreg\/clock             controlcell3        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  992647  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/main_0        macrocell28    2619   3829  992661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/clock_0              macrocell28         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:trig_last\/q
Path End       : \InjectionTimer_2:PWMUDB:runmode_enable\/main_3
Capture Clock  : \InjectionTimer_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_last\/clock_0                macrocell43         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:trig_last\/q            macrocell43   1250   1250  992930  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/main_3  macrocell44   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:prevCompare1\/q
Path End       : \IgnitionTimer_1:PWMUDB:status_0\/main_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:status_0\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:prevCompare1\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT   slack  edge  Fanout
----------------------------------------  -----------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:prevCompare1\/q   macrocell29   1250   1250  992933  RISE       1
\IgnitionTimer_1:PWMUDB:status_0\/main_0  macrocell30   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:status_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:prevCompare1\/q
Path End       : \InjectionTimer_1:PWMUDB:status_0\/main_0
Capture Clock  : \InjectionTimer_1:PWMUDB:status_0\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:prevCompare1\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:prevCompare1\/q   macrocell36   1250   1250  992940  RISE       1
\InjectionTimer_1:PWMUDB:status_0\/main_0  macrocell37   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:status_0\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:trig_last\/q
Path End       : \IgnitionTimer_1:PWMUDB:runmode_enable\/main_1
Capture Clock  : \IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:trig_last\/q            macrocell26   1250   1250  992940  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/main_1  macrocell27   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:trig_last\/q
Path End       : \InjectionTimer_1:PWMUDB:runmode_enable\/main_1
Capture Clock  : \InjectionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 992942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_last\/clock_0                macrocell33         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:trig_last\/q            macrocell33   1250   1250  992942  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/main_1  macrocell34   2298   3548  992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10602/q
Path End       : \IgnitionTimer_1:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 993368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_10602/q                                   macrocell32   1250   1250  983428  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/ar_0  macrocell27   5382   6632  993368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:runmode_enable\/clock_0            macrocell27         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10602/q
Path End       : \IgnitionTimer_1:PWMUDB:trig_disable\/ar_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:trig_disable\/clock_0
Path slack     : 993368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_10602/q                                 macrocell32   1250   1250  983428  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/ar_0  macrocell28   5382   6632  993368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:trig_disable\/clock_0              macrocell28         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10602/q
Path End       : \IgnitionTimer_1:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \IgnitionTimer_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994184p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_10602/q                                    macrocell32    1250   1250  983428  RISE       1
\IgnitionTimer_1:PWMUDB:genblk8:stsreg\/reset  statusicell3   4566   5816  994184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:genblk8:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_10602/q
Path End       : \IgnitionTimer_1:PWMUDB:status_0\/ar_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:status_0\/clock_0
Path slack     : 994184p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_10602/clock_0                                          macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
Net_10602/q                             macrocell32   1250   1250  983428  RISE       1
\IgnitionTimer_1:PWMUDB:status_0\/ar_0  macrocell30   4566   5816  994184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:status_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11179/q
Path End       : \InjectionTimer_2:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \InjectionTimer_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994193p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11179/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
Net_11179/q                                     macrocell49    1250   1250  984806  RISE       1
\InjectionTimer_2:PWMUDB:genblk8:stsreg\/reset  statusicell5   4557   5807  994193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:genblk8:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11179/q
Path End       : \InjectionTimer_2:PWMUDB:status_0\/ar_0
Capture Clock  : \InjectionTimer_2:PWMUDB:status_0\/clock_0
Path slack     : 994193p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5807
-------------------------------------   ---- 
End-of-path arrival time (ps)           5807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11179/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11179/q                              macrocell49   1250   1250  984806  RISE       1
\InjectionTimer_2:PWMUDB:status_0\/ar_0  macrocell47   4557   5807  994193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:status_0\/clock_0                 macrocell47         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11136/q
Path End       : \InjectionTimer_1:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \InjectionTimer_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 995458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11136/q                                    macrocell39   1250   1250  981806  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/ar_0  macrocell34   3292   4542  995458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:runmode_enable\/clock_0           macrocell34         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11136/q
Path End       : \InjectionTimer_1:PWMUDB:trig_disable\/ar_0
Capture Clock  : \InjectionTimer_1:PWMUDB:trig_disable\/clock_0
Path slack     : 995458p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4542
-------------------------------------   ---- 
End-of-path arrival time (ps)           4542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11136/clock_0                                          macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11136/q                                  macrocell39   1250   1250  981806  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/ar_0  macrocell35   3292   4542  995458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:trig_disable\/clock_0             macrocell35         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IgnitionTimer_1:PWMUDB:status_0\/q
Path End       : \IgnitionTimer_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \IgnitionTimer_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995927p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:status_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\IgnitionTimer_1:PWMUDB:status_0\/q               macrocell30    1250   1250  995927  RISE       1
\IgnitionTimer_1:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\IgnitionTimer_1:PWMUDB:genblk8:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_2:PWMUDB:status_0\/q
Path End       : \InjectionTimer_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \InjectionTimer_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:status_0\/clock_0                 macrocell47         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\InjectionTimer_2:PWMUDB:status_0\/q               macrocell47    1250   1250  995935  RISE       1
\InjectionTimer_2:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2315   3565  995935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:genblk8:stsreg\/clock             statusicell5        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \InjectionTimer_1:PWMUDB:status_0\/q
Path End       : \InjectionTimer_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \InjectionTimer_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:status_0\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                           model name    delay     AT   slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ------  ----  ------
\InjectionTimer_1:PWMUDB:status_0\/q               macrocell37    1250   1250  995938  RISE       1
\InjectionTimer_1:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2312   3562  995938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_1:PWMUDB:genblk8:stsreg\/clock             statusicell4        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11179/q
Path End       : \InjectionTimer_2:PWMUDB:trig_disable\/ar_0
Capture Clock  : \InjectionTimer_2:PWMUDB:trig_disable\/clock_0
Path slack     : 996111p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11179/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11179/q                                  macrocell49   1250   1250  984806  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/ar_0  macrocell45   2639   3889  996111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:trig_disable\/clock_0             macrocell45         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11179/q
Path End       : \InjectionTimer_2:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \InjectionTimer_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 996112p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_11179/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_11179/q                                    macrocell49   1250   1250  984806  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/ar_0  macrocell44   2638   3888  996112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\InjectionTimer_2:PWMUDB:runmode_enable\/clock_0           macrocell44         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

