stage: synthesis
tool: verilator
id: const_unexpected_in_assignment_to_unpacked_array
title: CONST unexpected in assignment to unpacked array
regex: >
  CONST .* unexpected in assignment to unpacked array
issue_novelty: new
issue_link: https://github.com/verilator/verilator/issues/6254#issuecomment-3146668599
short_desc: Maintainer suggested to avoid reporting bugs related to tristates
maintainers_response: low
examples:
  - const_unexpected_in_assignment_to_unpacked_array_v1:
      first_found: 01.06.2025
      full_error: |
        %Error: top.sv:5:44: CONST '32'hffffffff' unexpected in assignment to unpacked array
          5 | , output tri1 logic [1:4][2:3][3:2][0:1] vmt [3:3]
      full_example: |
        module tdclodrzjb
          ( output bit oyyxqhvbmj
          , output tri1 logic [1:4][2:3][3:2][0:1] vmt [3:3]
          , input int vdm
          , input logic [0:2][3:2] bc [3:3]
          , input logic [1:4][0:2] waqzr [3:0]
          );

          or yqdffodp(ovyizzu, d, d);
          not zcmlhvevv(d, qqiy);

          // Top inputs -> top outputs assigns

          // Assigns

        endmodule: tdclodrzjb
