// Seed: 334582705
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2
);
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    output supply0 id_2,
    input tri1 id_3,
    input uwire id_4
);
  assign id_1 = ~id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  assign module_3.id_10 = 0;
  inout wire id_4;
  inout reg id_3;
  inout reg id_2;
  input wire id_1;
  initial begin : LABEL_0
    if (-1'd0) begin : LABEL_1
      id_2 = id_3;
      id_2 = #id_6 -1;
    end
    id_3 = -1;
  end
endmodule
module module_3 #(
    parameter id_6 = 32'd77,
    parameter id_8 = 32'd27,
    parameter id_9 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  output logic [7:0] id_7;
  inout wire _id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7[-1] = -1;
  supply0 [(  id_8  ) : id_6  |  1 'b0] _id_9 = 1;
  wire [1 : 1] id_10 = -1;
  parameter id_11 = -1 && 1;
  reg id_12 = id_11 - -1;
  logic [id_9 : id_8] id_13 = id_13;
  always @(1 or id_5[1])
    id_12#(
        .id_13(id_11),
        .id_12(1),
        .id_6 (id_11 == 'd0),
        .id_5 ("")
    ) <= 1;
  module_2 modCall_1 (
      id_13,
      id_12,
      id_12,
      id_10,
      id_3
  );
endmodule
