//
// Created by . on 1/20/25.
//

#ifndef JSMOOCH_EMUS_NDS_REGS_H
#define JSMOOCH_EMUS_NDS_REGS_H

#define R7_BIOSPROT 0x04000308
#define R7_VRAMSTAT 0x04000240
#define R7_WRAMSTAT 0x04000241
#define R7_EXMEMSTAT 0x04000204

#define R9_DMAFIL 0x040000E0
#define R9_EXMEMCNT 0x04000204
#define R9_WRAMCNT  0x04000247
#define R9_VRAMCNT 0x04000240

#define R_IPCSYNC       0x04000180
#define R_IPCFIFOCNT    0x04000184
#define R_IPCFIFOSEND   0x04000188
#define R_IPCFIFORECV   0x04100000

#define R9_DIVCNT 0x04000280
#define R9_DIV_NUMER 0x04000290
#define R9_DIV_DENOM 0x04000298
#define R9_DIV_RESULT 0x040002A0
#define R9_DIVREM_RESULT 0x040002A8
#define R9_SQRTCNT 0x040002B0
#define R9_SQRT_RESULT 0x040002B4
#define R9_SQRT_PARAM 0x040002B8

/*
  40000B0h  30h  DMA Channel 0..3
 */
#define R_DMA0SAD 0x040000B0 // r/w
#define R_DMA1SAD 0x040000BC
#define R_DMA2SAD 0x040000C8
#define R_DMA3SAD 0x040000D4

#define R_DMA0DAD 0x040000B4 // r/w
#define R_DMA1DAD 0x040000C0
#define R_DMA2DAD 0x040000CC
#define R_DMA3DAD 0x040000D8

#define R_DMA0CNT_L 0x040000B8 // r/w
#define R_DMA1CNT_L 0x040000C4
#define R_DMA2CNT_L 0x040000D0
#define R_DMA3CNT_L 0x040000DC

#define R_IME 0x04000208
#define R_IF  0x04000214
#define R_IE  0x04000210

#define R_DMA0CNT_H 0x040000BA // r/w. lower 5 bits of this now used for word count
#define R_DMA1CNT_H 0x040000C6 // bit27 unused on arm7
#define R_DMA2CNT_H 0x040000D2
#define R_DMA3CNT_H 0x040000DE
#define R_TM0CNT_L  0x04000100
#define R_TM0CNT_H  0x04000102
#define R_TM1CNT_L  0x04000104
#define R_TM1CNT_H  0x04000106
#define R_TM2CNT_L  0x04000108
#define R_TM2CNT_H  0x0400010A
#define R_TM3CNT_L  0x0400010C
#define R_TM3CNT_H  0x0400010E

#endif //JSMOOCH_EMUS_NDS_REGS_H
