library IEEE;
use IEEE.std_logic_1164.all;

entity control is
    port (
        internal_databus: inout STD_LOGIC_VECTOR (15 downto 0)
    );
end control;

architecture control_arch of control is
begin
  -- <<enter your statements here>>
end control_arch;
