Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5290806251e5487183f8f4b30d6ede41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot ssd_pmod_tb_behav xil_defaultlib.ssd_pmod_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
