// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _predictive_controller_HH_
#define _predictive_controller_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "unconstrained.h"
#include "sph_dec.h"
#include "guess_babay.h"
#include "guess_edu.h"
#include "predictive_controjbC.h"
#include "unconstrained_temp.h"
#include "guess_edu_u_educaibs.h"
#include "predictive_controrcU.h"
#include "predictive_controsc4.h"
#include "predictive_controtde.h"
#include "predictive_controller_crtl_bus_s_axi.h"
#include "predictive_controller_data_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 7,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct predictive_controller : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_data_AWVALID;
    sc_in< sc_logic > m_axi_data_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_AWID;
    sc_out< sc_lv<8> > m_axi_data_AWLEN;
    sc_out< sc_lv<3> > m_axi_data_AWSIZE;
    sc_out< sc_lv<2> > m_axi_data_AWBURST;
    sc_out< sc_lv<2> > m_axi_data_AWLOCK;
    sc_out< sc_lv<4> > m_axi_data_AWCACHE;
    sc_out< sc_lv<3> > m_axi_data_AWPROT;
    sc_out< sc_lv<4> > m_axi_data_AWQOS;
    sc_out< sc_lv<4> > m_axi_data_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_AWUSER_WIDTH> > m_axi_data_AWUSER;
    sc_out< sc_logic > m_axi_data_WVALID;
    sc_in< sc_logic > m_axi_data_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_DATA_WIDTH/8> > m_axi_data_WSTRB;
    sc_out< sc_logic > m_axi_data_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_WID;
    sc_out< sc_uint<C_M_AXI_DATA_WUSER_WIDTH> > m_axi_data_WUSER;
    sc_out< sc_logic > m_axi_data_ARVALID;
    sc_in< sc_logic > m_axi_data_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_ADDR_WIDTH> > m_axi_data_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_ARID;
    sc_out< sc_lv<8> > m_axi_data_ARLEN;
    sc_out< sc_lv<3> > m_axi_data_ARSIZE;
    sc_out< sc_lv<2> > m_axi_data_ARBURST;
    sc_out< sc_lv<2> > m_axi_data_ARLOCK;
    sc_out< sc_lv<4> > m_axi_data_ARCACHE;
    sc_out< sc_lv<3> > m_axi_data_ARPROT;
    sc_out< sc_lv<4> > m_axi_data_ARQOS;
    sc_out< sc_lv<4> > m_axi_data_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_ARUSER_WIDTH> > m_axi_data_ARUSER;
    sc_in< sc_logic > m_axi_data_RVALID;
    sc_out< sc_logic > m_axi_data_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_DATA_WIDTH> > m_axi_data_RDATA;
    sc_in< sc_logic > m_axi_data_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_RID;
    sc_in< sc_uint<C_M_AXI_DATA_RUSER_WIDTH> > m_axi_data_RUSER;
    sc_in< sc_lv<2> > m_axi_data_RRESP;
    sc_in< sc_logic > m_axi_data_BVALID;
    sc_out< sc_logic > m_axi_data_BREADY;
    sc_in< sc_lv<2> > m_axi_data_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_ID_WIDTH> > m_axi_data_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUSER_WIDTH> > m_axi_data_BUSER;
    sc_in< sc_logic > s_axi_crtl_bus_AWVALID;
    sc_out< sc_logic > s_axi_crtl_bus_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_crtl_bus_AWADDR;
    sc_in< sc_logic > s_axi_crtl_bus_WVALID;
    sc_out< sc_logic > s_axi_crtl_bus_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_crtl_bus_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_crtl_bus_WSTRB;
    sc_in< sc_logic > s_axi_crtl_bus_ARVALID;
    sc_out< sc_logic > s_axi_crtl_bus_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_crtl_bus_ARADDR;
    sc_out< sc_logic > s_axi_crtl_bus_RVALID;
    sc_in< sc_logic > s_axi_crtl_bus_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_crtl_bus_RDATA;
    sc_out< sc_lv<2> > s_axi_crtl_bus_RRESP;
    sc_out< sc_logic > s_axi_crtl_bus_BVALID;
    sc_in< sc_logic > s_axi_crtl_bus_BREADY;
    sc_out< sc_lv<2> > s_axi_crtl_bus_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<32> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const7;
    sc_signal< sc_lv<5> > ap_var_for_const8;


    // Module declarations
    predictive_controller(sc_module_name name);
    SC_HAS_PROCESS(predictive_controller);

    ~predictive_controller();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    predictive_controller_crtl_bus_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* predictive_controller_crtl_bus_s_axi_U;
    predictive_controller_data_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_DATA_ID_WIDTH,C_M_AXI_DATA_ADDR_WIDTH,C_M_AXI_DATA_DATA_WIDTH,C_M_AXI_DATA_AWUSER_WIDTH,C_M_AXI_DATA_ARUSER_WIDTH,C_M_AXI_DATA_WUSER_WIDTH,C_M_AXI_DATA_RUSER_WIDTH,C_M_AXI_DATA_BUSER_WIDTH,C_M_AXI_DATA_USER_VALUE,C_M_AXI_DATA_PROT_VALUE,C_M_AXI_DATA_CACHE_VALUE>* predictive_controller_data_m_axi_U;
    unconstrained_temp* Y_Ref_KK_a_U;
    guess_edu_u_educaibs* U_KK_a_U;
    predictive_controrcU* Y_Hat_a_U;
    predictive_controsc4* R_Hat_a_U;
    predictive_controtde* V_Mul_H_Inv_a_U;
    predictive_controtde* V_Gen_a_U;
    predictive_controtde* V_Gen_a_cpy_U;
    predictive_controtde* H_Hat_Inv_a_U;
    guess_edu_u_educaibs* U_unc_kk_U;
    guess_edu_u_educaibs* U_unc_kk_cpy_U;
    guess_edu_u_educaibs* theta_kk_U;
    guess_edu_u_educaibs* U_opt_U;
    unconstrained* grp_unconstrained_fu_723;
    sph_dec* grp_sph_dec_fu_738;
    guess_babay* grp_guess_babay_fu_746;
    guess_edu* grp_guess_edu_fu_754;
    predictive_controjbC<1,1,32,32,1>* predictive_controjbC_U63;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<80> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > X_KK_src;
    sc_signal< sc_lv<32> > Y_REF_KK_src;
    sc_signal< sc_lv<32> > U_KK_src;
    sc_signal< sc_lv<32> > Y_HAT_src;
    sc_signal< sc_lv<32> > R_HAT_src;
    sc_signal< sc_lv<32> > V_MUL_H_INV_src;
    sc_signal< sc_lv<32> > V_GEN_src;
    sc_signal< sc_lv<32> > H_HAT_INV_src;
    sc_signal< sc_lv<32> > out_r;
    sc_signal< sc_logic > data_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state89;
    sc_signal< sc_logic > data_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter2;
    sc_signal< bool > ap_block_pp8_stage0;
    sc_signal< sc_lv<1> > exitcond10_reg_1548;
    sc_signal< sc_lv<1> > exitcond10_reg_1548_pp8_iter1_reg;
    sc_signal< sc_logic > data_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state97;
    sc_signal< sc_logic > data_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_logic > data_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp7_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter1;
    sc_signal< bool > ap_block_pp7_stage0;
    sc_signal< sc_lv<1> > exitcond2_reg_1473;
    sc_signal< sc_logic > ap_CS_fsm_state61;
    sc_signal< sc_logic > ap_CS_fsm_pp6_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter1;
    sc_signal< bool > ap_block_pp6_stage0;
    sc_signal< sc_lv<1> > exitcond3_reg_1459;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > exitcond4_reg_1445;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > exitcond5_reg_1431;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > exitcond6_reg_1417;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > exitcond7_reg_1403;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > exitcond8_reg_1389;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > data_AWVALID;
    sc_signal< sc_logic > data_AWREADY;
    sc_signal< sc_logic > data_WVALID;
    sc_signal< sc_logic > data_WREADY;
    sc_signal< sc_logic > data_ARVALID;
    sc_signal< sc_logic > data_ARREADY;
    sc_signal< sc_lv<32> > data_ARADDR;
    sc_signal< sc_lv<32> > data_ARLEN;
    sc_signal< sc_logic > data_RVALID;
    sc_signal< sc_logic > data_RREADY;
    sc_signal< sc_lv<32> > data_RDATA;
    sc_signal< sc_logic > data_RLAST;
    sc_signal< sc_lv<1> > data_RID;
    sc_signal< sc_lv<1> > data_RUSER;
    sc_signal< sc_lv<2> > data_RRESP;
    sc_signal< sc_logic > data_BVALID;
    sc_signal< sc_logic > data_BREADY;
    sc_signal< sc_lv<2> > data_BRESP;
    sc_signal< sc_lv<1> > data_BID;
    sc_signal< sc_lv<1> > data_BUSER;
    sc_signal< sc_lv<3> > row_reg_595;
    sc_signal< sc_lv<4> > row1_reg_606;
    sc_signal< sc_lv<4> > row1_reg_606_pp1_iter1_reg;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<4> > row2_reg_618;
    sc_signal< sc_lv<4> > row2_reg_618_pp2_iter1_reg;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<7> > row3_reg_630;
    sc_signal< sc_lv<7> > row3_reg_630_pp3_iter1_reg;
    sc_signal< bool > ap_block_state38_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<6> > row4_reg_642;
    sc_signal< sc_lv<6> > row4_reg_642_pp4_iter1_reg;
    sc_signal< bool > ap_block_state48_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state49_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state50_pp4_stage0_iter2;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<8> > row5_reg_654;
    sc_signal< sc_lv<8> > row5_reg_654_pp5_iter1_reg;
    sc_signal< bool > ap_block_state58_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state59_pp5_stage0_iter1;
    sc_signal< bool > ap_block_state60_pp5_stage0_iter2;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<8> > row6_reg_666;
    sc_signal< sc_lv<8> > row6_reg_666_pp6_iter1_reg;
    sc_signal< bool > ap_block_state68_pp6_stage0_iter0;
    sc_signal< bool > ap_block_state69_pp6_stage0_iter1;
    sc_signal< bool > ap_block_state70_pp6_stage0_iter2;
    sc_signal< bool > ap_block_pp6_stage0_11001;
    sc_signal< sc_lv<8> > row7_reg_678;
    sc_signal< sc_lv<8> > row7_reg_678_pp7_iter1_reg;
    sc_signal< bool > ap_block_state78_pp7_stage0_iter0;
    sc_signal< bool > ap_block_state79_pp7_stage0_iter1;
    sc_signal< bool > ap_block_state80_pp7_stage0_iter2;
    sc_signal< bool > ap_block_pp7_stage0_11001;
    sc_signal< sc_lv<4> > indvar_reg_712;
    sc_signal< sc_lv<30> > out1_reg_1277;
    sc_signal< sc_lv<30> > H_HAT_INV_src1_reg_1282;
    sc_signal< sc_lv<30> > V_GEN_src1_reg_1287;
    sc_signal< sc_lv<30> > V_MUL_H_INV_src1_reg_1292;
    sc_signal< sc_lv<30> > R_HAT_src9_reg_1297;
    sc_signal< sc_lv<30> > Y_HAT_src7_reg_1302;
    sc_signal< sc_lv<30> > U_KK_src5_reg_1307;
    sc_signal< sc_lv<30> > Y_REF_KK_src3_reg_1312;
    sc_signal< sc_lv<30> > X_KK_src1_reg_1317;
    sc_signal< sc_logic > ap_sig_ioackin_data_ARREADY;
    sc_signal< sc_lv<32> > data_addr_reg_1328;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > data_addr_1_reg_1334;
    sc_signal< sc_lv<32> > data_addr_2_reg_1340;
    sc_signal< sc_lv<32> > data_addr_3_reg_1346;
    sc_signal< sc_lv<32> > data_addr_4_reg_1352;
    sc_signal< sc_lv<32> > data_addr_5_reg_1358;
    sc_signal< sc_lv<32> > data_addr_6_reg_1364;
    sc_signal< sc_lv<32> > data_addr_7_reg_1370;
    sc_signal< sc_lv<1> > exitcond9_fu_939_p2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<3> > row_4_fu_945_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<2> > tmp_fu_951_p1;
    sc_signal< sc_lv<2> > tmp_reg_1385;
    sc_signal< sc_lv<1> > exitcond8_fu_975_p2;
    sc_signal< sc_lv<1> > exitcond8_reg_1389_pp1_iter1_reg;
    sc_signal< sc_lv<4> > row_5_fu_981_p2;
    sc_signal< sc_lv<4> > row_5_reg_1393;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > data_addr_7_read_reg_1398;
    sc_signal< sc_lv<1> > exitcond7_fu_992_p2;
    sc_signal< sc_lv<1> > exitcond7_reg_1403_pp2_iter1_reg;
    sc_signal< sc_lv<4> > row_6_fu_998_p2;
    sc_signal< sc_lv<4> > row_6_reg_1407;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<32> > data_addr_6_read_reg_1412;
    sc_signal< sc_lv<1> > exitcond6_fu_1009_p2;
    sc_signal< sc_lv<1> > exitcond6_reg_1417_pp3_iter1_reg;
    sc_signal< sc_lv<7> > row_7_fu_1015_p2;
    sc_signal< sc_lv<7> > row_7_reg_1421;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > data_addr_5_read_reg_1426;
    sc_signal< sc_lv<1> > exitcond5_fu_1026_p2;
    sc_signal< sc_lv<1> > exitcond5_reg_1431_pp4_iter1_reg;
    sc_signal< sc_lv<6> > row_8_fu_1032_p2;
    sc_signal< sc_lv<6> > row_8_reg_1435;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<32> > data_addr_4_read_reg_1440;
    sc_signal< sc_lv<1> > exitcond4_fu_1043_p2;
    sc_signal< sc_lv<1> > exitcond4_reg_1445_pp5_iter1_reg;
    sc_signal< sc_lv<8> > row_9_fu_1049_p2;
    sc_signal< sc_lv<8> > row_9_reg_1449;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<32> > data_addr_3_read_reg_1454;
    sc_signal< sc_lv<1> > exitcond3_fu_1060_p2;
    sc_signal< sc_lv<1> > exitcond3_reg_1459_pp6_iter1_reg;
    sc_signal< sc_lv<8> > row_10_fu_1066_p2;
    sc_signal< sc_lv<8> > row_10_reg_1463;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter0;
    sc_signal< sc_lv<32> > data_addr_2_read_reg_1468;
    sc_signal< sc_lv<1> > exitcond2_fu_1077_p2;
    sc_signal< sc_lv<1> > exitcond2_reg_1473_pp7_iter1_reg;
    sc_signal< sc_lv<8> > row_11_fu_1083_p2;
    sc_signal< sc_lv<8> > row_11_reg_1477;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter0;
    sc_signal< sc_lv<32> > data_addr_1_read_reg_1482;
    sc_signal< sc_logic > ap_CS_fsm_state81;
    sc_signal< sc_lv<4> > row_12_fu_1116_p2;
    sc_signal< sc_lv<4> > row_12_reg_1510;
    sc_signal< sc_logic > ap_CS_fsm_state83;
    sc_signal< sc_lv<64> > tmp_68_fu_1122_p1;
    sc_signal< sc_lv<64> > tmp_68_reg_1515;
    sc_signal< sc_lv<1> > exitcond1_fu_1110_p2;
    sc_signal< sc_lv<8> > row_13_fu_1133_p2;
    sc_signal< sc_lv<8> > row_13_reg_1528;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_lv<64> > tmp_70_fu_1139_p1;
    sc_signal< sc_lv<64> > tmp_70_reg_1533;
    sc_signal< sc_lv<1> > exitcond_fu_1127_p2;
    sc_signal< sc_lv<32> > roh_1_fu_1228_p3;
    sc_signal< sc_lv<32> > roh_1_reg_1543;
    sc_signal< sc_logic > ap_CS_fsm_state87;
    sc_signal< sc_logic > grp_guess_edu_fu_754_ap_ready;
    sc_signal< sc_logic > grp_guess_edu_fu_754_ap_done;
    sc_signal< sc_logic > grp_guess_babay_fu_746_ap_ready;
    sc_signal< sc_logic > grp_guess_babay_fu_746_ap_done;
    sc_signal< bool > ap_block_state87_on_subcall_done;
    sc_signal< sc_lv<1> > exitcond10_fu_1236_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp8_stage0;
    sc_signal< bool > ap_block_state90_pp8_stage0_iter0;
    sc_signal< bool > ap_block_state91_pp8_stage0_iter1;
    sc_signal< bool > ap_block_state92_pp8_stage0_iter2;
    sc_signal< sc_logic > ap_sig_ioackin_data_WREADY;
    sc_signal< bool > ap_block_state92_io;
    sc_signal< bool > ap_block_pp8_stage0_11001;
    sc_signal< sc_lv<4> > indvar_next_fu_1242_p2;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter0;
    sc_signal< sc_lv<32> > U_opt_q0;
    sc_signal< sc_lv<32> > U_opt_load_reg_1562;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state28;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state38;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state48;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state58;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< bool > ap_block_pp6_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp6_exit_iter0_state68;
    sc_signal< sc_logic > ap_enable_reg_pp6_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< bool > ap_block_pp7_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp7_exit_iter0_state78;
    sc_signal< sc_logic > ap_enable_reg_pp7_iter2;
    sc_signal< sc_logic > ap_sig_ioackin_data_AWREADY;
    sc_signal< sc_logic > grp_sph_dec_fu_738_ap_ready;
    sc_signal< sc_logic > grp_sph_dec_fu_738_ap_done;
    sc_signal< bool > ap_block_pp8_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp8_exit_iter0_state90;
    sc_signal< sc_logic > ap_enable_reg_pp8_iter1;
    sc_signal< sc_lv<3> > Y_Ref_KK_a_address0;
    sc_signal< sc_logic > Y_Ref_KK_a_ce0;
    sc_signal< sc_logic > Y_Ref_KK_a_we0;
    sc_signal< sc_lv<32> > Y_Ref_KK_a_q0;
    sc_signal< sc_lv<4> > U_KK_a_address0;
    sc_signal< sc_logic > U_KK_a_ce0;
    sc_signal< sc_logic > U_KK_a_we0;
    sc_signal< sc_lv<32> > U_KK_a_q0;
    sc_signal< sc_lv<7> > Y_Hat_a_address0;
    sc_signal< sc_logic > Y_Hat_a_ce0;
    sc_signal< sc_logic > Y_Hat_a_we0;
    sc_signal< sc_lv<32> > Y_Hat_a_q0;
    sc_signal< sc_lv<5> > R_Hat_a_address0;
    sc_signal< sc_logic > R_Hat_a_ce0;
    sc_signal< sc_logic > R_Hat_a_we0;
    sc_signal< sc_lv<32> > R_Hat_a_q0;
    sc_signal< sc_lv<8> > V_Mul_H_Inv_a_address0;
    sc_signal< sc_logic > V_Mul_H_Inv_a_ce0;
    sc_signal< sc_logic > V_Mul_H_Inv_a_we0;
    sc_signal< sc_lv<32> > V_Mul_H_Inv_a_q0;
    sc_signal< sc_lv<8> > V_Gen_a_address0;
    sc_signal< sc_logic > V_Gen_a_ce0;
    sc_signal< sc_logic > V_Gen_a_we0;
    sc_signal< sc_lv<32> > V_Gen_a_q0;
    sc_signal< sc_lv<8> > V_Gen_a_cpy_address0;
    sc_signal< sc_logic > V_Gen_a_cpy_ce0;
    sc_signal< sc_logic > V_Gen_a_cpy_we0;
    sc_signal< sc_lv<32> > V_Gen_a_cpy_q0;
    sc_signal< sc_lv<8> > H_Hat_Inv_a_address0;
    sc_signal< sc_logic > H_Hat_Inv_a_ce0;
    sc_signal< sc_logic > H_Hat_Inv_a_we0;
    sc_signal< sc_lv<32> > H_Hat_Inv_a_q0;
    sc_signal< sc_lv<4> > U_unc_kk_address0;
    sc_signal< sc_logic > U_unc_kk_ce0;
    sc_signal< sc_logic > U_unc_kk_we0;
    sc_signal< sc_lv<32> > U_unc_kk_q0;
    sc_signal< sc_lv<4> > U_unc_kk_cpy_address0;
    sc_signal< sc_logic > U_unc_kk_cpy_ce0;
    sc_signal< sc_logic > U_unc_kk_cpy_we0;
    sc_signal< sc_lv<32> > U_unc_kk_cpy_q0;
    sc_signal< sc_lv<4> > theta_kk_address0;
    sc_signal< sc_logic > theta_kk_ce0;
    sc_signal< sc_logic > theta_kk_we0;
    sc_signal< sc_lv<32> > theta_kk_q0;
    sc_signal< sc_lv<4> > U_opt_address0;
    sc_signal< sc_logic > U_opt_ce0;
    sc_signal< sc_logic > U_opt_we0;
    sc_signal< sc_logic > grp_unconstrained_fu_723_ap_start;
    sc_signal< sc_logic > grp_unconstrained_fu_723_ap_done;
    sc_signal< sc_logic > grp_unconstrained_fu_723_ap_idle;
    sc_signal< sc_logic > grp_unconstrained_fu_723_ap_ready;
    sc_signal< sc_lv<5> > grp_unconstrained_fu_723_R_Hat_a_address0;
    sc_signal< sc_logic > grp_unconstrained_fu_723_R_Hat_a_ce0;
    sc_signal< sc_lv<7> > grp_unconstrained_fu_723_Y_Hat_a_address0;
    sc_signal< sc_logic > grp_unconstrained_fu_723_Y_Hat_a_ce0;
    sc_signal< sc_lv<3> > grp_unconstrained_fu_723_Y_Ref_KK_a_address0;
    sc_signal< sc_logic > grp_unconstrained_fu_723_Y_Ref_KK_a_ce0;
    sc_signal< sc_lv<4> > grp_unconstrained_fu_723_U_KK_a_address0;
    sc_signal< sc_logic > grp_unconstrained_fu_723_U_KK_a_ce0;
    sc_signal< sc_lv<8> > grp_unconstrained_fu_723_V_Mul_H_Inv_a_address0;
    sc_signal< sc_logic > grp_unconstrained_fu_723_V_Mul_H_Inv_a_ce0;
    sc_signal< sc_lv<4> > grp_unconstrained_fu_723_unconstrained_r_address0;
    sc_signal< sc_logic > grp_unconstrained_fu_723_unconstrained_r_ce0;
    sc_signal< sc_logic > grp_unconstrained_fu_723_unconstrained_r_we0;
    sc_signal< sc_lv<32> > grp_unconstrained_fu_723_unconstrained_r_d0;
    sc_signal< sc_lv<4> > grp_unconstrained_fu_723_theta_kk_address0;
    sc_signal< sc_logic > grp_unconstrained_fu_723_theta_kk_ce0;
    sc_signal< sc_logic > grp_unconstrained_fu_723_theta_kk_we0;
    sc_signal< sc_lv<32> > grp_unconstrained_fu_723_theta_kk_d0;
    sc_signal< sc_logic > grp_sph_dec_fu_738_ap_start;
    sc_signal< sc_logic > grp_sph_dec_fu_738_ap_idle;
    sc_signal< sc_lv<8> > grp_sph_dec_fu_738_V_Gen_a_address0;
    sc_signal< sc_logic > grp_sph_dec_fu_738_V_Gen_a_ce0;
    sc_signal< sc_lv<4> > grp_sph_dec_fu_738_U_unc_address0;
    sc_signal< sc_logic > grp_sph_dec_fu_738_U_unc_ce0;
    sc_signal< sc_lv<4> > grp_sph_dec_fu_738_U_opt_address0;
    sc_signal< sc_logic > grp_sph_dec_fu_738_U_opt_ce0;
    sc_signal< sc_logic > grp_sph_dec_fu_738_U_opt_we0;
    sc_signal< sc_lv<32> > grp_sph_dec_fu_738_U_opt_d0;
    sc_signal< sc_logic > grp_guess_babay_fu_746_ap_start;
    sc_signal< sc_logic > grp_guess_babay_fu_746_ap_idle;
    sc_signal< sc_lv<8> > grp_guess_babay_fu_746_V_Gen_a_address0;
    sc_signal< sc_logic > grp_guess_babay_fu_746_V_Gen_a_ce0;
    sc_signal< sc_lv<8> > grp_guess_babay_fu_746_H_Hat_Inv_a_address0;
    sc_signal< sc_logic > grp_guess_babay_fu_746_H_Hat_Inv_a_ce0;
    sc_signal< sc_lv<4> > grp_guess_babay_fu_746_U_unc_kk_address0;
    sc_signal< sc_logic > grp_guess_babay_fu_746_U_unc_kk_ce0;
    sc_signal< sc_lv<4> > grp_guess_babay_fu_746_theta_kk_address0;
    sc_signal< sc_logic > grp_guess_babay_fu_746_theta_kk_ce0;
    sc_signal< sc_lv<32> > grp_guess_babay_fu_746_ap_return;
    sc_signal< sc_logic > grp_guess_edu_fu_754_ap_start;
    sc_signal< sc_logic > grp_guess_edu_fu_754_ap_idle;
    sc_signal< sc_lv<4> > grp_guess_edu_fu_754_U_KK_a_address0;
    sc_signal< sc_logic > grp_guess_edu_fu_754_U_KK_a_ce0;
    sc_signal< sc_lv<8> > grp_guess_edu_fu_754_V_Gen_a_cpy_address0;
    sc_signal< sc_logic > grp_guess_edu_fu_754_V_Gen_a_cpy_ce0;
    sc_signal< sc_lv<4> > grp_guess_edu_fu_754_U_unc_kk_address0;
    sc_signal< sc_logic > grp_guess_edu_fu_754_U_unc_kk_ce0;
    sc_signal< sc_lv<32> > grp_guess_edu_fu_754_ap_return;
    sc_signal< sc_lv<4> > ap_phi_mux_row1_phi_fu_610_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_row2_phi_fu_622_p4;
    sc_signal< sc_lv<7> > ap_phi_mux_row3_phi_fu_634_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_row4_phi_fu_646_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_row5_phi_fu_658_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_row6_phi_fu_670_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_row7_phi_fu_682_p4;
    sc_signal< sc_lv<4> > row8_reg_690;
    sc_signal< sc_logic > ap_CS_fsm_state82;
    sc_signal< sc_logic > ap_CS_fsm_state84;
    sc_signal< sc_lv<8> > row9_reg_701;
    sc_signal< sc_logic > ap_CS_fsm_state86;
    sc_signal< sc_logic > grp_unconstrained_fu_723_ap_start_reg;
    sc_signal< sc_logic > grp_sph_dec_fu_738_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state88;
    sc_signal< sc_logic > grp_guess_babay_fu_746_ap_start_reg;
    sc_signal< sc_logic > grp_guess_edu_fu_754_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_s_fu_987_p1;
    sc_signal< sc_lv<64> > tmp_62_fu_1004_p1;
    sc_signal< sc_lv<64> > tmp_63_fu_1021_p1;
    sc_signal< sc_lv<64> > tmp_64_fu_1038_p1;
    sc_signal< sc_lv<64> > tmp_65_fu_1055_p1;
    sc_signal< sc_lv<64> > tmp_66_fu_1072_p1;
    sc_signal< sc_lv<64> > tmp_67_fu_1089_p1;
    sc_signal< sc_lv<64> > indvar1_fu_1248_p1;
    sc_signal< sc_lv<64> > tmp_87_fu_857_p1;
    sc_signal< sc_lv<64> > tmp_79_fu_867_p1;
    sc_signal< sc_lv<64> > tmp_80_fu_876_p1;
    sc_signal< sc_lv<64> > tmp_81_fu_885_p1;
    sc_signal< sc_lv<64> > tmp_82_fu_894_p1;
    sc_signal< sc_lv<64> > tmp_83_fu_903_p1;
    sc_signal< sc_lv<64> > tmp_84_fu_912_p1;
    sc_signal< sc_lv<64> > tmp_85_fu_921_p1;
    sc_signal< sc_lv<64> > tmp_86_fu_930_p1;
    sc_signal< sc_logic > ap_reg_ioackin_data_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_data_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_data_WREADY;
    sc_signal< bool > ap_block_pp8_stage0_01001;
    sc_signal< sc_lv<32> > X_KK_a_3_fu_224;
    sc_signal< sc_lv<32> > X_KK_a_3_1_fu_228;
    sc_signal< sc_lv<32> > X_KK_a_3_2_fu_232;
    sc_signal< sc_lv<32> > X_KK_a_3_3_fu_236;
    sc_signal< sc_lv<32> > roh_2_to_int_fu_1144_p1;
    sc_signal< sc_lv<32> > roh_babay_to_int_fu_1162_p1;
    sc_signal< sc_lv<8> > tmp_78_fu_1148_p4;
    sc_signal< sc_lv<23> > tmp_88_fu_1158_p1;
    sc_signal< sc_lv<1> > notrhs_fu_1186_p2;
    sc_signal< sc_lv<1> > notlhs_fu_1180_p2;
    sc_signal< sc_lv<8> > tmp_89_fu_1166_p4;
    sc_signal< sc_lv<23> > tmp_90_fu_1176_p1;
    sc_signal< sc_lv<1> > notrhs2_fu_1204_p2;
    sc_signal< sc_lv<1> > notlhs2_fu_1198_p2;
    sc_signal< sc_lv<1> > tmp_91_fu_1192_p2;
    sc_signal< sc_lv<1> > tmp_92_fu_1210_p2;
    sc_signal< sc_lv<1> > tmp_93_fu_1216_p2;
    sc_signal< sc_lv<1> > tmp_94_fu_761_p2;
    sc_signal< sc_lv<1> > tmp_95_fu_1222_p2;
    sc_signal< sc_lv<80> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< sc_logic > ap_idle_pp6;
    sc_signal< sc_logic > ap_enable_pp6;
    sc_signal< sc_logic > ap_idle_pp7;
    sc_signal< sc_logic > ap_enable_pp7;
    sc_signal< sc_logic > ap_idle_pp8;
    sc_signal< sc_logic > ap_enable_pp8;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<80> ap_ST_fsm_state1;
    static const sc_lv<80> ap_ST_fsm_state2;
    static const sc_lv<80> ap_ST_fsm_state3;
    static const sc_lv<80> ap_ST_fsm_state4;
    static const sc_lv<80> ap_ST_fsm_state5;
    static const sc_lv<80> ap_ST_fsm_state6;
    static const sc_lv<80> ap_ST_fsm_state7;
    static const sc_lv<80> ap_ST_fsm_state8;
    static const sc_lv<80> ap_ST_fsm_pp0_stage0;
    static const sc_lv<80> ap_ST_fsm_state11;
    static const sc_lv<80> ap_ST_fsm_state12;
    static const sc_lv<80> ap_ST_fsm_state13;
    static const sc_lv<80> ap_ST_fsm_state14;
    static const sc_lv<80> ap_ST_fsm_state15;
    static const sc_lv<80> ap_ST_fsm_state16;
    static const sc_lv<80> ap_ST_fsm_state17;
    static const sc_lv<80> ap_ST_fsm_pp1_stage0;
    static const sc_lv<80> ap_ST_fsm_state21;
    static const sc_lv<80> ap_ST_fsm_state22;
    static const sc_lv<80> ap_ST_fsm_state23;
    static const sc_lv<80> ap_ST_fsm_state24;
    static const sc_lv<80> ap_ST_fsm_state25;
    static const sc_lv<80> ap_ST_fsm_state26;
    static const sc_lv<80> ap_ST_fsm_state27;
    static const sc_lv<80> ap_ST_fsm_pp2_stage0;
    static const sc_lv<80> ap_ST_fsm_state31;
    static const sc_lv<80> ap_ST_fsm_state32;
    static const sc_lv<80> ap_ST_fsm_state33;
    static const sc_lv<80> ap_ST_fsm_state34;
    static const sc_lv<80> ap_ST_fsm_state35;
    static const sc_lv<80> ap_ST_fsm_state36;
    static const sc_lv<80> ap_ST_fsm_state37;
    static const sc_lv<80> ap_ST_fsm_pp3_stage0;
    static const sc_lv<80> ap_ST_fsm_state41;
    static const sc_lv<80> ap_ST_fsm_state42;
    static const sc_lv<80> ap_ST_fsm_state43;
    static const sc_lv<80> ap_ST_fsm_state44;
    static const sc_lv<80> ap_ST_fsm_state45;
    static const sc_lv<80> ap_ST_fsm_state46;
    static const sc_lv<80> ap_ST_fsm_state47;
    static const sc_lv<80> ap_ST_fsm_pp4_stage0;
    static const sc_lv<80> ap_ST_fsm_state51;
    static const sc_lv<80> ap_ST_fsm_state52;
    static const sc_lv<80> ap_ST_fsm_state53;
    static const sc_lv<80> ap_ST_fsm_state54;
    static const sc_lv<80> ap_ST_fsm_state55;
    static const sc_lv<80> ap_ST_fsm_state56;
    static const sc_lv<80> ap_ST_fsm_state57;
    static const sc_lv<80> ap_ST_fsm_pp5_stage0;
    static const sc_lv<80> ap_ST_fsm_state61;
    static const sc_lv<80> ap_ST_fsm_state62;
    static const sc_lv<80> ap_ST_fsm_state63;
    static const sc_lv<80> ap_ST_fsm_state64;
    static const sc_lv<80> ap_ST_fsm_state65;
    static const sc_lv<80> ap_ST_fsm_state66;
    static const sc_lv<80> ap_ST_fsm_state67;
    static const sc_lv<80> ap_ST_fsm_pp6_stage0;
    static const sc_lv<80> ap_ST_fsm_state71;
    static const sc_lv<80> ap_ST_fsm_state72;
    static const sc_lv<80> ap_ST_fsm_state73;
    static const sc_lv<80> ap_ST_fsm_state74;
    static const sc_lv<80> ap_ST_fsm_state75;
    static const sc_lv<80> ap_ST_fsm_state76;
    static const sc_lv<80> ap_ST_fsm_state77;
    static const sc_lv<80> ap_ST_fsm_pp7_stage0;
    static const sc_lv<80> ap_ST_fsm_state81;
    static const sc_lv<80> ap_ST_fsm_state82;
    static const sc_lv<80> ap_ST_fsm_state83;
    static const sc_lv<80> ap_ST_fsm_state84;
    static const sc_lv<80> ap_ST_fsm_state85;
    static const sc_lv<80> ap_ST_fsm_state86;
    static const sc_lv<80> ap_ST_fsm_state87;
    static const sc_lv<80> ap_ST_fsm_state88;
    static const sc_lv<80> ap_ST_fsm_state89;
    static const sc_lv<80> ap_ST_fsm_pp8_stage0;
    static const sc_lv<80> ap_ST_fsm_state93;
    static const sc_lv<80> ap_ST_fsm_state94;
    static const sc_lv<80> ap_ST_fsm_state95;
    static const sc_lv<80> ap_ST_fsm_state96;
    static const sc_lv<80> ap_ST_fsm_state97;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_49;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_USER_VALUE;
    static const int C_M_AXI_DATA_PROT_VALUE;
    static const int C_M_AXI_DATA_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<8> ap_const_lv8_90;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_clk_no_reset_();
    void thread_H_Hat_Inv_a_address0();
    void thread_H_Hat_Inv_a_ce0();
    void thread_H_Hat_Inv_a_we0();
    void thread_R_Hat_a_address0();
    void thread_R_Hat_a_ce0();
    void thread_R_Hat_a_we0();
    void thread_U_KK_a_address0();
    void thread_U_KK_a_ce0();
    void thread_U_KK_a_we0();
    void thread_U_opt_address0();
    void thread_U_opt_ce0();
    void thread_U_opt_we0();
    void thread_U_unc_kk_address0();
    void thread_U_unc_kk_ce0();
    void thread_U_unc_kk_cpy_address0();
    void thread_U_unc_kk_cpy_ce0();
    void thread_U_unc_kk_cpy_we0();
    void thread_U_unc_kk_we0();
    void thread_V_Gen_a_address0();
    void thread_V_Gen_a_ce0();
    void thread_V_Gen_a_cpy_address0();
    void thread_V_Gen_a_cpy_ce0();
    void thread_V_Gen_a_cpy_we0();
    void thread_V_Gen_a_we0();
    void thread_V_Mul_H_Inv_a_address0();
    void thread_V_Mul_H_Inv_a_ce0();
    void thread_V_Mul_H_Inv_a_we0();
    void thread_Y_Hat_a_address0();
    void thread_Y_Hat_a_ce0();
    void thread_Y_Hat_a_we0();
    void thread_Y_Ref_KK_a_address0();
    void thread_Y_Ref_KK_a_ce0();
    void thread_Y_Ref_KK_a_we0();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_pp6_stage0();
    void thread_ap_CS_fsm_pp7_stage0();
    void thread_ap_CS_fsm_pp8_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state61();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state81();
    void thread_ap_CS_fsm_state82();
    void thread_ap_CS_fsm_state83();
    void thread_ap_CS_fsm_state84();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state86();
    void thread_ap_CS_fsm_state87();
    void thread_ap_CS_fsm_state88();
    void thread_ap_CS_fsm_state89();
    void thread_ap_CS_fsm_state97();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_pp6_stage0();
    void thread_ap_block_pp6_stage0_11001();
    void thread_ap_block_pp6_stage0_subdone();
    void thread_ap_block_pp7_stage0();
    void thread_ap_block_pp7_stage0_11001();
    void thread_ap_block_pp7_stage0_subdone();
    void thread_ap_block_pp8_stage0();
    void thread_ap_block_pp8_stage0_01001();
    void thread_ap_block_pp8_stage0_11001();
    void thread_ap_block_pp8_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state18_pp1_stage0_iter0();
    void thread_ap_block_state19_pp1_stage0_iter1();
    void thread_ap_block_state20_pp1_stage0_iter2();
    void thread_ap_block_state28_pp2_stage0_iter0();
    void thread_ap_block_state29_pp2_stage0_iter1();
    void thread_ap_block_state30_pp2_stage0_iter2();
    void thread_ap_block_state38_pp3_stage0_iter0();
    void thread_ap_block_state39_pp3_stage0_iter1();
    void thread_ap_block_state40_pp3_stage0_iter2();
    void thread_ap_block_state48_pp4_stage0_iter0();
    void thread_ap_block_state49_pp4_stage0_iter1();
    void thread_ap_block_state50_pp4_stage0_iter2();
    void thread_ap_block_state58_pp5_stage0_iter0();
    void thread_ap_block_state59_pp5_stage0_iter1();
    void thread_ap_block_state60_pp5_stage0_iter2();
    void thread_ap_block_state68_pp6_stage0_iter0();
    void thread_ap_block_state69_pp6_stage0_iter1();
    void thread_ap_block_state70_pp6_stage0_iter2();
    void thread_ap_block_state78_pp7_stage0_iter0();
    void thread_ap_block_state79_pp7_stage0_iter1();
    void thread_ap_block_state80_pp7_stage0_iter2();
    void thread_ap_block_state87_on_subcall_done();
    void thread_ap_block_state90_pp8_stage0_iter0();
    void thread_ap_block_state91_pp8_stage0_iter1();
    void thread_ap_block_state92_io();
    void thread_ap_block_state92_pp8_stage0_iter2();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp1_exit_iter0_state18();
    void thread_ap_condition_pp2_exit_iter0_state28();
    void thread_ap_condition_pp3_exit_iter0_state38();
    void thread_ap_condition_pp4_exit_iter0_state48();
    void thread_ap_condition_pp5_exit_iter0_state58();
    void thread_ap_condition_pp6_exit_iter0_state68();
    void thread_ap_condition_pp7_exit_iter0_state78();
    void thread_ap_condition_pp8_exit_iter0_state90();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_enable_pp6();
    void thread_ap_enable_pp7();
    void thread_ap_enable_pp8();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_idle_pp6();
    void thread_ap_idle_pp7();
    void thread_ap_idle_pp8();
    void thread_ap_phi_mux_row1_phi_fu_610_p4();
    void thread_ap_phi_mux_row2_phi_fu_622_p4();
    void thread_ap_phi_mux_row3_phi_fu_634_p4();
    void thread_ap_phi_mux_row4_phi_fu_646_p4();
    void thread_ap_phi_mux_row5_phi_fu_658_p4();
    void thread_ap_phi_mux_row6_phi_fu_670_p4();
    void thread_ap_phi_mux_row7_phi_fu_682_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_data_ARREADY();
    void thread_ap_sig_ioackin_data_AWREADY();
    void thread_ap_sig_ioackin_data_WREADY();
    void thread_data_ARADDR();
    void thread_data_ARLEN();
    void thread_data_ARVALID();
    void thread_data_AWVALID();
    void thread_data_BREADY();
    void thread_data_RREADY();
    void thread_data_WVALID();
    void thread_data_blk_n_AR();
    void thread_data_blk_n_AW();
    void thread_data_blk_n_B();
    void thread_data_blk_n_R();
    void thread_data_blk_n_W();
    void thread_exitcond10_fu_1236_p2();
    void thread_exitcond1_fu_1110_p2();
    void thread_exitcond2_fu_1077_p2();
    void thread_exitcond3_fu_1060_p2();
    void thread_exitcond4_fu_1043_p2();
    void thread_exitcond5_fu_1026_p2();
    void thread_exitcond6_fu_1009_p2();
    void thread_exitcond7_fu_992_p2();
    void thread_exitcond8_fu_975_p2();
    void thread_exitcond9_fu_939_p2();
    void thread_exitcond_fu_1127_p2();
    void thread_grp_guess_babay_fu_746_ap_start();
    void thread_grp_guess_edu_fu_754_ap_start();
    void thread_grp_sph_dec_fu_738_ap_start();
    void thread_grp_unconstrained_fu_723_ap_start();
    void thread_indvar1_fu_1248_p1();
    void thread_indvar_next_fu_1242_p2();
    void thread_notlhs2_fu_1198_p2();
    void thread_notlhs_fu_1180_p2();
    void thread_notrhs2_fu_1204_p2();
    void thread_notrhs_fu_1186_p2();
    void thread_roh_1_fu_1228_p3();
    void thread_roh_2_to_int_fu_1144_p1();
    void thread_roh_babay_to_int_fu_1162_p1();
    void thread_row_10_fu_1066_p2();
    void thread_row_11_fu_1083_p2();
    void thread_row_12_fu_1116_p2();
    void thread_row_13_fu_1133_p2();
    void thread_row_4_fu_945_p2();
    void thread_row_5_fu_981_p2();
    void thread_row_6_fu_998_p2();
    void thread_row_7_fu_1015_p2();
    void thread_row_8_fu_1032_p2();
    void thread_row_9_fu_1049_p2();
    void thread_theta_kk_address0();
    void thread_theta_kk_ce0();
    void thread_theta_kk_we0();
    void thread_tmp_62_fu_1004_p1();
    void thread_tmp_63_fu_1021_p1();
    void thread_tmp_64_fu_1038_p1();
    void thread_tmp_65_fu_1055_p1();
    void thread_tmp_66_fu_1072_p1();
    void thread_tmp_67_fu_1089_p1();
    void thread_tmp_68_fu_1122_p1();
    void thread_tmp_70_fu_1139_p1();
    void thread_tmp_78_fu_1148_p4();
    void thread_tmp_79_fu_867_p1();
    void thread_tmp_80_fu_876_p1();
    void thread_tmp_81_fu_885_p1();
    void thread_tmp_82_fu_894_p1();
    void thread_tmp_83_fu_903_p1();
    void thread_tmp_84_fu_912_p1();
    void thread_tmp_85_fu_921_p1();
    void thread_tmp_86_fu_930_p1();
    void thread_tmp_87_fu_857_p1();
    void thread_tmp_88_fu_1158_p1();
    void thread_tmp_89_fu_1166_p4();
    void thread_tmp_90_fu_1176_p1();
    void thread_tmp_91_fu_1192_p2();
    void thread_tmp_92_fu_1210_p2();
    void thread_tmp_93_fu_1216_p2();
    void thread_tmp_95_fu_1222_p2();
    void thread_tmp_fu_951_p1();
    void thread_tmp_s_fu_987_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
