
timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001318  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080014a0  080014a0  000114a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080014e0  080014e0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080014e0  080014e0  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080014e0  080014e0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080014e0  080014e0  000114e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080014e4  080014e4  000114e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080014e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080014f4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080014f4  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005eda  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fd5  00000000  00000000  00025f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000538  00000000  00000000  00026ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000004b0  00000000  00000000  00027428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002491f  00000000  00000000  000278d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000050f7  00000000  00000000  0004c1f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e42aa  00000000  00000000  000512ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00135598  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000131c  00000000  00000000  001355ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001488 	.word	0x08001488

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001488 	.word	0x08001488

080001c8 <TIM2_IRQHandler>:
/**
  * @brief  The application entry point.
  * @retval int
  */

void TIM2_IRQHandler(void) {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
//	GPIOC->BSRR = GPIO_PIN_8;
	TIM2->SR &= ~(TIM_SR_CC1IF);
 80001cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001d0:	691b      	ldr	r3, [r3, #16]
 80001d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80001d6:	f023 0302 	bic.w	r3, r3, #2
 80001da:	6113      	str	r3, [r2, #16]
    TIM2->CCR1 += (69);
 80001dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80001e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80001e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80001e6:	3345      	adds	r3, #69	; 0x45
 80001e8:	6353      	str	r3, [r2, #52]	; 0x34

	if(GPIOC->ODR & GPIO_PIN_8) {
 80001ea:	4b0a      	ldr	r3, [pc, #40]	; (8000214 <TIM2_IRQHandler+0x4c>)
 80001ec:	695b      	ldr	r3, [r3, #20]
 80001ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d004      	beq.n	8000200 <TIM2_IRQHandler+0x38>

		GPIOC->BRR = GPIO_PIN_8;
 80001f6:	4b07      	ldr	r3, [pc, #28]	; (8000214 <TIM2_IRQHandler+0x4c>)
 80001f8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80001fc:	629a      	str	r2, [r3, #40]	; 0x28


	}

//	GPIOC->BRR = GPIO_PIN_8;
}
 80001fe:	e003      	b.n	8000208 <TIM2_IRQHandler+0x40>
		GPIOC->BSRR = GPIO_PIN_8;
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <TIM2_IRQHandler+0x4c>)
 8000202:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000206:	619a      	str	r2, [r3, #24]
}
 8000208:	bf00      	nop
 800020a:	46bd      	mov	sp, r7
 800020c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	48000800 	.word	0x48000800

08000218 <main>:

int main(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021c:	f000 f98e 	bl	800053c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000220:	f000 f896 	bl	8000350 <SystemClock_Config>

  RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOAEN |RCC_AHB2ENR_GPIOCEN);
 8000224:	4b47      	ldr	r3, [pc, #284]	; (8000344 <main+0x12c>)
 8000226:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000228:	4a46      	ldr	r2, [pc, #280]	; (8000344 <main+0x12c>)
 800022a:	f043 0305 	orr.w	r3, r3, #5
 800022e:	64d3      	str	r3, [r2, #76]	; 0x4c
  GPIOC->MODER &= ~(GPIO_MODER_MODE8);
 8000230:	4b45      	ldr	r3, [pc, #276]	; (8000348 <main+0x130>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	4a44      	ldr	r2, [pc, #272]	; (8000348 <main+0x130>)
 8000236:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800023a:	6013      	str	r3, [r2, #0]
  GPIOC->MODER |= (GPIO_MODER_MODE8_0);
 800023c:	4b42      	ldr	r3, [pc, #264]	; (8000348 <main+0x130>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	4a41      	ldr	r2, [pc, #260]	; (8000348 <main+0x130>)
 8000242:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000246:	6013      	str	r3, [r2, #0]
  GPIOC->OTYPER &= ~(GPIO_OTYPER_OT8);
 8000248:	4b3f      	ldr	r3, [pc, #252]	; (8000348 <main+0x130>)
 800024a:	685b      	ldr	r3, [r3, #4]
 800024c:	4a3e      	ldr	r2, [pc, #248]	; (8000348 <main+0x130>)
 800024e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000252:	6053      	str	r3, [r2, #4]
  GPIOC->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED8);
 8000254:	4b3c      	ldr	r3, [pc, #240]	; (8000348 <main+0x130>)
 8000256:	689b      	ldr	r3, [r3, #8]
 8000258:	4a3b      	ldr	r2, [pc, #236]	; (8000348 <main+0x130>)
 800025a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800025e:	6093      	str	r3, [r2, #8]
  GPIOC->MODER &= ~(GPIO_MODER_MODE13);
 8000260:	4b39      	ldr	r3, [pc, #228]	; (8000348 <main+0x130>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4a38      	ldr	r2, [pc, #224]	; (8000348 <main+0x130>)
 8000266:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800026a:	6013      	str	r3, [r2, #0]
  GPIOC->PUPDR &= ~(GPIO_PUPDR_PUPDR13);
 800026c:	4b36      	ldr	r3, [pc, #216]	; (8000348 <main+0x130>)
 800026e:	68db      	ldr	r3, [r3, #12]
 8000270:	4a35      	ldr	r2, [pc, #212]	; (8000348 <main+0x130>)
 8000272:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000276:	60d3      	str	r3, [r2, #12]

  // Enable MCO, select MSI (4 MHz source)
  RCC->CFGR = ((RCC->CFGR & ~(RCC_CFGR_MCOSEL)) | (RCC_CFGR_MCOSEL_0));
 8000278:	4b32      	ldr	r3, [pc, #200]	; (8000344 <main+0x12c>)
 800027a:	689b      	ldr	r3, [r3, #8]
 800027c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000280:	4a30      	ldr	r2, [pc, #192]	; (8000344 <main+0x12c>)
 8000282:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000286:	6093      	str	r3, [r2, #8]

  // Configure MCO output on PA8
  GPIOA->MODER &= ~(GPIO_MODER_MODE8);	// alternate function mode
 8000288:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000292:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000296:	6013      	str	r3, [r2, #0]
  GPIOA->MODER |= (GPIO_MODER_MODE8_1);
 8000298:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002a6:	6013      	str	r3, [r2, #0]
  GPIOA->OTYPER &= ~(GPIO_OTYPER_OT8);	// Push-pull output
 80002a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002ac:	685b      	ldr	r3, [r3, #4]
 80002ae:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002b2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80002b6:	6053      	str	r3, [r2, #4]
  GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPD8);	// no resistor
 80002b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002bc:	68db      	ldr	r3, [r3, #12]
 80002be:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002c2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80002c6:	60d3      	str	r3, [r2, #12]
  GPIOA->OSPEEDR |= (GPIO_OSPEEDR_OSPEED8);	// high speed
 80002c8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002cc:	689b      	ldr	r3, [r3, #8]
 80002ce:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002d2:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80002d6:	6093      	str	r3, [r2, #8]
  GPIOA->AFR[1] &= ~(GPIO_AFRH_AFSEL8);	// select MCO function
 80002d8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002de:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002e2:	f023 030f 	bic.w	r3, r3, #15
 80002e6:	6253      	str	r3, [r2, #36]	; 0x24
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80002e8:	b662      	cpsie	i
}
 80002ea:	bf00      	nop

  __enable_irq();

  NVIC->ISER[0] = (1 << (TIM2_IRQn & 0x1F));
 80002ec:	4b17      	ldr	r3, [pc, #92]	; (800034c <main+0x134>)
 80002ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80002f2:	601a      	str	r2, [r3, #0]

  RCC->APB1ENR1 |= (RCC_APB1ENR1_TIM2EN); //Turn on timer 2
 80002f4:	4b13      	ldr	r3, [pc, #76]	; (8000344 <main+0x12c>)
 80002f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80002f8:	4a12      	ldr	r2, [pc, #72]	; (8000344 <main+0x12c>)
 80002fa:	f043 0301 	orr.w	r3, r3, #1
 80002fe:	6593      	str	r3, [r2, #88]	; 0x58
  TIM2->CCR1 = (70);                      //set channel one compare value
 8000300:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000304:	2246      	movs	r2, #70	; 0x46
 8000306:	635a      	str	r2, [r3, #52]	; 0x34
  TIM2->DIER |= (TIM_DIER_CC1IE);	      //inable interupt on chanle one
 8000308:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800030c:	68db      	ldr	r3, [r3, #12]
 800030e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000312:	f043 0302 	orr.w	r3, r3, #2
 8000316:	60d3      	str	r3, [r2, #12]
  TIM2->SR &= ~(TIM_SR_CC1IF);            //Clear the interupt flag
 8000318:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800031c:	691b      	ldr	r3, [r3, #16]
 800031e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000322:	f023 0302 	bic.w	r3, r3, #2
 8000326:	6113      	str	r3, [r2, #16]
  TIM2->ARR = (0xFFFFFFFF);               //reset the counter
 8000328:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800032c:	f04f 32ff 	mov.w	r2, #4294967295
 8000330:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM2->CR1 |= TIM_CR1_CEN;			      //start timer
 8000332:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800033c:	f043 0301 	orr.w	r3, r3, #1
 8000340:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000342:	e7fe      	b.n	8000342 <main+0x12a>
 8000344:	40021000 	.word	0x40021000
 8000348:	48000800 	.word	0x48000800
 800034c:	e000e100 	.word	0xe000e100

08000350 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b096      	sub	sp, #88	; 0x58
 8000354:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000356:	f107 0314 	add.w	r3, r7, #20
 800035a:	2244      	movs	r2, #68	; 0x44
 800035c:	2100      	movs	r1, #0
 800035e:	4618      	mov	r0, r3
 8000360:	f001 f88a 	bl	8001478 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000364:	463b      	mov	r3, r7
 8000366:	2200      	movs	r2, #0
 8000368:	601a      	str	r2, [r3, #0]
 800036a:	605a      	str	r2, [r3, #4]
 800036c:	609a      	str	r2, [r3, #8]
 800036e:	60da      	str	r2, [r3, #12]
 8000370:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000372:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000376:	f000 fa51 	bl	800081c <HAL_PWREx_ControlVoltageScaling>
 800037a:	4603      	mov	r3, r0
 800037c:	2b00      	cmp	r3, #0
 800037e:	d001      	beq.n	8000384 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000380:	f000 f82c 	bl	80003dc <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000384:	2310      	movs	r3, #16
 8000386:	617b      	str	r3, [r7, #20]
  //RCC_OscInitStruct.MSIState = RCC_MSI_ON;  //datasheet says NOT to turn on the MSI then change the frequency.
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000388:	2300      	movs	r3, #0
 800038a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800038c:	2360      	movs	r3, #96	; 0x60
 800038e:	637b      	str	r3, [r7, #52]	; 0x34
	#define RCC_MSIRANGE_7                 MSI = 8 MHz
	#define RCC_MSIRANGE_8                 MSI = 16 MHz
	#define RCC_MSIRANGE_9                 MSI = 24 MHz
	#define RCC_MSIRANGE_10                MSI = 32 MHz
	#define RCC_MSIRANGE_11                MSI = 48 MHz   dont use this one*/
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;  //datasheet says NOT to turn on the MSI then change the frequency.
 8000390:	2301      	movs	r3, #1
 8000392:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000394:	2300      	movs	r3, #0
 8000396:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000398:	f107 0314 	add.w	r3, r7, #20
 800039c:	4618      	mov	r0, r3
 800039e:	f000 fa93 	bl	80008c8 <HAL_RCC_OscConfig>
 80003a2:	4603      	mov	r3, r0
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d001      	beq.n	80003ac <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80003a8:	f000 f818 	bl	80003dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ac:	230f      	movs	r3, #15
 80003ae:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80003b0:	2300      	movs	r3, #0
 80003b2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b4:	2300      	movs	r3, #0
 80003b6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003b8:	2300      	movs	r3, #0
 80003ba:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	613b      	str	r3, [r7, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003c0:	463b      	mov	r3, r7
 80003c2:	2100      	movs	r1, #0
 80003c4:	4618      	mov	r0, r3
 80003c6:	f000 fe65 	bl	8001094 <HAL_RCC_ClockConfig>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d001      	beq.n	80003d4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80003d0:	f000 f804 	bl	80003dc <Error_Handler>
  }
}
 80003d4:	bf00      	nop
 80003d6:	3758      	adds	r7, #88	; 0x58
 80003d8:	46bd      	mov	sp, r7
 80003da:	bd80      	pop	{r7, pc}

080003dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003dc:	b480      	push	{r7}
 80003de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003e0:	b672      	cpsid	i
}
 80003e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003e4:	e7fe      	b.n	80003e4 <Error_Handler+0x8>
	...

080003e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b083      	sub	sp, #12
 80003ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003ee:	4b0f      	ldr	r3, [pc, #60]	; (800042c <HAL_MspInit+0x44>)
 80003f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003f2:	4a0e      	ldr	r2, [pc, #56]	; (800042c <HAL_MspInit+0x44>)
 80003f4:	f043 0301 	orr.w	r3, r3, #1
 80003f8:	6613      	str	r3, [r2, #96]	; 0x60
 80003fa:	4b0c      	ldr	r3, [pc, #48]	; (800042c <HAL_MspInit+0x44>)
 80003fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003fe:	f003 0301 	and.w	r3, r3, #1
 8000402:	607b      	str	r3, [r7, #4]
 8000404:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000406:	4b09      	ldr	r3, [pc, #36]	; (800042c <HAL_MspInit+0x44>)
 8000408:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800040a:	4a08      	ldr	r2, [pc, #32]	; (800042c <HAL_MspInit+0x44>)
 800040c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000410:	6593      	str	r3, [r2, #88]	; 0x58
 8000412:	4b06      	ldr	r3, [pc, #24]	; (800042c <HAL_MspInit+0x44>)
 8000414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800041a:	603b      	str	r3, [r7, #0]
 800041c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800041e:	bf00      	nop
 8000420:	370c      	adds	r7, #12
 8000422:	46bd      	mov	sp, r7
 8000424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000428:	4770      	bx	lr
 800042a:	bf00      	nop
 800042c:	40021000 	.word	0x40021000

08000430 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000434:	e7fe      	b.n	8000434 <NMI_Handler+0x4>

08000436 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000436:	b480      	push	{r7}
 8000438:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800043a:	e7fe      	b.n	800043a <HardFault_Handler+0x4>

0800043c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000440:	e7fe      	b.n	8000440 <MemManage_Handler+0x4>

08000442 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000442:	b480      	push	{r7}
 8000444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000446:	e7fe      	b.n	8000446 <BusFault_Handler+0x4>

08000448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800044c:	e7fe      	b.n	800044c <UsageFault_Handler+0x4>

0800044e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800044e:	b480      	push	{r7}
 8000450:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000452:	bf00      	nop
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr

0800046a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800046a:	b480      	push	{r7}
 800046c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800046e:	bf00      	nop
 8000470:	46bd      	mov	sp, r7
 8000472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000476:	4770      	bx	lr

08000478 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800047c:	f000 f8ba 	bl	80005f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}

08000484 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000484:	b480      	push	{r7}
 8000486:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000488:	4b15      	ldr	r3, [pc, #84]	; (80004e0 <SystemInit+0x5c>)
 800048a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800048e:	4a14      	ldr	r2, [pc, #80]	; (80004e0 <SystemInit+0x5c>)
 8000490:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000494:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000498:	4b12      	ldr	r3, [pc, #72]	; (80004e4 <SystemInit+0x60>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a11      	ldr	r2, [pc, #68]	; (80004e4 <SystemInit+0x60>)
 800049e:	f043 0301 	orr.w	r3, r3, #1
 80004a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80004a4:	4b0f      	ldr	r3, [pc, #60]	; (80004e4 <SystemInit+0x60>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80004aa:	4b0e      	ldr	r3, [pc, #56]	; (80004e4 <SystemInit+0x60>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	4a0d      	ldr	r2, [pc, #52]	; (80004e4 <SystemInit+0x60>)
 80004b0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80004b4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80004b8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80004ba:	4b0a      	ldr	r3, [pc, #40]	; (80004e4 <SystemInit+0x60>)
 80004bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80004c0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80004c2:	4b08      	ldr	r3, [pc, #32]	; (80004e4 <SystemInit+0x60>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4a07      	ldr	r2, [pc, #28]	; (80004e4 <SystemInit+0x60>)
 80004c8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004cc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80004ce:	4b05      	ldr	r3, [pc, #20]	; (80004e4 <SystemInit+0x60>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	619a      	str	r2, [r3, #24]
}
 80004d4:	bf00      	nop
 80004d6:	46bd      	mov	sp, r7
 80004d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004dc:	4770      	bx	lr
 80004de:	bf00      	nop
 80004e0:	e000ed00 	.word	0xe000ed00
 80004e4:	40021000 	.word	0x40021000

080004e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80004e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000520 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004ec:	f7ff ffca 	bl	8000484 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80004f0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80004f2:	e003      	b.n	80004fc <LoopCopyDataInit>

080004f4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80004f4:	4b0b      	ldr	r3, [pc, #44]	; (8000524 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80004f6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80004f8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80004fa:	3104      	adds	r1, #4

080004fc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80004fc:	480a      	ldr	r0, [pc, #40]	; (8000528 <LoopForever+0xa>)
	ldr	r3, =_edata
 80004fe:	4b0b      	ldr	r3, [pc, #44]	; (800052c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000500:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000502:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000504:	d3f6      	bcc.n	80004f4 <CopyDataInit>
	ldr	r2, =_sbss
 8000506:	4a0a      	ldr	r2, [pc, #40]	; (8000530 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000508:	e002      	b.n	8000510 <LoopFillZerobss>

0800050a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800050a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800050c:	f842 3b04 	str.w	r3, [r2], #4

08000510 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000510:	4b08      	ldr	r3, [pc, #32]	; (8000534 <LoopForever+0x16>)
	cmp	r2, r3
 8000512:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000514:	d3f9      	bcc.n	800050a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000516:	f000 ff8b 	bl	8001430 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800051a:	f7ff fe7d 	bl	8000218 <main>

0800051e <LoopForever>:

LoopForever:
    b LoopForever
 800051e:	e7fe      	b.n	800051e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000520:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000524:	080014e8 	.word	0x080014e8
	ldr	r0, =_sdata
 8000528:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800052c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000530:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000534:	2000002c 	.word	0x2000002c

08000538 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000538:	e7fe      	b.n	8000538 <ADC1_2_IRQHandler>
	...

0800053c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000542:	2300      	movs	r3, #0
 8000544:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000546:	4b0c      	ldr	r3, [pc, #48]	; (8000578 <HAL_Init+0x3c>)
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	4a0b      	ldr	r2, [pc, #44]	; (8000578 <HAL_Init+0x3c>)
 800054c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000550:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000552:	2003      	movs	r0, #3
 8000554:	f000 f920 	bl	8000798 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000558:	2000      	movs	r0, #0
 800055a:	f000 f80f 	bl	800057c <HAL_InitTick>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d002      	beq.n	800056a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000564:	2301      	movs	r3, #1
 8000566:	71fb      	strb	r3, [r7, #7]
 8000568:	e001      	b.n	800056e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800056a:	f7ff ff3d 	bl	80003e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800056e:	79fb      	ldrb	r3, [r7, #7]
}
 8000570:	4618      	mov	r0, r3
 8000572:	3708      	adds	r7, #8
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	40022000 	.word	0x40022000

0800057c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000584:	2300      	movs	r3, #0
 8000586:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000588:	4b17      	ldr	r3, [pc, #92]	; (80005e8 <HAL_InitTick+0x6c>)
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d023      	beq.n	80005d8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000590:	4b16      	ldr	r3, [pc, #88]	; (80005ec <HAL_InitTick+0x70>)
 8000592:	681a      	ldr	r2, [r3, #0]
 8000594:	4b14      	ldr	r3, [pc, #80]	; (80005e8 <HAL_InitTick+0x6c>)
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	4619      	mov	r1, r3
 800059a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059e:	fbb3 f3f1 	udiv	r3, r3, r1
 80005a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80005a6:	4618      	mov	r0, r3
 80005a8:	f000 f91d 	bl	80007e6 <HAL_SYSTICK_Config>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d10f      	bne.n	80005d2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	2b0f      	cmp	r3, #15
 80005b6:	d809      	bhi.n	80005cc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005b8:	2200      	movs	r2, #0
 80005ba:	6879      	ldr	r1, [r7, #4]
 80005bc:	f04f 30ff 	mov.w	r0, #4294967295
 80005c0:	f000 f8f5 	bl	80007ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005c4:	4a0a      	ldr	r2, [pc, #40]	; (80005f0 <HAL_InitTick+0x74>)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	6013      	str	r3, [r2, #0]
 80005ca:	e007      	b.n	80005dc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80005cc:	2301      	movs	r3, #1
 80005ce:	73fb      	strb	r3, [r7, #15]
 80005d0:	e004      	b.n	80005dc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80005d2:	2301      	movs	r3, #1
 80005d4:	73fb      	strb	r3, [r7, #15]
 80005d6:	e001      	b.n	80005dc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80005d8:	2301      	movs	r3, #1
 80005da:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80005dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80005de:	4618      	mov	r0, r3
 80005e0:	3710      	adds	r7, #16
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	20000008 	.word	0x20000008
 80005ec:	20000000 	.word	0x20000000
 80005f0:	20000004 	.word	0x20000004

080005f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80005f8:	4b06      	ldr	r3, [pc, #24]	; (8000614 <HAL_IncTick+0x20>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	461a      	mov	r2, r3
 80005fe:	4b06      	ldr	r3, [pc, #24]	; (8000618 <HAL_IncTick+0x24>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4413      	add	r3, r2
 8000604:	4a04      	ldr	r2, [pc, #16]	; (8000618 <HAL_IncTick+0x24>)
 8000606:	6013      	str	r3, [r2, #0]
}
 8000608:	bf00      	nop
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	20000008 	.word	0x20000008
 8000618:	20000028 	.word	0x20000028

0800061c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  return uwTick;
 8000620:	4b03      	ldr	r3, [pc, #12]	; (8000630 <HAL_GetTick+0x14>)
 8000622:	681b      	ldr	r3, [r3, #0]
}
 8000624:	4618      	mov	r0, r3
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	20000028 	.word	0x20000028

08000634 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000634:	b480      	push	{r7}
 8000636:	b085      	sub	sp, #20
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	f003 0307 	and.w	r3, r3, #7
 8000642:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000644:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <__NVIC_SetPriorityGrouping+0x44>)
 8000646:	68db      	ldr	r3, [r3, #12]
 8000648:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800064a:	68ba      	ldr	r2, [r7, #8]
 800064c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000650:	4013      	ands	r3, r2
 8000652:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000654:	68fb      	ldr	r3, [r7, #12]
 8000656:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800065c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000660:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000664:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000666:	4a04      	ldr	r2, [pc, #16]	; (8000678 <__NVIC_SetPriorityGrouping+0x44>)
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	60d3      	str	r3, [r2, #12]
}
 800066c:	bf00      	nop
 800066e:	3714      	adds	r7, #20
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000680:	4b04      	ldr	r3, [pc, #16]	; (8000694 <__NVIC_GetPriorityGrouping+0x18>)
 8000682:	68db      	ldr	r3, [r3, #12]
 8000684:	0a1b      	lsrs	r3, r3, #8
 8000686:	f003 0307 	and.w	r3, r3, #7
}
 800068a:	4618      	mov	r0, r3
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr
 8000694:	e000ed00 	.word	0xe000ed00

08000698 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	6039      	str	r1, [r7, #0]
 80006a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	db0a      	blt.n	80006c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ac:	683b      	ldr	r3, [r7, #0]
 80006ae:	b2da      	uxtb	r2, r3
 80006b0:	490c      	ldr	r1, [pc, #48]	; (80006e4 <__NVIC_SetPriority+0x4c>)
 80006b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b6:	0112      	lsls	r2, r2, #4
 80006b8:	b2d2      	uxtb	r2, r2
 80006ba:	440b      	add	r3, r1
 80006bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006c0:	e00a      	b.n	80006d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	b2da      	uxtb	r2, r3
 80006c6:	4908      	ldr	r1, [pc, #32]	; (80006e8 <__NVIC_SetPriority+0x50>)
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	f003 030f 	and.w	r3, r3, #15
 80006ce:	3b04      	subs	r3, #4
 80006d0:	0112      	lsls	r2, r2, #4
 80006d2:	b2d2      	uxtb	r2, r2
 80006d4:	440b      	add	r3, r1
 80006d6:	761a      	strb	r2, [r3, #24]
}
 80006d8:	bf00      	nop
 80006da:	370c      	adds	r7, #12
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr
 80006e4:	e000e100 	.word	0xe000e100
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b089      	sub	sp, #36	; 0x24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	f003 0307 	and.w	r3, r3, #7
 80006fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000700:	69fb      	ldr	r3, [r7, #28]
 8000702:	f1c3 0307 	rsb	r3, r3, #7
 8000706:	2b04      	cmp	r3, #4
 8000708:	bf28      	it	cs
 800070a:	2304      	movcs	r3, #4
 800070c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	3304      	adds	r3, #4
 8000712:	2b06      	cmp	r3, #6
 8000714:	d902      	bls.n	800071c <NVIC_EncodePriority+0x30>
 8000716:	69fb      	ldr	r3, [r7, #28]
 8000718:	3b03      	subs	r3, #3
 800071a:	e000      	b.n	800071e <NVIC_EncodePriority+0x32>
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000720:	f04f 32ff 	mov.w	r2, #4294967295
 8000724:	69bb      	ldr	r3, [r7, #24]
 8000726:	fa02 f303 	lsl.w	r3, r2, r3
 800072a:	43da      	mvns	r2, r3
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	401a      	ands	r2, r3
 8000730:	697b      	ldr	r3, [r7, #20]
 8000732:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000734:	f04f 31ff 	mov.w	r1, #4294967295
 8000738:	697b      	ldr	r3, [r7, #20]
 800073a:	fa01 f303 	lsl.w	r3, r1, r3
 800073e:	43d9      	mvns	r1, r3
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000744:	4313      	orrs	r3, r2
         );
}
 8000746:	4618      	mov	r0, r3
 8000748:	3724      	adds	r7, #36	; 0x24
 800074a:	46bd      	mov	sp, r7
 800074c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000750:	4770      	bx	lr
	...

08000754 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	3b01      	subs	r3, #1
 8000760:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000764:	d301      	bcc.n	800076a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000766:	2301      	movs	r3, #1
 8000768:	e00f      	b.n	800078a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800076a:	4a0a      	ldr	r2, [pc, #40]	; (8000794 <SysTick_Config+0x40>)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	3b01      	subs	r3, #1
 8000770:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000772:	210f      	movs	r1, #15
 8000774:	f04f 30ff 	mov.w	r0, #4294967295
 8000778:	f7ff ff8e 	bl	8000698 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800077c:	4b05      	ldr	r3, [pc, #20]	; (8000794 <SysTick_Config+0x40>)
 800077e:	2200      	movs	r2, #0
 8000780:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000782:	4b04      	ldr	r3, [pc, #16]	; (8000794 <SysTick_Config+0x40>)
 8000784:	2207      	movs	r2, #7
 8000786:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000788:	2300      	movs	r3, #0
}
 800078a:	4618      	mov	r0, r3
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	e000e010 	.word	0xe000e010

08000798 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80007a0:	6878      	ldr	r0, [r7, #4]
 80007a2:	f7ff ff47 	bl	8000634 <__NVIC_SetPriorityGrouping>
}
 80007a6:	bf00      	nop
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}

080007ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b086      	sub	sp, #24
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	4603      	mov	r3, r0
 80007b6:	60b9      	str	r1, [r7, #8]
 80007b8:	607a      	str	r2, [r7, #4]
 80007ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007bc:	2300      	movs	r3, #0
 80007be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007c0:	f7ff ff5c 	bl	800067c <__NVIC_GetPriorityGrouping>
 80007c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007c6:	687a      	ldr	r2, [r7, #4]
 80007c8:	68b9      	ldr	r1, [r7, #8]
 80007ca:	6978      	ldr	r0, [r7, #20]
 80007cc:	f7ff ff8e 	bl	80006ec <NVIC_EncodePriority>
 80007d0:	4602      	mov	r2, r0
 80007d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007d6:	4611      	mov	r1, r2
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff ff5d 	bl	8000698 <__NVIC_SetPriority>
}
 80007de:	bf00      	nop
 80007e0:	3718      	adds	r7, #24
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}

080007e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007e6:	b580      	push	{r7, lr}
 80007e8:	b082      	sub	sp, #8
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	f7ff ffb0 	bl	8000754 <SysTick_Config>
 80007f4:	4603      	mov	r3, r0
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3708      	adds	r7, #8
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
	...

08000800 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000804:	4b04      	ldr	r3, [pc, #16]	; (8000818 <HAL_PWREx_GetVoltageRange+0x18>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800080c:	4618      	mov	r0, r3
 800080e:	46bd      	mov	sp, r7
 8000810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	40007000 	.word	0x40007000

0800081c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800082a:	d130      	bne.n	800088e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800082c:	4b23      	ldr	r3, [pc, #140]	; (80008bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000834:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000838:	d038      	beq.n	80008ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800083a:	4b20      	ldr	r3, [pc, #128]	; (80008bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000842:	4a1e      	ldr	r2, [pc, #120]	; (80008bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000844:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000848:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800084a:	4b1d      	ldr	r3, [pc, #116]	; (80008c0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	2232      	movs	r2, #50	; 0x32
 8000850:	fb02 f303 	mul.w	r3, r2, r3
 8000854:	4a1b      	ldr	r2, [pc, #108]	; (80008c4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000856:	fba2 2303 	umull	r2, r3, r2, r3
 800085a:	0c9b      	lsrs	r3, r3, #18
 800085c:	3301      	adds	r3, #1
 800085e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000860:	e002      	b.n	8000868 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	3b01      	subs	r3, #1
 8000866:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000868:	4b14      	ldr	r3, [pc, #80]	; (80008bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800086a:	695b      	ldr	r3, [r3, #20]
 800086c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000870:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000874:	d102      	bne.n	800087c <HAL_PWREx_ControlVoltageScaling+0x60>
 8000876:	68fb      	ldr	r3, [r7, #12]
 8000878:	2b00      	cmp	r3, #0
 800087a:	d1f2      	bne.n	8000862 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800087c:	4b0f      	ldr	r3, [pc, #60]	; (80008bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800087e:	695b      	ldr	r3, [r3, #20]
 8000880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000884:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000888:	d110      	bne.n	80008ac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800088a:	2303      	movs	r3, #3
 800088c:	e00f      	b.n	80008ae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800088e:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000896:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800089a:	d007      	beq.n	80008ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800089c:	4b07      	ldr	r3, [pc, #28]	; (80008bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80008a4:	4a05      	ldr	r2, [pc, #20]	; (80008bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80008a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008aa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80008ac:	2300      	movs	r3, #0
}
 80008ae:	4618      	mov	r0, r3
 80008b0:	3714      	adds	r7, #20
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	40007000 	.word	0x40007000
 80008c0:	20000000 	.word	0x20000000
 80008c4:	431bde83 	.word	0x431bde83

080008c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b088      	sub	sp, #32
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d101      	bne.n	80008da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80008d6:	2301      	movs	r3, #1
 80008d8:	e3d4      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80008da:	4ba1      	ldr	r3, [pc, #644]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 80008dc:	689b      	ldr	r3, [r3, #8]
 80008de:	f003 030c 	and.w	r3, r3, #12
 80008e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80008e4:	4b9e      	ldr	r3, [pc, #632]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 80008e6:	68db      	ldr	r3, [r3, #12]
 80008e8:	f003 0303 	and.w	r3, r3, #3
 80008ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	f003 0310 	and.w	r3, r3, #16
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	f000 80e4 	beq.w	8000ac4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80008fc:	69bb      	ldr	r3, [r7, #24]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d007      	beq.n	8000912 <HAL_RCC_OscConfig+0x4a>
 8000902:	69bb      	ldr	r3, [r7, #24]
 8000904:	2b0c      	cmp	r3, #12
 8000906:	f040 808b 	bne.w	8000a20 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	2b01      	cmp	r3, #1
 800090e:	f040 8087 	bne.w	8000a20 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000912:	4b93      	ldr	r3, [pc, #588]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	f003 0302 	and.w	r3, r3, #2
 800091a:	2b00      	cmp	r3, #0
 800091c:	d005      	beq.n	800092a <HAL_RCC_OscConfig+0x62>
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	699b      	ldr	r3, [r3, #24]
 8000922:	2b00      	cmp	r3, #0
 8000924:	d101      	bne.n	800092a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000926:	2301      	movs	r3, #1
 8000928:	e3ac      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6a1a      	ldr	r2, [r3, #32]
 800092e:	4b8c      	ldr	r3, [pc, #560]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	f003 0308 	and.w	r3, r3, #8
 8000936:	2b00      	cmp	r3, #0
 8000938:	d004      	beq.n	8000944 <HAL_RCC_OscConfig+0x7c>
 800093a:	4b89      	ldr	r3, [pc, #548]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000942:	e005      	b.n	8000950 <HAL_RCC_OscConfig+0x88>
 8000944:	4b86      	ldr	r3, [pc, #536]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000946:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800094a:	091b      	lsrs	r3, r3, #4
 800094c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000950:	4293      	cmp	r3, r2
 8000952:	d223      	bcs.n	800099c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	6a1b      	ldr	r3, [r3, #32]
 8000958:	4618      	mov	r0, r3
 800095a:	f000 fd09 	bl	8001370 <RCC_SetFlashLatencyFromMSIRange>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000964:	2301      	movs	r3, #1
 8000966:	e38d      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000968:	4b7d      	ldr	r3, [pc, #500]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a7c      	ldr	r2, [pc, #496]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 800096e:	f043 0308 	orr.w	r3, r3, #8
 8000972:	6013      	str	r3, [r2, #0]
 8000974:	4b7a      	ldr	r3, [pc, #488]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	6a1b      	ldr	r3, [r3, #32]
 8000980:	4977      	ldr	r1, [pc, #476]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000982:	4313      	orrs	r3, r2
 8000984:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000986:	4b76      	ldr	r3, [pc, #472]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	69db      	ldr	r3, [r3, #28]
 8000992:	021b      	lsls	r3, r3, #8
 8000994:	4972      	ldr	r1, [pc, #456]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000996:	4313      	orrs	r3, r2
 8000998:	604b      	str	r3, [r1, #4]
 800099a:	e025      	b.n	80009e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800099c:	4b70      	ldr	r3, [pc, #448]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a6f      	ldr	r2, [pc, #444]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 80009a2:	f043 0308 	orr.w	r3, r3, #8
 80009a6:	6013      	str	r3, [r2, #0]
 80009a8:	4b6d      	ldr	r3, [pc, #436]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	6a1b      	ldr	r3, [r3, #32]
 80009b4:	496a      	ldr	r1, [pc, #424]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 80009b6:	4313      	orrs	r3, r2
 80009b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009ba:	4b69      	ldr	r3, [pc, #420]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	69db      	ldr	r3, [r3, #28]
 80009c6:	021b      	lsls	r3, r3, #8
 80009c8:	4965      	ldr	r1, [pc, #404]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 80009ca:	4313      	orrs	r3, r2
 80009cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80009ce:	69bb      	ldr	r3, [r7, #24]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d109      	bne.n	80009e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	6a1b      	ldr	r3, [r3, #32]
 80009d8:	4618      	mov	r0, r3
 80009da:	f000 fcc9 	bl	8001370 <RCC_SetFlashLatencyFromMSIRange>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80009e4:	2301      	movs	r3, #1
 80009e6:	e34d      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80009e8:	f000 fc36 	bl	8001258 <HAL_RCC_GetSysClockFreq>
 80009ec:	4602      	mov	r2, r0
 80009ee:	4b5c      	ldr	r3, [pc, #368]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 80009f0:	689b      	ldr	r3, [r3, #8]
 80009f2:	091b      	lsrs	r3, r3, #4
 80009f4:	f003 030f 	and.w	r3, r3, #15
 80009f8:	495a      	ldr	r1, [pc, #360]	; (8000b64 <HAL_RCC_OscConfig+0x29c>)
 80009fa:	5ccb      	ldrb	r3, [r1, r3]
 80009fc:	f003 031f 	and.w	r3, r3, #31
 8000a00:	fa22 f303 	lsr.w	r3, r2, r3
 8000a04:	4a58      	ldr	r2, [pc, #352]	; (8000b68 <HAL_RCC_OscConfig+0x2a0>)
 8000a06:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000a08:	4b58      	ldr	r3, [pc, #352]	; (8000b6c <HAL_RCC_OscConfig+0x2a4>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff fdb5 	bl	800057c <HAL_InitTick>
 8000a12:	4603      	mov	r3, r0
 8000a14:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000a16:	7bfb      	ldrb	r3, [r7, #15]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d052      	beq.n	8000ac2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000a1c:	7bfb      	ldrb	r3, [r7, #15]
 8000a1e:	e331      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	699b      	ldr	r3, [r3, #24]
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d032      	beq.n	8000a8e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000a28:	4b4d      	ldr	r3, [pc, #308]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	4a4c      	ldr	r2, [pc, #304]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a2e:	f043 0301 	orr.w	r3, r3, #1
 8000a32:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000a34:	f7ff fdf2 	bl	800061c <HAL_GetTick>
 8000a38:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a3a:	e008      	b.n	8000a4e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a3c:	f7ff fdee 	bl	800061c <HAL_GetTick>
 8000a40:	4602      	mov	r2, r0
 8000a42:	693b      	ldr	r3, [r7, #16]
 8000a44:	1ad3      	subs	r3, r2, r3
 8000a46:	2b02      	cmp	r3, #2
 8000a48:	d901      	bls.n	8000a4e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	e31a      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a4e:	4b44      	ldr	r3, [pc, #272]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f003 0302 	and.w	r3, r3, #2
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d0f0      	beq.n	8000a3c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a5a:	4b41      	ldr	r3, [pc, #260]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a40      	ldr	r2, [pc, #256]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a60:	f043 0308 	orr.w	r3, r3, #8
 8000a64:	6013      	str	r3, [r2, #0]
 8000a66:	4b3e      	ldr	r3, [pc, #248]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6a1b      	ldr	r3, [r3, #32]
 8000a72:	493b      	ldr	r1, [pc, #236]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a74:	4313      	orrs	r3, r2
 8000a76:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a78:	4b39      	ldr	r3, [pc, #228]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	69db      	ldr	r3, [r3, #28]
 8000a84:	021b      	lsls	r3, r3, #8
 8000a86:	4936      	ldr	r1, [pc, #216]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	604b      	str	r3, [r1, #4]
 8000a8c:	e01a      	b.n	8000ac4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000a8e:	4b34      	ldr	r3, [pc, #208]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	4a33      	ldr	r2, [pc, #204]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000a94:	f023 0301 	bic.w	r3, r3, #1
 8000a98:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000a9a:	f7ff fdbf 	bl	800061c <HAL_GetTick>
 8000a9e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000aa0:	e008      	b.n	8000ab4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000aa2:	f7ff fdbb 	bl	800061c <HAL_GetTick>
 8000aa6:	4602      	mov	r2, r0
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	1ad3      	subs	r3, r2, r3
 8000aac:	2b02      	cmp	r3, #2
 8000aae:	d901      	bls.n	8000ab4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000ab0:	2303      	movs	r3, #3
 8000ab2:	e2e7      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ab4:	4b2a      	ldr	r3, [pc, #168]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f003 0302 	and.w	r3, r3, #2
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d1f0      	bne.n	8000aa2 <HAL_RCC_OscConfig+0x1da>
 8000ac0:	e000      	b.n	8000ac4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ac2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 0301 	and.w	r3, r3, #1
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d074      	beq.n	8000bba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000ad0:	69bb      	ldr	r3, [r7, #24]
 8000ad2:	2b08      	cmp	r3, #8
 8000ad4:	d005      	beq.n	8000ae2 <HAL_RCC_OscConfig+0x21a>
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	2b0c      	cmp	r3, #12
 8000ada:	d10e      	bne.n	8000afa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	2b03      	cmp	r3, #3
 8000ae0:	d10b      	bne.n	8000afa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ae2:	4b1f      	ldr	r3, [pc, #124]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d064      	beq.n	8000bb8 <HAL_RCC_OscConfig+0x2f0>
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	685b      	ldr	r3, [r3, #4]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d160      	bne.n	8000bb8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000af6:	2301      	movs	r3, #1
 8000af8:	e2c4      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b02:	d106      	bne.n	8000b12 <HAL_RCC_OscConfig+0x24a>
 8000b04:	4b16      	ldr	r3, [pc, #88]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a15      	ldr	r2, [pc, #84]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000b0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b0e:	6013      	str	r3, [r2, #0]
 8000b10:	e01d      	b.n	8000b4e <HAL_RCC_OscConfig+0x286>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	685b      	ldr	r3, [r3, #4]
 8000b16:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b1a:	d10c      	bne.n	8000b36 <HAL_RCC_OscConfig+0x26e>
 8000b1c:	4b10      	ldr	r3, [pc, #64]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a0f      	ldr	r2, [pc, #60]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000b22:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b26:	6013      	str	r3, [r2, #0]
 8000b28:	4b0d      	ldr	r3, [pc, #52]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a0c      	ldr	r2, [pc, #48]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000b2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b32:	6013      	str	r3, [r2, #0]
 8000b34:	e00b      	b.n	8000b4e <HAL_RCC_OscConfig+0x286>
 8000b36:	4b0a      	ldr	r3, [pc, #40]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	4a09      	ldr	r2, [pc, #36]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000b3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b40:	6013      	str	r3, [r2, #0]
 8000b42:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a06      	ldr	r2, [pc, #24]	; (8000b60 <HAL_RCC_OscConfig+0x298>)
 8000b48:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b4c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d01c      	beq.n	8000b90 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b56:	f7ff fd61 	bl	800061c <HAL_GetTick>
 8000b5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b5c:	e011      	b.n	8000b82 <HAL_RCC_OscConfig+0x2ba>
 8000b5e:	bf00      	nop
 8000b60:	40021000 	.word	0x40021000
 8000b64:	080014a0 	.word	0x080014a0
 8000b68:	20000000 	.word	0x20000000
 8000b6c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b70:	f7ff fd54 	bl	800061c <HAL_GetTick>
 8000b74:	4602      	mov	r2, r0
 8000b76:	693b      	ldr	r3, [r7, #16]
 8000b78:	1ad3      	subs	r3, r2, r3
 8000b7a:	2b64      	cmp	r3, #100	; 0x64
 8000b7c:	d901      	bls.n	8000b82 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	e280      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b82:	4baf      	ldr	r3, [pc, #700]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d0f0      	beq.n	8000b70 <HAL_RCC_OscConfig+0x2a8>
 8000b8e:	e014      	b.n	8000bba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b90:	f7ff fd44 	bl	800061c <HAL_GetTick>
 8000b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b96:	e008      	b.n	8000baa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b98:	f7ff fd40 	bl	800061c <HAL_GetTick>
 8000b9c:	4602      	mov	r2, r0
 8000b9e:	693b      	ldr	r3, [r7, #16]
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	2b64      	cmp	r3, #100	; 0x64
 8000ba4:	d901      	bls.n	8000baa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	e26c      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000baa:	4ba5      	ldr	r3, [pc, #660]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d1f0      	bne.n	8000b98 <HAL_RCC_OscConfig+0x2d0>
 8000bb6:	e000      	b.n	8000bba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	f003 0302 	and.w	r3, r3, #2
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d060      	beq.n	8000c88 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000bc6:	69bb      	ldr	r3, [r7, #24]
 8000bc8:	2b04      	cmp	r3, #4
 8000bca:	d005      	beq.n	8000bd8 <HAL_RCC_OscConfig+0x310>
 8000bcc:	69bb      	ldr	r3, [r7, #24]
 8000bce:	2b0c      	cmp	r3, #12
 8000bd0:	d119      	bne.n	8000c06 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000bd2:	697b      	ldr	r3, [r7, #20]
 8000bd4:	2b02      	cmp	r3, #2
 8000bd6:	d116      	bne.n	8000c06 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000bd8:	4b99      	ldr	r3, [pc, #612]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d005      	beq.n	8000bf0 <HAL_RCC_OscConfig+0x328>
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	68db      	ldr	r3, [r3, #12]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d101      	bne.n	8000bf0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000bec:	2301      	movs	r3, #1
 8000bee:	e249      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bf0:	4b93      	ldr	r3, [pc, #588]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	691b      	ldr	r3, [r3, #16]
 8000bfc:	061b      	lsls	r3, r3, #24
 8000bfe:	4990      	ldr	r1, [pc, #576]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000c00:	4313      	orrs	r3, r2
 8000c02:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c04:	e040      	b.n	8000c88 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	68db      	ldr	r3, [r3, #12]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d023      	beq.n	8000c56 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c0e:	4b8c      	ldr	r3, [pc, #560]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4a8b      	ldr	r2, [pc, #556]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000c14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c1a:	f7ff fcff 	bl	800061c <HAL_GetTick>
 8000c1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c20:	e008      	b.n	8000c34 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c22:	f7ff fcfb 	bl	800061c <HAL_GetTick>
 8000c26:	4602      	mov	r2, r0
 8000c28:	693b      	ldr	r3, [r7, #16]
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	2b02      	cmp	r3, #2
 8000c2e:	d901      	bls.n	8000c34 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000c30:	2303      	movs	r3, #3
 8000c32:	e227      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c34:	4b82      	ldr	r3, [pc, #520]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d0f0      	beq.n	8000c22 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c40:	4b7f      	ldr	r3, [pc, #508]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	691b      	ldr	r3, [r3, #16]
 8000c4c:	061b      	lsls	r3, r3, #24
 8000c4e:	497c      	ldr	r1, [pc, #496]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000c50:	4313      	orrs	r3, r2
 8000c52:	604b      	str	r3, [r1, #4]
 8000c54:	e018      	b.n	8000c88 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c56:	4b7a      	ldr	r3, [pc, #488]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a79      	ldr	r2, [pc, #484]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000c5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c62:	f7ff fcdb 	bl	800061c <HAL_GetTick>
 8000c66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c68:	e008      	b.n	8000c7c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c6a:	f7ff fcd7 	bl	800061c <HAL_GetTick>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	1ad3      	subs	r3, r2, r3
 8000c74:	2b02      	cmp	r3, #2
 8000c76:	d901      	bls.n	8000c7c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000c78:	2303      	movs	r3, #3
 8000c7a:	e203      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c7c:	4b70      	ldr	r3, [pc, #448]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d1f0      	bne.n	8000c6a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f003 0308 	and.w	r3, r3, #8
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d03c      	beq.n	8000d0e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	695b      	ldr	r3, [r3, #20]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d01c      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c9c:	4b68      	ldr	r3, [pc, #416]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000c9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ca2:	4a67      	ldr	r2, [pc, #412]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000cac:	f7ff fcb6 	bl	800061c <HAL_GetTick>
 8000cb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000cb2:	e008      	b.n	8000cc6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cb4:	f7ff fcb2 	bl	800061c <HAL_GetTick>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	2b02      	cmp	r3, #2
 8000cc0:	d901      	bls.n	8000cc6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	e1de      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000cc6:	4b5e      	ldr	r3, [pc, #376]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000ccc:	f003 0302 	and.w	r3, r3, #2
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d0ef      	beq.n	8000cb4 <HAL_RCC_OscConfig+0x3ec>
 8000cd4:	e01b      	b.n	8000d0e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cd6:	4b5a      	ldr	r3, [pc, #360]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000cd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000cdc:	4a58      	ldr	r2, [pc, #352]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000cde:	f023 0301 	bic.w	r3, r3, #1
 8000ce2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ce6:	f7ff fc99 	bl	800061c <HAL_GetTick>
 8000cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000cec:	e008      	b.n	8000d00 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cee:	f7ff fc95 	bl	800061c <HAL_GetTick>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d901      	bls.n	8000d00 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000cfc:	2303      	movs	r3, #3
 8000cfe:	e1c1      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000d00:	4b4f      	ldr	r3, [pc, #316]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000d02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000d06:	f003 0302 	and.w	r3, r3, #2
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d1ef      	bne.n	8000cee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f003 0304 	and.w	r3, r3, #4
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f000 80a6 	beq.w	8000e68 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000d20:	4b47      	ldr	r3, [pc, #284]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000d22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d10d      	bne.n	8000d48 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d2c:	4b44      	ldr	r3, [pc, #272]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d30:	4a43      	ldr	r2, [pc, #268]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000d32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d36:	6593      	str	r3, [r2, #88]	; 0x58
 8000d38:	4b41      	ldr	r3, [pc, #260]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d40:	60bb      	str	r3, [r7, #8]
 8000d42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d44:	2301      	movs	r3, #1
 8000d46:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d48:	4b3e      	ldr	r3, [pc, #248]	; (8000e44 <HAL_RCC_OscConfig+0x57c>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d118      	bne.n	8000d86 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000d54:	4b3b      	ldr	r3, [pc, #236]	; (8000e44 <HAL_RCC_OscConfig+0x57c>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4a3a      	ldr	r2, [pc, #232]	; (8000e44 <HAL_RCC_OscConfig+0x57c>)
 8000d5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d60:	f7ff fc5c 	bl	800061c <HAL_GetTick>
 8000d64:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d66:	e008      	b.n	8000d7a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d68:	f7ff fc58 	bl	800061c <HAL_GetTick>
 8000d6c:	4602      	mov	r2, r0
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d901      	bls.n	8000d7a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000d76:	2303      	movs	r3, #3
 8000d78:	e184      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d7a:	4b32      	ldr	r3, [pc, #200]	; (8000e44 <HAL_RCC_OscConfig+0x57c>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d0f0      	beq.n	8000d68 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	2b01      	cmp	r3, #1
 8000d8c:	d108      	bne.n	8000da0 <HAL_RCC_OscConfig+0x4d8>
 8000d8e:	4b2c      	ldr	r3, [pc, #176]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d94:	4a2a      	ldr	r2, [pc, #168]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000d96:	f043 0301 	orr.w	r3, r3, #1
 8000d9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000d9e:	e024      	b.n	8000dea <HAL_RCC_OscConfig+0x522>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	2b05      	cmp	r3, #5
 8000da6:	d110      	bne.n	8000dca <HAL_RCC_OscConfig+0x502>
 8000da8:	4b25      	ldr	r3, [pc, #148]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000dae:	4a24      	ldr	r2, [pc, #144]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000db0:	f043 0304 	orr.w	r3, r3, #4
 8000db4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000db8:	4b21      	ldr	r3, [pc, #132]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000dbe:	4a20      	ldr	r2, [pc, #128]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000dc0:	f043 0301 	orr.w	r3, r3, #1
 8000dc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000dc8:	e00f      	b.n	8000dea <HAL_RCC_OscConfig+0x522>
 8000dca:	4b1d      	ldr	r3, [pc, #116]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000dd0:	4a1b      	ldr	r2, [pc, #108]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000dd2:	f023 0301 	bic.w	r3, r3, #1
 8000dd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000dda:	4b19      	ldr	r3, [pc, #100]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000de0:	4a17      	ldr	r2, [pc, #92]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000de2:	f023 0304 	bic.w	r3, r3, #4
 8000de6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d016      	beq.n	8000e20 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000df2:	f7ff fc13 	bl	800061c <HAL_GetTick>
 8000df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000df8:	e00a      	b.n	8000e10 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dfa:	f7ff fc0f 	bl	800061c <HAL_GetTick>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	1ad3      	subs	r3, r2, r3
 8000e04:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d901      	bls.n	8000e10 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	e139      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000e10:	4b0b      	ldr	r3, [pc, #44]	; (8000e40 <HAL_RCC_OscConfig+0x578>)
 8000e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000e16:	f003 0302 	and.w	r3, r3, #2
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d0ed      	beq.n	8000dfa <HAL_RCC_OscConfig+0x532>
 8000e1e:	e01a      	b.n	8000e56 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e20:	f7ff fbfc 	bl	800061c <HAL_GetTick>
 8000e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e26:	e00f      	b.n	8000e48 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e28:	f7ff fbf8 	bl	800061c <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d906      	bls.n	8000e48 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	e122      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
 8000e3e:	bf00      	nop
 8000e40:	40021000 	.word	0x40021000
 8000e44:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e48:	4b90      	ldr	r3, [pc, #576]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000e4e:	f003 0302 	and.w	r3, r3, #2
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d1e8      	bne.n	8000e28 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000e56:	7ffb      	ldrb	r3, [r7, #31]
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d105      	bne.n	8000e68 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e5c:	4b8b      	ldr	r3, [pc, #556]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e60:	4a8a      	ldr	r2, [pc, #552]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000e62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e66:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	f000 8108 	beq.w	8001082 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e76:	2b02      	cmp	r3, #2
 8000e78:	f040 80d0 	bne.w	800101c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000e7c:	4b83      	ldr	r3, [pc, #524]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	f003 0203 	and.w	r2, r3, #3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	d130      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d127      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000eac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d11f      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000ebc:	2a07      	cmp	r2, #7
 8000ebe:	bf14      	ite	ne
 8000ec0:	2201      	movne	r2, #1
 8000ec2:	2200      	moveq	r2, #0
 8000ec4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d113      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ed4:	085b      	lsrs	r3, r3, #1
 8000ed6:	3b01      	subs	r3, #1
 8000ed8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d109      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee8:	085b      	lsrs	r3, r3, #1
 8000eea:	3b01      	subs	r3, #1
 8000eec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d06e      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	2b0c      	cmp	r3, #12
 8000ef6:	d069      	beq.n	8000fcc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000ef8:	4b64      	ldr	r3, [pc, #400]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d105      	bne.n	8000f10 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8000f04:	4b61      	ldr	r3, [pc, #388]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8000f10:	2301      	movs	r3, #1
 8000f12:	e0b7      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000f14:	4b5d      	ldr	r3, [pc, #372]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a5c      	ldr	r2, [pc, #368]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000f1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000f1e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000f20:	f7ff fb7c 	bl	800061c <HAL_GetTick>
 8000f24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f26:	e008      	b.n	8000f3a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f28:	f7ff fb78 	bl	800061c <HAL_GetTick>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	2b02      	cmp	r3, #2
 8000f34:	d901      	bls.n	8000f3a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8000f36:	2303      	movs	r3, #3
 8000f38:	e0a4      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f3a:	4b54      	ldr	r3, [pc, #336]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d1f0      	bne.n	8000f28 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f46:	4b51      	ldr	r3, [pc, #324]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000f48:	68da      	ldr	r2, [r3, #12]
 8000f4a:	4b51      	ldr	r3, [pc, #324]	; (8001090 <HAL_RCC_OscConfig+0x7c8>)
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8000f52:	687a      	ldr	r2, [r7, #4]
 8000f54:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000f56:	3a01      	subs	r2, #1
 8000f58:	0112      	lsls	r2, r2, #4
 8000f5a:	4311      	orrs	r1, r2
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000f60:	0212      	lsls	r2, r2, #8
 8000f62:	4311      	orrs	r1, r2
 8000f64:	687a      	ldr	r2, [r7, #4]
 8000f66:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8000f68:	0852      	lsrs	r2, r2, #1
 8000f6a:	3a01      	subs	r2, #1
 8000f6c:	0552      	lsls	r2, r2, #21
 8000f6e:	4311      	orrs	r1, r2
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000f74:	0852      	lsrs	r2, r2, #1
 8000f76:	3a01      	subs	r2, #1
 8000f78:	0652      	lsls	r2, r2, #25
 8000f7a:	4311      	orrs	r1, r2
 8000f7c:	687a      	ldr	r2, [r7, #4]
 8000f7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000f80:	0912      	lsrs	r2, r2, #4
 8000f82:	0452      	lsls	r2, r2, #17
 8000f84:	430a      	orrs	r2, r1
 8000f86:	4941      	ldr	r1, [pc, #260]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8000f8c:	4b3f      	ldr	r3, [pc, #252]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a3e      	ldr	r2, [pc, #248]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000f92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f96:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000f98:	4b3c      	ldr	r3, [pc, #240]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000f9a:	68db      	ldr	r3, [r3, #12]
 8000f9c:	4a3b      	ldr	r2, [pc, #236]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000f9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fa2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000fa4:	f7ff fb3a 	bl	800061c <HAL_GetTick>
 8000fa8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000faa:	e008      	b.n	8000fbe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fac:	f7ff fb36 	bl	800061c <HAL_GetTick>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d901      	bls.n	8000fbe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e062      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fbe:	4b33      	ldr	r3, [pc, #204]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d0f0      	beq.n	8000fac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000fca:	e05a      	b.n	8001082 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e059      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000fd0:	4b2e      	ldr	r3, [pc, #184]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d152      	bne.n	8001082 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8000fdc:	4b2b      	ldr	r3, [pc, #172]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a2a      	ldr	r2, [pc, #168]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fe6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000fe8:	4b28      	ldr	r3, [pc, #160]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	4a27      	ldr	r2, [pc, #156]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8000fee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ff2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8000ff4:	f7ff fb12 	bl	800061c <HAL_GetTick>
 8000ff8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8000ffa:	e008      	b.n	800100e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ffc:	f7ff fb0e 	bl	800061c <HAL_GetTick>
 8001000:	4602      	mov	r2, r0
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	2b02      	cmp	r3, #2
 8001008:	d901      	bls.n	800100e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800100a:	2303      	movs	r3, #3
 800100c:	e03a      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800100e:	4b1f      	ldr	r3, [pc, #124]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d0f0      	beq.n	8000ffc <HAL_RCC_OscConfig+0x734>
 800101a:	e032      	b.n	8001082 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	2b0c      	cmp	r3, #12
 8001020:	d02d      	beq.n	800107e <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001022:	4b1a      	ldr	r3, [pc, #104]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a19      	ldr	r2, [pc, #100]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8001028:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800102c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800102e:	4b17      	ldr	r3, [pc, #92]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d105      	bne.n	8001046 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800103a:	4b14      	ldr	r3, [pc, #80]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 800103c:	68db      	ldr	r3, [r3, #12]
 800103e:	4a13      	ldr	r2, [pc, #76]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8001040:	f023 0303 	bic.w	r3, r3, #3
 8001044:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001046:	4b11      	ldr	r3, [pc, #68]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	4a10      	ldr	r2, [pc, #64]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 800104c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001050:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001054:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001056:	f7ff fae1 	bl	800061c <HAL_GetTick>
 800105a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800105c:	e008      	b.n	8001070 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800105e:	f7ff fadd 	bl	800061c <HAL_GetTick>
 8001062:	4602      	mov	r2, r0
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	1ad3      	subs	r3, r2, r3
 8001068:	2b02      	cmp	r3, #2
 800106a:	d901      	bls.n	8001070 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800106c:	2303      	movs	r3, #3
 800106e:	e009      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001070:	4b06      	ldr	r3, [pc, #24]	; (800108c <HAL_RCC_OscConfig+0x7c4>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001078:	2b00      	cmp	r3, #0
 800107a:	d1f0      	bne.n	800105e <HAL_RCC_OscConfig+0x796>
 800107c:	e001      	b.n	8001082 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e000      	b.n	8001084 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8001082:	2300      	movs	r3, #0
}
 8001084:	4618      	mov	r0, r3
 8001086:	3720      	adds	r7, #32
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	40021000 	.word	0x40021000
 8001090:	f99d808c 	.word	0xf99d808c

08001094 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b084      	sub	sp, #16
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d101      	bne.n	80010a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010a4:	2301      	movs	r3, #1
 80010a6:	e0c8      	b.n	800123a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010a8:	4b66      	ldr	r3, [pc, #408]	; (8001244 <HAL_RCC_ClockConfig+0x1b0>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f003 0307 	and.w	r3, r3, #7
 80010b0:	683a      	ldr	r2, [r7, #0]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d910      	bls.n	80010d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010b6:	4b63      	ldr	r3, [pc, #396]	; (8001244 <HAL_RCC_ClockConfig+0x1b0>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f023 0207 	bic.w	r2, r3, #7
 80010be:	4961      	ldr	r1, [pc, #388]	; (8001244 <HAL_RCC_ClockConfig+0x1b0>)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010c6:	4b5f      	ldr	r3, [pc, #380]	; (8001244 <HAL_RCC_ClockConfig+0x1b0>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	683a      	ldr	r2, [r7, #0]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d001      	beq.n	80010d8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e0b0      	b.n	800123a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f003 0301 	and.w	r3, r3, #1
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d04c      	beq.n	800117e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	2b03      	cmp	r3, #3
 80010ea:	d107      	bne.n	80010fc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80010ec:	4b56      	ldr	r3, [pc, #344]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d121      	bne.n	800113c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e09e      	b.n	800123a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	2b02      	cmp	r3, #2
 8001102:	d107      	bne.n	8001114 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001104:	4b50      	ldr	r3, [pc, #320]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110c:	2b00      	cmp	r3, #0
 800110e:	d115      	bne.n	800113c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001110:	2301      	movs	r3, #1
 8001112:	e092      	b.n	800123a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d107      	bne.n	800112c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800111c:	4b4a      	ldr	r3, [pc, #296]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0302 	and.w	r3, r3, #2
 8001124:	2b00      	cmp	r3, #0
 8001126:	d109      	bne.n	800113c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e086      	b.n	800123a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800112c:	4b46      	ldr	r3, [pc, #280]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001134:	2b00      	cmp	r3, #0
 8001136:	d101      	bne.n	800113c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e07e      	b.n	800123a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800113c:	4b42      	ldr	r3, [pc, #264]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	f023 0203 	bic.w	r2, r3, #3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	493f      	ldr	r1, [pc, #252]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 800114a:	4313      	orrs	r3, r2
 800114c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800114e:	f7ff fa65 	bl	800061c <HAL_GetTick>
 8001152:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001154:	e00a      	b.n	800116c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001156:	f7ff fa61 	bl	800061c <HAL_GetTick>
 800115a:	4602      	mov	r2, r0
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	f241 3288 	movw	r2, #5000	; 0x1388
 8001164:	4293      	cmp	r3, r2
 8001166:	d901      	bls.n	800116c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001168:	2303      	movs	r3, #3
 800116a:	e066      	b.n	800123a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800116c:	4b36      	ldr	r3, [pc, #216]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 020c 	and.w	r2, r3, #12
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	429a      	cmp	r2, r3
 800117c:	d1eb      	bne.n	8001156 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 0302 	and.w	r3, r3, #2
 8001186:	2b00      	cmp	r3, #0
 8001188:	d008      	beq.n	800119c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800118a:	4b2f      	ldr	r3, [pc, #188]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	492c      	ldr	r1, [pc, #176]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 8001198:	4313      	orrs	r3, r2
 800119a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800119c:	4b29      	ldr	r3, [pc, #164]	; (8001244 <HAL_RCC_ClockConfig+0x1b0>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f003 0307 	and.w	r3, r3, #7
 80011a4:	683a      	ldr	r2, [r7, #0]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d210      	bcs.n	80011cc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011aa:	4b26      	ldr	r3, [pc, #152]	; (8001244 <HAL_RCC_ClockConfig+0x1b0>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f023 0207 	bic.w	r2, r3, #7
 80011b2:	4924      	ldr	r1, [pc, #144]	; (8001244 <HAL_RCC_ClockConfig+0x1b0>)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011ba:	4b22      	ldr	r3, [pc, #136]	; (8001244 <HAL_RCC_ClockConfig+0x1b0>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 0307 	and.w	r3, r3, #7
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d001      	beq.n	80011cc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80011c8:	2301      	movs	r3, #1
 80011ca:	e036      	b.n	800123a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 0304 	and.w	r3, r3, #4
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d008      	beq.n	80011ea <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	4918      	ldr	r1, [pc, #96]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 80011e6:	4313      	orrs	r3, r2
 80011e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f003 0308 	and.w	r3, r3, #8
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d009      	beq.n	800120a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011f6:	4b14      	ldr	r3, [pc, #80]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	691b      	ldr	r3, [r3, #16]
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	4910      	ldr	r1, [pc, #64]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 8001206:	4313      	orrs	r3, r2
 8001208:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800120a:	f000 f825 	bl	8001258 <HAL_RCC_GetSysClockFreq>
 800120e:	4602      	mov	r2, r0
 8001210:	4b0d      	ldr	r3, [pc, #52]	; (8001248 <HAL_RCC_ClockConfig+0x1b4>)
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	091b      	lsrs	r3, r3, #4
 8001216:	f003 030f 	and.w	r3, r3, #15
 800121a:	490c      	ldr	r1, [pc, #48]	; (800124c <HAL_RCC_ClockConfig+0x1b8>)
 800121c:	5ccb      	ldrb	r3, [r1, r3]
 800121e:	f003 031f 	and.w	r3, r3, #31
 8001222:	fa22 f303 	lsr.w	r3, r2, r3
 8001226:	4a0a      	ldr	r2, [pc, #40]	; (8001250 <HAL_RCC_ClockConfig+0x1bc>)
 8001228:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800122a:	4b0a      	ldr	r3, [pc, #40]	; (8001254 <HAL_RCC_ClockConfig+0x1c0>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f9a4 	bl	800057c <HAL_InitTick>
 8001234:	4603      	mov	r3, r0
 8001236:	72fb      	strb	r3, [r7, #11]

  return status;
 8001238:	7afb      	ldrb	r3, [r7, #11]
}
 800123a:	4618      	mov	r0, r3
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40022000 	.word	0x40022000
 8001248:	40021000 	.word	0x40021000
 800124c:	080014a0 	.word	0x080014a0
 8001250:	20000000 	.word	0x20000000
 8001254:	20000004 	.word	0x20000004

08001258 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001258:	b480      	push	{r7}
 800125a:	b089      	sub	sp, #36	; 0x24
 800125c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800125e:	2300      	movs	r3, #0
 8001260:	61fb      	str	r3, [r7, #28]
 8001262:	2300      	movs	r3, #0
 8001264:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001266:	4b3e      	ldr	r3, [pc, #248]	; (8001360 <HAL_RCC_GetSysClockFreq+0x108>)
 8001268:	689b      	ldr	r3, [r3, #8]
 800126a:	f003 030c 	and.w	r3, r3, #12
 800126e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001270:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <HAL_RCC_GetSysClockFreq+0x108>)
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	f003 0303 	and.w	r3, r3, #3
 8001278:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d005      	beq.n	800128c <HAL_RCC_GetSysClockFreq+0x34>
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	2b0c      	cmp	r3, #12
 8001284:	d121      	bne.n	80012ca <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d11e      	bne.n	80012ca <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800128c:	4b34      	ldr	r3, [pc, #208]	; (8001360 <HAL_RCC_GetSysClockFreq+0x108>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0308 	and.w	r3, r3, #8
 8001294:	2b00      	cmp	r3, #0
 8001296:	d107      	bne.n	80012a8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001298:	4b31      	ldr	r3, [pc, #196]	; (8001360 <HAL_RCC_GetSysClockFreq+0x108>)
 800129a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800129e:	0a1b      	lsrs	r3, r3, #8
 80012a0:	f003 030f 	and.w	r3, r3, #15
 80012a4:	61fb      	str	r3, [r7, #28]
 80012a6:	e005      	b.n	80012b4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80012a8:	4b2d      	ldr	r3, [pc, #180]	; (8001360 <HAL_RCC_GetSysClockFreq+0x108>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	091b      	lsrs	r3, r3, #4
 80012ae:	f003 030f 	and.w	r3, r3, #15
 80012b2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80012b4:	4a2b      	ldr	r2, [pc, #172]	; (8001364 <HAL_RCC_GetSysClockFreq+0x10c>)
 80012b6:	69fb      	ldr	r3, [r7, #28]
 80012b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012bc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d10d      	bne.n	80012e0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80012c8:	e00a      	b.n	80012e0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	2b04      	cmp	r3, #4
 80012ce:	d102      	bne.n	80012d6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80012d0:	4b25      	ldr	r3, [pc, #148]	; (8001368 <HAL_RCC_GetSysClockFreq+0x110>)
 80012d2:	61bb      	str	r3, [r7, #24]
 80012d4:	e004      	b.n	80012e0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80012d6:	693b      	ldr	r3, [r7, #16]
 80012d8:	2b08      	cmp	r3, #8
 80012da:	d101      	bne.n	80012e0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80012dc:	4b23      	ldr	r3, [pc, #140]	; (800136c <HAL_RCC_GetSysClockFreq+0x114>)
 80012de:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	2b0c      	cmp	r3, #12
 80012e4:	d134      	bne.n	8001350 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80012e6:	4b1e      	ldr	r3, [pc, #120]	; (8001360 <HAL_RCC_GetSysClockFreq+0x108>)
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	f003 0303 	and.w	r3, r3, #3
 80012ee:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d003      	beq.n	80012fe <HAL_RCC_GetSysClockFreq+0xa6>
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	d003      	beq.n	8001304 <HAL_RCC_GetSysClockFreq+0xac>
 80012fc:	e005      	b.n	800130a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80012fe:	4b1a      	ldr	r3, [pc, #104]	; (8001368 <HAL_RCC_GetSysClockFreq+0x110>)
 8001300:	617b      	str	r3, [r7, #20]
      break;
 8001302:	e005      	b.n	8001310 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001304:	4b19      	ldr	r3, [pc, #100]	; (800136c <HAL_RCC_GetSysClockFreq+0x114>)
 8001306:	617b      	str	r3, [r7, #20]
      break;
 8001308:	e002      	b.n	8001310 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	617b      	str	r3, [r7, #20]
      break;
 800130e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001310:	4b13      	ldr	r3, [pc, #76]	; (8001360 <HAL_RCC_GetSysClockFreq+0x108>)
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	091b      	lsrs	r3, r3, #4
 8001316:	f003 0307 	and.w	r3, r3, #7
 800131a:	3301      	adds	r3, #1
 800131c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <HAL_RCC_GetSysClockFreq+0x108>)
 8001320:	68db      	ldr	r3, [r3, #12]
 8001322:	0a1b      	lsrs	r3, r3, #8
 8001324:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001328:	697a      	ldr	r2, [r7, #20]
 800132a:	fb02 f203 	mul.w	r2, r2, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	fbb2 f3f3 	udiv	r3, r2, r3
 8001334:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001336:	4b0a      	ldr	r3, [pc, #40]	; (8001360 <HAL_RCC_GetSysClockFreq+0x108>)
 8001338:	68db      	ldr	r3, [r3, #12]
 800133a:	0e5b      	lsrs	r3, r3, #25
 800133c:	f003 0303 	and.w	r3, r3, #3
 8001340:	3301      	adds	r3, #1
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001346:	697a      	ldr	r2, [r7, #20]
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	fbb2 f3f3 	udiv	r3, r2, r3
 800134e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001350:	69bb      	ldr	r3, [r7, #24]
}
 8001352:	4618      	mov	r0, r3
 8001354:	3724      	adds	r7, #36	; 0x24
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	40021000 	.word	0x40021000
 8001364:	080014b0 	.word	0x080014b0
 8001368:	00f42400 	.word	0x00f42400
 800136c:	007a1200 	.word	0x007a1200

08001370 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001378:	2300      	movs	r3, #0
 800137a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800137c:	4b2a      	ldr	r3, [pc, #168]	; (8001428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800137e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001380:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001384:	2b00      	cmp	r3, #0
 8001386:	d003      	beq.n	8001390 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001388:	f7ff fa3a 	bl	8000800 <HAL_PWREx_GetVoltageRange>
 800138c:	6178      	str	r0, [r7, #20]
 800138e:	e014      	b.n	80013ba <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001390:	4b25      	ldr	r3, [pc, #148]	; (8001428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001394:	4a24      	ldr	r2, [pc, #144]	; (8001428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001396:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800139a:	6593      	str	r3, [r2, #88]	; 0x58
 800139c:	4b22      	ldr	r3, [pc, #136]	; (8001428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800139e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a4:	60fb      	str	r3, [r7, #12]
 80013a6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80013a8:	f7ff fa2a 	bl	8000800 <HAL_PWREx_GetVoltageRange>
 80013ac:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80013ae:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b2:	4a1d      	ldr	r2, [pc, #116]	; (8001428 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80013b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013b8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013c0:	d10b      	bne.n	80013da <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b80      	cmp	r3, #128	; 0x80
 80013c6:	d919      	bls.n	80013fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2ba0      	cmp	r3, #160	; 0xa0
 80013cc:	d902      	bls.n	80013d4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80013ce:	2302      	movs	r3, #2
 80013d0:	613b      	str	r3, [r7, #16]
 80013d2:	e013      	b.n	80013fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80013d4:	2301      	movs	r3, #1
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	e010      	b.n	80013fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2b80      	cmp	r3, #128	; 0x80
 80013de:	d902      	bls.n	80013e6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80013e0:	2303      	movs	r3, #3
 80013e2:	613b      	str	r3, [r7, #16]
 80013e4:	e00a      	b.n	80013fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	2b80      	cmp	r3, #128	; 0x80
 80013ea:	d102      	bne.n	80013f2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80013ec:	2302      	movs	r3, #2
 80013ee:	613b      	str	r3, [r7, #16]
 80013f0:	e004      	b.n	80013fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2b70      	cmp	r3, #112	; 0x70
 80013f6:	d101      	bne.n	80013fc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80013f8:	2301      	movs	r3, #1
 80013fa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80013fc:	4b0b      	ldr	r3, [pc, #44]	; (800142c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f023 0207 	bic.w	r2, r3, #7
 8001404:	4909      	ldr	r1, [pc, #36]	; (800142c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	4313      	orrs	r3, r2
 800140a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800140c:	4b07      	ldr	r3, [pc, #28]	; (800142c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	693a      	ldr	r2, [r7, #16]
 8001416:	429a      	cmp	r2, r3
 8001418:	d001      	beq.n	800141e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800141a:	2301      	movs	r3, #1
 800141c:	e000      	b.n	8001420 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800141e:	2300      	movs	r3, #0
}
 8001420:	4618      	mov	r0, r3
 8001422:	3718      	adds	r7, #24
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	40021000 	.word	0x40021000
 800142c:	40022000 	.word	0x40022000

08001430 <__libc_init_array>:
 8001430:	b570      	push	{r4, r5, r6, lr}
 8001432:	4d0d      	ldr	r5, [pc, #52]	; (8001468 <__libc_init_array+0x38>)
 8001434:	4c0d      	ldr	r4, [pc, #52]	; (800146c <__libc_init_array+0x3c>)
 8001436:	1b64      	subs	r4, r4, r5
 8001438:	10a4      	asrs	r4, r4, #2
 800143a:	2600      	movs	r6, #0
 800143c:	42a6      	cmp	r6, r4
 800143e:	d109      	bne.n	8001454 <__libc_init_array+0x24>
 8001440:	4d0b      	ldr	r5, [pc, #44]	; (8001470 <__libc_init_array+0x40>)
 8001442:	4c0c      	ldr	r4, [pc, #48]	; (8001474 <__libc_init_array+0x44>)
 8001444:	f000 f820 	bl	8001488 <_init>
 8001448:	1b64      	subs	r4, r4, r5
 800144a:	10a4      	asrs	r4, r4, #2
 800144c:	2600      	movs	r6, #0
 800144e:	42a6      	cmp	r6, r4
 8001450:	d105      	bne.n	800145e <__libc_init_array+0x2e>
 8001452:	bd70      	pop	{r4, r5, r6, pc}
 8001454:	f855 3b04 	ldr.w	r3, [r5], #4
 8001458:	4798      	blx	r3
 800145a:	3601      	adds	r6, #1
 800145c:	e7ee      	b.n	800143c <__libc_init_array+0xc>
 800145e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001462:	4798      	blx	r3
 8001464:	3601      	adds	r6, #1
 8001466:	e7f2      	b.n	800144e <__libc_init_array+0x1e>
 8001468:	080014e0 	.word	0x080014e0
 800146c:	080014e0 	.word	0x080014e0
 8001470:	080014e0 	.word	0x080014e0
 8001474:	080014e4 	.word	0x080014e4

08001478 <memset>:
 8001478:	4402      	add	r2, r0
 800147a:	4603      	mov	r3, r0
 800147c:	4293      	cmp	r3, r2
 800147e:	d100      	bne.n	8001482 <memset+0xa>
 8001480:	4770      	bx	lr
 8001482:	f803 1b01 	strb.w	r1, [r3], #1
 8001486:	e7f9      	b.n	800147c <memset+0x4>

08001488 <_init>:
 8001488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800148a:	bf00      	nop
 800148c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800148e:	bc08      	pop	{r3}
 8001490:	469e      	mov	lr, r3
 8001492:	4770      	bx	lr

08001494 <_fini>:
 8001494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001496:	bf00      	nop
 8001498:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800149a:	bc08      	pop	{r3}
 800149c:	469e      	mov	lr, r3
 800149e:	4770      	bx	lr
