###############################################################
#  Generated by:      Cadence Innovus 19.13-s080_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Sun Apr 18 11:13:02 2021
#  Design:            crossbar_one_hot_seq
#  Command:           ccopt_design
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[206]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_206_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.152
= Slack Time                   -0.062
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.187 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.186 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.182 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.182 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.177 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.177 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.170 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.158 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.136 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.134 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.123 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.123 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.116 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.116 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.101 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.100 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.013 | 
     | o_data_bus_reg_reg_206_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.009 |   0.057 |   -0.004 | 
     | o_data_bus_reg_reg_206_/Q            |  v   | FE_OCPN420_o_data_bus_206 | DFQD2BWP30P140LVT    | 0.058 |   0.116 |    0.054 | 
     | placeopt_FE_OCPC579_o_data_bus_206/I |  v   | FE_OCPN420_o_data_bus_206 | BUFFD12BWP30P140LVT  | 0.001 |   0.116 |    0.054 | 
     | placeopt_FE_OCPC579_o_data_bus_206/Z |  v   | o_data_bus[206]           | BUFFD12BWP30P140LVT  | 0.016 |   0.132 |    0.070 | 
     | o_data_bus[206]                      |  v   | o_data_bus[206]           | crossbar_one_hot_seq | 0.020 |   0.152 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[207]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_207_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.151
= Slack Time                   -0.061
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.187 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.186 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.181 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.181 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.177 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.177 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.170 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.158 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.135 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.133 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.122 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.122 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.115 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.115 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.100 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.099 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.013 | 
     | o_data_bus_reg_reg_207_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.009 |   0.057 |   -0.004 | 
     | o_data_bus_reg_reg_207_/Q            |  v   | FE_OCPN352_o_data_bus_207 | DFQD2BWP30P140LVT    | 0.058 |   0.115 |    0.054 | 
     | placeopt_FE_OCPC511_o_data_bus_207/I |  v   | FE_OCPN352_o_data_bus_207 | BUFFD12BWP30P140LVT  | 0.000 |   0.116 |    0.055 | 
     | placeopt_FE_OCPC511_o_data_bus_207/Z |  v   | o_data_bus[207]           | BUFFD12BWP30P140LVT  | 0.016 |   0.131 |    0.070 | 
     | o_data_bus[207]                      |  v   | o_data_bus[207]           | crossbar_one_hot_seq | 0.020 |   0.151 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[169]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_169_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.148
= Slack Time                   -0.058
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.183 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.182 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.178 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.178 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.173 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.173 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.166 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.154 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.132 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.130 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.119 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.119 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.112 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.112 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.097 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.095 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.009 | 
     | o_data_bus_reg_reg_169_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.002 |   0.051 |   -0.007 | 
     | o_data_bus_reg_reg_169_/Q            |  v   | FE_OCPN377_o_data_bus_169 | DFQD2BWP30P140LVT    | 0.058 |   0.109 |    0.051 | 
     | placeopt_FE_OCPC536_o_data_bus_169/I |  v   | FE_OCPN377_o_data_bus_169 | BUFFD12BWP30P140LVT  | 0.000 |   0.109 |    0.052 | 
     | placeopt_FE_OCPC536_o_data_bus_169/Z |  v   | o_data_bus[169]           | BUFFD12BWP30P140LVT  | 0.014 |   0.123 |    0.066 | 
     | o_data_bus[169]                      |  v   | o_data_bus[169]           | crossbar_one_hot_seq | 0.024 |   0.148 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[231]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_231_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.147
= Slack Time                   -0.057
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.183 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.182 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.177 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.177 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.173 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.173 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.166 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.154 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.131 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.129 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.118 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.118 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.111 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.111 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.096 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.095 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.009 | 
     | o_data_bus_reg_reg_231_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.006 |   0.054 |   -0.003 | 
     | o_data_bus_reg_reg_231_/Q            |  v   | FE_OCPN220_o_data_bus_231 | DFQD4BWP30P140LVT    | 0.053 |   0.107 |    0.050 | 
     | placeopt_FE_OCPC379_o_data_bus_231/I |  v   | FE_OCPN220_o_data_bus_231 | BUFFD16BWP30P140LVT  | 0.001 |   0.108 |    0.051 | 
     | placeopt_FE_OCPC379_o_data_bus_231/Z |  v   | o_data_bus[231]           | BUFFD16BWP30P140LVT  | 0.013 |   0.120 |    0.063 | 
     | o_data_bus[231]                      |  v   | o_data_bus[231]           | crossbar_one_hot_seq | 0.027 |   0.147 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[234]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_234_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.147
= Slack Time                   -0.057
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.183 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.181 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.177 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.177 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.172 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.172 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.166 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.153 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.131 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.129 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.118 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.118 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.111 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.111 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.096 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.095 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.008 | 
     | o_data_bus_reg_reg_234_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.006 |   0.054 |   -0.003 | 
     | o_data_bus_reg_reg_234_/Q            |  v   | FE_OCPN237_o_data_bus_234 | DFQD4BWP30P140LVT    | 0.052 |   0.106 |    0.050 | 
     | placeopt_FE_OCPC396_o_data_bus_234/I |  v   | FE_OCPN237_o_data_bus_234 | DCCKBD12BWP30P140LVT | 0.000 |   0.107 |    0.050 | 
     | placeopt_FE_OCPC396_o_data_bus_234/Z |  v   | o_data_bus[234]           | DCCKBD12BWP30P140LVT | 0.013 |   0.120 |    0.063 | 
     | o_data_bus[234]                      |  v   | o_data_bus[234]           | crossbar_one_hot_seq | 0.027 |   0.147 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[208]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_208_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.146
= Slack Time                   -0.056
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.182 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.181 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.176 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.176 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.172 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.172 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.165 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.153 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.131 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.128 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.117 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.117 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.110 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.110 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.095 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.094 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.008 | 
     | o_data_bus_reg_reg_208_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.009 |   0.057 |    0.001 | 
     | o_data_bus_reg_reg_208_/Q            |  v   | FE_OCPN271_o_data_bus_208 | DFQD4BWP30P140LVT    | 0.052 |   0.110 |    0.053 | 
     | placeopt_FE_OCPC430_o_data_bus_208/I |  v   | FE_OCPN271_o_data_bus_208 | CKBD12BWP30P140LVT   | 0.000 |   0.110 |    0.054 | 
     | placeopt_FE_OCPC430_o_data_bus_208/Z |  v   | o_data_bus[208]           | CKBD12BWP30P140LVT   | 0.013 |   0.123 |    0.067 | 
     | o_data_bus[208]                      |  v   | o_data_bus[208]           | crossbar_one_hot_seq | 0.023 |   0.146 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[157]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_157_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.145
= Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.181 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.171 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.164 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.129 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.127 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.094 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.093 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.007 | 
     | o_data_bus_reg_reg_157_/CP           |  ^   | CTS_43                    | DFQD1BWP30P140LVT    | 0.002 |   0.051 |   -0.004 | 
     | o_data_bus_reg_reg_157_/Q            |  v   | FE_OCPN206_o_data_bus_157 | DFQD1BWP30P140LVT    | 0.060 |   0.111 |    0.056 | 
     | placeopt_FE_OCPC365_o_data_bus_157/I |  v   | FE_OCPN206_o_data_bus_157 | BUFFD12BWP30P140LVT  | 0.000 |   0.111 |    0.056 | 
     | placeopt_FE_OCPC365_o_data_bus_157/Z |  v   | o_data_bus[157]           | BUFFD12BWP30P140LVT  | 0.023 |   0.134 |    0.079 | 
     | o_data_bus[157]                      |  v   | o_data_bus[157]           | crossbar_one_hot_seq | 0.011 |   0.145 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[222]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_222_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.145
= Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.181 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.171 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.164 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.129 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.127 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.094 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.093 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.007 | 
     | o_data_bus_reg_reg_222_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.006 |   0.054 |   -0.001 | 
     | o_data_bus_reg_reg_222_/Q            |  v   | FE_OCPN199_o_data_bus_222 | DFQD2BWP30P140LVT    | 0.057 |   0.111 |    0.056 | 
     | placeopt_FE_OCPC358_o_data_bus_222/I |  v   | FE_OCPN199_o_data_bus_222 | BUFFD16BWP30P140LVT  | 0.000 |   0.111 |    0.056 | 
     | placeopt_FE_OCPC358_o_data_bus_222/Z |  v   | o_data_bus[222]           | BUFFD16BWP30P140LVT  | 0.014 |   0.125 |    0.070 | 
     | o_data_bus[222]                      |  v   | o_data_bus[222]           | crossbar_one_hot_seq | 0.020 |   0.145 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[184]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_184_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.145
= Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.181 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.164 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.129 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.127 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.094 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.093 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_184_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.009 |   0.057 |    0.002 | 
     | o_data_bus_reg_reg_184_/Q            |  v   | FE_OCPN323_o_data_bus_184 | DFQD2BWP30P140LVT    | 0.056 |   0.114 |    0.059 | 
     | placeopt_FE_OCPC482_o_data_bus_184/I |  v   | FE_OCPN323_o_data_bus_184 | CKBD12BWP30P140LVT   | 0.000 |   0.114 |    0.059 | 
     | placeopt_FE_OCPC482_o_data_bus_184/Z |  v   | o_data_bus[184]           | CKBD12BWP30P140LVT   | 0.024 |   0.138 |    0.083 | 
     | o_data_bus[184]                      |  v   | o_data_bus[184]           | crossbar_one_hot_seq | 0.007 |   0.145 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[202]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_202_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.145
= Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.129 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.127 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.094 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_202_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.009 |   0.057 |    0.002 | 
     | o_data_bus_reg_reg_202_/Q            |  v   | FE_OCPN280_o_data_bus_202 | DFQD2BWP30P140LVT    | 0.057 |   0.114 |    0.060 | 
     | placeopt_FE_OCPC439_o_data_bus_202/I |  v   | FE_OCPN280_o_data_bus_202 | BUFFD16BWP30P140LVT  | 0.000 |   0.114 |    0.060 | 
     | placeopt_FE_OCPC439_o_data_bus_202/Z |  v   | o_data_bus[202]           | BUFFD16BWP30P140LVT  | 0.016 |   0.130 |    0.076 | 
     | o_data_bus[202]                      |  v   | o_data_bus[202]           | crossbar_one_hot_seq | 0.014 |   0.145 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[217]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_217_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.145
= Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.129 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.127 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.094 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_217_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.009 |   0.058 |    0.003 | 
     | o_data_bus_reg_reg_217_/Q            |  v   | FE_OCPN290_o_data_bus_217 | DFQD2BWP30P140LVT    | 0.057 |   0.115 |    0.060 | 
     | placeopt_FE_OCPC449_o_data_bus_217/I |  v   | FE_OCPN290_o_data_bus_217 | CKBD16BWP30P140LVT   | 0.000 |   0.115 |    0.060 | 
     | placeopt_FE_OCPC449_o_data_bus_217/Z |  v   | o_data_bus[217]           | CKBD16BWP30P140LVT   | 0.018 |   0.133 |    0.078 | 
     | o_data_bus[217]                      |  v   | o_data_bus[217]           | crossbar_one_hot_seq | 0.012 |   0.145 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[198]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_198_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.145
= Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.129 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.127 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.094 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_198_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.008 |   0.057 |    0.002 | 
     | o_data_bus_reg_reg_198_/Q            |  v   | FE_OCPN419_o_data_bus_198 | DFQD2BWP30P140LVT    | 0.056 |   0.113 |    0.059 | 
     | placeopt_FE_OCPC578_o_data_bus_198/I |  v   | FE_OCPN419_o_data_bus_198 | CKBD12BWP30P140LVT   | 0.000 |   0.113 |    0.059 | 
     | placeopt_FE_OCPC578_o_data_bus_198/Z |  v   | o_data_bus[198]           | CKBD12BWP30P140LVT   | 0.023 |   0.136 |    0.082 | 
     | o_data_bus[198]                      |  v   | o_data_bus[198]           | crossbar_one_hot_seq | 0.008 |   0.145 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[199]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_199_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.145
= Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.129 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.127 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.094 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_199_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.008 |   0.057 |    0.002 | 
     | o_data_bus_reg_reg_199_/Q            |  v   | FE_OCPN278_o_data_bus_199 | DFQD2BWP30P140LVT    | 0.057 |   0.114 |    0.059 | 
     | placeopt_FE_OCPC437_o_data_bus_199/I |  v   | FE_OCPN278_o_data_bus_199 | CKBD16BWP30P140LVT   | 0.000 |   0.114 |    0.059 | 
     | placeopt_FE_OCPC437_o_data_bus_199/Z |  v   | o_data_bus[199]           | CKBD16BWP30P140LVT   | 0.016 |   0.130 |    0.075 | 
     | o_data_bus[199]                      |  v   | o_data_bus[199]           | crossbar_one_hot_seq | 0.015 |   0.145 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[214]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_214_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.145
= Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.175 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.129 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.127 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.116 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.109 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.094 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_214_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.009 |   0.058 |    0.003 | 
     | o_data_bus_reg_reg_214_/Q            |  v   | FE_OCPN426_o_data_bus_214 | DFQD2BWP30P140LVT    | 0.057 |   0.115 |    0.060 | 
     | placeopt_FE_OCPC585_o_data_bus_214/I |  v   | FE_OCPN426_o_data_bus_214 | CKBD16BWP30P140LVT   | 0.000 |   0.115 |    0.060 | 
     | placeopt_FE_OCPC585_o_data_bus_214/Z |  v   | o_data_bus[214]           | CKBD16BWP30P140LVT   | 0.018 |   0.133 |    0.078 | 
     | o_data_bus[214]                      |  v   | o_data_bus[214]           | crossbar_one_hot_seq | 0.012 |   0.145 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[191]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_191_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.129 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_191_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.009 |   0.057 |    0.003 | 
     | o_data_bus_reg_reg_191_/Q            |  v   | FE_OCPN277_o_data_bus_191 | DFQD2BWP30P140LVT    | 0.057 |   0.114 |    0.060 | 
     | placeopt_FE_OCPC436_o_data_bus_191/I |  v   | FE_OCPN277_o_data_bus_191 | CKBD16BWP30P140LVT   | 0.000 |   0.114 |    0.060 | 
     | placeopt_FE_OCPC436_o_data_bus_191/Z |  v   | o_data_bus[191]           | CKBD16BWP30P140LVT   | 0.016 |   0.131 |    0.076 | 
     | o_data_bus[191]                      |  v   | o_data_bus[191]           | crossbar_one_hot_seq | 0.014 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[192]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_192_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.129 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_192_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.007 |   0.055 |    0.001 | 
     | o_data_bus_reg_reg_192_/Q            |  v   | FE_OCPN180_o_data_bus_192 | DFQD2BWP30P140LVT    | 0.057 |   0.112 |    0.058 | 
     | placeopt_FE_OCPC339_o_data_bus_192/I |  v   | FE_OCPN180_o_data_bus_192 | CKBD16BWP30P140LVT   | 0.000 |   0.112 |    0.058 | 
     | placeopt_FE_OCPC339_o_data_bus_192/Z |  v   | o_data_bus[192]           | CKBD16BWP30P140LVT   | 0.015 |   0.127 |    0.073 | 
     | o_data_bus[192]                      |  v   | o_data_bus[192]           | crossbar_one_hot_seq | 0.017 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[232]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_232_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_232_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.006 |   0.054 |   -0.000 | 
     | o_data_bus_reg_reg_232_/Q            |  v   | FE_OCPN231_o_data_bus_232 | DFQD2BWP30P140LVT    | 0.057 |   0.111 |    0.057 | 
     | placeopt_FE_OCPC390_o_data_bus_232/I |  v   | FE_OCPN231_o_data_bus_232 | CKBD16BWP30P140LVT   | 0.000 |   0.111 |    0.057 | 
     | placeopt_FE_OCPC390_o_data_bus_232/Z |  v   | o_data_bus[232]           | CKBD16BWP30P140LVT   | 0.015 |   0.126 |    0.071 | 
     | o_data_bus[232]                      |  v   | o_data_bus[232]           | crossbar_one_hot_seq | 0.019 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[197]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_197_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_197_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.008 |   0.056 |    0.002 | 
     | o_data_bus_reg_reg_197_/Q            |  v   | FE_OCPN297_o_data_bus_197 | DFQD2BWP30P140LVT    | 0.057 |   0.113 |    0.059 | 
     | placeopt_FE_OCPC456_o_data_bus_197/I |  v   | FE_OCPN297_o_data_bus_197 | CKBD16BWP30P140LVT   | 0.000 |   0.114 |    0.059 | 
     | placeopt_FE_OCPC456_o_data_bus_197/Z |  v   | o_data_bus[197]           | CKBD16BWP30P140LVT   | 0.016 |   0.130 |    0.075 | 
     | o_data_bus[197]                      |  v   | o_data_bus[197]           | crossbar_one_hot_seq | 0.015 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[173]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_173_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.179 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.151 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_173_/CP           |  ^   | CTS_43                    | DFQD1BWP30P140LVT    | 0.002 |   0.050 |   -0.004 | 
     | o_data_bus_reg_reg_173_/Q            |  v   | FE_OCPN211_o_data_bus_173 | DFQD1BWP30P140LVT    | 0.058 |   0.108 |    0.054 | 
     | placeopt_FE_OCPC370_o_data_bus_173/I |  v   | FE_OCPN211_o_data_bus_173 | CKBD12BWP30P140LVT   | 0.000 |   0.109 |    0.054 | 
     | placeopt_FE_OCPC370_o_data_bus_173/Z |  v   | o_data_bus[173]           | CKBD12BWP30P140LVT   | 0.017 |   0.126 |    0.071 | 
     | o_data_bus[173]                      |  v   | o_data_bus[173]           | crossbar_one_hot_seq | 0.019 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[211]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_211_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_211_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.005 |   0.054 |   -0.000 | 
     | o_data_bus_reg_reg_211_/Q            |  v   | FE_OCPN188_o_data_bus_211 | DFQD2BWP30P140LVT    | 0.057 |   0.111 |    0.057 | 
     | placeopt_FE_OCPC347_o_data_bus_211/I |  v   | FE_OCPN188_o_data_bus_211 | CKBD16BWP30P140LVT   | 0.000 |   0.111 |    0.057 | 
     | placeopt_FE_OCPC347_o_data_bus_211/Z |  v   | o_data_bus[211]           | CKBD16BWP30P140LVT   | 0.015 |   0.126 |    0.072 | 
     | o_data_bus[211]                      |  v   | o_data_bus[211]           | crossbar_one_hot_seq | 0.019 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[156]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_156_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_156_/CP           |  ^   | CTS_43                    | DFQD1BWP30P140LVT    | 0.002 |   0.051 |   -0.003 | 
     | o_data_bus_reg_reg_156_/Q            |  v   | FE_OCPN234_o_data_bus_156 | DFQD1BWP30P140LVT    | 0.058 |   0.109 |    0.055 | 
     | placeopt_FE_OCPC393_o_data_bus_156/I |  v   | FE_OCPN234_o_data_bus_156 | CKBD12BWP30P140LVT   | 0.000 |   0.109 |    0.055 | 
     | placeopt_FE_OCPC393_o_data_bus_156/Z |  v   | o_data_bus[156]           | CKBD12BWP30P140LVT   | 0.017 |   0.126 |    0.072 | 
     | o_data_bus[156]                      |  v   | o_data_bus[156]           | crossbar_one_hot_seq | 0.018 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[181]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_181_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_181_/CP           |  ^   | CTS_43                    | DFQD1BWP30P140LVT    | 0.002 |   0.051 |   -0.003 | 
     | o_data_bus_reg_reg_181_/Q            |  v   | FE_OCPN281_o_data_bus_181 | DFQD1BWP30P140LVT    | 0.058 |   0.109 |    0.055 | 
     | placeopt_FE_OCPC440_o_data_bus_181/I |  v   | FE_OCPN281_o_data_bus_181 | CKBD12BWP30P140LVT   | 0.000 |   0.109 |    0.055 | 
     | placeopt_FE_OCPC440_o_data_bus_181/Z |  v   | o_data_bus[181]           | CKBD12BWP30P140LVT   | 0.018 |   0.128 |    0.074 | 
     | o_data_bus[181]                      |  v   | o_data_bus[181]           | crossbar_one_hot_seq | 0.016 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[236]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_236_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.170 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.006 | 
     | o_data_bus_reg_reg_236_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.006 |   0.054 |    0.000 | 
     | o_data_bus_reg_reg_236_/Q            |  v   | FE_OCPN264_o_data_bus_236 | DFQD2BWP30P140LVT    | 0.057 |   0.111 |    0.057 | 
     | placeopt_FE_OCPC423_o_data_bus_236/I |  v   | FE_OCPN264_o_data_bus_236 | CKBD16BWP30P140LVT   | 0.000 |   0.111 |    0.057 | 
     | placeopt_FE_OCPC423_o_data_bus_236/Z |  v   | o_data_bus[236]           | CKBD16BWP30P140LVT   | 0.015 |   0.126 |    0.072 | 
     | o_data_bus[236]                      |  v   | o_data_bus[236]           | crossbar_one_hot_seq | 0.018 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[178]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_178_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_178_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.009 |   0.057 |    0.003 | 
     | o_data_bus_reg_reg_178_/Q            |  v   | FE_OCPN320_o_data_bus_178 | DFQD2BWP30P140LVT    | 0.057 |   0.114 |    0.061 | 
     | placeopt_FE_OCPC479_o_data_bus_178/I |  v   | FE_OCPN320_o_data_bus_178 | CKBD16BWP30P140LVT   | 0.000 |   0.114 |    0.061 | 
     | placeopt_FE_OCPC479_o_data_bus_178/Z |  v   | o_data_bus[178]           | CKBD16BWP30P140LVT   | 0.018 |   0.133 |    0.079 | 
     | o_data_bus[178]                      |  v   | o_data_bus[178]           | crossbar_one_hot_seq | 0.011 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[224]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_224_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_224_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.005 |   0.054 |   -0.000 | 
     | o_data_bus_reg_reg_224_/Q            |  v   | FE_OCPN191_o_data_bus_224 | DFQD2BWP30P140LVT    | 0.057 |   0.111 |    0.057 | 
     | placeopt_FE_OCPC350_o_data_bus_224/I |  v   | FE_OCPN191_o_data_bus_224 | CKBD16BWP30P140LVT   | 0.000 |   0.111 |    0.057 | 
     | placeopt_FE_OCPC350_o_data_bus_224/Z |  v   | o_data_bus[224]           | CKBD16BWP30P140LVT   | 0.015 |   0.126 |    0.072 | 
     | o_data_bus[224]                      |  v   | o_data_bus[224]           | crossbar_one_hot_seq | 0.018 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[223]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_223_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.180 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.163 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_223_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.006 |   0.054 |    0.000 | 
     | o_data_bus_reg_reg_223_/Q            |  v   | FE_OCPN263_o_data_bus_223 | DFQD2BWP30P140LVT    | 0.057 |   0.111 |    0.057 | 
     | placeopt_FE_OCPC422_o_data_bus_223/I |  v   | FE_OCPN263_o_data_bus_223 | BUFFD16BWP30P140LVT  | 0.000 |   0.111 |    0.057 | 
     | placeopt_FE_OCPC422_o_data_bus_223/Z |  v   | o_data_bus[223]           | BUFFD16BWP30P140LVT  | 0.014 |   0.125 |    0.072 | 
     | o_data_bus[223]                      |  v   | o_data_bus[223]           | crossbar_one_hot_seq | 0.018 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[155]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_155_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.092 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_155_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.002 |   0.051 |   -0.003 | 
     | o_data_bus_reg_reg_155_/Q            |  v   | FE_OCPN187_o_data_bus_155 | DFQD2BWP30P140LVT    | 0.057 |   0.108 |    0.054 | 
     | placeopt_FE_OCPC346_o_data_bus_155/I |  v   | FE_OCPN187_o_data_bus_155 | CKBD16BWP30P140LVT   | 0.000 |   0.108 |    0.054 | 
     | placeopt_FE_OCPC346_o_data_bus_155/Z |  v   | o_data_bus[155]           | CKBD16BWP30P140LVT   | 0.014 |   0.122 |    0.068 | 
     | o_data_bus[155]                      |  v   | o_data_bus[155]           | crossbar_one_hot_seq | 0.022 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[200]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_200_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_200_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.008 |   0.057 |    0.003 | 
     | o_data_bus_reg_reg_200_/Q            |  v   | FE_OCPN375_o_data_bus_200 | DFQD2BWP30P140LVT    | 0.057 |   0.114 |    0.060 | 
     | placeopt_FE_OCPC534_o_data_bus_200/I |  v   | FE_OCPN375_o_data_bus_200 | CKBD16BWP30P140LVT   | 0.000 |   0.114 |    0.060 | 
     | placeopt_FE_OCPC534_o_data_bus_200/Z |  v   | o_data_bus[200]           | CKBD16BWP30P140LVT   | 0.018 |   0.132 |    0.078 | 
     | o_data_bus[200]                      |  v   | o_data_bus[200]           | crossbar_one_hot_seq | 0.012 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[204]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_204_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.144
= Slack Time                   -0.054
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.174 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.128 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.126 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.115 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.108 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.093 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_204_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.005 |   0.053 |   -0.001 | 
     | o_data_bus_reg_reg_204_/Q            |  v   | FE_OCPN179_o_data_bus_204 | DFQD2BWP30P140LVT    | 0.057 |   0.110 |    0.057 | 
     | placeopt_FE_OCPC338_o_data_bus_204/I |  v   | FE_OCPN179_o_data_bus_204 | BUFFD16BWP30P140LVT  | 0.000 |   0.110 |    0.057 | 
     | placeopt_FE_OCPC338_o_data_bus_204/Z |  v   | o_data_bus[204]           | BUFFD16BWP30P140LVT  | 0.014 |   0.124 |    0.071 | 
     | o_data_bus[204]                      |  v   | o_data_bus[204]           | crossbar_one_hot_seq | 0.020 |   0.144 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[183]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_183_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_183_/CP           |  ^   | CTS_43                    | DFQD1BWP30P140LVT    | 0.002 |   0.051 |   -0.003 | 
     | o_data_bus_reg_reg_183_/Q            |  v   | FE_OCPN347_o_data_bus_183 | DFQD1BWP30P140LVT    | 0.058 |   0.109 |    0.055 | 
     | placeopt_FE_OCPC506_o_data_bus_183/I |  v   | FE_OCPN347_o_data_bus_183 | CKBD12BWP30P140LVT   | 0.000 |   0.109 |    0.055 | 
     | placeopt_FE_OCPC506_o_data_bus_183/Z |  v   | o_data_bus[183]           | CKBD12BWP30P140LVT   | 0.017 |   0.126 |    0.073 | 
     | o_data_bus[183]                      |  v   | o_data_bus[183]           | crossbar_one_hot_seq | 0.017 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[193]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_193_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_193_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.007 |   0.055 |    0.002 | 
     | o_data_bus_reg_reg_193_/Q            |  v   | FE_OCPN198_o_data_bus_193 | DFQD4BWP30P140LVT    | 0.052 |   0.107 |    0.054 | 
     | placeopt_FE_OCPC357_o_data_bus_193/I |  v   | FE_OCPN198_o_data_bus_193 | CKBD12BWP30P140LVT   | 0.000 |   0.107 |    0.054 | 
     | placeopt_FE_OCPC357_o_data_bus_193/Z |  v   | o_data_bus[193]           | CKBD12BWP30P140LVT   | 0.013 |   0.121 |    0.067 | 
     | o_data_bus[193]                      |  v   | o_data_bus[193]           | crossbar_one_hot_seq | 0.023 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[219]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_219_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_219_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.009 |   0.058 |    0.005 | 
     | o_data_bus_reg_reg_219_/Q            |  v   | FE_OCPN230_o_data_bus_219 | DFQD4BWP30P140LVT    | 0.052 |   0.110 |    0.056 | 
     | placeopt_FE_OCPC389_o_data_bus_219/I |  v   | FE_OCPN230_o_data_bus_219 | CKBD12BWP30P140LVT   | 0.000 |   0.110 |    0.057 | 
     | placeopt_FE_OCPC389_o_data_bus_219/Z |  v   | o_data_bus[219]           | CKBD12BWP30P140LVT   | 0.015 |   0.125 |    0.072 | 
     | o_data_bus[219]                      |  v   | o_data_bus[219]           | crossbar_one_hot_seq | 0.018 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[189]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_189_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_189_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.009 |   0.058 |    0.004 | 
     | o_data_bus_reg_reg_189_/Q            |  v   | FE_OCPN182_o_data_bus_189 | DFQD4BWP30P140LVT    | 0.052 |   0.109 |    0.056 | 
     | placeopt_FE_OCPC341_o_data_bus_189/I |  v   | FE_OCPN182_o_data_bus_189 | CKBD12BWP30P140LVT   | 0.000 |   0.110 |    0.056 | 
     | placeopt_FE_OCPC341_o_data_bus_189/Z |  v   | o_data_bus[189]           | CKBD12BWP30P140LVT   | 0.015 |   0.125 |    0.071 | 
     | o_data_bus[189]                      |  v   | o_data_bus[189]           | crossbar_one_hot_seq | 0.019 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[196]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_196_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_196_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.008 |   0.057 |    0.003 | 
     | o_data_bus_reg_reg_196_/Q            |  v   | FE_OCPN183_o_data_bus_196 | DFQD4BWP30P140LVT    | 0.052 |   0.109 |    0.055 | 
     | placeopt_FE_OCPC342_o_data_bus_196/I |  v   | FE_OCPN183_o_data_bus_196 | CKBD12BWP30P140LVT   | 0.000 |   0.109 |    0.056 | 
     | placeopt_FE_OCPC342_o_data_bus_196/Z |  v   | o_data_bus[196]           | CKBD12BWP30P140LVT   | 0.014 |   0.123 |    0.070 | 
     | o_data_bus[196]                      |  v   | o_data_bus[196]           | crossbar_one_hot_seq | 0.020 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[177]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_177_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_177_/CP           |  ^   | CTS_43                    | DFQD1BWP30P140LVT    | 0.002 |   0.050 |   -0.003 | 
     | o_data_bus_reg_reg_177_/Q            |  v   | FE_OCPN344_o_data_bus_177 | DFQD1BWP30P140LVT    | 0.059 |   0.109 |    0.056 | 
     | placeopt_FE_OCPC503_o_data_bus_177/I |  v   | FE_OCPN344_o_data_bus_177 | BUFFD12BWP30P140LVT  | 0.000 |   0.109 |    0.056 | 
     | placeopt_FE_OCPC503_o_data_bus_177/Z |  v   | o_data_bus[177]           | BUFFD12BWP30P140LVT  | 0.020 |   0.129 |    0.075 | 
     | o_data_bus[177]                      |  v   | o_data_bus[177]           | crossbar_one_hot_seq | 0.015 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[182]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_182_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_182_/CP           |  ^   | CTS_43                    | DFQD1BWP30P140LVT    | 0.002 |   0.051 |   -0.002 | 
     | o_data_bus_reg_reg_182_/Q            |  v   | FE_OCPN364_o_data_bus_182 | DFQD1BWP30P140LVT    | 0.058 |   0.109 |    0.056 | 
     | placeopt_FE_OCPC523_o_data_bus_182/I |  v   | FE_OCPN364_o_data_bus_182 | BUFFD12BWP30P140LVT  | 0.000 |   0.109 |    0.056 | 
     | placeopt_FE_OCPC523_o_data_bus_182/Z |  v   | o_data_bus[182]           | BUFFD12BWP30P140LVT  | 0.019 |   0.128 |    0.075 | 
     | o_data_bus[182]                      |  v   | o_data_bus[182]           | crossbar_one_hot_seq | 0.015 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[226]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_226_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_226_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.005 |   0.054 |    0.000 | 
     | o_data_bus_reg_reg_226_/Q            |  v   | FE_OCPN340_o_data_bus_226 | DFQD2BWP30P140LVT    | 0.059 |   0.113 |    0.060 | 
     | placeopt_FE_OCPC341_o_data_bus_226/I |  v   | FE_OCPN340_o_data_bus_226 | CKBD16BWP30P140LVT   | 0.001 |   0.113 |    0.060 | 
     | placeopt_FE_OCPC341_o_data_bus_226/Z |  v   | o_data_bus[226]           | CKBD16BWP30P140LVT   | 0.020 |   0.134 |    0.081 | 
     | o_data_bus[226]                      |  v   | o_data_bus[226]           | crossbar_one_hot_seq | 0.009 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[213]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_213_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.178 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.150 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_213_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.009 |   0.057 |    0.004 | 
     | o_data_bus_reg_reg_213_/Q            |  v   | FE_OCPN368_o_data_bus_213 | DFQD4BWP30P140LVT    | 0.052 |   0.109 |    0.056 | 
     | placeopt_FE_OCPC527_o_data_bus_213/I |  v   | FE_OCPN368_o_data_bus_213 | CKBD12BWP30P140LVT   | 0.000 |   0.109 |    0.056 | 
     | placeopt_FE_OCPC527_o_data_bus_213/Z |  v   | o_data_bus[213]           | CKBD12BWP30P140LVT   | 0.015 |   0.124 |    0.071 | 
     | o_data_bus[213]                      |  v   | o_data_bus[213]           | crossbar_one_hot_seq | 0.019 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[188]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_188_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_188_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.009 |   0.057 |    0.004 | 
     | o_data_bus_reg_reg_188_/Q            |  v   | FE_OCPN285_o_data_bus_188 | DFQD4BWP30P140LVT    | 0.053 |   0.110 |    0.057 | 
     | placeopt_FE_OCPC444_o_data_bus_188/I |  v   | FE_OCPN285_o_data_bus_188 | CKBD12BWP30P140LVT   | 0.000 |   0.110 |    0.057 | 
     | placeopt_FE_OCPC444_o_data_bus_188/Z |  v   | o_data_bus[188]           | CKBD12BWP30P140LVT   | 0.017 |   0.127 |    0.074 | 
     | o_data_bus[188]                      |  v   | o_data_bus[188]           | crossbar_one_hot_seq | 0.016 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[190]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_190_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.005 | 
     | o_data_bus_reg_reg_190_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.009 |   0.057 |    0.005 | 
     | o_data_bus_reg_reg_190_/Q            |  v   | FE_OCPN275_o_data_bus_190 | DFQD4BWP30P140LVT    | 0.052 |   0.110 |    0.057 | 
     | placeopt_FE_OCPC434_o_data_bus_190/I |  v   | FE_OCPN275_o_data_bus_190 | CKBD12BWP30P140LVT   | 0.000 |   0.110 |    0.057 | 
     | placeopt_FE_OCPC434_o_data_bus_190/Z |  v   | o_data_bus[190]           | CKBD12BWP30P140LVT   | 0.016 |   0.125 |    0.072 | 
     | o_data_bus[190]                      |  v   | o_data_bus[190]           | crossbar_one_hot_seq | 0.018 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[176]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_176_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.004 | 
     | o_data_bus_reg_reg_176_/CP           |  ^   | CTS_43                    | DFQD1BWP30P140LVT    | 0.002 |   0.050 |   -0.002 | 
     | o_data_bus_reg_reg_176_/Q            |  v   | FE_OCPN296_o_data_bus_176 | DFQD1BWP30P140LVT    | 0.058 |   0.108 |    0.055 | 
     | placeopt_FE_OCPC455_o_data_bus_176/I |  v   | FE_OCPN296_o_data_bus_176 | CKBD12BWP30P140LVT   | 0.000 |   0.108 |    0.056 | 
     | placeopt_FE_OCPC455_o_data_bus_176/Z |  v   | o_data_bus[176]           | CKBD12BWP30P140LVT   | 0.018 |   0.127 |    0.074 | 
     | o_data_bus[176]                      |  v   | o_data_bus[176]           | crossbar_one_hot_seq | 0.016 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[180]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_180_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.179 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.169 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.162 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.004 | 
     | o_data_bus_reg_reg_180_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.009 |   0.057 |    0.005 | 
     | o_data_bus_reg_reg_180_/Q            |  v   | FE_OCPN207_o_data_bus_180 | DFQD4BWP30P140LVT    | 0.052 |   0.109 |    0.057 | 
     | placeopt_FE_OCPC366_o_data_bus_180/I |  v   | FE_OCPN207_o_data_bus_180 | CKBD12BWP30P140LVT   | 0.000 |   0.109 |    0.057 | 
     | placeopt_FE_OCPC366_o_data_bus_180/Z |  v   | o_data_bus[180]           | CKBD12BWP30P140LVT   | 0.015 |   0.125 |    0.072 | 
     | o_data_bus[180]                      |  v   | o_data_bus[180]           | crossbar_one_hot_seq | 0.018 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[227]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_227_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.178 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.161 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.091 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.004 | 
     | o_data_bus_reg_reg_227_/CP           |  ^   | CTS_43                    | DFQD2BWP30P140LVT    | 0.005 |   0.053 |    0.001 | 
     | o_data_bus_reg_reg_227_/Q            |  v   | FE_OCPN342_o_data_bus_227 | DFQD2BWP30P140LVT    | 0.059 |   0.113 |    0.060 | 
     | placeopt_FE_OCPC343_o_data_bus_227/I |  v   | FE_OCPN342_o_data_bus_227 | BUFFD16BWP30P140LVT  | 0.001 |   0.113 |    0.060 | 
     | placeopt_FE_OCPC343_o_data_bus_227/Z |  v   | o_data_bus[227]           | BUFFD16BWP30P140LVT  | 0.019 |   0.132 |    0.079 | 
     | o_data_bus[227]                      |  v   | o_data_bus[227]           | crossbar_one_hot_seq | 0.011 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[230]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_230_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.178 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.161 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.090 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.004 | 
     | o_data_bus_reg_reg_230_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.010 |   0.058 |    0.005 | 
     | o_data_bus_reg_reg_230_/Q            |  v   | FE_OCPN279_o_data_bus_230 | DFQD4BWP30P140LVT    | 0.052 |   0.110 |    0.057 | 
     | placeopt_FE_OCPC438_o_data_bus_230/I |  v   | FE_OCPN279_o_data_bus_230 | CKBD12BWP30P140LVT   | 0.000 |   0.110 |    0.058 | 
     | placeopt_FE_OCPC438_o_data_bus_230/Z |  v   | o_data_bus[230]           | CKBD12BWP30P140LVT   | 0.017 |   0.127 |    0.075 | 
     | o_data_bus[230]                      |  v   | o_data_bus[230]           | crossbar_one_hot_seq | 0.015 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[216]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_216_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.143
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.178 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.173 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.161 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.125 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.114 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.090 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.004 | 
     | o_data_bus_reg_reg_216_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.009 |   0.058 |    0.005 | 
     | o_data_bus_reg_reg_216_/Q            |  v   | FE_OCPN387_o_data_bus_216 | DFQD4BWP30P140LVT    | 0.052 |   0.109 |    0.057 | 
     | placeopt_FE_OCPC546_o_data_bus_216/I |  v   | FE_OCPN387_o_data_bus_216 | CKBD12BWP30P140LVT   | 0.000 |   0.110 |    0.057 | 
     | placeopt_FE_OCPC546_o_data_bus_216/Z |  v   | o_data_bus[216]           | CKBD12BWP30P140LVT   | 0.016 |   0.125 |    0.073 | 
     | o_data_bus[216]                      |  v   | o_data_bus[216]           | crossbar_one_hot_seq | 0.017 |   0.143 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[194]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_194_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.142
= Slack Time                   -0.052
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.178 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.172 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.172 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.161 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.127 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.124 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.113 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.113 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.107 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.092 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.090 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.004 | 
     | o_data_bus_reg_reg_194_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.007 |   0.055 |    0.002 | 
     | o_data_bus_reg_reg_194_/Q            |  v   | FE_OCPN186_o_data_bus_194 | DFQD4BWP30P140LVT    | 0.052 |   0.107 |    0.054 | 
     | placeopt_FE_OCPC345_o_data_bus_194/I |  v   | FE_OCPN186_o_data_bus_194 | CKBD12BWP30P140LVT   | 0.000 |   0.107 |    0.054 | 
     | placeopt_FE_OCPC345_o_data_bus_194/Z |  v   | o_data_bus[194]           | CKBD12BWP30P140LVT   | 0.014 |   0.121 |    0.068 | 
     | o_data_bus[194]                      |  v   | o_data_bus[194]           | crossbar_one_hot_seq | 0.022 |   0.142 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[229]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_229_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.142
= Slack Time                   -0.052
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.178 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.172 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.172 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.161 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.126 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.124 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.113 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.113 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.106 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.106 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.091 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.090 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.004 | 
     | o_data_bus_reg_reg_229_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.010 |   0.058 |    0.006 | 
     | o_data_bus_reg_reg_229_/Q            |  v   | FE_OCPN417_o_data_bus_229 | DFQD4BWP30P140LVT    | 0.052 |   0.110 |    0.058 | 
     | placeopt_FE_OCPC576_o_data_bus_229/I |  v   | FE_OCPN417_o_data_bus_229 | CKBD12BWP30P140LVT   | 0.000 |   0.110 |    0.058 | 
     | placeopt_FE_OCPC576_o_data_bus_229/Z |  v   | o_data_bus[229]           | CKBD12BWP30P140LVT   | 0.018 |   0.128 |    0.076 | 
     | o_data_bus[229]                      |  v   | o_data_bus[229]           | crossbar_one_hot_seq | 0.014 |   0.142 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[203]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_203_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.142
= Slack Time                   -0.052
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.178 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.172 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.172 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.161 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.126 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.124 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.113 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.113 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.106 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.106 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.091 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.090 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.004 | 
     | o_data_bus_reg_reg_203_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.007 |   0.055 |    0.003 | 
     | o_data_bus_reg_reg_203_/Q            |  v   | FE_OCPN178_o_data_bus_203 | DFQD4BWP30P140LVT    | 0.052 |   0.107 |    0.055 | 
     | placeopt_FE_OCPC337_o_data_bus_203/I |  v   | FE_OCPN178_o_data_bus_203 | CKBD12BWP30P140LVT   | 0.000 |   0.107 |    0.055 | 
     | placeopt_FE_OCPC337_o_data_bus_203/Z |  v   | o_data_bus[203]           | CKBD12BWP30P140LVT   | 0.014 |   0.121 |    0.069 | 
     | o_data_bus[203]                      |  v   | o_data_bus[203]           | crossbar_one_hot_seq | 0.021 |   0.142 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[210]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_210_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.142
= Slack Time                   -0.052
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.178 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.172 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.172 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.161 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.126 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.124 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.113 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.113 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.106 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.106 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.091 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.090 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.004 | 
     | o_data_bus_reg_reg_210_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.009 |   0.057 |    0.005 | 
     | o_data_bus_reg_reg_210_/Q            |  v   | FE_OCPN216_o_data_bus_210 | DFQD4BWP30P140LVT    | 0.052 |   0.109 |    0.057 | 
     | placeopt_FE_OCPC375_o_data_bus_210/I |  v   | FE_OCPN216_o_data_bus_210 | CKBD12BWP30P140LVT   | 0.000 |   0.109 |    0.057 | 
     | placeopt_FE_OCPC375_o_data_bus_210/Z |  v   | o_data_bus[210]           | CKBD12BWP30P140LVT   | 0.016 |   0.125 |    0.073 | 
     | o_data_bus[210]                      |  v   | o_data_bus[210]           | crossbar_one_hot_seq | 0.017 |   0.142 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   o_data_bus[228]           (v) checked with  leading edge of 'clk'
Beginpoint: o_data_bus_reg_reg_228_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: curAna
Other End Arrival Time          0.000
- External Delay                0.060
+ Phase Shift                   0.300
+ CPPR Adjustment               0.000
- Uncertainty                   0.150
= Required Time                 0.090
- Arrival Time                  0.142
= Slack Time                   -0.052
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.126
     = Beginpoint Arrival Time           -0.126
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |            Net            |         Cell         | Delay | Arrival | Required | 
     |                                      |      |                           |                      |       |  Time   |   Time   | 
     |--------------------------------------+------+---------------------------+----------------------+-------+---------+----------| 
     | clk                                  |  ^   | clk                       |                      |       |  -0.126 |   -0.178 | 
     | CTS_cci_inv_00344/I                  |  ^   | clk                       | INVD4BWP30P140LVT    | 0.001 |  -0.124 |   -0.177 | 
     | CTS_cci_inv_00344/ZN                 |  v   | FE_USKN733_CTS_83         | INVD4BWP30P140LVT    | 0.004 |  -0.120 |   -0.172 | 
     | ccpot_FE_USKC733_CTS_83/I            |  v   | FE_USKN733_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.120 |   -0.172 | 
     | ccpot_FE_USKC733_CTS_83/ZN           |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.004 |  -0.116 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/I            |  ^   | FE_USKN734_CTS_83         | CKND6BWP30P140LVT    | 0.000 |  -0.115 |   -0.168 | 
     | ccpot_FE_USKC734_CTS_83/ZN           |  v   | CTS_83                    | CKND6BWP30P140LVT    | 0.007 |  -0.109 |   -0.161 | 
     | CTS_ccl_inv_00322/I                  |  v   | CTS_83                    | CKND3BWP30P140LVT    | 0.012 |  -0.096 |   -0.149 | 
     | CTS_ccl_inv_00322/ZN                 |  ^   | CTS_82                    | CKND3BWP30P140LVT    | 0.022 |  -0.074 |   -0.126 | 
     | CTS_ccl_a_inv_00256/I                |  ^   | CTS_82                    | INVD0BWP30P140LVT    | 0.002 |  -0.072 |   -0.124 | 
     | CTS_ccl_a_inv_00256/ZN               |  v   | FE_USKN727_CTS_41         | INVD0BWP30P140LVT    | 0.011 |  -0.061 |   -0.113 | 
     | ccpot_FE_USKC727_CTS_41/I            |  v   | FE_USKN727_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.061 |   -0.113 | 
     | ccpot_FE_USKC727_CTS_41/ZN           |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.007 |  -0.054 |   -0.106 | 
     | ccpot_FE_USKC728_CTS_41/I            |  ^   | FE_USKN728_CTS_41         | INVD1P5BWP30P140LVT  | 0.000 |  -0.054 |   -0.106 | 
     | ccpot_FE_USKC728_CTS_41/ZN           |  v   | CTS_41                    | INVD1P5BWP30P140LVT  | 0.015 |  -0.039 |   -0.091 | 
     | CTS_ccl_a_inv_00112/I                |  v   | CTS_41                    | CKND2BWP30P140LVT    | 0.001 |  -0.038 |   -0.090 | 
     | CTS_ccl_a_inv_00112/ZN               |  ^   | CTS_43                    | CKND2BWP30P140LVT    | 0.086 |   0.048 |   -0.004 | 
     | o_data_bus_reg_reg_228_/CP           |  ^   | CTS_43                    | DFQD4BWP30P140LVT    | 0.009 |   0.058 |    0.006 | 
     | o_data_bus_reg_reg_228_/Q            |  v   | FE_OCPN409_o_data_bus_228 | DFQD4BWP30P140LVT    | 0.052 |   0.110 |    0.057 | 
     | placeopt_FE_OCPC568_o_data_bus_228/I |  v   | FE_OCPN409_o_data_bus_228 | CKBD12BWP30P140LVT   | 0.000 |   0.110 |    0.058 | 
     | placeopt_FE_OCPC568_o_data_bus_228/Z |  v   | o_data_bus[228]           | CKBD12BWP30P140LVT   | 0.017 |   0.126 |    0.074 | 
     | o_data_bus[228]                      |  v   | o_data_bus[228]           | crossbar_one_hot_seq | 0.016 |   0.142 |    0.090 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 

