{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563926650176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563926650189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:04:09 2019 " "Processing started: Tue Jul 23 20:04:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563926650189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563926650189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563926650189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563926652216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563926652216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part2_ext_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_part2_ext_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6_Part2_ext_ROM " "Found entity 1: Lab6_Part2_ext_ROM" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563926698660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563926698660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_vhdl_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_vhdl_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOARD_VHDL_ROM-behavior " "Found design unit 1: BOARD_VHDL_ROM-behavior" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563926707807 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOARD_VHDL_ROM " "Found entity 1: BOARD_VHDL_ROM" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563926707807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563926707807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_rom_vhdl_init.vhd 1 0 " "Found 1 design units, including 0 entities, in source file board_rom_vhdl_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOARD_ROM_VHDL_INIT " "Found design unit 1: BOARD_ROM_VHDL_INIT" {  } { { "board_ROM_vhdl_init.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_ROM_vhdl_init.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563926708206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563926708206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part2_ext_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab6_part2_ext_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER2-logic " "Found design unit 1: CONTROLLER2-logic" {  } { { "Lab6_Part2_ext_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563926708246 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER2 " "Found entity 1: CONTROLLER2" {  } { { "Lab6_Part2_ext_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563926708246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563926708246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6_Part2_ext_ROM " "Elaborating entity \"Lab6_Part2_ext_ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563926710576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER2 CONTROLLER2:inst31 " "Elaborating entity \"CONTROLLER2\" for hierarchy \"CONTROLLER2:inst31\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst31" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 440 752 896 680 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926711897 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instructionregister.bdf 1 1 " "Using design file instructionregister.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "instructionregister.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/instructionregister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563926712276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563926712276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:inst2 " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:inst2\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst2" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 536 560 656 664 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926712287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux InstructionRegister:inst2\|21mux:inst " "Elaborating entity \"21mux\" for hierarchy \"InstructionRegister:inst2\|21mux:inst\"" {  } { { "instructionregister.bdf" "inst" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/instructionregister.bdf" { { 128 192 312 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926712439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionRegister:inst2\|21mux:inst " "Elaborated megafunction instantiation \"InstructionRegister:inst2\|21mux:inst\"" {  } { { "instructionregister.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/instructionregister.bdf" { { 128 192 312 208 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926712491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOARD_VHDL_ROM BOARD_VHDL_ROM:inst16 " "Elaborating entity \"BOARD_VHDL_ROM\" for hierarchy \"BOARD_VHDL_ROM:inst16\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst16" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 296 256 416 408 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926712496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst11 " "Elaborating entity \"74161\" for hierarchy \"74161:inst11\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst11" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 240 816 936 424 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926713147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst11 " "Elaborated megafunction instantiation \"74161:inst11\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 240 816 936 424 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926713196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst11\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst11\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926713301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst11\|f74161:sub 74161:inst11 " "Elaborated megafunction instantiation \"74161:inst11\|f74161:sub\", which is child of megafunction instantiation \"74161:inst11\"" {  } { { "74161.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 240 816 936 424 "inst11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926713407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4_cpu.bdf 1 1 " "Using design file lab4_cpu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_CPU " "Found entity 1: Lab4_CPU" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563926713480 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563926713480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_CPU Lab4_CPU:inst " "Elaborating entity \"Lab4_CPU\" for hierarchy \"Lab4_CPU:inst\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 240 1032 1160 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926713487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX41 Lab4_CPU:inst\|MUX41:inst53 " "Elaborating entity \"MUX41\" for hierarchy \"Lab4_CPU:inst\|MUX41:inst53\"" {  } { { "lab4_cpu.bdf" "inst53" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 152 296 400 296 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926713696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|MUX41:inst53 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|MUX41:inst53\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 152 296 400 296 "inst53" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926713807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "81mux Lab4_CPU:inst\|81mux:inst38 " "Elaborating entity \"81mux\" for hierarchy \"Lab4_CPU:inst\|81mux:inst38\"" {  } { { "lab4_cpu.bdf" "inst38" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 144 992 1112 368 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926713921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|81mux:inst38 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|81mux:inst38\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 144 992 1112 368 "inst38" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f81mux Lab4_CPU:inst\|81mux:inst38\|f81mux:sub " "Elaborating entity \"f81mux\" for hierarchy \"Lab4_CPU:inst\|81mux:inst38\|f81mux:sub\"" {  } { { "81mux.tdf" "sub" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/81mux.tdf" 35 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714111 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_CPU:inst\|81mux:inst38\|f81mux:sub Lab4_CPU:inst\|81mux:inst38 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|81mux:inst38\|f81mux:sub\", which is child of megafunction instantiation \"Lab4_CPU:inst\|81mux:inst38\"" {  } { { "81mux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/81mux.tdf" 35 3 0 } } { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 144 992 1112 368 "inst38" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Lab4_CPU:inst\|74283:inst36 " "Elaborating entity \"74283\" for hierarchy \"Lab4_CPU:inst\|74283:inst36\"" {  } { { "lab4_cpu.bdf" "inst36" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 624 984 1088 800 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|74283:inst36 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74283:inst36\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 624 984 1088 800 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Lab4_CPU:inst\|74283:inst36\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"Lab4_CPU:inst\|74283:inst36\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714411 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_CPU:inst\|74283:inst36\|f74283:sub Lab4_CPU:inst\|74283:inst36 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|74283:inst36\|f74283:sub\", which is child of megafunction instantiation \"Lab4_CPU:inst\|74283:inst36\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 624 984 1088 800 "inst36" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "81mux Lab4_CPU:inst\|81mux:inst45 " "Elaborating entity \"81mux\" for hierarchy \"Lab4_CPU:inst\|81mux:inst45\"" {  } { { "lab4_cpu.bdf" "inst45" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 392 1280 1400 616 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|81mux:inst45 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|81mux:inst45\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 392 1280 1400 616 "inst45" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "81mux Lab4_CPU:inst\|81mux:inst42 " "Elaborating entity \"81mux\" for hierarchy \"Lab4_CPU:inst\|81mux:inst42\"" {  } { { "lab4_cpu.bdf" "inst42" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 152 1280 1400 376 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst\|81mux:inst42 " "Elaborated megafunction instantiation \"Lab4_CPU:inst\|81mux:inst42\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab4_cpu.bdf" { { 152 1280 1400 376 "inst42" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab2_decoder.bdf 1 1 " "Using design file lab2_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_decoder " "Found entity 1: lab2_decoder" {  } { { "lab2_decoder.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab2_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563926714716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563926714716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_decoder lab2_decoder:inst410 " "Elaborating entity \"lab2_decoder\" for hierarchy \"lab2_decoder:inst410\"" {  } { { "Lab6_Part2_ext_ROM.bdf" "inst410" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 672 256 408 832 "inst410" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926714721 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst27 " "Primitive \"VCC\" of instance \"inst27\" not used" {  } { { "lab2_decoder.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/lab2_decoder.bdf" { { 208 640 672 224 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1563926714777 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "29 " "Ignored 29 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "9 " "Ignored 9 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1563926721056 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "8 " "Ignored 8 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1563926721056 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1563926721056 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1563926721056 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst16\|D\[3\] IN\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[3\]\" to the node \"IN\[3\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1563926736817 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst16\|D\[2\] IN\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[2\]\" to the node \"IN\[2\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1563926736817 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst16\|D\[1\] IN\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[1\]\" to the node \"IN\[1\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1563926736817 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst16\|D\[0\] IN\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[0\]\" to the node \"IN\[0\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1563926736817 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1563926736817 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst16\|D\[3\] 74161:inst11\|f74161:sub\|109 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[3\]\" to the node \"74161:inst11\|f74161:sub\|109\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1563926736817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst16\|D\[2\] InstructionRegister:inst2\|inst1 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[2\]\" to the node \"InstructionRegister:inst2\|inst1\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1563926736817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst16\|D\[1\] InstructionRegister:inst3\|inst1 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[1\]\" to the node \"InstructionRegister:inst3\|inst1\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1563926736817 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst16\|D\[0\] InstructionRegister:inst14\|inst1 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst16\|D\[0\]\" to the node \"InstructionRegister:inst14\|inst1\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1563926736817 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1563926736817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[14\] GND " "Pin \"Addr\[14\]\" is stuck at GND" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[13\] VCC " "Pin \"Addr\[13\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[12\] GND " "Pin \"Addr\[12\]\" is stuck at GND" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[11\] GND " "Pin \"Addr\[11\]\" is stuck at GND" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[10\] GND " "Pin \"Addr\[10\]\" is stuck at GND" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[9\] VCC " "Pin \"Addr\[9\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[8\] VCC " "Pin \"Addr\[8\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[7\] GND " "Pin \"Addr\[7\]\" is stuck at GND" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[6\] VCC " "Pin \"Addr\[6\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[5\] VCC " "Pin \"Addr\[5\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Addr\[4\] VCC " "Pin \"Addr\[4\]\" is stuck at VCC" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 216 280 456 232 "Addr\[14..0\]" "" } { 280 936 989 297 "Addr\[0\]" "" } { 296 936 990 313 "Addr\[1\]" "" } { 312 936 988 329 "Addr\[2\]" "" } { 328 936 989 345 "Addr\[3\]" "" } { 192 136 187 209 "Addr\[9\]" "" } { 320 136 196 337 "Addr\[14\]" "" } { 312 200 262 329 "Addr\[14..0\]" "" } { 360 136 196 377 "Addr\[12\]" "" } { 400 136 195 417 "Addr\[11\]" "" } { 440 136 199 457 "Addr\[10\]" "" } { 480 136 189 497 "Addr\[7\]" "" } { 72 136 186 89 "Addr\[4\]" "" } { 112 136 190 129 "Addr\[5\]" "" } { 152 136 192 169 "Addr\[6\]" "" } { 232 136 195 249 "Addr\[13\]" "" } { 272 136 191 289 "Addr\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563926737200 "|Lab6_Part2_ext_ROM|Addr[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563926737200 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563926738887 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563926748750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563926748750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563926750476 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563926750476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563926750476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563926750476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563926750571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:05:50 2019 " "Processing ended: Tue Jul 23 20:05:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563926750571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:41 " "Elapsed time: 00:01:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563926750571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563926750571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563926750571 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1563926760731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563926760771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:05:58 2019 " "Processing started: Tue Jul 23 20:05:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563926760771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1563926760771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1563926760771 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1563926761961 ""}
{ "Info" "0" "" "Project  = Lab6_Part2_ext_ROM" {  } {  } 0 0 "Project  = Lab6_Part2_ext_ROM" 0 0 "Fitter" 0 0 1563926761961 ""}
{ "Info" "0" "" "Revision = Lab6_Part2_ext_ROM" {  } {  } 0 0 "Revision = Lab6_Part2_ext_ROM" 0 0 "Fitter" 0 0 1563926761961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1563926762306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563926762306 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab6_Part2_ext_ROM 10M02SCU169C8G " "Selected device 10M02SCU169C8G for design \"Lab6_Part2_ext_ROM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563926762347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563926762520 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563926762520 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563926763390 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1563926763926 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1563926767660 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCU169C8G " "Device 10M08SCU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563926767957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCU169C8G " "Device 10M04SCU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563926767957 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCU169C8G " "Device 10M16SCU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563926767957 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563926767957 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563926768107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563926768107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563926768107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563926768107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563926768107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563926768107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563926768107 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563926768107 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563926768107 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563926768137 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563926768137 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563926768137 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563926768137 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563926768267 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 63 " "No exact pin location assignment(s) for 31 pins of 63 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1563926769507 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6_Part2_ext_ROM.sdc " "Synopsys Design Constraints File file not found: 'Lab6_Part2_ext_ROM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563926772187 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563926772207 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563926772207 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563926772207 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563926772207 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemCLK~input (placed in PIN G9 (CLK2p, DIFFIO_RX_R10p, DIFFOUT_R10p, High_Speed)) " "Automatically promoted node MemCLK~input (placed in PIN G9 (CLK2p, DIFFIO_RX_R10p, DIFFOUT_R10p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563926772337 ""}  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 80 576 744 96 "MemCLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563926772337 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst7  " "Automatically promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563926772337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst7~0 " "Destination node inst7~0" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 456 376 440 536 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563926772337 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK~output " "Destination node CLK~output" {  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 264 280 456 280 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563926772337 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563926772337 ""}  } { { "Lab6_Part2_ext_ROM.bdf" "" { Schematic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/Lab6_Part2_ext_ROM.bdf" { { 456 376 440 536 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563926772337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563926773886 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563926773886 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563926773886 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563926773896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563926773896 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563926773900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563926773900 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563926773900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563926773900 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563926773907 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563926773907 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 2.5V 0 31 0 " "Number of I/O pins in group: 31 (unused VREF, 2.5V VCCIO, 0 input, 31 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1563926773937 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1563926773937 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1563926773937 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use 2.5V 0 8 " "I/O bank number 1A does not use VREF pins and has 2.5V VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563926773937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use 2.5V 6 4 " "I/O bank number 1B does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563926773937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 2 14 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563926773937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 13 17 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563926773937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 8 8 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563926773937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 4 18 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563926773937 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 7 21 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1563926773937 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1563926773937 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1563926773937 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563926774157 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563926774331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563926776506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563926776961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563926777089 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563926781411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563926781411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563926784271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X9_Y0 X18_Y8 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8" {  } { { "loc" "" { Generic "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8"} { { 12 { 0 ""} 9 0 10 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563926785667 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563926785667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563926786771 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563926786771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563926786781 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563926787319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563926787377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563926788777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563926788779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563926792038 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563926795042 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/output_files/Lab6_Part2_ext_ROM.fit.smsg " "Generated suppressed messages file C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/output_files/Lab6_Part2_ext_ROM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563926795994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5444 " "Peak virtual memory: 5444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563926797788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:06:37 2019 " "Processing ended: Tue Jul 23 20:06:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563926797788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563926797788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563926797788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563926797788 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1563926803211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563926803231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:06:42 2019 " "Processing started: Tue Jul 23 20:06:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563926803231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1563926803231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1563926803235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1563926804411 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1563926804796 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1563926804827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563926805467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:06:45 2019 " "Processing ended: Tue Jul 23 20:06:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563926805467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563926805467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563926805467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1563926805467 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1563926808291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563926808308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:06:47 2019 " "Processing started: Tue Jul 23 20:06:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563926808308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1563926808308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM " "Command: quartus_pow --read_settings_files=off --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1563926808308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1563926809477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1563926809487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1563926809487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6_Part2_ext_ROM.sdc " "Synopsys Design Constraints File file not found: 'Lab6_Part2_ext_ROM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1563926810557 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inst7 " "Node: inst7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Lab4_CPU:inst\|inst4 inst7 " "Register Lab4_CPU:inst\|inst4 is being clocked by inst7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563926810557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1563926810557 "|Lab6_Part2_ext_ROM|inst7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MemCLK " "Node: MemCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register BOARD_VHDL_ROM:inst16\|D_sig\[2\] MemCLK " "Register BOARD_VHDL_ROM:inst16\|D_sig\[2\] is being clocked by MemCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563926810557 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1563926810557 "|Lab6_Part2_ext_ROM|MemCLK"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1563926810557 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1563926810576 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1563926810576 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1563926810580 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1563926811097 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1563926811101 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1563926811197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1563926812908 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1563926815547 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "72.49 mW " "Total thermal power estimate for the design is 72.49 mW" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/17.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1563926816497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563926817021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:06:57 2019 " "Processing ended: Tue Jul 23 20:06:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563926817021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563926817021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563926817021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1563926817021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1563926821088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563926821120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:06:59 2019 " "Processing started: Tue Jul 23 20:06:59 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563926821120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926821120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM " "Command: quartus_sta Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926821120 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1563926821784 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823334 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab6_Part2_ext_ROM.sdc " "Synopsys Design Constraints File file not found: 'Lab6_Part2_ext_ROM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823647 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst7 inst7 " "create_clock -period 1.000 -name inst7 inst7" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563926823647 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MemCLK MemCLK " "create_clock -period 1.000 -name MemCLK MemCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563926823647 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823647 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823652 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1563926823656 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563926823684 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1563926823696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.990 " "Worst-case setup slack is -2.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.990             -39.650 inst7  " "   -2.990             -39.650 inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.945              -3.764 MemCLK  " "   -0.945              -3.764 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 inst7  " "    0.364               0.000 inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 MemCLK  " "    0.649               0.000 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823732 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.435 MemCLK  " "   -3.000             -10.435 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 inst7  " "   -1.487             -25.279 inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926823750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823750 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563926823801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926823889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827068 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.757 " "Worst-case setup slack is -2.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.757             -36.718 inst7  " "   -2.757             -36.718 inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.897              -3.196 MemCLK  " "   -0.897              -3.196 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 inst7  " "    0.324               0.000 inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 MemCLK  " "    0.639               0.000 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.435 MemCLK  " "   -3.000             -10.435 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -25.279 inst7  " "   -1.487             -25.279 inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827367 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563926827398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827880 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.581 " "Worst-case setup slack is -0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.581              -5.976 inst7  " "   -0.581              -5.976 inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.014 MemCLK  " "   -0.014              -0.014 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 MemCLK  " "    0.133               0.000 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 inst7  " "    0.153               0.000 inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827908 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.164 MemCLK  " "   -3.000              -8.164 MemCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -17.000 inst7  " "   -1.000             -17.000 inst7 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563926827979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926827979 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926830696 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926830696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563926830841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:07:10 2019 " "Processing ended: Tue Jul 23 20:07:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563926830841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563926830841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563926830841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926830841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563926833967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563926833977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 23 20:07:13 2019 " "Processing started: Tue Jul 23 20:07:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563926833977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1563926833977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab6_Part2_ext_ROM -c Lab6_Part2_ext_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1563926833977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1563926836241 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1563926836300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_Part2_ext_ROM.vho C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/simulation/modelsim/ simulation " "Generated file Lab6_Part2_ext_ROM.vho in folder \"C:/Users/Johnny Li/Desktop/Quartus3/lab6/Lab6_Part2_ext_ROM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1563926836636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563926836731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 23 20:07:16 2019 " "Processing ended: Tue Jul 23 20:07:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563926836731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563926836731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563926836731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1563926836731 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1563926837997 ""}
