
# =======================================================
# XDL NCD CONVERSION MODE $Revision: 1.01$
# time: Wed Feb 16 17:54:19 2011

# =======================================================


# =======================================================
# The syntax for the design statement is:                
# design <design_name> <part> <ncd version>;             
# or                                                     
# design <design_name> <device> <package> <speed> <ncd_version>
# =======================================================
design "PathFinderTest1" xc6slx16csg324-3 v3.2 ,
  cfg "
       _DESIGN_PROP:P3_PLACE_OPTIONS:EFFORT_LEVEL:high
       _DESIGN_PROP::P3_PLACED:
       _DESIGN_PROP::P3_PLACE_OPTIONS:
       _DESIGN_PROP::PK_NGMTIMESTAMP:1297896750";


#  =======================================================
#  The syntax for instances is:
#      instance <name> <sitedef>, placed <tile> <site>, cfg <string> ;
#  or
#      instance <name> <sitedef>, unplaced, cfg <string> ;
# 
#  For typing convenience you can abbreviate instance to inst.
# 
#  For IOs there are two special keywords: bonded and unbonded
#  that can be used to designate whether the PAD of an unplaced IO is
#  bonded out. If neither keyword is specified, bonded is assumed.
# 
#  The bonding of placed IOs is determined by the site they are placed in.
# 
#  If you specify bonded or unbonded for an instance that is not an
#  IOB it is ignored.
# 
#  Shown below are three examples for IOs. 
#     instance IO1 IOB, unplaced ;          # This will be bonded
#     instance IO1 IOB, unplaced bonded ;   # This will be bonded
#     instance IO1 IOB, unplaced unbonded ; # This will be unbonded
#  =======================================================
inst "Msub_sum10_cy<3>" "SLICEL",placed CLEXM_X5Y23 SLICE_X6Y23  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum10_lut<0>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum10_lut<1>:#LUT:O6=(A4@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum10_lut<2>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum10_lut<3>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum10_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC:
       _INST_PROP::XDL_SHAPE_DESC:Shape_0:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum10_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,0 "
  ;
inst "Msub_sum10_cy<7>" "SLICEL",placed CLEXM_X5Y24 SLICE_X6Y24  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum10_lut<4>:#LUT:O6=(A6@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum10_lut<5>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum10_lut<6>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum10_lut<7>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum10_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,1 "
  ;
inst "Msub_sum10_cy<11>" "SLICEL",placed CLEXM_X5Y25 SLICE_X6Y25  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum10_lut<8>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum10_lut<9>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum10_lut<10>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum10_lut<11>:#LUT:O6=(A6@~A3) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum10_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,2 "
  ;
inst "Msub_sum10_cy<15>" "SLICEL",placed CLEXM_X5Y26 SLICE_X6Y26  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum10_lut<12>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum10_lut<13>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum10_lut<14>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum10_lut<15>:#LUT:O6=(A5@~A3) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum10_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,3 "
  ;
inst "Msub_sum10_cy<19>" "SLICEL",placed CLEXM_X5Y27 SLICE_X6Y27  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum10_lut<16>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum10_lut<17>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum10_lut<18>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum10_lut<19>:#LUT:O6=(A6@~A3) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum10_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,4 "
  ;
inst "Msub_sum10_cy<23>" "SLICEL",placed CLEXM_X5Y28 SLICE_X6Y28  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum10_lut<20>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum10_lut<21>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum10_lut<22>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum10_lut<23>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum10_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,5 "
  ;
inst "Msub_sum10_cy<27>" "SLICEL",placed CLEXM_X5Y29 SLICE_X6Y29  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum10_lut<24>:#LUT:O6=(A6@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum10_lut<25>:#LUT:O6=(A4@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum10_lut<26>:#LUT:O6=(A6@~A3)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum10_lut<27>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum10_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,6 "
  ;
inst "sum10<31>" "SLICEL",placed CLEXM_X5Y30 SLICE_X6Y30  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum10_lut<28>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum10_lut<29>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum10_lut<30>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum3_lut<31>:#LUT:O6=(A6@~A5) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum10_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_0:0,7 "
  ;
inst "Msub_sum6_cy<3>" "SLICEL",placed CLEXL_X17Y37 SLICE_X28Y37  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum6_lut<0>:#LUT:O6=(A6@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum6_lut<1>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum6_lut<2>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum6_lut<3>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum6_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.1:
       _INST_PROP::XDL_SHAPE_DESC:Shape_1:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum6_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,0 "
  ;
inst "Msub_sum6_cy<7>" "SLICEL",placed CLEXL_X17Y38 SLICE_X28Y38  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum6_lut<4>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum6_lut<5>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum6_lut<6>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum6_lut<7>:#LUT:O6=(A5@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum6_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,1 "
  ;
inst "Msub_sum6_cy<11>" "SLICEL",placed CLEXL_X17Y39 SLICE_X28Y39  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum6_lut<8>:#LUT:O6=(A4@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum6_lut<9>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum6_lut<10>:#LUT:O6=(A3@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum6_lut<11>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum6_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,2 "
  ;
inst "Msub_sum6_cy<15>" "SLICEL",placed CLEXL_X17Y40 SLICE_X28Y40  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum6_lut<12>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum6_lut<13>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum6_lut<14>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum6_lut<15>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum6_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,3 "
  ;
inst "Msub_sum6_cy<19>" "SLICEL",placed CLEXL_X17Y41 SLICE_X28Y41  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum6_lut<16>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum6_lut<17>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum6_lut<18>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum6_lut<19>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum6_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,4 "
  ;
inst "Msub_sum6_cy<23>" "SLICEL",placed CLEXL_X17Y42 SLICE_X28Y42  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum6_lut<20>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum6_lut<21>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum6_lut<22>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum6_lut<23>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum6_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,5 "
  ;
inst "Msub_sum6_cy<27>" "SLICEL",placed CLEXL_X17Y43 SLICE_X28Y43  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum6_lut<24>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum6_lut<25>:#LUT:O6=(A6@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum6_lut<26>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum6_lut<27>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum6_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,6 "
  ;
inst "sum6<31>" "SLICEL",placed CLEXL_X17Y44 SLICE_X28Y44  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum6_lut<28>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum6_lut<29>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum6_lut<30>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum6_lut<31>1:#LUT:O6=(A5@~A6) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum6_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_1:0,7 "
  ;
inst "Msub_sum11_cy<3>" "SLICEL",placed CLEXL_X15Y29 SLICE_X24Y29  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum11_lut<0>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum11_lut<1>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum11_lut<2>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum11_lut<3>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum11_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.2:
       _INST_PROP::XDL_SHAPE_DESC:Shape_2:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum11_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,0 "
  ;
inst "Msub_sum11_cy<7>" "SLICEL",placed CLEXL_X15Y30 SLICE_X24Y30  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum11_lut<4>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum11_lut<5>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum11_lut<6>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum11_lut<7>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum11_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,1 "
  ;
inst "Msub_sum11_cy<11>" "SLICEL",placed CLEXL_X15Y31 SLICE_X24Y31  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum11_lut<8>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum11_lut<9>:#LUT:O6=(A5@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum11_lut<10>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum11_lut<11>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum11_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,2 "
  ;
inst "Msub_sum11_cy<15>" "SLICEL",placed CLEXL_X15Y32 SLICE_X24Y32  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum11_lut<12>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum11_lut<13>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum11_lut<14>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum11_lut<15>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum11_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,3 "
  ;
inst "Msub_sum11_cy<19>" "SLICEL",placed CLEXL_X15Y33 SLICE_X24Y33  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum11_lut<16>:#LUT:O6=(A6@~A3)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum11_lut<17>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum11_lut<18>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum11_lut<19>:#LUT:O6=(A6@~A3) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum11_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,4 "
  ;
inst "Msub_sum11_cy<23>" "SLICEL",placed CLEXL_X15Y34 SLICE_X24Y34  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum11_lut<20>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum11_lut<21>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum11_lut<22>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum11_lut<23>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum11_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,5 "
  ;
inst "Msub_sum11_cy<27>" "SLICEL",placed CLEXL_X15Y35 SLICE_X24Y35  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum11_lut<24>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum11_lut<25>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum11_lut<26>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum11_lut<27>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum11_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,6 "
  ;
inst "sum11<31>" "SLICEL",placed CLEXL_X15Y36 SLICE_X24Y36  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum11_lut<28>:#LUT:O6=(A4@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum11_lut<29>:#LUT:O6=(A6@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum11_lut<30>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum6_lut<31>:#LUT:O6=(A4@~A5) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum11_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_2:0,7 "
  ;
inst "Msub_sum7_cy<3>" "SLICEL",placed CLEXM_X8Y20 SLICE_X10Y20  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum7_lut<0>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum7_lut<1>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum7_lut<2>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum7_lut<3>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum7_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.3:
       _INST_PROP::XDL_SHAPE_DESC:Shape_3:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum7_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,0 "
  ;
inst "Msub_sum7_cy<7>" "SLICEL",placed CLEXM_X8Y21 SLICE_X10Y21  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum7_lut<4>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum7_lut<5>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum7_lut<6>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum7_lut<7>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum7_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,1 "
  ;
inst "Msub_sum7_cy<11>" "SLICEL",placed CLEXM_X8Y22 SLICE_X10Y22  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum7_lut<8>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum7_lut<9>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum7_lut<10>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum7_lut<11>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum7_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,2 "
  ;
inst "Msub_sum7_cy<15>" "SLICEL",placed CLEXM_X8Y23 SLICE_X10Y23  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum7_lut<12>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum7_lut<13>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum7_lut<14>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum7_lut<15>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum7_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,3 "
  ;
inst "Msub_sum7_cy<19>" "SLICEL",placed CLEXM_X8Y24 SLICE_X10Y24  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum7_lut<16>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum7_lut<17>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum7_lut<18>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum7_lut<19>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum7_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,4 "
  ;
inst "Msub_sum7_cy<23>" "SLICEL",placed CLEXM_X8Y25 SLICE_X10Y25  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum7_lut<20>:#LUT:O6=(A5@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum7_lut<21>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum7_lut<22>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum7_lut<23>:#LUT:O6=(A4@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum7_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,5 "
  ;
inst "Msub_sum7_cy<27>" "SLICEL",placed CLEXM_X8Y26 SLICE_X10Y26  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum7_lut<24>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum7_lut<25>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum7_lut<26>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum7_lut<27>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum7_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,6 "
  ;
inst "sum7<31>" "SLICEL",placed CLEXM_X8Y27 SLICE_X10Y27  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum7_lut<28>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum7_lut<29>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum7_lut<30>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum2_lut<31>:#LUT:O6=(A6@~A4) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum7_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_3:0,7 "
  ;
inst "Msub_sum1_cy<3>" "SLICEL",placed CLEXL_X7Y41 SLICE_X8Y41  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum1_lut<0>:#LUT:O6=(A6@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum1_lut<1>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum1_lut<2>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum1_lut<3>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum1_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.4:
       _INST_PROP::XDL_SHAPE_DESC:Shape_4:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum1_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,0 "
  ;
inst "Msub_sum1_cy<7>" "SLICEL",placed CLEXL_X7Y42 SLICE_X8Y42  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum1_lut<4>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum1_lut<5>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum1_lut<6>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum1_lut<7>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum1_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,1 "
  ;
inst "Msub_sum1_cy<11>" "SLICEL",placed CLEXL_X7Y43 SLICE_X8Y43  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum1_lut<8>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum1_lut<9>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum1_lut<10>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum1_lut<11>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum1_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,2 "
  ;
inst "Msub_sum1_cy<15>" "SLICEL",placed CLEXL_X7Y44 SLICE_X8Y44  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum1_lut<12>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum1_lut<13>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum1_lut<14>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum1_lut<15>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum1_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,3 "
  ;
inst "Msub_sum1_cy<19>" "SLICEL",placed CLEXL_X7Y45 SLICE_X8Y45  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum1_lut<16>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum1_lut<17>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum1_lut<18>:#LUT:O6=(A4@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum1_lut<19>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum1_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,4 "
  ;
inst "Msub_sum1_cy<23>" "SLICEL",placed CLEXL_X7Y46 SLICE_X8Y46  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum1_lut<20>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum1_lut<21>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum1_lut<22>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum1_lut<23>:#LUT:O6=(A5@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum1_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,5 "
  ;
inst "Msub_sum1_cy<27>" "SLICEL",placed CLEXL_X7Y47 SLICE_X8Y47  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum1_lut<24>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum1_lut<25>:#LUT:O6=(A4@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum1_lut<26>:#LUT:O6=(A3@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum1_lut<27>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum1_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,6 "
  ;
inst "sum1<31>" "SLICEL",placed CLEXL_X7Y48 SLICE_X8Y48  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum1_lut<28>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum1_lut<29>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum1_lut<30>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum1_lut<31>1:#LUT:O6=(A6@~A4) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum1_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_4:0,7 "
  ;
inst "Msub_sum2_cy<3>" "SLICEL",placed CLEXM_X5Y33 SLICE_X6Y33  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum2_lut<0>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum2_lut<1>:#LUT:O6=(A6@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum2_lut<2>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum2_lut<3>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum2_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.5:
       _INST_PROP::XDL_SHAPE_DESC:Shape_5:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum2_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,0 "
  ;
inst "Msub_sum2_cy<7>" "SLICEL",placed CLEXM_X5Y34 SLICE_X6Y34  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum2_lut<4>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum2_lut<5>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum2_lut<6>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum2_lut<7>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum2_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,1 "
  ;
inst "Msub_sum2_cy<11>" "SLICEL",placed CLEXM_X5Y35 SLICE_X6Y35  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum2_lut<8>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum2_lut<9>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum2_lut<10>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum2_lut<11>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum2_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,2 "
  ;
inst "Msub_sum2_cy<15>" "SLICEL",placed CLEXM_X5Y36 SLICE_X6Y36  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum2_lut<12>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum2_lut<13>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum2_lut<14>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum2_lut<15>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum2_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,3 "
  ;
inst "Msub_sum2_cy<19>" "SLICEL",placed CLEXM_X5Y37 SLICE_X6Y37  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum2_lut<16>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum2_lut<17>:#LUT:O6=(A6@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum2_lut<18>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum2_lut<19>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum2_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,4 "
  ;
inst "Msub_sum2_cy<23>" "SLICEL",placed CLEXM_X5Y38 SLICE_X6Y38  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum2_lut<20>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum2_lut<21>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum2_lut<22>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum2_lut<23>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum2_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,5 "
  ;
inst "Msub_sum2_cy<27>" "SLICEL",placed CLEXM_X5Y39 SLICE_X6Y39  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum2_lut<24>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum2_lut<25>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum2_lut<26>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum2_lut<27>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum2_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,6 "
  ;
inst "sum2<31>" "SLICEL",placed CLEXM_X5Y40 SLICE_X6Y40  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum2_lut<28>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum2_lut<29>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum2_lut<30>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum2_lut<31>1:#LUT:O6=(A6@~A5) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum2_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_5:0,7 "
  ;
inst "Msub_sum12_cy<3>" "SLICEL",placed CLEXL_X13Y26 SLICE_X20Y26  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum12_lut<0>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum12_lut<1>:#LUT:O6=(A6@~A3)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum12_lut<2>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum12_lut<3>:#LUT:O6=(A6@~A3) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum12_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.6:
       _INST_PROP::XDL_SHAPE_DESC:Shape_6:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum12_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,0 "
  ;
inst "Msub_sum12_cy<7>" "SLICEL",placed CLEXL_X13Y27 SLICE_X20Y27  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum12_lut<4>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum12_lut<5>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum12_lut<6>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum12_lut<7>:#LUT:O6=(A4@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum12_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,1 "
  ;
inst "Msub_sum12_cy<11>" "SLICEL",placed CLEXL_X13Y28 SLICE_X20Y28  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum12_lut<8>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum12_lut<9>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum12_lut<10>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum12_lut<11>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum12_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,2 "
  ;
inst "Msub_sum12_cy<15>" "SLICEL",placed CLEXL_X13Y29 SLICE_X20Y29  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum12_lut<12>:#LUT:O6=(A6@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum12_lut<13>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum12_lut<14>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum12_lut<15>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum12_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,3 "
  ;
inst "Msub_sum12_cy<19>" "SLICEL",placed CLEXL_X13Y30 SLICE_X20Y30  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum12_lut<16>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum12_lut<17>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum12_lut<18>:#LUT:O6=(A3@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum12_lut<19>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum12_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,4 "
  ;
inst "Msub_sum12_cy<23>" "SLICEL",placed CLEXL_X13Y31 SLICE_X20Y31  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum12_lut<20>:#LUT:O6=(A5@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum12_lut<21>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum12_lut<22>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum12_lut<23>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum12_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,5 "
  ;
inst "Msub_sum12_cy<27>" "SLICEL",placed CLEXL_X13Y32 SLICE_X20Y32  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum12_lut<24>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum12_lut<25>:#LUT:O6=(A4@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum12_lut<26>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum12_lut<27>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum12_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,6 "
  ;
inst "sum12<31>" "SLICEL",placed CLEXL_X13Y33 SLICE_X20Y33  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum12_lut<28>:#LUT:O6=(A6@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum12_lut<29>:#LUT:O6=(A5@~A3)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum12_lut<30>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum12_lut<31>1:#LUT:O6=(A6@~A5) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum12_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_6:0,7 "
  ;
inst "Msub_sum8_cy<3>" "SLICEL",placed CLEXL_X7Y19 SLICE_X8Y19  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum8_lut<0>:#LUT:O6=(A3@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum8_lut<1>:#LUT:O6=(A5@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum8_lut<2>:#LUT:O6=(A3@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum8_lut<3>:#LUT:O6=(A3@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum8_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.7:
       _INST_PROP::XDL_SHAPE_DESC:Shape_7:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum8_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,0 "
  ;
inst "Msub_sum8_cy<7>" "SLICEL",placed CLEXL_X7Y20 SLICE_X8Y20  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum8_lut<4>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum8_lut<5>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum8_lut<6>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum8_lut<7>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum8_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,1 "
  ;
inst "Msub_sum8_cy<11>" "SLICEL",placed CLEXL_X7Y21 SLICE_X8Y21  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum8_lut<8>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum8_lut<9>:#LUT:O6=(A4@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum8_lut<10>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum8_lut<11>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum8_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,2 "
  ;
inst "Msub_sum8_cy<15>" "SLICEL",placed CLEXL_X7Y22 SLICE_X8Y22  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum8_lut<12>:#LUT:O6=(A5@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum8_lut<13>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum8_lut<14>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum8_lut<15>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum8_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,3 "
  ;
inst "Msub_sum8_cy<19>" "SLICEL",placed CLEXL_X7Y23 SLICE_X8Y23  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum8_lut<16>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum8_lut<17>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum8_lut<18>:#LUT:O6=(A3@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum8_lut<19>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum8_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,4 "
  ;
inst "Msub_sum8_cy<23>" "SLICEL",placed CLEXL_X7Y24 SLICE_X8Y24  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum8_lut<20>:#LUT:O6=(A6@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum8_lut<21>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum8_lut<22>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum8_lut<23>:#LUT:O6=(A5@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum8_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,5 "
  ;
inst "Msub_sum8_cy<27>" "SLICEL",placed CLEXL_X7Y25 SLICE_X8Y25  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum8_lut<24>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum8_lut<25>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum8_lut<26>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum8_lut<27>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum8_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,6 "
  ;
inst "sum8<31>" "SLICEL",placed CLEXL_X7Y26 SLICE_X8Y26  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum8_lut<28>:#LUT:O6=(A5@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum8_lut<29>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum8_lut<30>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum5_lut<31>:#LUT:O6=(A6@~A4) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum8_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_7:0,7 "
  ;
inst "Msub_sum3_cy<3>" "SLICEL",placed CLEXM_X16Y20 SLICE_X26Y20  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum3_lut<0>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum3_lut<1>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum3_lut<2>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum3_lut<3>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum3_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.8:
       _INST_PROP::XDL_SHAPE_DESC:Shape_8:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum3_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,0 "
  ;
inst "Msub_sum3_cy<7>" "SLICEL",placed CLEXM_X16Y21 SLICE_X26Y21  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum3_lut<4>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum3_lut<5>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum3_lut<6>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum3_lut<7>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum3_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,1 "
  ;
inst "Msub_sum3_cy<11>" "SLICEL",placed CLEXM_X16Y22 SLICE_X26Y22  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum3_lut<8>:#LUT:O6=(A4@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum3_lut<9>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum3_lut<10>:#LUT:O6=(A3@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum3_lut<11>:#LUT:O6=(A4@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum3_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,2 "
  ;
inst "Msub_sum3_cy<15>" "SLICEL",placed CLEXM_X16Y23 SLICE_X26Y23  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum3_lut<12>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum3_lut<13>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum3_lut<14>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum3_lut<15>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum3_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,3 "
  ;
inst "Msub_sum3_cy<19>" "SLICEL",placed CLEXM_X16Y24 SLICE_X26Y24  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum3_lut<16>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum3_lut<17>:#LUT:O6=(A6@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum3_lut<18>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum3_lut<19>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum3_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,4 "
  ;
inst "Msub_sum3_cy<23>" "SLICEL",placed CLEXM_X16Y25 SLICE_X26Y25  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum3_lut<20>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum3_lut<21>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum3_lut<22>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum3_lut<23>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum3_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,5 "
  ;
inst "Msub_sum3_cy<27>" "SLICEL",placed CLEXM_X16Y26 SLICE_X26Y26  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum3_lut<24>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum3_lut<25>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum3_lut<26>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum3_lut<27>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum3_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,6 "
  ;
inst "sum3<31>" "SLICEL",placed CLEXM_X16Y27 SLICE_X26Y27  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum3_lut<28>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum3_lut<29>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum3_lut<30>:#LUT:O6=(A3@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum3_lut<31>1:#LUT:O6=(A6@~A4) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum3_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_8:0,7 "
  ;
inst "Msub_sum4_cy<3>" "SLICEL",placed CLEXL_X13Y12 SLICE_X20Y12  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum4_lut<0>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum4_lut<1>:#LUT:O6=(A5@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum4_lut<2>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum4_lut<3>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum4_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.9:
       _INST_PROP::XDL_SHAPE_DESC:Shape_9:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum4_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,0 "
  ;
inst "Msub_sum4_cy<7>" "SLICEL",placed CLEXL_X13Y13 SLICE_X20Y13  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum4_lut<4>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum4_lut<5>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum4_lut<6>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum4_lut<7>:#LUT:O6=(A4@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum4_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,1 "
  ;
inst "Msub_sum4_cy<11>" "SLICEL",placed CLEXL_X13Y14 SLICE_X20Y14  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum4_lut<8>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum4_lut<9>:#LUT:O6=(A5@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum4_lut<10>:#LUT:O6=(A5@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum4_lut<11>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum4_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,2 "
  ;
inst "Msub_sum4_cy<15>" "SLICEL",placed CLEXL_X13Y15 SLICE_X20Y15  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum4_lut<12>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum4_lut<13>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum4_lut<14>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum4_lut<15>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum4_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,3 "
  ;
inst "Msub_sum4_cy<19>" "SLICEL",placed CLEXL_X13Y16 SLICE_X20Y16  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum4_lut<16>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum4_lut<17>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum4_lut<18>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum4_lut<19>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum4_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,4 "
  ;
inst "Msub_sum4_cy<23>" "SLICEL",placed CLEXL_X13Y17 SLICE_X20Y17  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum4_lut<20>:#LUT:O6=(A6@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum4_lut<21>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum4_lut<22>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum4_lut<23>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum4_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,5 "
  ;
inst "Msub_sum4_cy<27>" "SLICEL",placed CLEXL_X13Y18 SLICE_X20Y18  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum4_lut<24>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum4_lut<25>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum4_lut<26>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum4_lut<27>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum4_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,6 "
  ;
inst "sum4<31>" "SLICEL",placed CLEXL_X13Y19 SLICE_X20Y19  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum4_lut<28>:#LUT:O6=(A1@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum4_lut<29>:#LUT:O6=(A2@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum4_lut<30>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum1_lut<31>:#LUT:O6=(A6@~A4) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum4_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_9:0,7 "
  ;
inst "Msub_sum9_cy<3>" "SLICEL",placed CLEXL_X9Y29 SLICE_X12Y29  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum9_lut<0>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum9_lut<1>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum9_lut<2>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum9_lut<3>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum9_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.10:
       _INST_PROP::XDL_SHAPE_DESC:Shape_10:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum9_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,0 "
  ;
inst "Msub_sum9_cy<7>" "SLICEL",placed CLEXL_X9Y30 SLICE_X12Y30  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum9_lut<4>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum9_lut<5>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum9_lut<6>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum9_lut<7>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum9_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,1 "
  ;
inst "Msub_sum9_cy<11>" "SLICEL",placed CLEXL_X9Y31 SLICE_X12Y31  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum9_lut<8>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum9_lut<9>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum9_lut<10>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum9_lut<11>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum9_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,2 "
  ;
inst "Msub_sum9_cy<15>" "SLICEL",placed CLEXL_X9Y32 SLICE_X12Y32  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum9_lut<12>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum9_lut<13>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum9_lut<14>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum9_lut<15>:#LUT:O6=(A3@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum9_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,3 "
  ;
inst "Msub_sum9_cy<19>" "SLICEL",placed CLEXL_X9Y33 SLICE_X12Y33  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum9_lut<16>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum9_lut<17>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum9_lut<18>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum9_lut<19>:#LUT:O6=(A3@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum9_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,4 "
  ;
inst "Msub_sum9_cy<23>" "SLICEL",placed CLEXL_X9Y34 SLICE_X12Y34  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum9_lut<20>:#LUT:O6=(A6@~A4)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum9_lut<21>:#LUT:O6=(A3@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum9_lut<22>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum9_lut<23>:#LUT:O6=(A3@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum9_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,5 "
  ;
inst "Msub_sum9_cy<27>" "SLICEL",placed CLEXL_X9Y35 SLICE_X12Y35  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum9_lut<24>:#LUT:O6=(A4@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum9_lut<25>:#LUT:O6=(A5@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum9_lut<26>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum9_lut<27>:#LUT:O6=(A6@~A3) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum9_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,6 "
  ;
inst "sum9<31>" "SLICEL",placed CLEXL_X9Y36 SLICE_X12Y36  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum9_lut<28>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum9_lut<29>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum9_lut<30>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum12_lut<31>:#LUT:O6=(A4@~A6) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum9_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_10:0,7 "
  ;
inst "Msub_sum5_cy<3>" "SLICEL",placed CLEXL_X13Y39 SLICE_X20Y39  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum5_lut<0>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum5_lut<1>:#LUT:O6=(A4@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum5_lut<2>:#LUT:O6=(A4@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum5_lut<3>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::1 SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum5_cy<3>: CYINITVCC:ProtoComp0.CYINITVCC.11:
       _INST_PROP::XDL_SHAPE_DESC:Shape_11:CARRY,A\ carry\ chain\ starting\ with\ carry\ mux\ \"Msub_sum5_cy<0>\"
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,0 "
  ;
inst "Msub_sum5_cy<7>" "SLICEL",placed CLEXL_X13Y40 SLICE_X20Y40  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum5_lut<4>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum5_lut<5>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum5_lut<6>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum5_lut<7>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum5_cy<7>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,1 "
  ;
inst "Msub_sum5_cy<11>" "SLICEL",placed CLEXL_X13Y41 SLICE_X20Y41  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum5_lut<8>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum5_lut<9>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum5_lut<10>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum5_lut<11>:#LUT:O6=(A5@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum5_cy<11>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,2 "
  ;
inst "Msub_sum5_cy<15>" "SLICEL",placed CLEXL_X13Y42 SLICE_X20Y42  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum5_lut<12>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum5_lut<13>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum5_lut<14>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum5_lut<15>:#LUT:O6=(A4@~A6) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum5_cy<15>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,3 "
  ;
inst "Msub_sum5_cy<19>" "SLICEL",placed CLEXL_X13Y43 SLICE_X20Y43  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum5_lut<16>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum5_lut<17>:#LUT:O6=(A6@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum5_lut<18>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum5_lut<19>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum5_cy<19>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,4 "
  ;
inst "Msub_sum5_cy<23>" "SLICEL",placed CLEXL_X13Y44 SLICE_X20Y44  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum5_lut<20>:#LUT:O6=(A6@~A5)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum5_lut<21>:#LUT:O6=(A5@~A6)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum5_lut<22>:#LUT:O6=(A5@~A6)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum5_lut<23>:#LUT:O6=(A6@~A4) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum5_cy<23>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,5 "
  ;
inst "Msub_sum5_cy<27>" "SLICEL",placed CLEXL_X13Y45 SLICE_X20Y45  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum5_lut<24>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum5_lut<25>:#LUT:O6=(A6@~A4)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum5_lut<26>:#LUT:O6=(A6@~A4)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::0 CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum5_lut<27>:#LUT:O6=(A6@~A5) DCY0::DX DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum5_cy<27>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,6 "
  ;
inst "sum5<31>" "SLICEL",placed CLEXL_X13Y46 SLICE_X20Y46  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:Msub_sum5_lut<28>:#LUT:O6=(A5@~A6)
       ACY0::AX AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::XOR AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:Msub_sum5_lut<29>:#LUT:O6=(A6@~A5)
       BCY0::BX BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::XOR BUSED::#OFF
       C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:Msub_sum5_lut<30>:#LUT:O6=(A6@~A5)
       CCY0::CX CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::XOR COUTUSED::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:Msub_sum5_lut<31>1:#LUT:O6=(A4@~A6) DCY0::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::XOR DUSED::#OFF PRECYINIT::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF CARRY4:Msub_sum5_xor<31>:
       _INST_PROP::XDL_SHAPE_MEMBER:Shape_11:0,7 "
  ;
inst "in" "IOB",placed TIOB_X1Y63 A2  ,
  cfg " BYPASS_MUX::I DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF
       DRIVE_0MA::#OFF IMUX:ProtoComp3.IMUX:I IN_TERM::#OFF OUSED::#OFF
       OUT_TERM::#OFF PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF
       PULLTYPE::#OFF SLEW::#OFF SUSPEND::#OFF TUSED::#OFF INBUF:in_IBUF:
       PAD:in:
         ISTANDARD::LVCMOS25 "
  ;
inst "reset" "IOB",placed TIOB_X2Y63 A3  ,
  cfg " BYPASS_MUX::I DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF
       DRIVE_0MA::#OFF IMUX:ProtoComp3.IMUX.1:I IN_TERM::#OFF OUSED::#OFF
       OUT_TERM::#OFF PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF
       PULLTYPE::#OFF SLEW::#OFF SUSPEND::#OFF TUSED::#OFF INBUF:reset_IBUF:
       PAD:reset:
         ISTANDARD::LVCMOS25 "
  ;
inst "clk" "IOB",placed LIOB_RDY_X0Y31 K3  ,
  cfg " BYPASS_MUX::I DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::#OFF
       DRIVE_0MA::#OFF IMUX:ProtoComp3.IMUX.2:I IN_TERM::#OFF OUSED::#OFF
       OUT_TERM::#OFF PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF
       PULLTYPE::#OFF SLEW::#OFF SUSPEND::#OFF TUSED::#OFF INBUF:clk_BUFGP/IBUFG:
       PAD:clk:
         ISTANDARD::LVCMOS25 "
  ;
inst "out" "IOB",placed TIOB_X7Y63 C7  ,
  cfg " BYPASS_MUX::#OFF DIFFI_INUSED::#OFF DIFF_TERM::#OFF DRIVEATTRBOX::12
       DRIVE_0MA::#OFF IMUX::#OFF IN_TERM::#OFF OUSED::0 OUT_TERM::#OFF
       PADOUTUSED::#OFF PCI_RDYUSED::#OFF PRE_EMPHASIS::#OFF PULLTYPE::#OFF
       SLEW::SLOW SUSPEND::3STATE TUSED::#OFF OUTBUF:out_OBUF: PAD:out:
         OSTANDARD::LVCMOS25 "
  ;
inst "Mmult_prod11" "DSP48A1",placed MACCSITE2_X6Y48 DSP48_X0Y12  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod11: "
  ;
inst "Mmult_prod12" "DSP48A1",placed MACCSITE2_X6Y52 DSP48_X0Y13  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod12: "
  ;
inst "Mmult_prod21" "DSP48A1",placed MACCSITE2_X18Y16 DSP48_X1Y4  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod21: "
  ;
inst "Mmult_prod13" "DSP48A1",placed MACCSITE2_X6Y56 DSP48_X0Y14  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod13: "
  ;
inst "Mmult_prod22" "DSP48A1",placed MACCSITE2_X18Y20 DSP48_X1Y5  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod22: "
  ;
inst "Mmult_prod31" "DSP48A1",placed MACCSITE2_X18Y48 DSP48_X1Y12  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod31: "
  ;
inst "Mmult_prod23" "DSP48A1",placed MACCSITE2_X18Y24 DSP48_X1Y6  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod23: "
  ;
inst "Mmult_prod32" "DSP48A1",placed MACCSITE2_X18Y52 DSP48_X1Y13  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod32: "
  ;
inst "Mmult_prod41" "DSP48A1",placed MACCSITE2_X6Y16 DSP48_X0Y4  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod41: "
  ;
inst "Mmult_prod33" "DSP48A1",placed MACCSITE2_X18Y56 DSP48_X1Y14  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod33: "
  ;
inst "Mmult_prod42" "DSP48A1",placed MACCSITE2_X6Y20 DSP48_X0Y5  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod42: "
  ;
inst "Mmult_prod51" "DSP48A1",placed MACCSITE2_X6Y32 DSP48_X0Y8  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod51: "
  ;
inst "Mmult_prod43" "DSP48A1",placed MACCSITE2_X6Y24 DSP48_X0Y6  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod43: "
  ;
inst "Mmult_prod52" "DSP48A1",placed MACCSITE2_X6Y36 DSP48_X0Y9  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod52: "
  ;
inst "Mmult_prod61" "DSP48A1",placed MACCSITE2_X18Y32 DSP48_X1Y8  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod61: "
  ;
inst "Mmult_prod53" "DSP48A1",placed MACCSITE2_X6Y40 DSP48_X0Y10  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod53: "
  ;
inst "Mmult_prod62" "DSP48A1",placed MACCSITE2_X18Y36 DSP48_X1Y9  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod62: "
  ;
inst "Mmult_prod63" "DSP48A1",placed MACCSITE2_X18Y40 DSP48_X1Y10  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::CASCADE CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod63: "
  ;
inst "Mmult_prod1" "DSP48A1",placed MACCSITE2_X6Y44 DSP48_X0Y11  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod1: "
  ;
inst "Mmult_prod2" "DSP48A1",placed MACCSITE2_X18Y12 DSP48_X1Y3  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod2: "
  ;
inst "Mmult_prod3" "DSP48A1",placed MACCSITE2_X18Y44 DSP48_X1Y11  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod3: "
  ;
inst "Mmult_prod4" "DSP48A1",placed MACCSITE2_X6Y12 DSP48_X0Y3  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod4: "
  ;
inst "clk_BUFGP/BUFG" "BUFG",placed CLKC_X11Y31 BUFGMUX_X3Y13  ,
  cfg " BUFG:clk_BUFGP/BUFG: "
  ;
inst "Mmult_prod5" "DSP48A1",placed MACCSITE2_X6Y28 DSP48_X0Y7  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod5: "
  ;
inst "Mmult_prod6" "DSP48A1",placed MACCSITE2_X18Y28 DSP48_X1Y7  ,
  cfg " A0REG::0 A1REG::0 B0REG::0 B1REG::0 B_INPUT::DIRECT CARRYINREG::0
       CARRYINSEL::OPMODE5 CARRYOUTREG::0 CEAINV::CEA CEBINV::CEB CECARRYININV::CECARRYIN
       CECINV::CEC CEDINV::CED CEMINV::CEM CEOPMODEINV::CEOPMODE CEPINV::CEP
       CLKINV::CLK CREG::0 DREG::0 MREG::0 OPMODEREG::0 PREG::0 RSTAINV::RSTA
       RSTBINV::RSTB RSTCARRYININV::RSTCARRYIN RSTCINV::RSTC RSTDINV::RSTD
       RSTMINV::RSTM RSTOPMODEINV::RSTOPMODE RSTPINV::RSTP RSTTYPE::SYNC
       DSP48A1:Mmult_prod6: "
  ;
inst "data<78>" "SLICEX",placed CLEXM_X5Y22 SLICE_X6Y22  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<74>_rt:#LUT:O5=A2
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_72:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<76>_rt:#LUT:O5=A2
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_74:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<78>_rt:#LUT:O5=A2
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_76:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<80>_rt:#LUT:O5=A5
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_78:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_73: B5FF:data_75: C5FF:data_77: D5FF:data_79: "
  ;
inst "data<14>" "SLICEX",placed CLEXM_X5Y15 SLICE_X7Y15  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<10>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_8:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<12>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_10:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<14>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_12:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<16>_rt:#LUT:O5=A4
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_14:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_9: B5FF:data_11: C5FF:data_13: D5FF:data_15: "
  ;
inst "data<70>" "SLICEX",placed CLEXM_X5Y21 SLICE_X7Y21  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<66>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_64:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<68>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_66:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<70>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_68:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<72>_rt:#LUT:O5=A4
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_70:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_65: B5FF:data_67: C5FF:data_69: D5FF:data_71: "
  ;
inst "data<86>" "SLICEX",placed CLEXM_X5Y33 SLICE_X7Y33  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<82>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_80:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<84>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_82:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<86>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_84:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<88>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_86:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_81: B5FF:data_83: C5FF:data_85: D5FF:data_87: "
  ;
inst "data<94>" "SLICEX",placed CLEXM_X5Y36 SLICE_X7Y36  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<90>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_88:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<92>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_90:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<94>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_92:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<96>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_94:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_89: B5FF:data_91: C5FF:data_93: D5FF:data_95: "
  ;
inst "data<38>" "SLICEX",placed CLEXM_X12Y27 SLICE_X19Y27  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<34>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_32:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<36>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_34:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<38>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_36:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<40>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_38:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_33: B5FF:data_35: C5FF:data_37: D5FF:data_39: "
  ;
inst "data<46>" "SLICEX",placed CLEXL_X7Y16 SLICE_X8Y16  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<42>_rt:#LUT:O5=A2
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_40:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<44>_rt:#LUT:O5=A2
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_42:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<46>_rt:#LUT:O5=A2
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_44:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<48>_rt:#LUT:O5=A5
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_46:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_41: B5FF:data_43: C5FF:data_45: D5FF:data_47: "
  ;
inst "data<22>" "SLICEX",placed CLEXL_X7Y18 SLICE_X8Y18  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<18>_rt:#LUT:O5=A2
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_16:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<20>_rt:#LUT:O5=A2
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_18:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<22>_rt:#LUT:O5=A2
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_20:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<24>_rt:#LUT:O5=A5
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_22:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_17: B5FF:data_19: C5FF:data_21: D5FF:data_23: "
  ;
inst "N22" "SLICEX",placed CLEXL_X7Y28 SLICE_X8Y28  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>195:#LUT:O6=(A3@(A2@(A5@(A6@(A1@A4)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>441_SW0:#LUT:O6=(A1@(A3@(A5@(A2@(A6@A4)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>826" "SLICEX",placed CLEXL_X7Y29 SLICE_X8Y29  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>847:#LUT:O6=(A3@(A6@(A4@(A2@(A1@A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>826:#LUT:O6=(A3@(A4@(A5@(A6@(A1@A2)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF  _ROUTETHROUGH:A:AMUX "
  ;
inst "reduce_xor_311_xo<0>496" "SLICEX",placed CLEXL_X7Y36 SLICE_X8Y36  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>496:#LUT:O6=(A4@(A6@(A1@(A3@(A5@A2)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "reduce_xor_311_xo<0>878" "SLICEX",placed CLEXL_X7Y40 SLICE_X8Y40  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>884:#LUT:O6=(A6@(A2@(A3@(A4@(A1@A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>884_SW0:#LUT:O6=(A1@(A3@(A5@(A4@(A6@A2)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>878:#LUT:O6=(A6@A3) CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
        _ROUTETHROUGH:A:AMUX "
  ;
inst "N8" "SLICEX",placed CLEXL_X7Y52 SLICE_X8Y52  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>336_SW0:#LUT:O6=(A2@(A4@(A6@(A5@(A3@A1)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "d1/d_q" "SLICEX",placed CLEXL_X7Y55 SLICE_X8Y55  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::CLK COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF:d1/d_q:#FF
       DFFMUX::DX DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "reduce_xor_311_xo<0>655" "SLICEX",placed CLEXL_X7Y57 SLICE_X8Y57  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>655:#LUT:O6=(A5@(A4@(A1@(A2@(A3@A6)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       _GND_SOURCE::C "
  ;
inst "data<6>" "SLICEX",placed CLEXL_X7Y14 SLICE_X9Y14  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<2>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_0:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<4>_rt:#LUT:O5=A4
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_2:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<6>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_4:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<8>_rt:#LUT:O5=A4
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_6:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_1: B5FF:data_3: C5FF:data_5: D5FF:data_7: "
  ;
inst "reduce_xor_311_xo<0>55" "SLICEX",placed CLEXL_X7Y22 SLICE_X9Y22  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>98:#LUT:O6=(A1@(A4@(A3@(A2@(A6@A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>83:#LUT:O6=(A4@(A1@(A6@(A5@(A2@A3)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>62:#LUT:O6=(A4@(A3@(A1@(A6@(A2@A5)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>55:#LUT:O6=(A3@(A4@(A5@A6)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>190" "SLICEX",placed CLEXL_X7Y28 SLICE_X9Y28  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>190:#LUT:O6=(A1@(A2@(A5@(A6@(A4@A3)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "reduce_xor_311_xo<0>821" "SLICEX",placed CLEXL_X7Y29 SLICE_X9Y29  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>821:#LUT:O6=(A1@(A3@(A4@(A5@(A6@A2)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "d0/d_q" "SLICEX",placed CLEXL_X7Y36 SLICE_X9Y36  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>1058:#LUT:O6=(A1@(A3@(A6@(A2@(A4@A5)))))
       AFF:d0/d_q:#FF AFFMUX::O6 AFFSRINIT::SRINIT0 AOUTMUX::#OFF AUSED::#OFF
       B5FFSRINIT::#OFF B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>927:#LUT:O6=(A4@(A5@(A6@(A2@(A3@A1)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>905:#LUT:O6=(A2@(A4@(A3@(A5@(A1@A6)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::CLK COUTMUX::#OFF
       CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>905_SW0:#LUT:O6=(A4@(A3@(A5@(A1@(A2@A6)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::0
       SYNC_ATTR::ASYNC "
  ;
inst "reduce_xor_311_xo<0>475" "SLICEX",placed CLEXL_X7Y37 SLICE_X9Y37  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>475:#LUT:O6=(A2@(A4@(A1@(A3@(A6@A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "reduce_xor_311_xo<0>899" "SLICEX",placed CLEXL_X7Y40 SLICE_X9Y40  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>899:#LUT:O6=(A4@A6)
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>964" "SLICEX",placed CLEXL_X7Y41 SLICE_X9Y41  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT:reduce_xor_311_xo<0>959:#LUT:O6=(A4@(A3@(A2@(A1@(A6@A5)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF
       CLKINV::#OFF COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF
       D6LUT:reduce_xor_311_xo<0>964:#LUT:O6=(A3@(A6@(A5@(A1@(A4@A2)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>126" "SLICEX",placed CLEXL_X7Y44 SLICE_X9Y44  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>145:#LUT:O6=(A2@(A6@(A4@(A3@A5))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>142:#LUT:O6=(A6@(A4@(A2@(A5@(A3@A1)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>119:#LUT:O6=(A6@(A5@(A1@A4)))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>126:#LUT:O6=(A1@(A2@(A3@(A6@(A5@A4)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>315" "SLICEX",placed CLEXL_X7Y51 SLICE_X9Y51  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>336:#LUT:O6=(A4@(A2@(A1@(A5@(A3@A6)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>276:#LUT:O6=(A3@(A1@(A4@(A6@(A5@A2)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>320:#LUT:O6=(A3@(A6@(A2@(A1@(A5@A4)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>315:#LUT:O6=(A2@(A6@(A1@(A4@(A3@A5)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "N6" "SLICEX",placed CLEXL_X7Y56 SLICE_X9Y56  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>617:#LUT:O6=(A1@(A3@(A6@(A5@(A4@~A2)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>574:#LUT:O6=(A4@(A3@(A6@(A1@(A2@A5)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>602:#LUT:O6=(A4@(A6@(A5@(A2@(A1@A3)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>617_SW0:#LUT:O6=(A5@(A6@(A3@(A4@~A2))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>398" "SLICEX",placed CLEXL_X9Y34 SLICE_X13Y34  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>441:#LUT:O6=(A2@(A5@(A4@(A3@(A6@A1)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>426:#LUT:O6=(A2@(A5@(A4@(A3@(A6@A1)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>421:#LUT:O6=(A6@(A1@(A2@(A4@(A3@A5)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>398:#LUT:O6=(A5@(A4@(A6@A3)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>650" "SLICEX",placed CLEXL_X9Y42 SLICE_X13Y42  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>670:#LUT:O6=(A4@(A6@(A2@(A3@(A1@A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>670_SW0:#LUT:O6=(A5@(A6@(A3@(A4@(A2@A1)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>627:#LUT:O6=(A4@(A6@(A5@A3)))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>650:#LUT:O6=(A2@(A6@(A3@(A4@(A5@A1)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>842" "SLICEX",placed CLEXL_X9Y44 SLICE_X13Y44  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>842:#LUT:O6=(A5@(A1@(A4@(A6@(A3@A2)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "data<62>" "SLICEX",placed CLEXM_X12Y46 SLICE_X18Y46  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<58>_rt:#LUT:O5=A2
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_56:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<60>_rt:#LUT:O5=A2
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_58:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<62>_rt:#LUT:O5=A2
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_60:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<64>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_62:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_57: B5FF:data_59: C5FF:data_61: D5FF:data_63: "
  ;
inst "data<54>" "SLICEX",placed CLEXM_X12Y24 SLICE_X19Y24  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<50>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_48:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<52>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_50:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<54>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_52:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<56>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_54:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_49: B5FF:data_51: C5FF:data_53: D5FF:data_55: "
  ;
inst "N24" "SLICEX",placed CLEXM_X12Y36 SLICE_X19Y36  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>540:#LUT:O6=(A2@(A3@(A4@(A6@(A1@A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>501:#LUT:O6=(A2@(A3@(A4@(A6@(A5@A1)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>534_SW0:#LUT:O6=(A4@(A6@~A5))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>534_SW1:#LUT:O6=(A5@(A6@(A4@(A3@~A2))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "data<30>" "SLICEX",placed CLEXL_X13Y19 SLICE_X21Y19  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<26>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_24:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<28>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_26:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<30>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_28:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<32>_rt:#LUT:O5=A4
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_30:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_25: B5FF:data_27: C5FF:data_29: D5FF:data_31: "
  ;
inst "data<110>" "SLICEX",placed CLEXL_X13Y24 SLICE_X21Y24  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<106>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_104:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<108>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_106:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<110>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_108:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<112>_rt:#LUT:O5=A3
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_110:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_105: B5FF:data_107: C5FF:data_109: D5FF:data_111: "
  ;
inst "reduce_xor_311_xo<0>169" "SLICEX",placed CLEXM_X14Y28 SLICE_X22Y28  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>243:#LUT:O6=(A3@(A6@(A5@(A4@(A1@A2)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>227:#LUT:O6=(A2@(A3@(A4@(A1@(A5@A6)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>222:#LUT:O6=(A1@(A5@(A4@(A2@(A3@A6)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>169:#LUT:O6=(A4@(A3@(A1@(A6@(A2@A5)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>938" "SLICEX",placed CLEXL_X15Y41 SLICE_X24Y41  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>938:#LUT:O6=(A6@(A1@(A5@(A3@(A4@A2)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF
       DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF
       SYNC_ATTR::#OFF  _ROUTETHROUGH:C:CMUX "
  ;
inst "data<127>" "SLICEX",placed CLEXL_X15Y44 SLICE_X24Y44  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::CLK COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:Mmux_n0134311:#LUT:O6=(A4@A6)
       DFF:data_127:#FF DFFMUX::O6 DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC "
  ;
inst "reduce_xor_311_xo<0>1036" "SLICEX",placed CLEXM_X16Y41 SLICE_X26Y41  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>1018:#LUT:O6=(A1@(A4@(A2@(A6@(A3@~A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>1018_SW0:#LUT:O6=(A5@(A4@~A6))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>1001:#LUT:O6=(A2@(A4@(A3@(A1@(A5@A6)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>1036:#LUT:O6=(A2@(A6@(A4@(A3@(A1@A5)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "data<125>" "SLICEX",placed CLEXM_X16Y36 SLICE_X27Y36  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<122>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_120:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<124>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_122:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<127>_rt:#LUT:O5=A4
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_124:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:Mmux_n0134291:#LUT:O6=(A3@A6)
       DFF:data_125:#FF DFFMUX::O6 DFFSRINIT::SRINIT0 DOUTMUX::#OFF DUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::ASYNC A5FF:data_121: B5FF:data_123: C5FF:data_126:
       "
  ;
inst "reduce_xor_311_xo<0>995" "SLICEX",placed CLEXM_X16Y41 SLICE_X27Y41  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT:reduce_xor_311_xo<0>995:#LUT:O6=(A4@A6) BFF::#OFF BFFMUX::#OFF
       BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF C5LUT::#OFF
       C6LUT::#OFF CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF
       SRUSED::#OFF SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>9" "SLICEX",placed CLEXL_X17Y23 SLICE_X28Y23  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>45:#LUT:O6=(A1@(A6@(A2@(A3@(A4@A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>30:#LUT:O6=(A2@(A4@(A1@(A3@(A6@A5)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>2:#LUT:O6=(A5@(A4@(A6@A3)))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>9:#LUT:O6=(A4@(A2@(A6@(A3@(A1@A5)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>714" "SLICEX",placed CLEXL_X17Y26 SLICE_X28Y26  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>734:#LUT:O6=(A5@(A6@(A2@(A1@(A3@A4)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>719:#LUT:O6=(A5@(A4@(A6@(A2@(A3@A1)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>734_SW0:#LUT:O6=(A6@(A2@(A4@(A3@(A1@A5)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>714:#LUT:O6=(A6@(A5@(A1@(A2@(A3@A4)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>174" "SLICEX",placed CLEXL_X17Y28 SLICE_X28Y28  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>174:#LUT:O6=(A2@(A3@(A6@(A4@(A1@A5)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX "
  ;
inst "reduce_xor_311_xo<0>480" "SLICEX",placed CLEXL_X17Y36 SLICE_X28Y36  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>480:#LUT:O6=(A4@(A5@(A3@(A6@(A1@A2)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF  _ROUTETHROUGH:D:DMUX _GND_SOURCE::A "
  ;
inst "reduce_xor_311_xo<0>345" "SLICEX",placed CLEXL_X17Y52 SLICE_X28Y52  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>388:#LUT:O6=(A4@(A2@(A3@(A1@(A6@A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>373:#LUT:O6=(A1@(A2@(A4@(A6@(A3@A5)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>388_SW0:#LUT:O6=(A4@(A2@(A6@(A5@(A1@A3)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>345:#LUT:O6=(A3@(A5@(A4@A6)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>744" "SLICEX",placed CLEXL_X17Y57 SLICE_X28Y57  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>787:#LUT:O6=(A6@(A2@(A3@(A1@(A4@A5)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT:reduce_xor_311_xo<0>772:#LUT:O6=(A6@(A3@(A4@(A5@(A2@A1)))))
       BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF BUSED::0 C5FFSRINIT::#OFF
       C5LUT::#OFF C6LUT:reduce_xor_311_xo<0>787_SW0:#LUT:O6=(A6@(A3@(A5@(A1@(A4@A2)))))
       CEUSED::#OFF CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF
       COUTMUX::#OFF CUSED::0 D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>744:#LUT:O6=(A4@(A3@(A5@A6)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>25" "SLICEX",placed CLEXL_X17Y13 SLICE_X29Y13  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>25:#LUT:O6=(A3@(A5@(A6@(A4@(A1@A2)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "reduce_xor_311_xo<0>368" "SLICEX",placed CLEXL_X17Y20 SLICE_X29Y20  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>368:#LUT:O6=(A5@(A3@(A4@(A6@(A1@A2)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "reduce_xor_311_xo<0>691" "SLICEX",placed CLEXL_X17Y25 SLICE_X29Y25  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>691:#LUT:O6=(A3@(A4@(A5@A6)))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "data<102>" "SLICEX",placed CLEXL_X17Y27 SLICE_X29Y27  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<98>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_96:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<100>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT:Mmux_n01341261:#LUT:O6=(A6+~A6)*((A2@A5))
       BFF:data_98:#FF BFFMUX::O6 BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF
       C5FFSRINIT::SRINIT0 C5LUT:data<102>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT:Mmux_n013421:#LUT:O6=(A6+~A6)*((A2@A5))
       CEUSED::#OFF CFF:data_100:#FF CFFMUX::O6 CFFSRINIT::SRINIT0 CLKINV::CLK
       COUTMUX::C5Q CUSED::#OFF D5FFSRINIT::SRINIT0 D5LUT:data<104>_rt:#LUT:O5=A2
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_102:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_97: B5FF:data_99: C5FF:data_101: D5FF:data_103: "
  ;
inst "data<118>" "SLICEX",placed CLEXL_X17Y32 SLICE_X29Y32  ,
  cfg " A5FFSRINIT::SRINIT0 A5LUT:data<114>_rt:#LUT:O5=A1
       _BEL_PROP::A5LUT:PK_PACKTHRU: A6LUT::#OFF AFF:data_112:#FF AFFMUX::AX
       AFFSRINIT::SRINIT0 AOUTMUX::A5Q AUSED::#OFF B5FFSRINIT::SRINIT0 B5LUT:data<116>_rt:#LUT:O5=A1
       _BEL_PROP::B5LUT:PK_PACKTHRU: B6LUT::#OFF BFF:data_114:#FF BFFMUX::BX
       BFFSRINIT::SRINIT0 BOUTMUX::B5Q BUSED::#OFF C5FFSRINIT::SRINIT0 C5LUT:data<118>_rt:#LUT:O5=A1
       _BEL_PROP::C5LUT:PK_PACKTHRU: C6LUT::#OFF CEUSED::#OFF CFF:data_116:#FF
       CFFMUX::CX CFFSRINIT::SRINIT0 CLKINV::CLK COUTMUX::C5Q CUSED::#OFF
       D5FFSRINIT::SRINIT0 D5LUT:data<120>_rt:#LUT:O5=A4
       _BEL_PROP::D5LUT:PK_PACKTHRU: D6LUT::#OFF DFF:data_118:#FF DFFMUX::DX
       DFFSRINIT::SRINIT0 DOUTMUX::D5Q DUSED::#OFF SRUSED::#OFF SYNC_ATTR::ASYNC
       A5FF:data_113: B5FF:data_115: C5FF:data_117: D5FF:data_119: "
  ;
inst "reduce_xor_311_xo<0>943" "SLICEX",placed CLEXL_X17Y40 SLICE_X29Y40  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>943:#LUT:O6=(A6@(A5@(A4@(A2@(A1@A3)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "N4" "SLICEX",placed CLEXL_X17Y41 SLICE_X29Y41  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>1001_SW0:#LUT:O6=(A3@(A5@(A1@(A6@(A2@A4)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "reduce_xor_311_xo<0>78" "SLICEX",placed CLEXL_X17Y44 SLICE_X29Y44  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT::#OFF AFF::#OFF AFFMUX::#OFF
       AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::#OFF B5FFSRINIT::#OFF B5LUT::#OFF
       B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT:reduce_xor_311_xo<0>78:#LUT:O6=(A3@(A5@(A6@(A2@(A1@A4)))))
       DFF::#OFF DFFMUX::#OFF DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::0 SRUSED::#OFF
       SYNC_ATTR::#OFF "
  ;
inst "reduce_xor_311_xo<0>767" "SLICEX",placed CLEXL_X17Y56 SLICE_X29Y56  ,
  cfg " A5FFSRINIT::#OFF A5LUT::#OFF A6LUT:reduce_xor_311_xo<0>767:#LUT:O6=(A6@(A5@(A4@(A2@(A1@A3)))))
       AFF::#OFF AFFMUX::#OFF AFFSRINIT::#OFF AOUTMUX::#OFF AUSED::0 B5FFSRINIT::#OFF
       B5LUT::#OFF B6LUT::#OFF BFF::#OFF BFFMUX::#OFF BFFSRINIT::#OFF BOUTMUX::#OFF
       BUSED::#OFF C5FFSRINIT::#OFF C5LUT::#OFF C6LUT::#OFF CEUSED::#OFF
       CFF::#OFF CFFMUX::#OFF CFFSRINIT::#OFF CLKINV::#OFF COUTMUX::#OFF
       CUSED::#OFF D5FFSRINIT::#OFF D5LUT::#OFF D6LUT::#OFF DFF::#OFF DFFMUX::#OFF
       DFFSRINIT::#OFF DOUTMUX::#OFF DUSED::#OFF SRUSED::#OFF SYNC_ATTR::#OFF
       "
  ;
inst "XDL_DUMMY_TIOI_INNER_X1Y62_ILOGIC_X1Y60" "ILOGIC2",placed TIOI_INNER_X1Y62 ILOGIC_X1Y60  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:FABRICOUT "
  ;
inst "XDL_DUMMY_TIOI_INNER_X2Y62_ILOGIC_X2Y60" "ILOGIC2",placed TIOI_INNER_X2Y62 ILOGIC_X2Y60  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D:FABRICOUT "
  ;
inst "XDL_DUMMY_CLEXL_X4Y24_SLICE_X4Y24" "SLICEL",placed CLEXL_X4Y24 SLICE_X4Y24  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y13_SLICE_X6Y13" "SLICEM",placed CLEXM_X5Y13 SLICE_X6Y13  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y16_SLICE_X6Y16" "SLICEM",placed CLEXM_X5Y16 SLICE_X6Y16  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y17_SLICE_X6Y17" "SLICEM",placed CLEXM_X5Y17 SLICE_X6Y17  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y32_SLICE_X6Y32" "SLICEM",placed CLEXM_X5Y32 SLICE_X6Y32  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y41_SLICE_X6Y41" "SLICEM",placed CLEXM_X5Y41 SLICE_X6Y41  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y46_SLICE_X6Y46" "SLICEM",placed CLEXM_X5Y46 SLICE_X6Y46  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y48_SLICE_X6Y48" "SLICEM",placed CLEXM_X5Y48 SLICE_X6Y48  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y49_SLICE_X6Y49" "SLICEM",placed CLEXM_X5Y49 SLICE_X6Y49  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y54_SLICE_X6Y54" "SLICEM",placed CLEXM_X5Y54 SLICE_X6Y54  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y55_SLICE_X6Y55" "SLICEM",placed CLEXM_X5Y55 SLICE_X6Y55  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X5Y57_SLICE_X6Y57" "SLICEM",placed CLEXM_X5Y57 SLICE_X6Y57  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_INT_X6Y12_TIEOFF_X11Y24" "TIEOFF",placed INT_X6Y12 TIEOFF_X11Y24  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y13_TIEOFF_X11Y26" "TIEOFF",placed INT_X6Y13 TIEOFF_X11Y26  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y14_TIEOFF_X11Y28" "TIEOFF",placed INT_X6Y14 TIEOFF_X11Y28  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y15_TIEOFF_X11Y30" "TIEOFF",placed INT_X6Y15 TIEOFF_X11Y30  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y16_TIEOFF_X11Y32" "TIEOFF",placed INT_X6Y16 TIEOFF_X11Y32  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y17_TIEOFF_X11Y34" "TIEOFF",placed INT_X6Y17 TIEOFF_X11Y34  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y18_TIEOFF_X11Y36" "TIEOFF",placed INT_X6Y18 TIEOFF_X11Y36  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X6Y19_TIEOFF_X11Y38" "TIEOFF",placed INT_X6Y19 TIEOFF_X11Y38  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y20_TIEOFF_X11Y40" "TIEOFF",placed INT_X6Y20 TIEOFF_X11Y40  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y21_TIEOFF_X11Y42" "TIEOFF",placed INT_X6Y21 TIEOFF_X11Y42  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y22_TIEOFF_X11Y44" "TIEOFF",placed INT_X6Y22 TIEOFF_X11Y44  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y23_TIEOFF_X11Y46" "TIEOFF",placed INT_X6Y23 TIEOFF_X11Y46  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y24_TIEOFF_X11Y48" "TIEOFF",placed INT_X6Y24 TIEOFF_X11Y48  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y25_TIEOFF_X11Y50" "TIEOFF",placed INT_X6Y25 TIEOFF_X11Y50  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y26_TIEOFF_X11Y52" "TIEOFF",placed INT_X6Y26 TIEOFF_X11Y52  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X6Y27_TIEOFF_X11Y54" "TIEOFF",placed INT_X6Y27 TIEOFF_X11Y54  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y28_TIEOFF_X11Y56" "TIEOFF",placed INT_X6Y28 TIEOFF_X11Y56  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y29_TIEOFF_X11Y58" "TIEOFF",placed INT_X6Y29 TIEOFF_X11Y58  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y30_TIEOFF_X11Y60" "TIEOFF",placed INT_X6Y30 TIEOFF_X11Y60  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y31_TIEOFF_X11Y62" "TIEOFF",placed INT_X6Y31 TIEOFF_X11Y62  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y32_TIEOFF_X11Y64" "TIEOFF",placed INT_X6Y32 TIEOFF_X11Y64  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y33_TIEOFF_X11Y66" "TIEOFF",placed INT_X6Y33 TIEOFF_X11Y66  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y34_TIEOFF_X11Y68" "TIEOFF",placed INT_X6Y34 TIEOFF_X11Y68  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X6Y35_TIEOFF_X11Y70" "TIEOFF",placed INT_X6Y35 TIEOFF_X11Y70  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y36_TIEOFF_X11Y72" "TIEOFF",placed INT_X6Y36 TIEOFF_X11Y72  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y37_TIEOFF_X11Y74" "TIEOFF",placed INT_X6Y37 TIEOFF_X11Y74  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y38_TIEOFF_X11Y76" "TIEOFF",placed INT_X6Y38 TIEOFF_X11Y76  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y39_TIEOFF_X11Y78" "TIEOFF",placed INT_X6Y39 TIEOFF_X11Y78  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y40_TIEOFF_X11Y80" "TIEOFF",placed INT_X6Y40 TIEOFF_X11Y80  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y41_TIEOFF_X11Y82" "TIEOFF",placed INT_X6Y41 TIEOFF_X11Y82  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y42_TIEOFF_X11Y84" "TIEOFF",placed INT_X6Y42 TIEOFF_X11Y84  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X6Y43_TIEOFF_X11Y86" "TIEOFF",placed INT_X6Y43 TIEOFF_X11Y86  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y44_TIEOFF_X11Y88" "TIEOFF",placed INT_X6Y44 TIEOFF_X11Y88  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y45_TIEOFF_X11Y90" "TIEOFF",placed INT_X6Y45 TIEOFF_X11Y90  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y46_TIEOFF_X11Y92" "TIEOFF",placed INT_X6Y46 TIEOFF_X11Y92  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y47_TIEOFF_X11Y94" "TIEOFF",placed INT_X6Y47 TIEOFF_X11Y94  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y48_TIEOFF_X11Y96" "TIEOFF",placed INT_X6Y48 TIEOFF_X11Y96  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y49_TIEOFF_X11Y98" "TIEOFF",placed INT_X6Y49 TIEOFF_X11Y98  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y50_TIEOFF_X11Y100" "TIEOFF",placed INT_X6Y50 TIEOFF_X11Y100  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X6Y51_TIEOFF_X11Y102" "TIEOFF",placed INT_X6Y51 TIEOFF_X11Y102  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y52_TIEOFF_X11Y104" "TIEOFF",placed INT_X6Y52 TIEOFF_X11Y104  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y53_TIEOFF_X11Y106" "TIEOFF",placed INT_X6Y53 TIEOFF_X11Y106  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y54_TIEOFF_X11Y108" "TIEOFF",placed INT_X6Y54 TIEOFF_X11Y108  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y55_TIEOFF_X11Y110" "TIEOFF",placed INT_X6Y55 TIEOFF_X11Y110  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y56_TIEOFF_X11Y112" "TIEOFF",placed INT_X6Y56 TIEOFF_X11Y112  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y57_TIEOFF_X11Y114" "TIEOFF",placed INT_X6Y57 TIEOFF_X11Y114  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X6Y58_TIEOFF_X11Y116" "TIEOFF",placed INT_X6Y58 TIEOFF_X11Y116  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X6Y59_TIEOFF_X11Y118" "TIEOFF",placed INT_X6Y59 TIEOFF_X11Y118  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_CLEXL_X7Y15_SLICE_X8Y15" "SLICEL",placed CLEXL_X7Y15 SLICE_X8Y15  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X7Y33_SLICE_X8Y33" "SLICEL",placed CLEXL_X7Y33 SLICE_X8Y33  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X7Y39_SLICE_X8Y39" "SLICEL",placed CLEXL_X7Y39 SLICE_X8Y39  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X7Y49_SLICE_X8Y49" "SLICEL",placed CLEXL_X7Y49 SLICE_X8Y49  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_TIOI_INNER_X7Y62_OLOGIC_X5Y61" "OLOGIC2",placed TIOI_INNER_X7Y62 OLOGIC_X5Y61  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:D1:OQ "
  ;
inst "XDL_DUMMY_REG_V_HCLK_X29Y10_BUFH_X0Y28" "BUFH",placed REG_V_HCLK_X29Y10 BUFH_X0Y28  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:I:O "
  ;
inst "XDL_DUMMY_REG_V_HCLK_X29Y27_BUFH_X0Y60" "BUFH",placed REG_V_HCLK_X29Y27 BUFH_X0Y60  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:I:O "
  ;
inst "XDL_DUMMY_REG_V_HCLK_X29Y45_BUFH_X0Y92" "BUFH",placed REG_V_HCLK_X29Y45 BUFH_X0Y92  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:I:O "
  ;
inst "XDL_DUMMY_REG_V_HCLK_X29Y62_BUFH_X0Y124" "BUFH",placed REG_V_HCLK_X29Y62 BUFH_X0Y124  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:I:O "
  ;
inst "XDL_DUMMY_REG_V_HCLK_X29Y27_BUFH_X3Y44" "BUFH",placed REG_V_HCLK_X29Y27 BUFH_X3Y44  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:I:O "
  ;
inst "XDL_DUMMY_REG_V_HCLK_X29Y45_BUFH_X3Y76" "BUFH",placed REG_V_HCLK_X29Y45 BUFH_X3Y76  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:I:O "
  ;
inst "XDL_DUMMY_INT_X17Y27_TIEOFF_X31Y54" "TIEOFF",placed INT_X17Y27 TIEOFF_X31Y54  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 "
  ;
inst "XDL_DUMMY_CLEXL_X17Y16_SLICE_X28Y16" "SLICEL",placed CLEXL_X17Y16 SLICE_X28Y16  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X17Y17_SLICE_X28Y17" "SLICEL",placed CLEXL_X17Y17 SLICE_X28Y17  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X17Y24_SLICE_X28Y24" "SLICEL",placed CLEXL_X17Y24 SLICE_X28Y24  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X17Y25_SLICE_X28Y25" "SLICEL",placed CLEXL_X17Y25 SLICE_X28Y25  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X17Y33_SLICE_X28Y33" "SLICEL",placed CLEXL_X17Y33 SLICE_X28Y33  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X17Y45_SLICE_X28Y45" "SLICEL",placed CLEXL_X17Y45 SLICE_X28Y45  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X17Y46_SLICE_X28Y46" "SLICEL",placed CLEXL_X17Y46 SLICE_X28Y46  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X17Y48_SLICE_X28Y48" "SLICEL",placed CLEXL_X17Y48 SLICE_X28Y48  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X17Y49_SLICE_X28Y49" "SLICEL",placed CLEXL_X17Y49 SLICE_X28Y49  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X17Y55_SLICE_X28Y55" "SLICEL",placed CLEXL_X17Y55 SLICE_X28Y55  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXL_X17Y56_SLICE_X28Y56" "SLICEL",placed CLEXL_X17Y56 SLICE_X28Y56  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_INT_X18Y12_TIEOFF_X33Y24" "TIEOFF",placed INT_X18Y12 TIEOFF_X33Y24  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y13_TIEOFF_X33Y26" "TIEOFF",placed INT_X18Y13 TIEOFF_X33Y26  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y14_TIEOFF_X33Y28" "TIEOFF",placed INT_X18Y14 TIEOFF_X33Y28  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y15_TIEOFF_X33Y30" "TIEOFF",placed INT_X18Y15 TIEOFF_X33Y30  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y16_TIEOFF_X33Y32" "TIEOFF",placed INT_X18Y16 TIEOFF_X33Y32  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y17_TIEOFF_X33Y34" "TIEOFF",placed INT_X18Y17 TIEOFF_X33Y34  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y18_TIEOFF_X33Y36" "TIEOFF",placed INT_X18Y18 TIEOFF_X33Y36  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X18Y19_TIEOFF_X33Y38" "TIEOFF",placed INT_X18Y19 TIEOFF_X33Y38  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y20_TIEOFF_X33Y40" "TIEOFF",placed INT_X18Y20 TIEOFF_X33Y40  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y21_TIEOFF_X33Y42" "TIEOFF",placed INT_X18Y21 TIEOFF_X33Y42  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y22_TIEOFF_X33Y44" "TIEOFF",placed INT_X18Y22 TIEOFF_X33Y44  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y23_TIEOFF_X33Y46" "TIEOFF",placed INT_X18Y23 TIEOFF_X33Y46  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y24_TIEOFF_X33Y48" "TIEOFF",placed INT_X18Y24 TIEOFF_X33Y48  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y25_TIEOFF_X33Y50" "TIEOFF",placed INT_X18Y25 TIEOFF_X33Y50  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y26_TIEOFF_X33Y52" "TIEOFF",placed INT_X18Y26 TIEOFF_X33Y52  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X18Y27_TIEOFF_X33Y54" "TIEOFF",placed INT_X18Y27 TIEOFF_X33Y54  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y28_TIEOFF_X33Y56" "TIEOFF",placed INT_X18Y28 TIEOFF_X33Y56  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y29_TIEOFF_X33Y58" "TIEOFF",placed INT_X18Y29 TIEOFF_X33Y58  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y30_TIEOFF_X33Y60" "TIEOFF",placed INT_X18Y30 TIEOFF_X33Y60  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y31_TIEOFF_X33Y62" "TIEOFF",placed INT_X18Y31 TIEOFF_X33Y62  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y32_TIEOFF_X33Y64" "TIEOFF",placed INT_X18Y32 TIEOFF_X33Y64  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y33_TIEOFF_X33Y66" "TIEOFF",placed INT_X18Y33 TIEOFF_X33Y66  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y34_TIEOFF_X33Y68" "TIEOFF",placed INT_X18Y34 TIEOFF_X33Y68  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X18Y35_TIEOFF_X33Y70" "TIEOFF",placed INT_X18Y35 TIEOFF_X33Y70  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y36_TIEOFF_X33Y72" "TIEOFF",placed INT_X18Y36 TIEOFF_X33Y72  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y37_TIEOFF_X33Y74" "TIEOFF",placed INT_X18Y37 TIEOFF_X33Y74  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y38_TIEOFF_X33Y76" "TIEOFF",placed INT_X18Y38 TIEOFF_X33Y76  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y39_TIEOFF_X33Y78" "TIEOFF",placed INT_X18Y39 TIEOFF_X33Y78  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y40_TIEOFF_X33Y80" "TIEOFF",placed INT_X18Y40 TIEOFF_X33Y80  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y41_TIEOFF_X33Y82" "TIEOFF",placed INT_X18Y41 TIEOFF_X33Y82  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y42_TIEOFF_X33Y84" "TIEOFF",placed INT_X18Y42 TIEOFF_X33Y84  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X18Y43_TIEOFF_X33Y86" "TIEOFF",placed INT_X18Y43 TIEOFF_X33Y86  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y44_TIEOFF_X33Y88" "TIEOFF",placed INT_X18Y44 TIEOFF_X33Y88  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y45_TIEOFF_X33Y90" "TIEOFF",placed INT_X18Y45 TIEOFF_X33Y90  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y46_TIEOFF_X33Y92" "TIEOFF",placed INT_X18Y46 TIEOFF_X33Y92  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y47_TIEOFF_X33Y94" "TIEOFF",placed INT_X18Y47 TIEOFF_X33Y94  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y48_TIEOFF_X33Y96" "TIEOFF",placed INT_X18Y48 TIEOFF_X33Y96  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y49_TIEOFF_X33Y98" "TIEOFF",placed INT_X18Y49 TIEOFF_X33Y98  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y50_TIEOFF_X33Y100" "TIEOFF",placed INT_X18Y50 TIEOFF_X33Y100  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X18Y51_TIEOFF_X33Y102" "TIEOFF",placed INT_X18Y51 TIEOFF_X33Y102  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y52_TIEOFF_X33Y104" "TIEOFF",placed INT_X18Y52 TIEOFF_X33Y104  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y53_TIEOFF_X33Y106" "TIEOFF",placed INT_X18Y53 TIEOFF_X33Y106  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y54_TIEOFF_X33Y108" "TIEOFF",placed INT_X18Y54 TIEOFF_X33Y108  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y55_TIEOFF_X33Y110" "TIEOFF",placed INT_X18Y55 TIEOFF_X33Y110  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y56_TIEOFF_X33Y112" "TIEOFF",placed INT_X18Y56 TIEOFF_X33Y112  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y57_TIEOFF_X33Y114" "TIEOFF",placed INT_X18Y57 TIEOFF_X33Y114  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_INT_X18Y58_TIEOFF_X33Y116" "TIEOFF",placed INT_X18Y58 TIEOFF_X33Y116  ,
  cfg "_NO_USER_LOGIC:: _VCC_SOURCE::HARD1 _VCC_SOURCE::KEEP1 _GND_SOURCE::HARD0
       "
  ;
inst "XDL_DUMMY_INT_X18Y59_TIEOFF_X33Y118" "TIEOFF",placed INT_X18Y59 TIEOFF_X33Y118  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::HARD0 "
  ;
inst "XDL_DUMMY_CLEXM_X19Y17_SLICE_X30Y17" "SLICEM",placed CLEXM_X19Y17 SLICE_X30Y17  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y19_SLICE_X30Y19" "SLICEM",placed CLEXM_X19Y19 SLICE_X30Y19  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y25_SLICE_X30Y25" "SLICEM",placed CLEXM_X19Y25 SLICE_X30Y25  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y32_SLICE_X30Y32" "SLICEM",placed CLEXM_X19Y32 SLICE_X30Y32  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y33_SLICE_X30Y33" "SLICEM",placed CLEXM_X19Y33 SLICE_X30Y33  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y40_SLICE_X30Y40" "SLICEM",placed CLEXM_X19Y40 SLICE_X30Y40  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y41_SLICE_X30Y41" "SLICEM",placed CLEXM_X19Y41 SLICE_X30Y41  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y44_SLICE_X30Y44" "SLICEM",placed CLEXM_X19Y44 SLICE_X30Y44  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y45_SLICE_X30Y45" "SLICEM",placed CLEXM_X19Y45 SLICE_X30Y45  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y48_SLICE_X30Y48" "SLICEM",placed CLEXM_X19Y48 SLICE_X30Y48  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y49_SLICE_X30Y49" "SLICEM",placed CLEXM_X19Y49 SLICE_X30Y49  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y50_SLICE_X30Y50" "SLICEM",placed CLEXM_X19Y50 SLICE_X30Y50  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y51_SLICE_X30Y51" "SLICEM",placed CLEXM_X19Y51 SLICE_X30Y51  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y56_SLICE_X30Y56" "SLICEM",placed CLEXM_X19Y56 SLICE_X30Y56  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y57_SLICE_X30Y57" "SLICEM",placed CLEXM_X19Y57 SLICE_X30Y57  ,
  cfg "_NO_USER_LOGIC::  _ROUTETHROUGH:B:BMUX _GND_SOURCE::B "
  ;
inst "XDL_DUMMY_CLEXM_X19Y58_SLICE_X30Y58" "SLICEM",placed CLEXM_X19Y58 SLICE_X30Y58  ,
  cfg "_NO_USER_LOGIC:: _GND_SOURCE::B "
  ;

#  ================================================
#  The syntax for nets is:
#     net <name> <type>,
#       outpin <inst_name> <inst_pin>,
#       .
#       .
#       inpin <inst_name> <inst_pin>,
#       .
#       .
#       pip <tile> <wire0> <dir> <wire1> , # [<rt>]
#       .
#       .
#       ;
# 
#  There are three available wire types: wire, power and ground.
#  If no type is specified, wire is assumed.
# 
#  Wire indicates that this a normal wire.
#  Power indicates that this net is tied to a DC power source.
#  You can use "power", "vcc" or "vdd" to specify a power net.
# 
#  Ground indicates that this net is tied to ground.
#  You can use "ground", or "gnd" to specify a ground net.
# 
#  The <dir> token will be one of the following:
# 
#     Symbol Description
#     ====== ==========================================
#       ==   Bidirectional, unbuffered.
#       =>   Bidirectional, buffered in one direction.
#       =-   Bidirectional, buffered in both directions.
#       ->   Directional, buffered.
# 
#  No pips exist for unrouted nets.
#  ================================================
net "GLOBAL_LOGIC0_0" gnd, 
  outpin "XDL_DUMMY_INT_X6Y28_TIEOFF_X11Y56" HARD0 ,
  inpin "Mmult_prod5" C0 ,
  inpin "Mmult_prod5" C1 ,
  inpin "Mmult_prod5" C10 ,
  inpin "Mmult_prod5" C11 ,
  inpin "Mmult_prod5" C2 ,
  inpin "Mmult_prod5" C3 ,
  inpin "Mmult_prod5" C4 ,
  inpin "Mmult_prod5" C5 ,
  inpin "Mmult_prod5" C6 ,
  inpin "Mmult_prod5" C7 ,
  inpin "Mmult_prod5" C8 ,
  inpin "Mmult_prod5" C9 ,
  inpin "Mmult_prod5" D0 ,
  inpin "Mmult_prod5" D1 ,
  inpin "Mmult_prod5" D2 ,
  inpin "Mmult_prod5" D3 ,
  inpin "Mmult_prod5" D4 ,
  inpin "Mmult_prod5" D5 ,
  inpin "Mmult_prod5" D6 ,
  inpin "Mmult_prod5" D7 ,
  inpin "Mmult_prod5" D8 ,
  inpin "Mmult_prod5" RSTCARRYIN ,
  inpin "Mmult_prod5" RSTD ,
  pip INT_X6Y28 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y28 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y28 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y28 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y28 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y28 FAN_B -> SR0 , 
  pip INT_X6Y28 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y28 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y28 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y28 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y28 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y28 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y28 GFAN1 -> FAN_B , 
  pip INT_X6Y28 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y28 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y28 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y28 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y28 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y28 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y28 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y28 GND_WIRE -> GFAN0 , 
  pip INT_X6Y28 GND_WIRE -> GFAN1 , 
  pip INT_X6Y28 GND_WIRE -> SR1 , 
  pip INT_X6Y28 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y28 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y28 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y28 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y28 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y28 LOGICIN_B61 -> LOGICIN_B32 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_1" gnd, 
  outpin "XDL_DUMMY_INT_X6Y27_TIEOFF_X11Y54" HARD0 ,
  inpin "Mmult_prod43" A15 ,
  inpin "Mmult_prod43" A16 ,
  inpin "Mmult_prod43" A17 ,
  inpin "Mmult_prod43" RSTA ,
  inpin "Mmult_prod43" RSTB ,
  pip INT_X6Y27 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y27 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y27 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y27 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y27 GND_WIRE -> GFAN1 , 
  pip INT_X6Y27 GND_WIRE -> SR1 , 
  pip INT_X6Y27 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_2" gnd, 
  outpin "XDL_DUMMY_INT_X6Y26_TIEOFF_X11Y52" HARD0 ,
  inpin "Mmult_prod43" B16 ,
  inpin "Mmult_prod43" B17 ,
  inpin "Mmult_prod43" CEA ,
  inpin "Mmult_prod43" CEB ,
  inpin "Mmult_prod43" CEC ,
  inpin "Mmult_prod43" CECARRYIN ,
  inpin "Mmult_prod43" CED ,
  inpin "Mmult_prod43" CEM ,
  inpin "Mmult_prod43" CEOPMODE ,
  inpin "Mmult_prod43" CEP ,
  inpin "Mmult_prod43" CLK ,
  inpin "Mmult_prod43" D16 ,
  inpin "Mmult_prod43" D17 ,
  inpin "Mmult_prod43" OPMODE5 ,
  inpin "Mmult_prod43" OPMODE7 ,
  inpin "Mmult_prod43" RSTC ,
  inpin "Mmult_prod43" RSTM ,
  pip INT_X6Y26 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y26 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y26 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y26 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y26 FAN_B -> SR0 , 
  pip INT_X6Y26 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y26 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y26 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y26 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y26 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y26 GFAN1 -> FAN_B , 
  pip INT_X6Y26 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y26 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y26 GND_WIRE -> GFAN0 , 
  pip INT_X6Y26 GND_WIRE -> GFAN1 , 
  pip INT_X6Y26 GND_WIRE -> SR1 , 
  pip INT_X6Y26 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y26 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y26 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y26 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y26 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y24 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_3" gnd, 
  outpin "XDL_DUMMY_INT_X6Y25_TIEOFF_X11Y50" HARD0 ,
  inpin "Mmult_prod43" B10 ,
  inpin "Mmult_prod43" B11 ,
  inpin "Mmult_prod43" B12 ,
  inpin "Mmult_prod43" B13 ,
  inpin "Mmult_prod43" B14 ,
  inpin "Mmult_prod43" B15 ,
  inpin "Mmult_prod43" B9 ,
  inpin "Mmult_prod43" D10 ,
  inpin "Mmult_prod43" D11 ,
  inpin "Mmult_prod43" D12 ,
  inpin "Mmult_prod43" D13 ,
  inpin "Mmult_prod43" D14 ,
  inpin "Mmult_prod43" D15 ,
  inpin "Mmult_prod43" D9 ,
  inpin "Mmult_prod43" OPMODE1 ,
  inpin "Mmult_prod43" OPMODE4 ,
  inpin "Mmult_prod43" OPMODE6 ,
  inpin "Mmult_prod43" RSTOPMODE ,
  inpin "Mmult_prod43" RSTP ,
  pip INT_X6Y25 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y25 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y25 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y25 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y25 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y25 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y25 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y25 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y25 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y25 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y25 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y25 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y25 GND_WIRE -> GFAN0 , 
  pip INT_X6Y25 GND_WIRE -> GFAN1 , 
  pip INT_X6Y25 GND_WIRE -> SR1 , 
  pip INT_X6Y25 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y25 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y25 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y25 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y25 LOGICIN_B43 -> SR0 , 
  pip INT_X6Y25 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y25 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y25 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y25 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y25 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_4" gnd, 
  outpin "XDL_DUMMY_INT_X6Y24_TIEOFF_X11Y48" HARD0 ,
  inpin "Mmult_prod43" B0 ,
  inpin "Mmult_prod43" B1 ,
  inpin "Mmult_prod43" B2 ,
  inpin "Mmult_prod43" B3 ,
  inpin "Mmult_prod43" B4 ,
  inpin "Mmult_prod43" B5 ,
  inpin "Mmult_prod43" B6 ,
  inpin "Mmult_prod43" B7 ,
  inpin "Mmult_prod43" D0 ,
  inpin "Mmult_prod43" D1 ,
  inpin "Mmult_prod43" D2 ,
  inpin "Mmult_prod43" D3 ,
  inpin "Mmult_prod43" D4 ,
  inpin "Mmult_prod43" D5 ,
  inpin "Mmult_prod43" D8 ,
  inpin "Mmult_prod43" RSTCARRYIN ,
  inpin "Mmult_prod43" RSTD ,
  pip INT_X6Y24 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y24 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y24 FAN_B -> SR0 , 
  pip INT_X6Y24 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y24 GFAN0 -> LOGICIN_B38 , 
  pip INT_X6Y24 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y24 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y24 GFAN1 -> FAN_B , 
  pip INT_X6Y24 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y24 GFAN1 -> LOGICIN_B29 , 
  pip INT_X6Y24 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y24 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y24 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y24 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y24 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y24 GND_WIRE -> GFAN0 , 
  pip INT_X6Y24 GND_WIRE -> GFAN1 , 
  pip INT_X6Y24 GND_WIRE -> SR1 , 
  pip INT_X6Y24 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X6Y24 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y24 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y24 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y24 LOGICIN_B61 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_5" gnd, 
  outpin "XDL_DUMMY_INT_X6Y23_TIEOFF_X11Y46" HARD0 ,
  inpin "Mmult_prod42" A17 ,
  inpin "Mmult_prod42" C36 ,
  inpin "Mmult_prod42" C37 ,
  inpin "Mmult_prod42" C38 ,
  inpin "Mmult_prod42" C39 ,
  inpin "Mmult_prod42" C40 ,
  inpin "Mmult_prod42" C41 ,
  inpin "Mmult_prod42" C42 ,
  inpin "Mmult_prod42" C43 ,
  inpin "Mmult_prod42" C44 ,
  inpin "Mmult_prod42" C45 ,
  inpin "Mmult_prod42" C46 ,
  inpin "Mmult_prod42" C47 ,
  inpin "Mmult_prod42" RSTA ,
  inpin "Mmult_prod42" RSTB ,
  pip INT_X6Y23 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y23 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y23 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y23 FAN_B -> SR0 , 
  pip INT_X6Y23 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y23 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y23 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y23 GFAN1 -> FAN_B , 
  pip INT_X6Y23 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y23 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y23 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y23 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y23 GND_WIRE -> GFAN0 , 
  pip INT_X6Y23 GND_WIRE -> GFAN1 , 
  pip INT_X6Y23 GND_WIRE -> SR1 , 
  pip INT_X6Y23 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y23 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y23 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X6Y23 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y23 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y23 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_6" gnd, 
  outpin "XDL_DUMMY_INT_X6Y22_TIEOFF_X11Y44" HARD0 ,
  inpin "Mmult_prod42" B16 ,
  inpin "Mmult_prod42" B17 ,
  inpin "Mmult_prod42" C24 ,
  inpin "Mmult_prod42" C25 ,
  inpin "Mmult_prod42" C26 ,
  inpin "Mmult_prod42" C27 ,
  inpin "Mmult_prod42" C28 ,
  inpin "Mmult_prod42" C29 ,
  inpin "Mmult_prod42" C30 ,
  inpin "Mmult_prod42" C31 ,
  inpin "Mmult_prod42" C32 ,
  inpin "Mmult_prod42" C33 ,
  inpin "Mmult_prod42" C34 ,
  inpin "Mmult_prod42" C35 ,
  inpin "Mmult_prod42" CEA ,
  inpin "Mmult_prod42" CEB ,
  inpin "Mmult_prod42" CEC ,
  inpin "Mmult_prod42" CECARRYIN ,
  inpin "Mmult_prod42" CED ,
  inpin "Mmult_prod42" CEM ,
  inpin "Mmult_prod42" CEOPMODE ,
  inpin "Mmult_prod42" CEP ,
  inpin "Mmult_prod42" CLK ,
  inpin "Mmult_prod42" D16 ,
  inpin "Mmult_prod42" D17 ,
  inpin "Mmult_prod42" OPMODE3 ,
  inpin "Mmult_prod42" OPMODE5 ,
  inpin "Mmult_prod42" OPMODE7 ,
  inpin "Mmult_prod42" RSTC ,
  inpin "Mmult_prod42" RSTM ,
  pip INT_X6Y22 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y22 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y22 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y22 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y22 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y22 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y22 FAN_B -> SR0 , 
  pip INT_X6Y22 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y22 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y22 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y22 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y22 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y22 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y22 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y22 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y22 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y22 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y22 GFAN1 -> FAN_B , 
  pip INT_X6Y22 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y22 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y22 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y22 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y22 GND_WIRE -> GFAN0 , 
  pip INT_X6Y22 GND_WIRE -> GFAN1 , 
  pip INT_X6Y22 GND_WIRE -> SR1 , 
  pip INT_X6Y22 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y22 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X6Y22 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y22 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X6Y22 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y22 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y22 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y22 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y22 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y22 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y22 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y22 LOGICIN_B53 -> LOGICIN_B48 , 
  pip MACCSITE2_X6Y20 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_7" gnd, 
  outpin "XDL_DUMMY_INT_X6Y21_TIEOFF_X11Y42" HARD0 ,
  inpin "Mmult_prod42" B15 ,
  inpin "Mmult_prod42" C12 ,
  inpin "Mmult_prod42" C13 ,
  inpin "Mmult_prod42" C14 ,
  inpin "Mmult_prod42" C15 ,
  inpin "Mmult_prod42" C16 ,
  inpin "Mmult_prod42" C17 ,
  inpin "Mmult_prod42" C18 ,
  inpin "Mmult_prod42" C19 ,
  inpin "Mmult_prod42" C20 ,
  inpin "Mmult_prod42" C21 ,
  inpin "Mmult_prod42" C22 ,
  inpin "Mmult_prod42" C23 ,
  inpin "Mmult_prod42" D10 ,
  inpin "Mmult_prod42" D11 ,
  inpin "Mmult_prod42" D12 ,
  inpin "Mmult_prod42" D13 ,
  inpin "Mmult_prod42" D14 ,
  inpin "Mmult_prod42" D15 ,
  inpin "Mmult_prod42" D9 ,
  inpin "Mmult_prod42" OPMODE1 ,
  inpin "Mmult_prod42" OPMODE4 ,
  inpin "Mmult_prod42" OPMODE6 ,
  inpin "Mmult_prod42" RSTOPMODE ,
  inpin "Mmult_prod42" RSTP ,
  pip INT_X6Y21 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y21 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y21 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y21 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y21 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y21 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y21 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y21 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y21 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y21 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y21 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y21 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y21 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y21 GND_WIRE -> GFAN0 , 
  pip INT_X6Y21 GND_WIRE -> GFAN1 , 
  pip INT_X6Y21 GND_WIRE -> SR1 , 
  pip INT_X6Y21 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X6Y21 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X6Y21 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y21 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y21 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X6Y21 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y21 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y21 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y21 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y21 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y21 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y21 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y21 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y21 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X6Y21 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X6Y21 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_8" gnd, 
  outpin "XDL_DUMMY_INT_X6Y20_TIEOFF_X11Y40" HARD0 ,
  inpin "Mmult_prod42" C0 ,
  inpin "Mmult_prod42" C1 ,
  inpin "Mmult_prod42" C10 ,
  inpin "Mmult_prod42" C11 ,
  inpin "Mmult_prod42" C2 ,
  inpin "Mmult_prod42" C3 ,
  inpin "Mmult_prod42" C4 ,
  inpin "Mmult_prod42" C5 ,
  inpin "Mmult_prod42" C6 ,
  inpin "Mmult_prod42" C7 ,
  inpin "Mmult_prod42" C8 ,
  inpin "Mmult_prod42" C9 ,
  inpin "Mmult_prod42" D0 ,
  inpin "Mmult_prod42" D1 ,
  inpin "Mmult_prod42" D2 ,
  inpin "Mmult_prod42" D3 ,
  inpin "Mmult_prod42" D4 ,
  inpin "Mmult_prod42" D5 ,
  inpin "Mmult_prod42" D6 ,
  inpin "Mmult_prod42" D7 ,
  inpin "Mmult_prod42" D8 ,
  inpin "Mmult_prod42" RSTCARRYIN ,
  inpin "Mmult_prod42" RSTD ,
  pip INT_X6Y20 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y20 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y20 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y20 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y20 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y20 FAN_B -> SR0 , 
  pip INT_X6Y20 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y20 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y20 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y20 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y20 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y20 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y20 GFAN1 -> FAN_B , 
  pip INT_X6Y20 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y20 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y20 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y20 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y20 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y20 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y20 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y20 GND_WIRE -> GFAN0 , 
  pip INT_X6Y20 GND_WIRE -> GFAN1 , 
  pip INT_X6Y20 GND_WIRE -> SR1 , 
  pip INT_X6Y20 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y20 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y20 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y20 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y20 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y20 LOGICIN_B61 -> LOGICIN_B32 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_9" gnd, 
  outpin "XDL_DUMMY_INT_X6Y19_TIEOFF_X11Y38" HARD0 ,
  inpin "Mmult_prod41" A15 ,
  inpin "Mmult_prod41" A16 ,
  inpin "Mmult_prod41" A17 ,
  inpin "Mmult_prod41" RSTB ,
  pip INT_X6Y19 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y19 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y19 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y19 GND_WIRE -> GFAN1 , 
  pip INT_X6Y19 GND_WIRE -> SR1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_10" gnd, 
  outpin "XDL_DUMMY_INT_X6Y30_TIEOFF_X11Y60" HARD0 ,
  inpin "Mmult_prod5" B17 ,
  inpin "Mmult_prod5" C24 ,
  inpin "Mmult_prod5" C25 ,
  inpin "Mmult_prod5" C26 ,
  inpin "Mmult_prod5" C27 ,
  inpin "Mmult_prod5" C28 ,
  inpin "Mmult_prod5" C29 ,
  inpin "Mmult_prod5" C30 ,
  inpin "Mmult_prod5" C31 ,
  inpin "Mmult_prod5" C32 ,
  inpin "Mmult_prod5" C33 ,
  inpin "Mmult_prod5" C34 ,
  inpin "Mmult_prod5" C35 ,
  inpin "Mmult_prod5" CEA ,
  inpin "Mmult_prod5" CEB ,
  inpin "Mmult_prod5" CEC ,
  inpin "Mmult_prod5" CECARRYIN ,
  inpin "Mmult_prod5" CED ,
  inpin "Mmult_prod5" CEM ,
  inpin "Mmult_prod5" CEOPMODE ,
  inpin "Mmult_prod5" CEP ,
  inpin "Mmult_prod5" CLK ,
  inpin "Mmult_prod5" D16 ,
  inpin "Mmult_prod5" D17 ,
  inpin "Mmult_prod5" OPMODE2 ,
  inpin "Mmult_prod5" OPMODE3 ,
  inpin "Mmult_prod5" OPMODE5 ,
  inpin "Mmult_prod5" OPMODE7 ,
  inpin "Mmult_prod5" RSTC ,
  inpin "Mmult_prod5" RSTM ,
  pip INT_X6Y30 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y30 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y30 FAN_B -> SR0 , 
  pip INT_X6Y30 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y30 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y30 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y30 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y30 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y30 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y30 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y30 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y30 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y30 GFAN1 -> FAN_B , 
  pip INT_X6Y30 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y30 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y30 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y30 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y30 GND_WIRE -> GFAN0 , 
  pip INT_X6Y30 GND_WIRE -> GFAN1 , 
  pip INT_X6Y30 GND_WIRE -> SR1 , 
  pip INT_X6Y30 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y30 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X6Y30 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y30 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X6Y30 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y30 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y30 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y30 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y30 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y30 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X6Y30 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y30 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y30 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y30 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y30 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y30 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y30 LOGICIN_B53 -> LOGICIN_B48 , 
  pip MACCSITE2_X6Y28 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_11" gnd, 
  outpin "XDL_DUMMY_INT_X6Y18_TIEOFF_X11Y36" HARD0 ,
  inpin "Mmult_prod41" B16 ,
  inpin "Mmult_prod41" B17 ,
  inpin "Mmult_prod41" CEA ,
  inpin "Mmult_prod41" CEB ,
  inpin "Mmult_prod41" CEC ,
  inpin "Mmult_prod41" CECARRYIN ,
  inpin "Mmult_prod41" CED ,
  inpin "Mmult_prod41" CEM ,
  inpin "Mmult_prod41" CEOPMODE ,
  inpin "Mmult_prod41" CEP ,
  inpin "Mmult_prod41" CLK ,
  inpin "Mmult_prod41" D16 ,
  inpin "Mmult_prod41" D17 ,
  inpin "Mmult_prod41" OPMODE5 ,
  inpin "Mmult_prod41" OPMODE7 ,
  inpin "Mmult_prod41" RSTC ,
  inpin "Mmult_prod41" RSTM ,
  pip INT_X6Y18 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y18 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y18 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y18 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y18 FAN_B -> SR0 , 
  pip INT_X6Y18 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y18 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y18 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y18 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y18 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y18 GFAN1 -> FAN_B , 
  pip INT_X6Y18 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y18 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y18 GND_WIRE -> GFAN0 , 
  pip INT_X6Y18 GND_WIRE -> GFAN1 , 
  pip INT_X6Y18 GND_WIRE -> SR1 , 
  pip INT_X6Y18 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y18 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y18 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y18 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y18 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y16 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_12" gnd, 
  outpin "XDL_DUMMY_INT_X6Y17_TIEOFF_X11Y34" HARD0 ,
  inpin "Mmult_prod41" B10 ,
  inpin "Mmult_prod41" B11 ,
  inpin "Mmult_prod41" B12 ,
  inpin "Mmult_prod41" B13 ,
  inpin "Mmult_prod41" B14 ,
  inpin "Mmult_prod41" B15 ,
  inpin "Mmult_prod41" B9 ,
  inpin "Mmult_prod41" D10 ,
  inpin "Mmult_prod41" D11 ,
  inpin "Mmult_prod41" D12 ,
  inpin "Mmult_prod41" D13 ,
  inpin "Mmult_prod41" D14 ,
  inpin "Mmult_prod41" D15 ,
  inpin "Mmult_prod41" D9 ,
  inpin "Mmult_prod41" OPMODE1 ,
  inpin "Mmult_prod41" OPMODE4 ,
  inpin "Mmult_prod41" OPMODE6 ,
  inpin "Mmult_prod41" RSTOPMODE ,
  inpin "Mmult_prod41" RSTP ,
  pip INT_X6Y17 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y17 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y17 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y17 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y17 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y17 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y17 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y17 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y17 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y17 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y17 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y17 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y17 GND_WIRE -> GFAN0 , 
  pip INT_X6Y17 GND_WIRE -> GFAN1 , 
  pip INT_X6Y17 GND_WIRE -> SR1 , 
  pip INT_X6Y17 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y17 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y17 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y17 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y17 LOGICIN_B43 -> SR0 , 
  pip INT_X6Y17 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y17 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y17 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y17 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y17 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_13" gnd, 
  outpin "XDL_DUMMY_INT_X6Y16_TIEOFF_X11Y32" HARD0 ,
  inpin "Mmult_prod41" B0 ,
  inpin "Mmult_prod41" B1 ,
  inpin "Mmult_prod41" B2 ,
  inpin "Mmult_prod41" B3 ,
  inpin "Mmult_prod41" B4 ,
  inpin "Mmult_prod41" B5 ,
  inpin "Mmult_prod41" B6 ,
  inpin "Mmult_prod41" B7 ,
  inpin "Mmult_prod41" D0 ,
  inpin "Mmult_prod41" D1 ,
  inpin "Mmult_prod41" D2 ,
  inpin "Mmult_prod41" D3 ,
  inpin "Mmult_prod41" D4 ,
  inpin "Mmult_prod41" D5 ,
  inpin "Mmult_prod41" D8 ,
  inpin "Mmult_prod41" RSTCARRYIN ,
  inpin "Mmult_prod41" RSTD ,
  pip INT_X6Y16 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y16 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y16 FAN_B -> SR0 , 
  pip INT_X6Y16 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y16 GFAN0 -> LOGICIN_B38 , 
  pip INT_X6Y16 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y16 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y16 GFAN1 -> FAN_B , 
  pip INT_X6Y16 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y16 GFAN1 -> LOGICIN_B29 , 
  pip INT_X6Y16 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y16 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y16 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y16 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y16 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y16 GND_WIRE -> GFAN0 , 
  pip INT_X6Y16 GND_WIRE -> GFAN1 , 
  pip INT_X6Y16 GND_WIRE -> SR1 , 
  pip INT_X6Y16 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X6Y16 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y16 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y16 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y16 LOGICIN_B61 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_14" gnd, 
  outpin "XDL_DUMMY_INT_X6Y15_TIEOFF_X11Y30" HARD0 ,
  inpin "Mmult_prod4" A17 ,
  inpin "Mmult_prod4" C36 ,
  inpin "Mmult_prod4" C37 ,
  inpin "Mmult_prod4" C38 ,
  inpin "Mmult_prod4" C39 ,
  inpin "Mmult_prod4" C40 ,
  inpin "Mmult_prod4" C41 ,
  inpin "Mmult_prod4" C42 ,
  inpin "Mmult_prod4" C43 ,
  inpin "Mmult_prod4" C44 ,
  inpin "Mmult_prod4" C45 ,
  inpin "Mmult_prod4" C46 ,
  inpin "Mmult_prod4" C47 ,
  inpin "Mmult_prod4" RSTA ,
  inpin "Mmult_prod4" RSTB ,
  pip INT_X6Y15 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y15 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y15 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y15 FAN_B -> SR0 , 
  pip INT_X6Y15 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y15 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y15 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y15 GFAN1 -> FAN_B , 
  pip INT_X6Y15 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y15 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y15 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y15 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y15 GND_WIRE -> GFAN0 , 
  pip INT_X6Y15 GND_WIRE -> GFAN1 , 
  pip INT_X6Y15 GND_WIRE -> SR1 , 
  pip INT_X6Y15 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y15 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y15 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X6Y15 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y15 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y15 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_15" gnd, 
  outpin "XDL_DUMMY_INT_X6Y14_TIEOFF_X11Y28" HARD0 ,
  inpin "Mmult_prod4" B17 ,
  inpin "Mmult_prod4" C24 ,
  inpin "Mmult_prod4" C25 ,
  inpin "Mmult_prod4" C26 ,
  inpin "Mmult_prod4" C27 ,
  inpin "Mmult_prod4" C28 ,
  inpin "Mmult_prod4" C29 ,
  inpin "Mmult_prod4" C30 ,
  inpin "Mmult_prod4" C31 ,
  inpin "Mmult_prod4" C32 ,
  inpin "Mmult_prod4" C33 ,
  inpin "Mmult_prod4" C34 ,
  inpin "Mmult_prod4" C35 ,
  inpin "Mmult_prod4" CEA ,
  inpin "Mmult_prod4" CEB ,
  inpin "Mmult_prod4" CEC ,
  inpin "Mmult_prod4" CECARRYIN ,
  inpin "Mmult_prod4" CED ,
  inpin "Mmult_prod4" CEM ,
  inpin "Mmult_prod4" CEOPMODE ,
  inpin "Mmult_prod4" CEP ,
  inpin "Mmult_prod4" CLK ,
  inpin "Mmult_prod4" D14 ,
  inpin "Mmult_prod4" D16 ,
  inpin "Mmult_prod4" D17 ,
  inpin "Mmult_prod4" OPMODE2 ,
  inpin "Mmult_prod4" OPMODE3 ,
  inpin "Mmult_prod4" OPMODE5 ,
  inpin "Mmult_prod4" OPMODE7 ,
  inpin "Mmult_prod4" RSTC ,
  inpin "Mmult_prod4" RSTM ,
  pip INT_X6Y13 LOGICIN_S44 -> LOGICIN_B2 , 
  pip INT_X6Y14 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y14 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y14 FAN_B -> SR0 , 
  pip INT_X6Y14 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y14 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y14 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y14 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y14 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y14 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y14 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y14 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y14 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y14 GFAN1 -> FAN_B , 
  pip INT_X6Y14 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y14 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y14 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y14 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y14 GND_WIRE -> GFAN0 , 
  pip INT_X6Y14 GND_WIRE -> GFAN1 , 
  pip INT_X6Y14 GND_WIRE -> SR1 , 
  pip INT_X6Y14 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y14 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X6Y14 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y14 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X6Y14 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y14 LOGICIN_B44 -> LOGICIN44 , 
  pip INT_X6Y14 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y14 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y14 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y14 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y14 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X6Y14 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y14 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y14 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y14 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y14 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y14 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y14 LOGICIN_B53 -> LOGICIN_B48 , 
  pip MACCSITE2_X6Y12 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_16" gnd, 
  outpin "XDL_DUMMY_INT_X6Y13_TIEOFF_X11Y26" HARD0 ,
  inpin "Mmult_prod4" C12 ,
  inpin "Mmult_prod4" C13 ,
  inpin "Mmult_prod4" C14 ,
  inpin "Mmult_prod4" C15 ,
  inpin "Mmult_prod4" C16 ,
  inpin "Mmult_prod4" C17 ,
  inpin "Mmult_prod4" C18 ,
  inpin "Mmult_prod4" C19 ,
  inpin "Mmult_prod4" C20 ,
  inpin "Mmult_prod4" C22 ,
  inpin "Mmult_prod4" C23 ,
  inpin "Mmult_prod4" D10 ,
  inpin "Mmult_prod4" D11 ,
  inpin "Mmult_prod4" D12 ,
  inpin "Mmult_prod4" D13 ,
  inpin "Mmult_prod4" D15 ,
  inpin "Mmult_prod4" D9 ,
  inpin "Mmult_prod4" OPMODE1 ,
  inpin "Mmult_prod4" OPMODE4 ,
  inpin "Mmult_prod4" OPMODE6 ,
  inpin "Mmult_prod4" RSTOPMODE ,
  inpin "Mmult_prod4" RSTP ,
  pip INT_X6Y13 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y13 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y13 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y13 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y13 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y13 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y13 GFAN0 =- LOGICIN_B6 , 
  pip INT_X6Y13 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y13 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y13 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y13 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y13 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y13 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y13 GND_WIRE -> GFAN0 , 
  pip INT_X6Y13 GND_WIRE -> GFAN1 , 
  pip INT_X6Y13 GND_WIRE -> SR1 , 
  pip INT_X6Y13 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X6Y13 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y13 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y13 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y13 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y13 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y13 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y13 LOGICIN_B6 -> LOGICIN_B58 , 
  pip INT_X6Y13 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y13 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y13 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X6Y13 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X6Y13 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_17" gnd, 
  outpin "XDL_DUMMY_INT_X6Y12_TIEOFF_X11Y24" HARD0 ,
  inpin "Mmult_prod4" C0 ,
  inpin "Mmult_prod4" C1 ,
  inpin "Mmult_prod4" C10 ,
  inpin "Mmult_prod4" C11 ,
  inpin "Mmult_prod4" C2 ,
  inpin "Mmult_prod4" C3 ,
  inpin "Mmult_prod4" C4 ,
  inpin "Mmult_prod4" C5 ,
  inpin "Mmult_prod4" C6 ,
  inpin "Mmult_prod4" C7 ,
  inpin "Mmult_prod4" C8 ,
  inpin "Mmult_prod4" C9 ,
  inpin "Mmult_prod4" D0 ,
  inpin "Mmult_prod4" D1 ,
  inpin "Mmult_prod4" D2 ,
  inpin "Mmult_prod4" D3 ,
  inpin "Mmult_prod4" D4 ,
  inpin "Mmult_prod4" D5 ,
  inpin "Mmult_prod4" D6 ,
  inpin "Mmult_prod4" D7 ,
  inpin "Mmult_prod4" D8 ,
  inpin "Mmult_prod4" RSTCARRYIN ,
  inpin "Mmult_prod4" RSTD ,
  pip INT_X6Y12 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y12 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y12 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y12 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y12 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y12 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y12 GFAN0 =- LOGICIN_B6 , 
  pip INT_X6Y12 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y12 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y12 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y12 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y12 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y12 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y12 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y12 GND_WIRE -> GFAN0 , 
  pip INT_X6Y12 GND_WIRE -> GFAN1 , 
  pip INT_X6Y12 GND_WIRE -> SR1 , 
  pip INT_X6Y12 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y12 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y12 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y12 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y12 LOGICIN_B6 -> LOGICIN_B17 , 
  pip INT_X6Y12 LOGICIN_B6 -> LOGICIN_B4 , 
  pip INT_X6Y12 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y12 LOGICIN_B6 -> LOGICIN_B57 , 
  pip INT_X6Y12 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y12 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y12 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X6Y12 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y12 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_18" gnd, 
  outpin "XDL_DUMMY_INT_X6Y29_TIEOFF_X11Y58" HARD0 ,
  inpin "Mmult_prod5" C12 ,
  inpin "Mmult_prod5" C13 ,
  inpin "Mmult_prod5" C14 ,
  inpin "Mmult_prod5" C15 ,
  inpin "Mmult_prod5" C16 ,
  inpin "Mmult_prod5" C17 ,
  inpin "Mmult_prod5" C18 ,
  inpin "Mmult_prod5" C19 ,
  inpin "Mmult_prod5" C20 ,
  inpin "Mmult_prod5" C21 ,
  inpin "Mmult_prod5" C22 ,
  inpin "Mmult_prod5" C23 ,
  inpin "Mmult_prod5" D10 ,
  inpin "Mmult_prod5" D11 ,
  inpin "Mmult_prod5" D12 ,
  inpin "Mmult_prod5" D13 ,
  inpin "Mmult_prod5" D14 ,
  inpin "Mmult_prod5" D15 ,
  inpin "Mmult_prod5" D9 ,
  inpin "Mmult_prod5" OPMODE1 ,
  inpin "Mmult_prod5" OPMODE4 ,
  inpin "Mmult_prod5" OPMODE6 ,
  inpin "Mmult_prod5" RSTOPMODE ,
  inpin "Mmult_prod5" RSTP ,
  pip INT_X6Y29 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y29 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y29 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y29 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y29 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y29 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y29 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y29 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y29 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y29 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y29 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y29 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y29 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y29 GND_WIRE -> GFAN0 , 
  pip INT_X6Y29 GND_WIRE -> GFAN1 , 
  pip INT_X6Y29 GND_WIRE -> SR1 , 
  pip INT_X6Y29 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X6Y29 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X6Y29 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y29 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X6Y29 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y29 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y29 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y29 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y29 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y29 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y29 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y29 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y29 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X6Y29 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X6Y29 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_19" gnd, 
  outpin "XDL_DUMMY_INT_X6Y31_TIEOFF_X11Y62" HARD0 ,
  inpin "Mmult_prod5" A17 ,
  inpin "Mmult_prod5" C36 ,
  inpin "Mmult_prod5" C37 ,
  inpin "Mmult_prod5" C38 ,
  inpin "Mmult_prod5" C39 ,
  inpin "Mmult_prod5" C40 ,
  inpin "Mmult_prod5" C41 ,
  inpin "Mmult_prod5" C42 ,
  inpin "Mmult_prod5" C43 ,
  inpin "Mmult_prod5" C44 ,
  inpin "Mmult_prod5" C45 ,
  inpin "Mmult_prod5" C46 ,
  inpin "Mmult_prod5" C47 ,
  inpin "Mmult_prod5" RSTA ,
  inpin "Mmult_prod5" RSTB ,
  pip INT_X6Y31 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y31 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y31 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y31 FAN_B -> SR0 , 
  pip INT_X6Y31 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y31 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y31 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y31 GFAN1 -> FAN_B , 
  pip INT_X6Y31 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y31 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y31 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y31 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y31 GND_WIRE -> GFAN0 , 
  pip INT_X6Y31 GND_WIRE -> GFAN1 , 
  pip INT_X6Y31 GND_WIRE -> SR1 , 
  pip INT_X6Y31 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y31 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y31 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X6Y31 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y31 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y31 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y28 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_20" gnd, 
  outpin "XDL_DUMMY_INT_X6Y35_TIEOFF_X11Y70" HARD0 ,
  inpin "Mmult_prod51" A15 ,
  inpin "Mmult_prod51" A16 ,
  inpin "Mmult_prod51" A17 ,
  inpin "Mmult_prod51" RSTA ,
  inpin "Mmult_prod51" RSTB ,
  pip INT_X6Y35 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y35 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y35 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y35 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y35 GND_WIRE -> GFAN1 , 
  pip INT_X6Y35 GND_WIRE -> SR1 , 
  pip INT_X6Y35 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_21" gnd, 
  outpin "XDL_DUMMY_INT_X6Y36_TIEOFF_X11Y72" HARD0 ,
  inpin "Mmult_prod52" C0 ,
  inpin "Mmult_prod52" C1 ,
  inpin "Mmult_prod52" C10 ,
  inpin "Mmult_prod52" C11 ,
  inpin "Mmult_prod52" C2 ,
  inpin "Mmult_prod52" C3 ,
  inpin "Mmult_prod52" C4 ,
  inpin "Mmult_prod52" C5 ,
  inpin "Mmult_prod52" C6 ,
  inpin "Mmult_prod52" C7 ,
  inpin "Mmult_prod52" C8 ,
  inpin "Mmult_prod52" C9 ,
  inpin "Mmult_prod52" D0 ,
  inpin "Mmult_prod52" D1 ,
  inpin "Mmult_prod52" D2 ,
  inpin "Mmult_prod52" D3 ,
  inpin "Mmult_prod52" D4 ,
  inpin "Mmult_prod52" D5 ,
  inpin "Mmult_prod52" D6 ,
  inpin "Mmult_prod52" D7 ,
  inpin "Mmult_prod52" D8 ,
  inpin "Mmult_prod52" RSTCARRYIN ,
  inpin "Mmult_prod52" RSTD ,
  pip INT_X6Y36 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y36 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y36 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y36 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y36 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y36 FAN_B -> SR0 , 
  pip INT_X6Y36 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y36 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y36 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y36 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y36 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y36 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y36 GFAN1 -> FAN_B , 
  pip INT_X6Y36 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y36 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y36 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y36 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y36 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y36 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y36 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y36 GND_WIRE -> GFAN0 , 
  pip INT_X6Y36 GND_WIRE -> GFAN1 , 
  pip INT_X6Y36 GND_WIRE -> SR1 , 
  pip INT_X6Y36 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y36 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y36 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y36 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y36 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y36 LOGICIN_B61 -> LOGICIN_B32 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_22" gnd, 
  outpin "XDL_DUMMY_INT_X6Y37_TIEOFF_X11Y74" HARD0 ,
  inpin "Mmult_prod52" B15 ,
  inpin "Mmult_prod52" C12 ,
  inpin "Mmult_prod52" C13 ,
  inpin "Mmult_prod52" C14 ,
  inpin "Mmult_prod52" C15 ,
  inpin "Mmult_prod52" C16 ,
  inpin "Mmult_prod52" C17 ,
  inpin "Mmult_prod52" C18 ,
  inpin "Mmult_prod52" C19 ,
  inpin "Mmult_prod52" C20 ,
  inpin "Mmult_prod52" C21 ,
  inpin "Mmult_prod52" C22 ,
  inpin "Mmult_prod52" C23 ,
  inpin "Mmult_prod52" D10 ,
  inpin "Mmult_prod52" D11 ,
  inpin "Mmult_prod52" D12 ,
  inpin "Mmult_prod52" D13 ,
  inpin "Mmult_prod52" D14 ,
  inpin "Mmult_prod52" D15 ,
  inpin "Mmult_prod52" D9 ,
  inpin "Mmult_prod52" OPMODE1 ,
  inpin "Mmult_prod52" OPMODE4 ,
  inpin "Mmult_prod52" OPMODE6 ,
  inpin "Mmult_prod52" RSTOPMODE ,
  inpin "Mmult_prod52" RSTP ,
  pip INT_X6Y37 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y37 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y37 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y37 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y37 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y37 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y37 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y37 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y37 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y37 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y37 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y37 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y37 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y37 GND_WIRE -> GFAN0 , 
  pip INT_X6Y37 GND_WIRE -> GFAN1 , 
  pip INT_X6Y37 GND_WIRE -> SR1 , 
  pip INT_X6Y37 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X6Y37 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X6Y37 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y37 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y37 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X6Y37 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y37 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y37 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y37 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y37 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y37 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y37 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y37 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y37 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X6Y37 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X6Y37 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_23" gnd, 
  outpin "XDL_DUMMY_INT_X6Y38_TIEOFF_X11Y76" HARD0 ,
  inpin "Mmult_prod52" B16 ,
  inpin "Mmult_prod52" B17 ,
  inpin "Mmult_prod52" C24 ,
  inpin "Mmult_prod52" C25 ,
  inpin "Mmult_prod52" C26 ,
  inpin "Mmult_prod52" C27 ,
  inpin "Mmult_prod52" C28 ,
  inpin "Mmult_prod52" C29 ,
  inpin "Mmult_prod52" C30 ,
  inpin "Mmult_prod52" C31 ,
  inpin "Mmult_prod52" C32 ,
  inpin "Mmult_prod52" C33 ,
  inpin "Mmult_prod52" C34 ,
  inpin "Mmult_prod52" C35 ,
  inpin "Mmult_prod52" CEA ,
  inpin "Mmult_prod52" CEB ,
  inpin "Mmult_prod52" CEC ,
  inpin "Mmult_prod52" CECARRYIN ,
  inpin "Mmult_prod52" CED ,
  inpin "Mmult_prod52" CEM ,
  inpin "Mmult_prod52" CEOPMODE ,
  inpin "Mmult_prod52" CEP ,
  inpin "Mmult_prod52" CLK ,
  inpin "Mmult_prod52" D16 ,
  inpin "Mmult_prod52" D17 ,
  inpin "Mmult_prod52" OPMODE3 ,
  inpin "Mmult_prod52" OPMODE5 ,
  inpin "Mmult_prod52" OPMODE7 ,
  inpin "Mmult_prod52" RSTC ,
  inpin "Mmult_prod52" RSTM ,
  pip INT_X6Y38 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y38 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y38 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y38 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y38 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y38 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y38 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y38 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y38 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y38 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y38 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y38 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y38 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y38 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y38 GND_WIRE -> GFAN0 , 
  pip INT_X6Y38 GND_WIRE -> GFAN1 , 
  pip INT_X6Y38 GND_WIRE -> SR1 , 
  pip INT_X6Y38 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y38 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X6Y38 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y38 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X6Y38 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y38 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X6Y38 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y38 LOGICIN_B43 -> SR0 , 
  pip INT_X6Y38 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y38 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y38 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y38 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y38 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y38 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y38 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y38 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y38 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y38 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y38 LOGICIN_B53 -> LOGICIN_B48 , 
  pip MACCSITE2_X6Y36 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_24" gnd, 
  outpin "XDL_DUMMY_INT_X6Y39_TIEOFF_X11Y78" HARD0 ,
  inpin "Mmult_prod52" A17 ,
  inpin "Mmult_prod52" C36 ,
  inpin "Mmult_prod52" C37 ,
  inpin "Mmult_prod52" C38 ,
  inpin "Mmult_prod52" C39 ,
  inpin "Mmult_prod52" C40 ,
  inpin "Mmult_prod52" C41 ,
  inpin "Mmult_prod52" C42 ,
  inpin "Mmult_prod52" C43 ,
  inpin "Mmult_prod52" C44 ,
  inpin "Mmult_prod52" C45 ,
  inpin "Mmult_prod52" C46 ,
  inpin "Mmult_prod52" C47 ,
  inpin "Mmult_prod52" RSTA ,
  inpin "Mmult_prod52" RSTB ,
  pip INT_X6Y39 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y39 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y39 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y39 FAN_B -> SR0 , 
  pip INT_X6Y39 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y39 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y39 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y39 GFAN1 -> FAN_B , 
  pip INT_X6Y39 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y39 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y39 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y39 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y39 GND_WIRE -> GFAN0 , 
  pip INT_X6Y39 GND_WIRE -> GFAN1 , 
  pip INT_X6Y39 GND_WIRE -> SR1 , 
  pip INT_X6Y39 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y39 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y39 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X6Y39 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y39 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y39 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_25" gnd, 
  outpin "XDL_DUMMY_INT_X6Y40_TIEOFF_X11Y80" HARD0 ,
  inpin "Mmult_prod53" B0 ,
  inpin "Mmult_prod53" B1 ,
  inpin "Mmult_prod53" B2 ,
  inpin "Mmult_prod53" B3 ,
  inpin "Mmult_prod53" B4 ,
  inpin "Mmult_prod53" B5 ,
  inpin "Mmult_prod53" B6 ,
  inpin "Mmult_prod53" B7 ,
  inpin "Mmult_prod53" D0 ,
  inpin "Mmult_prod53" D1 ,
  inpin "Mmult_prod53" D2 ,
  inpin "Mmult_prod53" D3 ,
  inpin "Mmult_prod53" D4 ,
  inpin "Mmult_prod53" D5 ,
  inpin "Mmult_prod53" D8 ,
  inpin "Mmult_prod53" RSTCARRYIN ,
  inpin "Mmult_prod53" RSTD ,
  pip INT_X6Y40 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y40 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y40 FAN_B -> SR0 , 
  pip INT_X6Y40 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y40 GFAN0 -> LOGICIN_B38 , 
  pip INT_X6Y40 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y40 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y40 GFAN1 -> FAN_B , 
  pip INT_X6Y40 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y40 GFAN1 -> LOGICIN_B29 , 
  pip INT_X6Y40 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y40 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y40 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y40 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y40 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y40 GND_WIRE -> GFAN0 , 
  pip INT_X6Y40 GND_WIRE -> GFAN1 , 
  pip INT_X6Y40 GND_WIRE -> SR1 , 
  pip INT_X6Y40 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X6Y40 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y40 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y40 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y40 LOGICIN_B61 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_26" gnd, 
  outpin "XDL_DUMMY_INT_X6Y32_TIEOFF_X11Y64" HARD0 ,
  inpin "Mmult_prod51" B0 ,
  inpin "Mmult_prod51" B1 ,
  inpin "Mmult_prod51" B2 ,
  inpin "Mmult_prod51" B3 ,
  inpin "Mmult_prod51" B4 ,
  inpin "Mmult_prod51" B5 ,
  inpin "Mmult_prod51" B6 ,
  inpin "Mmult_prod51" B7 ,
  inpin "Mmult_prod51" D0 ,
  inpin "Mmult_prod51" D1 ,
  inpin "Mmult_prod51" D2 ,
  inpin "Mmult_prod51" D3 ,
  inpin "Mmult_prod51" D4 ,
  inpin "Mmult_prod51" D5 ,
  inpin "Mmult_prod51" D8 ,
  inpin "Mmult_prod51" RSTCARRYIN ,
  inpin "Mmult_prod51" RSTD ,
  pip INT_X6Y32 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y32 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y32 FAN_B -> SR0 , 
  pip INT_X6Y32 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y32 GFAN0 -> LOGICIN_B38 , 
  pip INT_X6Y32 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y32 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y32 GFAN1 -> FAN_B , 
  pip INT_X6Y32 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y32 GFAN1 -> LOGICIN_B29 , 
  pip INT_X6Y32 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y32 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y32 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y32 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y32 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y32 GND_WIRE -> GFAN0 , 
  pip INT_X6Y32 GND_WIRE -> GFAN1 , 
  pip INT_X6Y32 GND_WIRE -> SR1 , 
  pip INT_X6Y32 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X6Y32 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y32 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y32 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y32 LOGICIN_B61 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_27" gnd, 
  outpin "XDL_DUMMY_INT_X6Y41_TIEOFF_X11Y82" HARD0 ,
  inpin "Mmult_prod53" B10 ,
  inpin "Mmult_prod53" B11 ,
  inpin "Mmult_prod53" B12 ,
  inpin "Mmult_prod53" B13 ,
  inpin "Mmult_prod53" B14 ,
  inpin "Mmult_prod53" B15 ,
  inpin "Mmult_prod53" B9 ,
  inpin "Mmult_prod53" D10 ,
  inpin "Mmult_prod53" D11 ,
  inpin "Mmult_prod53" D12 ,
  inpin "Mmult_prod53" D13 ,
  inpin "Mmult_prod53" D14 ,
  inpin "Mmult_prod53" D15 ,
  inpin "Mmult_prod53" D9 ,
  inpin "Mmult_prod53" OPMODE1 ,
  inpin "Mmult_prod53" OPMODE4 ,
  inpin "Mmult_prod53" OPMODE6 ,
  inpin "Mmult_prod53" RSTOPMODE ,
  inpin "Mmult_prod53" RSTP ,
  pip INT_X6Y41 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y41 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y41 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y41 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y41 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y41 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y41 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y41 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y41 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y41 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y41 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y41 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y41 GND_WIRE -> GFAN0 , 
  pip INT_X6Y41 GND_WIRE -> GFAN1 , 
  pip INT_X6Y41 GND_WIRE -> SR1 , 
  pip INT_X6Y41 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y41 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y41 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y41 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y41 LOGICIN_B43 -> SR0 , 
  pip INT_X6Y41 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y41 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y41 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y41 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y41 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_28" gnd, 
  outpin "XDL_DUMMY_INT_X6Y42_TIEOFF_X11Y84" HARD0 ,
  inpin "Mmult_prod53" B16 ,
  inpin "Mmult_prod53" B17 ,
  inpin "Mmult_prod53" CEA ,
  inpin "Mmult_prod53" CEB ,
  inpin "Mmult_prod53" CEC ,
  inpin "Mmult_prod53" CECARRYIN ,
  inpin "Mmult_prod53" CED ,
  inpin "Mmult_prod53" CEM ,
  inpin "Mmult_prod53" CEOPMODE ,
  inpin "Mmult_prod53" CEP ,
  inpin "Mmult_prod53" CLK ,
  inpin "Mmult_prod53" D16 ,
  inpin "Mmult_prod53" D17 ,
  inpin "Mmult_prod53" OPMODE5 ,
  inpin "Mmult_prod53" OPMODE7 ,
  inpin "Mmult_prod53" RSTC ,
  inpin "Mmult_prod53" RSTM ,
  pip INT_X6Y42 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y42 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y42 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y42 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y42 FAN_B -> SR0 , 
  pip INT_X6Y42 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y42 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y42 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y42 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y42 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y42 GFAN1 -> FAN_B , 
  pip INT_X6Y42 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y42 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y42 GND_WIRE -> GFAN0 , 
  pip INT_X6Y42 GND_WIRE -> GFAN1 , 
  pip INT_X6Y42 GND_WIRE -> SR1 , 
  pip INT_X6Y42 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y42 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y42 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y42 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y42 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y40 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_29" gnd, 
  outpin "XDL_DUMMY_INT_X6Y43_TIEOFF_X11Y86" HARD0 ,
  inpin "Mmult_prod53" A15 ,
  inpin "Mmult_prod53" A16 ,
  inpin "Mmult_prod53" A17 ,
  inpin "Mmult_prod53" RSTA ,
  inpin "Mmult_prod53" RSTB ,
  pip INT_X6Y43 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y43 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y43 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y43 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y43 GND_WIRE -> GFAN1 , 
  pip INT_X6Y43 GND_WIRE -> SR1 , 
  pip INT_X6Y43 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_30" gnd, 
  outpin "XDL_DUMMY_INT_X6Y44_TIEOFF_X11Y88" HARD0 ,
  inpin "Mmult_prod1" C0 ,
  inpin "Mmult_prod1" C1 ,
  inpin "Mmult_prod1" C10 ,
  inpin "Mmult_prod1" C11 ,
  inpin "Mmult_prod1" C2 ,
  inpin "Mmult_prod1" C3 ,
  inpin "Mmult_prod1" C4 ,
  inpin "Mmult_prod1" C5 ,
  inpin "Mmult_prod1" C6 ,
  inpin "Mmult_prod1" C7 ,
  inpin "Mmult_prod1" C8 ,
  inpin "Mmult_prod1" C9 ,
  inpin "Mmult_prod1" D0 ,
  inpin "Mmult_prod1" D1 ,
  inpin "Mmult_prod1" D2 ,
  inpin "Mmult_prod1" D3 ,
  inpin "Mmult_prod1" D4 ,
  inpin "Mmult_prod1" D5 ,
  inpin "Mmult_prod1" D6 ,
  inpin "Mmult_prod1" D7 ,
  inpin "Mmult_prod1" D8 ,
  inpin "Mmult_prod1" RSTCARRYIN ,
  inpin "Mmult_prod1" RSTD ,
  pip INT_X6Y44 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y44 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y44 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y44 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y44 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y44 FAN_B -> SR0 , 
  pip INT_X6Y44 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y44 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y44 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y44 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y44 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y44 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y44 GFAN1 -> FAN_B , 
  pip INT_X6Y44 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y44 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y44 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y44 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y44 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y44 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y44 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y44 GND_WIRE -> GFAN0 , 
  pip INT_X6Y44 GND_WIRE -> GFAN1 , 
  pip INT_X6Y44 GND_WIRE -> SR1 , 
  pip INT_X6Y44 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y44 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y44 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y44 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y44 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y44 LOGICIN_B61 -> LOGICIN_B32 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_31" gnd, 
  outpin "XDL_DUMMY_INT_X6Y45_TIEOFF_X11Y90" HARD0 ,
  inpin "Mmult_prod1" C12 ,
  inpin "Mmult_prod1" C13 ,
  inpin "Mmult_prod1" C14 ,
  inpin "Mmult_prod1" C15 ,
  inpin "Mmult_prod1" C16 ,
  inpin "Mmult_prod1" C17 ,
  inpin "Mmult_prod1" C18 ,
  inpin "Mmult_prod1" C19 ,
  inpin "Mmult_prod1" C20 ,
  inpin "Mmult_prod1" C21 ,
  inpin "Mmult_prod1" C22 ,
  inpin "Mmult_prod1" C23 ,
  inpin "Mmult_prod1" D10 ,
  inpin "Mmult_prod1" D11 ,
  inpin "Mmult_prod1" D12 ,
  inpin "Mmult_prod1" D13 ,
  inpin "Mmult_prod1" D14 ,
  inpin "Mmult_prod1" D15 ,
  inpin "Mmult_prod1" D9 ,
  inpin "Mmult_prod1" OPMODE1 ,
  inpin "Mmult_prod1" OPMODE4 ,
  inpin "Mmult_prod1" OPMODE6 ,
  inpin "Mmult_prod1" RSTOPMODE ,
  inpin "Mmult_prod1" RSTP ,
  pip INT_X6Y45 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y45 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y45 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y45 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y45 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y45 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y45 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y45 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y45 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y45 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y45 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y45 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y45 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y45 GND_WIRE -> GFAN0 , 
  pip INT_X6Y45 GND_WIRE -> GFAN1 , 
  pip INT_X6Y45 GND_WIRE -> SR1 , 
  pip INT_X6Y45 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X6Y45 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X6Y45 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y45 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X6Y45 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y45 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y45 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y45 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y45 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y45 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y45 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y45 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y45 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X6Y45 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X6Y45 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_32" gnd, 
  outpin "XDL_DUMMY_INT_X6Y46_TIEOFF_X11Y92" HARD0 ,
  inpin "Mmult_prod1" B17 ,
  inpin "Mmult_prod1" C24 ,
  inpin "Mmult_prod1" C25 ,
  inpin "Mmult_prod1" C26 ,
  inpin "Mmult_prod1" C27 ,
  inpin "Mmult_prod1" C28 ,
  inpin "Mmult_prod1" C29 ,
  inpin "Mmult_prod1" C30 ,
  inpin "Mmult_prod1" C31 ,
  inpin "Mmult_prod1" C32 ,
  inpin "Mmult_prod1" C34 ,
  inpin "Mmult_prod1" C35 ,
  inpin "Mmult_prod1" CEA ,
  inpin "Mmult_prod1" CEB ,
  inpin "Mmult_prod1" CEC ,
  inpin "Mmult_prod1" CECARRYIN ,
  inpin "Mmult_prod1" CED ,
  inpin "Mmult_prod1" CEM ,
  inpin "Mmult_prod1" CEOPMODE ,
  inpin "Mmult_prod1" CEP ,
  inpin "Mmult_prod1" CLK ,
  inpin "Mmult_prod1" D16 ,
  inpin "Mmult_prod1" D17 ,
  inpin "Mmult_prod1" OPMODE2 ,
  inpin "Mmult_prod1" OPMODE3 ,
  inpin "Mmult_prod1" OPMODE5 ,
  inpin "Mmult_prod1" OPMODE7 ,
  inpin "Mmult_prod1" RSTC ,
  inpin "Mmult_prod1" RSTM ,
  pip INT_X6Y46 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y46 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y46 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y46 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y46 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y46 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y46 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y46 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y46 GFAN0 =- LOGICIN_B6 , 
  pip INT_X6Y46 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y46 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y46 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y46 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y46 GND_WIRE -> GFAN0 , 
  pip INT_X6Y46 GND_WIRE -> GFAN1 , 
  pip INT_X6Y46 GND_WIRE -> SR1 , 
  pip INT_X6Y46 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y46 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X6Y46 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y46 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X6Y46 LOGICIN_B13 -> SR0 , 
  pip INT_X6Y46 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y46 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y46 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y46 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y46 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X6Y46 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y46 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y46 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y46 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y46 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y46 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y46 LOGICIN_B53 -> LOGICIN_B48 , 
  pip INT_X6Y46 LOGICIN_B6 -> LOGICIN_B3 , 
  pip INT_X6Y46 LOGICIN_B6 -> LOGICIN_B58 , 
  pip MACCSITE2_X6Y44 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_33" gnd, 
  outpin "XDL_DUMMY_INT_X6Y47_TIEOFF_X11Y94" HARD0 ,
  inpin "Mmult_prod1" A17 ,
  inpin "Mmult_prod1" C36 ,
  inpin "Mmult_prod1" C37 ,
  inpin "Mmult_prod1" C38 ,
  inpin "Mmult_prod1" C39 ,
  inpin "Mmult_prod1" C40 ,
  inpin "Mmult_prod1" C41 ,
  inpin "Mmult_prod1" C42 ,
  inpin "Mmult_prod1" C43 ,
  inpin "Mmult_prod1" C44 ,
  inpin "Mmult_prod1" C45 ,
  inpin "Mmult_prod1" C46 ,
  inpin "Mmult_prod1" C47 ,
  inpin "Mmult_prod1" RSTA ,
  inpin "Mmult_prod1" RSTB ,
  pip INT_X6Y47 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y47 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y47 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y47 FAN_B -> SR0 , 
  pip INT_X6Y47 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y47 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y47 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y47 GFAN1 -> FAN_B , 
  pip INT_X6Y47 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y47 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y47 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y47 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y47 GND_WIRE -> GFAN0 , 
  pip INT_X6Y47 GND_WIRE -> GFAN1 , 
  pip INT_X6Y47 GND_WIRE -> SR1 , 
  pip INT_X6Y47 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y47 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y47 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X6Y47 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y47 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y47 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y44 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_34" gnd, 
  outpin "XDL_DUMMY_INT_X6Y48_TIEOFF_X11Y96" HARD0 ,
  inpin "Mmult_prod11" B0 ,
  inpin "Mmult_prod11" B1 ,
  inpin "Mmult_prod11" B2 ,
  inpin "Mmult_prod11" B3 ,
  inpin "Mmult_prod11" B4 ,
  inpin "Mmult_prod11" B5 ,
  inpin "Mmult_prod11" B6 ,
  inpin "Mmult_prod11" B7 ,
  inpin "Mmult_prod11" D0 ,
  inpin "Mmult_prod11" D1 ,
  inpin "Mmult_prod11" D2 ,
  inpin "Mmult_prod11" D3 ,
  inpin "Mmult_prod11" D4 ,
  inpin "Mmult_prod11" D5 ,
  inpin "Mmult_prod11" D8 ,
  inpin "Mmult_prod11" RSTCARRYIN ,
  inpin "Mmult_prod11" RSTD ,
  pip INT_X6Y48 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y48 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y48 FAN_B -> SR0 , 
  pip INT_X6Y48 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y48 GFAN0 -> LOGICIN_B38 , 
  pip INT_X6Y48 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y48 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y48 GFAN1 -> FAN_B , 
  pip INT_X6Y48 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y48 GFAN1 -> LOGICIN_B29 , 
  pip INT_X6Y48 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y48 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y48 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y48 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y48 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y48 GND_WIRE -> GFAN0 , 
  pip INT_X6Y48 GND_WIRE -> GFAN1 , 
  pip INT_X6Y48 GND_WIRE -> SR1 , 
  pip INT_X6Y48 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X6Y48 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y48 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y48 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y48 LOGICIN_B61 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_35" gnd, 
  outpin "XDL_DUMMY_INT_X6Y49_TIEOFF_X11Y98" HARD0 ,
  inpin "Mmult_prod11" B10 ,
  inpin "Mmult_prod11" B11 ,
  inpin "Mmult_prod11" B12 ,
  inpin "Mmult_prod11" B13 ,
  inpin "Mmult_prod11" B14 ,
  inpin "Mmult_prod11" B15 ,
  inpin "Mmult_prod11" B9 ,
  inpin "Mmult_prod11" D10 ,
  inpin "Mmult_prod11" D11 ,
  inpin "Mmult_prod11" D12 ,
  inpin "Mmult_prod11" D13 ,
  inpin "Mmult_prod11" D14 ,
  inpin "Mmult_prod11" D15 ,
  inpin "Mmult_prod11" D9 ,
  inpin "Mmult_prod11" OPMODE1 ,
  inpin "Mmult_prod11" OPMODE4 ,
  inpin "Mmult_prod11" OPMODE6 ,
  inpin "Mmult_prod11" RSTOPMODE ,
  inpin "Mmult_prod11" RSTP ,
  pip INT_X6Y49 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y49 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y49 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y49 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y49 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y49 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y49 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y49 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y49 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y49 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y49 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y49 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y49 GND_WIRE -> GFAN0 , 
  pip INT_X6Y49 GND_WIRE -> GFAN1 , 
  pip INT_X6Y49 GND_WIRE -> SR1 , 
  pip INT_X6Y49 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y49 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y49 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y49 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y49 LOGICIN_B43 -> SR0 , 
  pip INT_X6Y49 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y49 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y49 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y49 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y49 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_36" gnd, 
  outpin "XDL_DUMMY_INT_X6Y50_TIEOFF_X11Y100" HARD0 ,
  inpin "Mmult_prod11" B16 ,
  inpin "Mmult_prod11" B17 ,
  inpin "Mmult_prod11" CEA ,
  inpin "Mmult_prod11" CEB ,
  inpin "Mmult_prod11" CEC ,
  inpin "Mmult_prod11" CECARRYIN ,
  inpin "Mmult_prod11" CED ,
  inpin "Mmult_prod11" CEM ,
  inpin "Mmult_prod11" CEOPMODE ,
  inpin "Mmult_prod11" CEP ,
  inpin "Mmult_prod11" CLK ,
  inpin "Mmult_prod11" D16 ,
  inpin "Mmult_prod11" D17 ,
  inpin "Mmult_prod11" OPMODE5 ,
  inpin "Mmult_prod11" OPMODE7 ,
  inpin "Mmult_prod11" RSTC ,
  inpin "Mmult_prod11" RSTM ,
  pip INT_X6Y50 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y50 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y50 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y50 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y50 FAN_B -> SR0 , 
  pip INT_X6Y50 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y50 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y50 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y50 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y50 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y50 GFAN1 -> FAN_B , 
  pip INT_X6Y50 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y50 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y50 GND_WIRE -> GFAN0 , 
  pip INT_X6Y50 GND_WIRE -> GFAN1 , 
  pip INT_X6Y50 GND_WIRE -> SR1 , 
  pip INT_X6Y50 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y50 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y50 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y50 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y50 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y48 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_37" gnd, 
  outpin "XDL_DUMMY_INT_X6Y33_TIEOFF_X11Y66" HARD0 ,
  inpin "Mmult_prod51" B10 ,
  inpin "Mmult_prod51" B11 ,
  inpin "Mmult_prod51" B12 ,
  inpin "Mmult_prod51" B13 ,
  inpin "Mmult_prod51" B14 ,
  inpin "Mmult_prod51" B15 ,
  inpin "Mmult_prod51" B9 ,
  inpin "Mmult_prod51" D10 ,
  inpin "Mmult_prod51" D11 ,
  inpin "Mmult_prod51" D12 ,
  inpin "Mmult_prod51" D13 ,
  inpin "Mmult_prod51" D14 ,
  inpin "Mmult_prod51" D15 ,
  inpin "Mmult_prod51" D9 ,
  inpin "Mmult_prod51" OPMODE1 ,
  inpin "Mmult_prod51" OPMODE4 ,
  inpin "Mmult_prod51" OPMODE6 ,
  inpin "Mmult_prod51" RSTOPMODE ,
  inpin "Mmult_prod51" RSTP ,
  pip INT_X6Y33 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y33 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y33 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y33 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y33 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y33 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y33 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y33 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y33 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y33 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y33 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y33 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y33 GND_WIRE -> GFAN0 , 
  pip INT_X6Y33 GND_WIRE -> GFAN1 , 
  pip INT_X6Y33 GND_WIRE -> SR1 , 
  pip INT_X6Y33 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y33 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y33 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y33 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y33 LOGICIN_B43 -> SR0 , 
  pip INT_X6Y33 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y33 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y33 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y33 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y33 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_38" gnd, 
  outpin "XDL_DUMMY_INT_X6Y51_TIEOFF_X11Y102" HARD0 ,
  inpin "Mmult_prod11" A15 ,
  inpin "Mmult_prod11" A16 ,
  inpin "Mmult_prod11" A17 ,
  inpin "Mmult_prod11" RSTA ,
  inpin "Mmult_prod11" RSTB ,
  pip INT_X6Y51 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y51 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y51 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y51 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y51 GND_WIRE -> GFAN1 , 
  pip INT_X6Y51 GND_WIRE -> SR1 , 
  pip INT_X6Y51 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_39" gnd, 
  outpin "XDL_DUMMY_INT_X6Y52_TIEOFF_X11Y104" HARD0 ,
  inpin "Mmult_prod12" C0 ,
  inpin "Mmult_prod12" C1 ,
  inpin "Mmult_prod12" C10 ,
  inpin "Mmult_prod12" C11 ,
  inpin "Mmult_prod12" C2 ,
  inpin "Mmult_prod12" C3 ,
  inpin "Mmult_prod12" C4 ,
  inpin "Mmult_prod12" C5 ,
  inpin "Mmult_prod12" C6 ,
  inpin "Mmult_prod12" C7 ,
  inpin "Mmult_prod12" C8 ,
  inpin "Mmult_prod12" C9 ,
  inpin "Mmult_prod12" D0 ,
  inpin "Mmult_prod12" D1 ,
  inpin "Mmult_prod12" D2 ,
  inpin "Mmult_prod12" D3 ,
  inpin "Mmult_prod12" D4 ,
  inpin "Mmult_prod12" D5 ,
  inpin "Mmult_prod12" D6 ,
  inpin "Mmult_prod12" D7 ,
  inpin "Mmult_prod12" D8 ,
  inpin "Mmult_prod12" RSTCARRYIN ,
  inpin "Mmult_prod12" RSTD ,
  pip INT_X6Y52 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y52 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y52 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y52 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y52 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y52 FAN_B -> SR0 , 
  pip INT_X6Y52 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y52 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y52 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y52 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y52 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y52 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y52 GFAN1 -> FAN_B , 
  pip INT_X6Y52 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y52 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y52 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y52 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y52 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y52 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y52 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y52 GND_WIRE -> GFAN0 , 
  pip INT_X6Y52 GND_WIRE -> GFAN1 , 
  pip INT_X6Y52 GND_WIRE -> SR1 , 
  pip INT_X6Y52 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y52 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y52 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y52 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y52 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y52 LOGICIN_B61 -> LOGICIN_B32 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_40" gnd, 
  outpin "XDL_DUMMY_INT_X6Y53_TIEOFF_X11Y106" HARD0 ,
  inpin "Mmult_prod12" B15 ,
  inpin "Mmult_prod12" C12 ,
  inpin "Mmult_prod12" C13 ,
  inpin "Mmult_prod12" C14 ,
  inpin "Mmult_prod12" C15 ,
  inpin "Mmult_prod12" C16 ,
  inpin "Mmult_prod12" C17 ,
  inpin "Mmult_prod12" C18 ,
  inpin "Mmult_prod12" C19 ,
  inpin "Mmult_prod12" C20 ,
  inpin "Mmult_prod12" C21 ,
  inpin "Mmult_prod12" C22 ,
  inpin "Mmult_prod12" C23 ,
  inpin "Mmult_prod12" D10 ,
  inpin "Mmult_prod12" D11 ,
  inpin "Mmult_prod12" D12 ,
  inpin "Mmult_prod12" D13 ,
  inpin "Mmult_prod12" D14 ,
  inpin "Mmult_prod12" D15 ,
  inpin "Mmult_prod12" D9 ,
  inpin "Mmult_prod12" OPMODE1 ,
  inpin "Mmult_prod12" OPMODE4 ,
  inpin "Mmult_prod12" OPMODE6 ,
  inpin "Mmult_prod12" RSTOPMODE ,
  inpin "Mmult_prod12" RSTP ,
  pip INT_X6Y53 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y53 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y53 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y53 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y53 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y53 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y53 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y53 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y53 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y53 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y53 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y53 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y53 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y53 GND_WIRE -> GFAN0 , 
  pip INT_X6Y53 GND_WIRE -> GFAN1 , 
  pip INT_X6Y53 GND_WIRE -> SR1 , 
  pip INT_X6Y53 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X6Y53 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X6Y53 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y53 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y53 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X6Y53 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y53 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y53 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y53 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y53 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y53 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y53 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y53 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X6Y53 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X6Y53 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X6Y53 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_41" gnd, 
  outpin "XDL_DUMMY_INT_X6Y54_TIEOFF_X11Y108" HARD0 ,
  inpin "Mmult_prod12" B16 ,
  inpin "Mmult_prod12" B17 ,
  inpin "Mmult_prod12" C24 ,
  inpin "Mmult_prod12" C25 ,
  inpin "Mmult_prod12" C26 ,
  inpin "Mmult_prod12" C27 ,
  inpin "Mmult_prod12" C28 ,
  inpin "Mmult_prod12" C29 ,
  inpin "Mmult_prod12" C30 ,
  inpin "Mmult_prod12" C31 ,
  inpin "Mmult_prod12" C32 ,
  inpin "Mmult_prod12" C34 ,
  inpin "Mmult_prod12" C35 ,
  inpin "Mmult_prod12" CEA ,
  inpin "Mmult_prod12" CEB ,
  inpin "Mmult_prod12" CEC ,
  inpin "Mmult_prod12" CECARRYIN ,
  inpin "Mmult_prod12" CED ,
  inpin "Mmult_prod12" CEM ,
  inpin "Mmult_prod12" CEOPMODE ,
  inpin "Mmult_prod12" CEP ,
  inpin "Mmult_prod12" CLK ,
  inpin "Mmult_prod12" D16 ,
  inpin "Mmult_prod12" D17 ,
  inpin "Mmult_prod12" OPMODE3 ,
  inpin "Mmult_prod12" OPMODE5 ,
  inpin "Mmult_prod12" OPMODE7 ,
  inpin "Mmult_prod12" RSTC ,
  inpin "Mmult_prod12" RSTM ,
  pip INT_X6Y54 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y54 GFAN0 -> LOGICIN_B15 , 
  pip INT_X6Y54 GFAN0 -> LOGICIN_B20 , 
  pip INT_X6Y54 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y54 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y54 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y54 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y54 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y54 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y54 GFAN0 =- LOGICIN_B6 , 
  pip INT_X6Y54 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y54 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y54 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y54 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y54 GND_WIRE -> GFAN0 , 
  pip INT_X6Y54 GND_WIRE -> GFAN1 , 
  pip INT_X6Y54 GND_WIRE -> SR1 , 
  pip INT_X6Y54 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y54 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X6Y54 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y54 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X6Y54 LOGICIN_B13 -> SR0 , 
  pip INT_X6Y54 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y54 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X6Y54 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y54 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X6Y54 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y54 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y54 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y54 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y54 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y54 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y54 LOGICIN_B53 -> LOGICIN_B48 , 
  pip INT_X6Y54 LOGICIN_B6 -> LOGICIN_B3 , 
  pip INT_X6Y54 LOGICIN_B6 -> LOGICIN_B58 , 
  pip MACCSITE2_X6Y52 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_42" gnd, 
  outpin "XDL_DUMMY_INT_X6Y55_TIEOFF_X11Y110" HARD0 ,
  inpin "Mmult_prod12" A17 ,
  inpin "Mmult_prod12" C36 ,
  inpin "Mmult_prod12" C37 ,
  inpin "Mmult_prod12" C38 ,
  inpin "Mmult_prod12" C39 ,
  inpin "Mmult_prod12" C40 ,
  inpin "Mmult_prod12" C41 ,
  inpin "Mmult_prod12" C42 ,
  inpin "Mmult_prod12" C43 ,
  inpin "Mmult_prod12" C44 ,
  inpin "Mmult_prod12" C45 ,
  inpin "Mmult_prod12" C46 ,
  inpin "Mmult_prod12" C47 ,
  inpin "Mmult_prod12" RSTA ,
  inpin "Mmult_prod12" RSTB ,
  pip INT_X6Y55 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y55 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y55 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y55 FAN_B -> SR0 , 
  pip INT_X6Y55 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y55 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y55 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y55 GFAN1 -> FAN_B , 
  pip INT_X6Y55 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y55 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y55 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y55 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y55 GND_WIRE -> GFAN0 , 
  pip INT_X6Y55 GND_WIRE -> GFAN1 , 
  pip INT_X6Y55 GND_WIRE -> SR1 , 
  pip INT_X6Y55 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y55 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y55 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X6Y55 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y55 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y55 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_43" gnd, 
  outpin "XDL_DUMMY_INT_X6Y56_TIEOFF_X11Y112" HARD0 ,
  inpin "Mmult_prod13" B0 ,
  inpin "Mmult_prod13" B1 ,
  inpin "Mmult_prod13" B2 ,
  inpin "Mmult_prod13" B3 ,
  inpin "Mmult_prod13" B4 ,
  inpin "Mmult_prod13" B5 ,
  inpin "Mmult_prod13" B6 ,
  inpin "Mmult_prod13" B7 ,
  inpin "Mmult_prod13" D0 ,
  inpin "Mmult_prod13" D1 ,
  inpin "Mmult_prod13" D2 ,
  inpin "Mmult_prod13" D3 ,
  inpin "Mmult_prod13" D4 ,
  inpin "Mmult_prod13" D5 ,
  inpin "Mmult_prod13" D8 ,
  inpin "Mmult_prod13" RSTCARRYIN ,
  inpin "Mmult_prod13" RSTD ,
  pip INT_X6Y56 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y56 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y56 FAN_B -> SR0 , 
  pip INT_X6Y56 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y56 GFAN0 -> LOGICIN_B38 , 
  pip INT_X6Y56 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y56 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y56 GFAN1 -> FAN_B , 
  pip INT_X6Y56 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y56 GFAN1 -> LOGICIN_B29 , 
  pip INT_X6Y56 GFAN1 -> LOGICIN_B37 , 
  pip INT_X6Y56 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y56 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y56 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y56 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y56 GND_WIRE -> GFAN0 , 
  pip INT_X6Y56 GND_WIRE -> GFAN1 , 
  pip INT_X6Y56 GND_WIRE -> SR1 , 
  pip INT_X6Y56 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X6Y56 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y56 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X6Y56 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X6Y56 LOGICIN_B61 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_44" gnd, 
  outpin "XDL_DUMMY_INT_X6Y57_TIEOFF_X11Y114" HARD0 ,
  inpin "Mmult_prod13" B10 ,
  inpin "Mmult_prod13" B11 ,
  inpin "Mmult_prod13" B12 ,
  inpin "Mmult_prod13" B13 ,
  inpin "Mmult_prod13" B14 ,
  inpin "Mmult_prod13" B15 ,
  inpin "Mmult_prod13" B9 ,
  inpin "Mmult_prod13" D10 ,
  inpin "Mmult_prod13" D11 ,
  inpin "Mmult_prod13" D12 ,
  inpin "Mmult_prod13" D13 ,
  inpin "Mmult_prod13" D14 ,
  inpin "Mmult_prod13" D15 ,
  inpin "Mmult_prod13" D9 ,
  inpin "Mmult_prod13" OPMODE1 ,
  inpin "Mmult_prod13" OPMODE4 ,
  inpin "Mmult_prod13" OPMODE6 ,
  inpin "Mmult_prod13" RSTOPMODE ,
  inpin "Mmult_prod13" RSTP ,
  pip INT_X6Y57 GFAN0 -> LOGICIN_B13 , 
  pip INT_X6Y57 GFAN0 -> LOGICIN_B23 , 
  pip INT_X6Y57 GFAN0 -> LOGICIN_B43 , 
  pip INT_X6Y57 GFAN0 -> LOGICIN_B45 , 
  pip INT_X6Y57 GFAN1 -> LOGICIN_B1 , 
  pip INT_X6Y57 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y57 GFAN1 -> LOGICIN_B28 , 
  pip INT_X6Y57 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y57 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y57 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y57 GFAN1 =- LOGICIN_B51 , 
  pip INT_X6Y57 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y57 GND_WIRE -> GFAN0 , 
  pip INT_X6Y57 GND_WIRE -> GFAN1 , 
  pip INT_X6Y57 GND_WIRE -> SR1 , 
  pip INT_X6Y57 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X6Y57 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X6Y57 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X6Y57 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y57 LOGICIN_B43 -> SR0 , 
  pip INT_X6Y57 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X6Y57 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X6Y57 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X6Y57 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X6Y57 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_45" gnd, 
  outpin "XDL_DUMMY_INT_X6Y58_TIEOFF_X11Y116" HARD0 ,
  inpin "Mmult_prod13" B16 ,
  inpin "Mmult_prod13" B17 ,
  inpin "Mmult_prod13" CEA ,
  inpin "Mmult_prod13" CEB ,
  inpin "Mmult_prod13" CEC ,
  inpin "Mmult_prod13" CECARRYIN ,
  inpin "Mmult_prod13" CED ,
  inpin "Mmult_prod13" CEM ,
  inpin "Mmult_prod13" CEOPMODE ,
  inpin "Mmult_prod13" CEP ,
  inpin "Mmult_prod13" CLK ,
  inpin "Mmult_prod13" D16 ,
  inpin "Mmult_prod13" D17 ,
  inpin "Mmult_prod13" OPMODE5 ,
  inpin "Mmult_prod13" OPMODE7 ,
  inpin "Mmult_prod13" RSTC ,
  inpin "Mmult_prod13" RSTM ,
  pip INT_X6Y58 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y58 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y58 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y58 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y58 FAN_B -> SR0 , 
  pip INT_X6Y58 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y58 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y58 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y58 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y58 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y58 GFAN1 -> FAN_B , 
  pip INT_X6Y58 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y58 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y58 GND_WIRE -> GFAN0 , 
  pip INT_X6Y58 GND_WIRE -> GFAN1 , 
  pip INT_X6Y58 GND_WIRE -> SR1 , 
  pip INT_X6Y58 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y58 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y58 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y58 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y58 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y56 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_46" gnd, 
  outpin "XDL_DUMMY_INT_X6Y59_TIEOFF_X11Y118" HARD0 ,
  inpin "Mmult_prod13" A15 ,
  inpin "Mmult_prod13" A16 ,
  inpin "Mmult_prod13" A17 ,
  inpin "Mmult_prod13" RSTA ,
  inpin "Mmult_prod13" RSTB ,
  pip INT_X6Y59 GFAN1 -> LOGICIN_B14 , 
  pip INT_X6Y59 GFAN1 -> LOGICIN_B52 , 
  pip INT_X6Y59 GFAN1 -> LOGICIN_B61 , 
  pip INT_X6Y59 GFAN1 -> LOGICIN_B8 , 
  pip INT_X6Y59 GND_WIRE -> GFAN1 , 
  pip INT_X6Y59 GND_WIRE -> SR1 , 
  pip INT_X6Y59 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_47" gnd, 
  outpin "XDL_DUMMY_INT_X6Y34_TIEOFF_X11Y68" HARD0 ,
  inpin "Mmult_prod51" B16 ,
  inpin "Mmult_prod51" B17 ,
  inpin "Mmult_prod51" CEA ,
  inpin "Mmult_prod51" CEB ,
  inpin "Mmult_prod51" CEC ,
  inpin "Mmult_prod51" CECARRYIN ,
  inpin "Mmult_prod51" CED ,
  inpin "Mmult_prod51" CEM ,
  inpin "Mmult_prod51" CEOPMODE ,
  inpin "Mmult_prod51" CEP ,
  inpin "Mmult_prod51" CLK ,
  inpin "Mmult_prod51" D16 ,
  inpin "Mmult_prod51" D17 ,
  inpin "Mmult_prod51" OPMODE5 ,
  inpin "Mmult_prod51" OPMODE7 ,
  inpin "Mmult_prod51" RSTC ,
  inpin "Mmult_prod51" RSTM ,
  pip INT_X6Y34 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y34 FAN_B -> LOGICIN_B41 , 
  pip INT_X6Y34 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y34 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y34 FAN_B -> SR0 , 
  pip INT_X6Y34 GFAN0 -> LOGICIN_B30 , 
  pip INT_X6Y34 GFAN0 -> LOGICIN_B36 , 
  pip INT_X6Y34 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y34 GFAN0 -> LOGICIN_B62 , 
  pip INT_X6Y34 GFAN0 -> LOGICIN_B7 , 
  pip INT_X6Y34 GFAN1 -> FAN_B , 
  pip INT_X6Y34 GFAN1 -> LOGICIN_B55 , 
  pip INT_X6Y34 GFAN1 =- LOGICIN_B53 , 
  pip INT_X6Y34 GND_WIRE -> GFAN0 , 
  pip INT_X6Y34 GND_WIRE -> GFAN1 , 
  pip INT_X6Y34 GND_WIRE -> SR1 , 
  pip INT_X6Y34 LOGICIN_B53 -> CLK0 , 
  pip INT_X6Y34 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X6Y34 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X6Y34 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X6Y34 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y32 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_48" gnd, 
  outpin "XDL_DUMMY_INT_X18Y28_TIEOFF_X33Y56" HARD0 ,
  inpin "Mmult_prod6" C0 ,
  inpin "Mmult_prod6" C1 ,
  inpin "Mmult_prod6" C10 ,
  inpin "Mmult_prod6" C11 ,
  inpin "Mmult_prod6" C2 ,
  inpin "Mmult_prod6" C3 ,
  inpin "Mmult_prod6" C4 ,
  inpin "Mmult_prod6" C5 ,
  inpin "Mmult_prod6" C6 ,
  inpin "Mmult_prod6" C7 ,
  inpin "Mmult_prod6" C8 ,
  inpin "Mmult_prod6" C9 ,
  inpin "Mmult_prod6" D0 ,
  inpin "Mmult_prod6" D1 ,
  inpin "Mmult_prod6" D2 ,
  inpin "Mmult_prod6" D3 ,
  inpin "Mmult_prod6" D4 ,
  inpin "Mmult_prod6" D5 ,
  inpin "Mmult_prod6" D6 ,
  inpin "Mmult_prod6" D7 ,
  inpin "Mmult_prod6" D8 ,
  inpin "Mmult_prod6" RSTCARRYIN ,
  inpin "Mmult_prod6" RSTD ,
  pip INT_X18Y28 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y28 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y28 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y28 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y28 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y28 FAN_B -> SR0 , 
  pip INT_X18Y28 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y28 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y28 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y28 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y28 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y28 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y28 GFAN1 -> FAN_B , 
  pip INT_X18Y28 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y28 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y28 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y28 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y28 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y28 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y28 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y28 GND_WIRE -> GFAN0 , 
  pip INT_X18Y28 GND_WIRE -> GFAN1 , 
  pip INT_X18Y28 GND_WIRE -> SR1 , 
  pip INT_X18Y28 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y28 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X18Y28 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y28 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X18Y28 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X18Y28 LOGICIN_B61 -> LOGICIN_B32 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_49" gnd, 
  outpin "XDL_DUMMY_INT_X18Y27_TIEOFF_X33Y54" HARD0 ,
  inpin "Mmult_prod23" A15 ,
  inpin "Mmult_prod23" A16 ,
  inpin "Mmult_prod23" A17 ,
  inpin "Mmult_prod23" RSTA ,
  inpin "Mmult_prod23" RSTB ,
  pip INT_X18Y27 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y27 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y27 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y27 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y27 GND_WIRE -> GFAN0 , 
  pip INT_X18Y27 GND_WIRE -> GFAN1 , 
  pip INT_X18Y27 GND_WIRE -> SR1 , 
  pip INT_X18Y27 LOGICIN_B43 -> SR0 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_50" gnd, 
  outpin "XDL_DUMMY_INT_X18Y26_TIEOFF_X33Y52" HARD0 ,
  inpin "Mmult_prod23" B16 ,
  inpin "Mmult_prod23" B17 ,
  inpin "Mmult_prod23" CEA ,
  inpin "Mmult_prod23" CEB ,
  inpin "Mmult_prod23" CEC ,
  inpin "Mmult_prod23" CECARRYIN ,
  inpin "Mmult_prod23" CED ,
  inpin "Mmult_prod23" CEM ,
  inpin "Mmult_prod23" CEOPMODE ,
  inpin "Mmult_prod23" CEP ,
  inpin "Mmult_prod23" CLK ,
  inpin "Mmult_prod23" D16 ,
  inpin "Mmult_prod23" D17 ,
  inpin "Mmult_prod23" OPMODE5 ,
  inpin "Mmult_prod23" OPMODE7 ,
  inpin "Mmult_prod23" RSTC ,
  inpin "Mmult_prod23" RSTM ,
  pip INT_X18Y26 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y26 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y26 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y26 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y26 FAN_B -> SR0 , 
  pip INT_X18Y26 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y26 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y26 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y26 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y26 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y26 GFAN1 -> FAN_B , 
  pip INT_X18Y26 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y26 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y26 GND_WIRE -> GFAN0 , 
  pip INT_X18Y26 GND_WIRE -> GFAN1 , 
  pip INT_X18Y26 GND_WIRE -> SR1 , 
  pip INT_X18Y26 LOGICIN_B53 -> CLK0 , 
  pip INT_X18Y26 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X18Y26 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X18Y26 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y26 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y24 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_51" gnd, 
  outpin "XDL_DUMMY_INT_X18Y25_TIEOFF_X33Y50" HARD0 ,
  inpin "Mmult_prod23" B10 ,
  inpin "Mmult_prod23" B11 ,
  inpin "Mmult_prod23" B12 ,
  inpin "Mmult_prod23" B13 ,
  inpin "Mmult_prod23" B14 ,
  inpin "Mmult_prod23" B15 ,
  inpin "Mmult_prod23" B9 ,
  inpin "Mmult_prod23" D10 ,
  inpin "Mmult_prod23" D11 ,
  inpin "Mmult_prod23" D12 ,
  inpin "Mmult_prod23" D13 ,
  inpin "Mmult_prod23" D14 ,
  inpin "Mmult_prod23" D15 ,
  inpin "Mmult_prod23" D9 ,
  inpin "Mmult_prod23" OPMODE1 ,
  inpin "Mmult_prod23" OPMODE4 ,
  inpin "Mmult_prod23" OPMODE6 ,
  inpin "Mmult_prod23" RSTOPMODE ,
  inpin "Mmult_prod23" RSTP ,
  pip INT_X18Y25 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y25 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y25 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y25 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y25 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y25 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y25 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y25 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y25 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y25 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y25 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y25 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y25 GND_WIRE -> GFAN0 , 
  pip INT_X18Y25 GND_WIRE -> GFAN1 , 
  pip INT_X18Y25 GND_WIRE -> SR1 , 
  pip INT_X18Y25 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y25 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y25 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X18Y25 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y25 LOGICIN_B43 -> SR0 , 
  pip INT_X18Y25 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y25 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y25 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X18Y25 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X18Y25 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_52" gnd, 
  outpin "XDL_DUMMY_INT_X18Y24_TIEOFF_X33Y48" HARD0 ,
  inpin "Mmult_prod23" B0 ,
  inpin "Mmult_prod23" B1 ,
  inpin "Mmult_prod23" B2 ,
  inpin "Mmult_prod23" B3 ,
  inpin "Mmult_prod23" B4 ,
  inpin "Mmult_prod23" B5 ,
  inpin "Mmult_prod23" B6 ,
  inpin "Mmult_prod23" B7 ,
  inpin "Mmult_prod23" D0 ,
  inpin "Mmult_prod23" D1 ,
  inpin "Mmult_prod23" D2 ,
  inpin "Mmult_prod23" D3 ,
  inpin "Mmult_prod23" D4 ,
  inpin "Mmult_prod23" D5 ,
  inpin "Mmult_prod23" D8 ,
  inpin "Mmult_prod23" RSTCARRYIN ,
  inpin "Mmult_prod23" RSTD ,
  pip INT_X18Y24 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y24 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y24 FAN_B -> SR0 , 
  pip INT_X18Y24 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y24 GFAN0 -> LOGICIN_B38 , 
  pip INT_X18Y24 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y24 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y24 GFAN1 -> FAN_B , 
  pip INT_X18Y24 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y24 GFAN1 -> LOGICIN_B29 , 
  pip INT_X18Y24 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y24 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y24 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y24 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y24 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y24 GND_WIRE -> GFAN0 , 
  pip INT_X18Y24 GND_WIRE -> GFAN1 , 
  pip INT_X18Y24 GND_WIRE -> SR1 , 
  pip INT_X18Y24 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X18Y24 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y24 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y24 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X18Y24 LOGICIN_B61 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_53" gnd, 
  outpin "XDL_DUMMY_INT_X18Y23_TIEOFF_X33Y46" HARD0 ,
  inpin "Mmult_prod22" A17 ,
  inpin "Mmult_prod22" C36 ,
  inpin "Mmult_prod22" C37 ,
  inpin "Mmult_prod22" C38 ,
  inpin "Mmult_prod22" C39 ,
  inpin "Mmult_prod22" C40 ,
  inpin "Mmult_prod22" C41 ,
  inpin "Mmult_prod22" C42 ,
  inpin "Mmult_prod22" C43 ,
  inpin "Mmult_prod22" C44 ,
  inpin "Mmult_prod22" C45 ,
  inpin "Mmult_prod22" C46 ,
  inpin "Mmult_prod22" C47 ,
  inpin "Mmult_prod22" RSTA ,
  inpin "Mmult_prod22" RSTB ,
  pip INT_X18Y23 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y23 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y23 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y23 FAN_B -> SR0 , 
  pip INT_X18Y23 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y23 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y23 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y23 GFAN1 -> FAN_B , 
  pip INT_X18Y23 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y23 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y23 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y23 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y23 GND_WIRE -> GFAN0 , 
  pip INT_X18Y23 GND_WIRE -> GFAN1 , 
  pip INT_X18Y23 GND_WIRE -> SR1 , 
  pip INT_X18Y23 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y23 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y23 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X18Y23 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y23 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y23 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_54" gnd, 
  outpin "XDL_DUMMY_INT_X18Y22_TIEOFF_X33Y44" HARD0 ,
  inpin "Mmult_prod22" B16 ,
  inpin "Mmult_prod22" B17 ,
  inpin "Mmult_prod22" C24 ,
  inpin "Mmult_prod22" C25 ,
  inpin "Mmult_prod22" C26 ,
  inpin "Mmult_prod22" C27 ,
  inpin "Mmult_prod22" C28 ,
  inpin "Mmult_prod22" C29 ,
  inpin "Mmult_prod22" C30 ,
  inpin "Mmult_prod22" C31 ,
  inpin "Mmult_prod22" C32 ,
  inpin "Mmult_prod22" C33 ,
  inpin "Mmult_prod22" C34 ,
  inpin "Mmult_prod22" C35 ,
  inpin "Mmult_prod22" CEA ,
  inpin "Mmult_prod22" CEB ,
  inpin "Mmult_prod22" CEC ,
  inpin "Mmult_prod22" CECARRYIN ,
  inpin "Mmult_prod22" CED ,
  inpin "Mmult_prod22" CEM ,
  inpin "Mmult_prod22" CEOPMODE ,
  inpin "Mmult_prod22" CEP ,
  inpin "Mmult_prod22" CLK ,
  inpin "Mmult_prod22" D16 ,
  inpin "Mmult_prod22" D17 ,
  inpin "Mmult_prod22" OPMODE3 ,
  inpin "Mmult_prod22" OPMODE5 ,
  inpin "Mmult_prod22" OPMODE7 ,
  inpin "Mmult_prod22" RSTC ,
  inpin "Mmult_prod22" RSTM ,
  pip INT_X18Y22 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y22 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y22 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y22 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y22 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y22 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y22 FAN_B -> SR0 , 
  pip INT_X18Y22 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y22 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y22 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y22 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y22 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y22 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y22 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y22 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y22 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y22 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y22 GFAN1 -> FAN_B , 
  pip INT_X18Y22 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y22 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y22 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y22 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y22 GND_WIRE -> GFAN0 , 
  pip INT_X18Y22 GND_WIRE -> GFAN1 , 
  pip INT_X18Y22 GND_WIRE -> SR1 , 
  pip INT_X18Y22 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y22 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X18Y22 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y22 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X18Y22 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X18Y22 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y22 LOGICIN_B53 -> CLK0 , 
  pip INT_X18Y22 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X18Y22 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X18Y22 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y22 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y22 LOGICIN_B53 -> LOGICIN_B48 , 
  pip MACCSITE2_X18Y20 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_55" gnd, 
  outpin "XDL_DUMMY_INT_X18Y21_TIEOFF_X33Y42" HARD0 ,
  inpin "Mmult_prod22" B15 ,
  inpin "Mmult_prod22" C12 ,
  inpin "Mmult_prod22" C13 ,
  inpin "Mmult_prod22" C14 ,
  inpin "Mmult_prod22" C15 ,
  inpin "Mmult_prod22" C16 ,
  inpin "Mmult_prod22" C17 ,
  inpin "Mmult_prod22" C18 ,
  inpin "Mmult_prod22" C19 ,
  inpin "Mmult_prod22" C20 ,
  inpin "Mmult_prod22" C21 ,
  inpin "Mmult_prod22" C22 ,
  inpin "Mmult_prod22" C23 ,
  inpin "Mmult_prod22" D10 ,
  inpin "Mmult_prod22" D11 ,
  inpin "Mmult_prod22" D12 ,
  inpin "Mmult_prod22" D13 ,
  inpin "Mmult_prod22" D14 ,
  inpin "Mmult_prod22" D15 ,
  inpin "Mmult_prod22" D9 ,
  inpin "Mmult_prod22" OPMODE1 ,
  inpin "Mmult_prod22" OPMODE4 ,
  inpin "Mmult_prod22" OPMODE6 ,
  inpin "Mmult_prod22" RSTOPMODE ,
  inpin "Mmult_prod22" RSTP ,
  pip INT_X18Y21 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y21 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y21 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y21 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y21 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y21 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y21 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y21 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y21 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y21 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y21 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y21 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y21 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y21 GND_WIRE -> GFAN0 , 
  pip INT_X18Y21 GND_WIRE -> GFAN1 , 
  pip INT_X18Y21 GND_WIRE -> SR1 , 
  pip INT_X18Y21 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X18Y21 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X18Y21 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X18Y21 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y21 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X18Y21 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y21 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X18Y21 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y21 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X18Y21 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X18Y21 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y21 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X18Y21 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X18Y21 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X18Y21 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X18Y21 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_56" gnd, 
  outpin "XDL_DUMMY_INT_X18Y20_TIEOFF_X33Y40" HARD0 ,
  inpin "Mmult_prod22" C0 ,
  inpin "Mmult_prod22" C1 ,
  inpin "Mmult_prod22" C10 ,
  inpin "Mmult_prod22" C11 ,
  inpin "Mmult_prod22" C2 ,
  inpin "Mmult_prod22" C3 ,
  inpin "Mmult_prod22" C4 ,
  inpin "Mmult_prod22" C5 ,
  inpin "Mmult_prod22" C6 ,
  inpin "Mmult_prod22" C7 ,
  inpin "Mmult_prod22" C8 ,
  inpin "Mmult_prod22" C9 ,
  inpin "Mmult_prod22" D0 ,
  inpin "Mmult_prod22" D1 ,
  inpin "Mmult_prod22" D2 ,
  inpin "Mmult_prod22" D3 ,
  inpin "Mmult_prod22" D4 ,
  inpin "Mmult_prod22" D5 ,
  inpin "Mmult_prod22" D6 ,
  inpin "Mmult_prod22" D7 ,
  inpin "Mmult_prod22" D8 ,
  inpin "Mmult_prod22" RSTCARRYIN ,
  inpin "Mmult_prod22" RSTD ,
  pip INT_X18Y20 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y20 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y20 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y20 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y20 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y20 FAN_B -> SR0 , 
  pip INT_X18Y20 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y20 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y20 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y20 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y20 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y20 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y20 GFAN1 -> FAN_B , 
  pip INT_X18Y20 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y20 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y20 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y20 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y20 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y20 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y20 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y20 GND_WIRE -> GFAN0 , 
  pip INT_X18Y20 GND_WIRE -> GFAN1 , 
  pip INT_X18Y20 GND_WIRE -> SR1 , 
  pip INT_X18Y20 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y20 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X18Y20 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y20 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X18Y20 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X18Y20 LOGICIN_B61 -> LOGICIN_B32 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_57" gnd, 
  outpin "XDL_DUMMY_INT_X18Y19_TIEOFF_X33Y38" HARD0 ,
  inpin "Mmult_prod21" A15 ,
  inpin "Mmult_prod21" A16 ,
  inpin "Mmult_prod21" A17 ,
  inpin "Mmult_prod21" RSTB ,
  pip INT_X18Y19 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y19 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y19 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y19 GND_WIRE -> GFAN1 , 
  pip INT_X18Y19 GND_WIRE -> SR1 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_58" gnd, 
  outpin "XDL_DUMMY_INT_X18Y30_TIEOFF_X33Y60" HARD0 ,
  inpin "Mmult_prod6" B17 ,
  inpin "Mmult_prod6" C24 ,
  inpin "Mmult_prod6" C25 ,
  inpin "Mmult_prod6" C26 ,
  inpin "Mmult_prod6" C27 ,
  inpin "Mmult_prod6" C28 ,
  inpin "Mmult_prod6" C29 ,
  inpin "Mmult_prod6" C30 ,
  inpin "Mmult_prod6" C31 ,
  inpin "Mmult_prod6" C32 ,
  inpin "Mmult_prod6" C33 ,
  inpin "Mmult_prod6" C34 ,
  inpin "Mmult_prod6" C35 ,
  inpin "Mmult_prod6" CEA ,
  inpin "Mmult_prod6" CEB ,
  inpin "Mmult_prod6" CEC ,
  inpin "Mmult_prod6" CECARRYIN ,
  inpin "Mmult_prod6" CED ,
  inpin "Mmult_prod6" CEM ,
  inpin "Mmult_prod6" CEOPMODE ,
  inpin "Mmult_prod6" CEP ,
  inpin "Mmult_prod6" CLK ,
  inpin "Mmult_prod6" D16 ,
  inpin "Mmult_prod6" D17 ,
  inpin "Mmult_prod6" OPMODE2 ,
  inpin "Mmult_prod6" OPMODE3 ,
  inpin "Mmult_prod6" OPMODE5 ,
  inpin "Mmult_prod6" OPMODE7 ,
  inpin "Mmult_prod6" RSTC ,
  inpin "Mmult_prod6" RSTM ,
  pip INT_X18Y30 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y30 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y30 FAN_B -> SR0 , 
  pip INT_X18Y30 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y30 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y30 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y30 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y30 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y30 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y30 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y30 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y30 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y30 GFAN1 -> FAN_B , 
  pip INT_X18Y30 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y30 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y30 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y30 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y30 GND_WIRE -> GFAN0 , 
  pip INT_X18Y30 GND_WIRE -> GFAN1 , 
  pip INT_X18Y30 GND_WIRE -> SR1 , 
  pip INT_X18Y30 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y30 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X18Y30 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y30 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X18Y30 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X18Y30 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y30 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X18Y30 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y30 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X18Y30 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X18Y30 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X18Y30 LOGICIN_B53 -> CLK0 , 
  pip INT_X18Y30 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X18Y30 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X18Y30 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y30 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y30 LOGICIN_B53 -> LOGICIN_B48 , 
  pip MACCSITE2_X18Y28 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_59" gnd, 
  outpin "XDL_DUMMY_INT_X18Y18_TIEOFF_X33Y36" HARD0 ,
  inpin "Mmult_prod21" B16 ,
  inpin "Mmult_prod21" B17 ,
  inpin "Mmult_prod21" CEA ,
  inpin "Mmult_prod21" CEB ,
  inpin "Mmult_prod21" CEC ,
  inpin "Mmult_prod21" CECARRYIN ,
  inpin "Mmult_prod21" CED ,
  inpin "Mmult_prod21" CEM ,
  inpin "Mmult_prod21" CEOPMODE ,
  inpin "Mmult_prod21" CEP ,
  inpin "Mmult_prod21" CLK ,
  inpin "Mmult_prod21" D16 ,
  inpin "Mmult_prod21" D17 ,
  inpin "Mmult_prod21" OPMODE5 ,
  inpin "Mmult_prod21" OPMODE7 ,
  inpin "Mmult_prod21" RSTC ,
  inpin "Mmult_prod21" RSTM ,
  pip INT_X18Y18 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y18 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y18 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y18 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y18 FAN_B -> SR0 , 
  pip INT_X18Y18 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y18 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y18 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y18 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y18 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y18 GFAN1 -> FAN_B , 
  pip INT_X18Y18 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y18 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y18 GND_WIRE -> GFAN0 , 
  pip INT_X18Y18 GND_WIRE -> GFAN1 , 
  pip INT_X18Y18 GND_WIRE -> SR1 , 
  pip INT_X18Y18 LOGICIN_B53 -> CLK0 , 
  pip INT_X18Y18 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X18Y18 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X18Y18 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y18 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y16 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_60" gnd, 
  outpin "XDL_DUMMY_INT_X18Y17_TIEOFF_X33Y34" HARD0 ,
  inpin "Mmult_prod21" B10 ,
  inpin "Mmult_prod21" B11 ,
  inpin "Mmult_prod21" B12 ,
  inpin "Mmult_prod21" B13 ,
  inpin "Mmult_prod21" B14 ,
  inpin "Mmult_prod21" B15 ,
  inpin "Mmult_prod21" B9 ,
  inpin "Mmult_prod21" D10 ,
  inpin "Mmult_prod21" D11 ,
  inpin "Mmult_prod21" D12 ,
  inpin "Mmult_prod21" D13 ,
  inpin "Mmult_prod21" D14 ,
  inpin "Mmult_prod21" D15 ,
  inpin "Mmult_prod21" D9 ,
  inpin "Mmult_prod21" OPMODE1 ,
  inpin "Mmult_prod21" OPMODE4 ,
  inpin "Mmult_prod21" OPMODE6 ,
  inpin "Mmult_prod21" RSTOPMODE ,
  inpin "Mmult_prod21" RSTP ,
  pip INT_X18Y17 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y17 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y17 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y17 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y17 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y17 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y17 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y17 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y17 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y17 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y17 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y17 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y17 GND_WIRE -> GFAN0 , 
  pip INT_X18Y17 GND_WIRE -> GFAN1 , 
  pip INT_X18Y17 GND_WIRE -> SR1 , 
  pip INT_X18Y17 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y17 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y17 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X18Y17 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y17 LOGICIN_B43 -> SR0 , 
  pip INT_X18Y17 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y17 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y17 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X18Y17 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X18Y17 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_61" gnd, 
  outpin "XDL_DUMMY_INT_X18Y16_TIEOFF_X33Y32" HARD0 ,
  inpin "Mmult_prod21" B0 ,
  inpin "Mmult_prod21" B1 ,
  inpin "Mmult_prod21" B2 ,
  inpin "Mmult_prod21" B3 ,
  inpin "Mmult_prod21" B4 ,
  inpin "Mmult_prod21" B5 ,
  inpin "Mmult_prod21" B6 ,
  inpin "Mmult_prod21" B7 ,
  inpin "Mmult_prod21" D0 ,
  inpin "Mmult_prod21" D1 ,
  inpin "Mmult_prod21" D2 ,
  inpin "Mmult_prod21" D3 ,
  inpin "Mmult_prod21" D4 ,
  inpin "Mmult_prod21" D5 ,
  inpin "Mmult_prod21" D8 ,
  inpin "Mmult_prod21" RSTCARRYIN ,
  inpin "Mmult_prod21" RSTD ,
  pip INT_X18Y16 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y16 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y16 FAN_B -> SR0 , 
  pip INT_X18Y16 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y16 GFAN0 -> LOGICIN_B38 , 
  pip INT_X18Y16 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y16 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y16 GFAN1 -> FAN_B , 
  pip INT_X18Y16 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y16 GFAN1 -> LOGICIN_B29 , 
  pip INT_X18Y16 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y16 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y16 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y16 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y16 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y16 GND_WIRE -> GFAN0 , 
  pip INT_X18Y16 GND_WIRE -> GFAN1 , 
  pip INT_X18Y16 GND_WIRE -> SR1 , 
  pip INT_X18Y16 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X18Y16 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y16 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y16 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X18Y16 LOGICIN_B61 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_62" gnd, 
  outpin "XDL_DUMMY_INT_X18Y15_TIEOFF_X33Y30" HARD0 ,
  inpin "Mmult_prod2" A17 ,
  inpin "Mmult_prod2" C36 ,
  inpin "Mmult_prod2" C37 ,
  inpin "Mmult_prod2" C38 ,
  inpin "Mmult_prod2" C39 ,
  inpin "Mmult_prod2" C40 ,
  inpin "Mmult_prod2" C41 ,
  inpin "Mmult_prod2" C42 ,
  inpin "Mmult_prod2" C43 ,
  inpin "Mmult_prod2" C44 ,
  inpin "Mmult_prod2" C45 ,
  inpin "Mmult_prod2" C46 ,
  inpin "Mmult_prod2" C47 ,
  inpin "Mmult_prod2" RSTA ,
  inpin "Mmult_prod2" RSTB ,
  pip INT_X18Y15 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y15 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y15 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y15 FAN_B -> SR0 , 
  pip INT_X18Y15 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y15 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y15 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y15 GFAN1 -> FAN_B , 
  pip INT_X18Y15 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y15 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y15 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y15 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y15 GND_WIRE -> GFAN0 , 
  pip INT_X18Y15 GND_WIRE -> GFAN1 , 
  pip INT_X18Y15 GND_WIRE -> SR1 , 
  pip INT_X18Y15 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y15 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y15 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X18Y15 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y15 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y15 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_63" gnd, 
  outpin "XDL_DUMMY_INT_X18Y14_TIEOFF_X33Y28" HARD0 ,
  inpin "Mmult_prod2" B17 ,
  inpin "Mmult_prod2" C24 ,
  inpin "Mmult_prod2" C25 ,
  inpin "Mmult_prod2" C26 ,
  inpin "Mmult_prod2" C27 ,
  inpin "Mmult_prod2" C28 ,
  inpin "Mmult_prod2" C29 ,
  inpin "Mmult_prod2" C30 ,
  inpin "Mmult_prod2" C31 ,
  inpin "Mmult_prod2" C32 ,
  inpin "Mmult_prod2" C33 ,
  inpin "Mmult_prod2" C34 ,
  inpin "Mmult_prod2" C35 ,
  inpin "Mmult_prod2" CEA ,
  inpin "Mmult_prod2" CEB ,
  inpin "Mmult_prod2" CEC ,
  inpin "Mmult_prod2" CECARRYIN ,
  inpin "Mmult_prod2" CED ,
  inpin "Mmult_prod2" CEM ,
  inpin "Mmult_prod2" CEOPMODE ,
  inpin "Mmult_prod2" CEP ,
  inpin "Mmult_prod2" CLK ,
  inpin "Mmult_prod2" D16 ,
  inpin "Mmult_prod2" D17 ,
  inpin "Mmult_prod2" OPMODE2 ,
  inpin "Mmult_prod2" OPMODE3 ,
  inpin "Mmult_prod2" OPMODE5 ,
  inpin "Mmult_prod2" OPMODE7 ,
  inpin "Mmult_prod2" RSTC ,
  inpin "Mmult_prod2" RSTM ,
  pip INT_X18Y14 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y14 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y14 FAN_B -> SR0 , 
  pip INT_X18Y14 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y14 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y14 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y14 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y14 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y14 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y14 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y14 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y14 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y14 GFAN1 -> FAN_B , 
  pip INT_X18Y14 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y14 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y14 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y14 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y14 GND_WIRE -> GFAN0 , 
  pip INT_X18Y14 GND_WIRE -> GFAN1 , 
  pip INT_X18Y14 GND_WIRE -> SR1 , 
  pip INT_X18Y14 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y14 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X18Y14 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y14 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X18Y14 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X18Y14 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y14 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X18Y14 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y14 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X18Y14 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X18Y14 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X18Y14 LOGICIN_B53 -> CLK0 , 
  pip INT_X18Y14 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X18Y14 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X18Y14 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y14 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y14 LOGICIN_B53 -> LOGICIN_B48 , 
  pip MACCSITE2_X18Y12 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_64" gnd, 
  outpin "XDL_DUMMY_INT_X18Y13_TIEOFF_X33Y26" HARD0 ,
  inpin "Mmult_prod2" C12 ,
  inpin "Mmult_prod2" C13 ,
  inpin "Mmult_prod2" C14 ,
  inpin "Mmult_prod2" C15 ,
  inpin "Mmult_prod2" C16 ,
  inpin "Mmult_prod2" C17 ,
  inpin "Mmult_prod2" C18 ,
  inpin "Mmult_prod2" C19 ,
  inpin "Mmult_prod2" C20 ,
  inpin "Mmult_prod2" C21 ,
  inpin "Mmult_prod2" C22 ,
  inpin "Mmult_prod2" C23 ,
  inpin "Mmult_prod2" D10 ,
  inpin "Mmult_prod2" D11 ,
  inpin "Mmult_prod2" D12 ,
  inpin "Mmult_prod2" D13 ,
  inpin "Mmult_prod2" D14 ,
  inpin "Mmult_prod2" D15 ,
  inpin "Mmult_prod2" D9 ,
  inpin "Mmult_prod2" OPMODE1 ,
  inpin "Mmult_prod2" OPMODE4 ,
  inpin "Mmult_prod2" OPMODE6 ,
  inpin "Mmult_prod2" RSTOPMODE ,
  inpin "Mmult_prod2" RSTP ,
  pip INT_X18Y13 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y13 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y13 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y13 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y13 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y13 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y13 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y13 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y13 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y13 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y13 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y13 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y13 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y13 GND_WIRE -> GFAN0 , 
  pip INT_X18Y13 GND_WIRE -> GFAN1 , 
  pip INT_X18Y13 GND_WIRE -> SR1 , 
  pip INT_X18Y13 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X18Y13 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X18Y13 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X18Y13 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X18Y13 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y13 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X18Y13 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y13 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X18Y13 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X18Y13 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y13 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X18Y13 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X18Y13 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X18Y13 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X18Y13 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_65" gnd, 
  outpin "XDL_DUMMY_INT_X18Y12_TIEOFF_X33Y24" HARD0 ,
  inpin "Mmult_prod2" C0 ,
  inpin "Mmult_prod2" C1 ,
  inpin "Mmult_prod2" C10 ,
  inpin "Mmult_prod2" C11 ,
  inpin "Mmult_prod2" C2 ,
  inpin "Mmult_prod2" C3 ,
  inpin "Mmult_prod2" C4 ,
  inpin "Mmult_prod2" C5 ,
  inpin "Mmult_prod2" C6 ,
  inpin "Mmult_prod2" C7 ,
  inpin "Mmult_prod2" C8 ,
  inpin "Mmult_prod2" C9 ,
  inpin "Mmult_prod2" D0 ,
  inpin "Mmult_prod2" D1 ,
  inpin "Mmult_prod2" D2 ,
  inpin "Mmult_prod2" D3 ,
  inpin "Mmult_prod2" D4 ,
  inpin "Mmult_prod2" D5 ,
  inpin "Mmult_prod2" D6 ,
  inpin "Mmult_prod2" D7 ,
  inpin "Mmult_prod2" D8 ,
  inpin "Mmult_prod2" RSTCARRYIN ,
  inpin "Mmult_prod2" RSTD ,
  pip INT_X18Y12 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y12 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y12 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y12 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y12 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y12 FAN_B -> SR0 , 
  pip INT_X18Y12 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y12 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y12 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y12 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y12 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y12 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y12 GFAN1 -> FAN_B , 
  pip INT_X18Y12 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y12 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y12 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y12 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y12 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y12 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y12 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y12 GND_WIRE -> GFAN0 , 
  pip INT_X18Y12 GND_WIRE -> GFAN1 , 
  pip INT_X18Y12 GND_WIRE -> SR1 , 
  pip INT_X18Y12 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y12 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X18Y12 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y12 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X18Y12 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X18Y12 LOGICIN_B61 -> LOGICIN_B32 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y12 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_66" gnd, 
  outpin "XDL_DUMMY_INT_X18Y29_TIEOFF_X33Y58" HARD0 ,
  inpin "Mmult_prod6" C12 ,
  inpin "Mmult_prod6" C13 ,
  inpin "Mmult_prod6" C14 ,
  inpin "Mmult_prod6" C15 ,
  inpin "Mmult_prod6" C16 ,
  inpin "Mmult_prod6" C17 ,
  inpin "Mmult_prod6" C18 ,
  inpin "Mmult_prod6" C19 ,
  inpin "Mmult_prod6" C20 ,
  inpin "Mmult_prod6" C21 ,
  inpin "Mmult_prod6" C22 ,
  inpin "Mmult_prod6" C23 ,
  inpin "Mmult_prod6" D10 ,
  inpin "Mmult_prod6" D11 ,
  inpin "Mmult_prod6" D12 ,
  inpin "Mmult_prod6" D13 ,
  inpin "Mmult_prod6" D14 ,
  inpin "Mmult_prod6" D15 ,
  inpin "Mmult_prod6" D9 ,
  inpin "Mmult_prod6" OPMODE1 ,
  inpin "Mmult_prod6" OPMODE4 ,
  inpin "Mmult_prod6" OPMODE6 ,
  inpin "Mmult_prod6" RSTOPMODE ,
  inpin "Mmult_prod6" RSTP ,
  pip INT_X18Y29 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y29 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y29 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y29 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y29 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y29 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y29 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y29 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y29 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y29 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y29 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y29 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y29 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y29 GND_WIRE -> GFAN0 , 
  pip INT_X18Y29 GND_WIRE -> GFAN1 , 
  pip INT_X18Y29 GND_WIRE -> SR1 , 
  pip INT_X18Y29 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X18Y29 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X18Y29 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X18Y29 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X18Y29 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y29 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X18Y29 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y29 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X18Y29 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X18Y29 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y29 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X18Y29 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X18Y29 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X18Y29 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X18Y29 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_67" gnd, 
  outpin "XDL_DUMMY_INT_X18Y31_TIEOFF_X33Y62" HARD0 ,
  inpin "Mmult_prod6" A17 ,
  inpin "Mmult_prod6" C36 ,
  inpin "Mmult_prod6" C37 ,
  inpin "Mmult_prod6" C38 ,
  inpin "Mmult_prod6" C39 ,
  inpin "Mmult_prod6" C40 ,
  inpin "Mmult_prod6" C41 ,
  inpin "Mmult_prod6" C42 ,
  inpin "Mmult_prod6" C43 ,
  inpin "Mmult_prod6" C44 ,
  inpin "Mmult_prod6" C45 ,
  inpin "Mmult_prod6" C46 ,
  inpin "Mmult_prod6" C47 ,
  inpin "Mmult_prod6" RSTA ,
  inpin "Mmult_prod6" RSTB ,
  pip INT_X18Y31 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y31 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y31 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y31 FAN_B -> SR0 , 
  pip INT_X18Y31 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y31 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y31 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y31 GFAN1 -> FAN_B , 
  pip INT_X18Y31 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y31 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y31 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y31 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y31 GND_WIRE -> GFAN0 , 
  pip INT_X18Y31 GND_WIRE -> GFAN1 , 
  pip INT_X18Y31 GND_WIRE -> SR1 , 
  pip INT_X18Y31 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y31 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y31 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X18Y31 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y31 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y31 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y28 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_68" gnd, 
  outpin "XDL_DUMMY_INT_X18Y35_TIEOFF_X33Y70" HARD0 ,
  inpin "Mmult_prod61" A15 ,
  inpin "Mmult_prod61" A16 ,
  inpin "Mmult_prod61" A17 ,
  inpin "Mmult_prod61" RSTA ,
  inpin "Mmult_prod61" RSTB ,
  pip INT_X18Y35 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y35 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y35 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y35 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y35 GND_WIRE -> GFAN1 , 
  pip INT_X18Y35 GND_WIRE -> SR1 , 
  pip INT_X18Y35 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_69" gnd, 
  outpin "XDL_DUMMY_INT_X18Y36_TIEOFF_X33Y72" HARD0 ,
  inpin "Mmult_prod62" C0 ,
  inpin "Mmult_prod62" C1 ,
  inpin "Mmult_prod62" C10 ,
  inpin "Mmult_prod62" C11 ,
  inpin "Mmult_prod62" C2 ,
  inpin "Mmult_prod62" C3 ,
  inpin "Mmult_prod62" C4 ,
  inpin "Mmult_prod62" C5 ,
  inpin "Mmult_prod62" C6 ,
  inpin "Mmult_prod62" C7 ,
  inpin "Mmult_prod62" C8 ,
  inpin "Mmult_prod62" C9 ,
  inpin "Mmult_prod62" D0 ,
  inpin "Mmult_prod62" D1 ,
  inpin "Mmult_prod62" D2 ,
  inpin "Mmult_prod62" D3 ,
  inpin "Mmult_prod62" D4 ,
  inpin "Mmult_prod62" D5 ,
  inpin "Mmult_prod62" D8 ,
  inpin "Mmult_prod62" RSTCARRYIN ,
  inpin "Mmult_prod62" RSTD ,
  pip INT_X18Y36 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y36 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y36 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y36 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y36 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y36 FAN_B -> SR0 , 
  pip INT_X18Y36 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y36 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y36 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y36 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y36 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y36 GFAN1 -> FAN_B , 
  pip INT_X18Y36 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y36 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y36 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y36 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y36 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y36 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y36 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y36 GND_WIRE -> GFAN0 , 
  pip INT_X18Y36 GND_WIRE -> GFAN1 , 
  pip INT_X18Y36 GND_WIRE -> SR1 , 
  pip INT_X18Y36 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y36 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X18Y36 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X18Y36 LOGICIN_B61 -> LOGICIN_B32 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_70" gnd, 
  outpin "XDL_DUMMY_INT_X18Y37_TIEOFF_X33Y74" HARD0 ,
  inpin "Mmult_prod62" B15 ,
  inpin "Mmult_prod62" C12 ,
  inpin "Mmult_prod62" C13 ,
  inpin "Mmult_prod62" C14 ,
  inpin "Mmult_prod62" C15 ,
  inpin "Mmult_prod62" C16 ,
  inpin "Mmult_prod62" C17 ,
  inpin "Mmult_prod62" C18 ,
  inpin "Mmult_prod62" C19 ,
  inpin "Mmult_prod62" C20 ,
  inpin "Mmult_prod62" C21 ,
  inpin "Mmult_prod62" C22 ,
  inpin "Mmult_prod62" C23 ,
  inpin "Mmult_prod62" D10 ,
  inpin "Mmult_prod62" D11 ,
  inpin "Mmult_prod62" D12 ,
  inpin "Mmult_prod62" D13 ,
  inpin "Mmult_prod62" D14 ,
  inpin "Mmult_prod62" D15 ,
  inpin "Mmult_prod62" D9 ,
  inpin "Mmult_prod62" OPMODE1 ,
  inpin "Mmult_prod62" OPMODE4 ,
  inpin "Mmult_prod62" OPMODE6 ,
  inpin "Mmult_prod62" RSTOPMODE ,
  inpin "Mmult_prod62" RSTP ,
  pip INT_X18Y37 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y37 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y37 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y37 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y37 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y37 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y37 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y37 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y37 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y37 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y37 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y37 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y37 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y37 GND_WIRE -> GFAN0 , 
  pip INT_X18Y37 GND_WIRE -> GFAN1 , 
  pip INT_X18Y37 GND_WIRE -> SR1 , 
  pip INT_X18Y37 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X18Y37 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X18Y37 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X18Y37 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y37 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X18Y37 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y37 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X18Y37 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y37 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X18Y37 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X18Y37 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y37 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X18Y37 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X18Y37 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X18Y37 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X18Y37 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_71" gnd, 
  outpin "XDL_DUMMY_INT_X18Y38_TIEOFF_X33Y76" HARD0 ,
  inpin "Mmult_prod62" B16 ,
  inpin "Mmult_prod62" B17 ,
  inpin "Mmult_prod62" C24 ,
  inpin "Mmult_prod62" C25 ,
  inpin "Mmult_prod62" C26 ,
  inpin "Mmult_prod62" C27 ,
  inpin "Mmult_prod62" C28 ,
  inpin "Mmult_prod62" C29 ,
  inpin "Mmult_prod62" C30 ,
  inpin "Mmult_prod62" C31 ,
  inpin "Mmult_prod62" C32 ,
  inpin "Mmult_prod62" C33 ,
  inpin "Mmult_prod62" C34 ,
  inpin "Mmult_prod62" C35 ,
  inpin "Mmult_prod62" CEA ,
  inpin "Mmult_prod62" CEB ,
  inpin "Mmult_prod62" CEC ,
  inpin "Mmult_prod62" CECARRYIN ,
  inpin "Mmult_prod62" CED ,
  inpin "Mmult_prod62" CEM ,
  inpin "Mmult_prod62" CEOPMODE ,
  inpin "Mmult_prod62" CEP ,
  inpin "Mmult_prod62" CLK ,
  inpin "Mmult_prod62" D16 ,
  inpin "Mmult_prod62" D17 ,
  inpin "Mmult_prod62" OPMODE3 ,
  inpin "Mmult_prod62" OPMODE5 ,
  inpin "Mmult_prod62" OPMODE7 ,
  inpin "Mmult_prod62" RSTC ,
  inpin "Mmult_prod62" RSTM ,
  pip INT_X18Y38 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y38 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y38 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y38 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y38 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y38 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y38 FAN_B -> SR0 , 
  pip INT_X18Y38 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y38 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y38 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y38 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y38 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y38 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y38 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y38 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y38 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y38 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y38 GFAN1 -> FAN_B , 
  pip INT_X18Y38 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y38 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y38 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y38 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y38 GND_WIRE -> GFAN0 , 
  pip INT_X18Y38 GND_WIRE -> GFAN1 , 
  pip INT_X18Y38 GND_WIRE -> SR1 , 
  pip INT_X18Y38 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y38 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X18Y38 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y38 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X18Y38 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X18Y38 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y38 LOGICIN_B53 -> CLK0 , 
  pip INT_X18Y38 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X18Y38 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X18Y38 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y38 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y38 LOGICIN_B53 -> LOGICIN_B48 , 
  pip MACCSITE2_X18Y36 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_72" gnd, 
  outpin "XDL_DUMMY_INT_X18Y39_TIEOFF_X33Y78" HARD0 ,
  inpin "Mmult_prod62" A17 ,
  inpin "Mmult_prod62" C36 ,
  inpin "Mmult_prod62" C37 ,
  inpin "Mmult_prod62" C38 ,
  inpin "Mmult_prod62" C39 ,
  inpin "Mmult_prod62" C40 ,
  inpin "Mmult_prod62" C41 ,
  inpin "Mmult_prod62" C42 ,
  inpin "Mmult_prod62" C43 ,
  inpin "Mmult_prod62" C44 ,
  inpin "Mmult_prod62" C45 ,
  inpin "Mmult_prod62" C46 ,
  inpin "Mmult_prod62" C47 ,
  inpin "Mmult_prod62" RSTA ,
  inpin "Mmult_prod62" RSTB ,
  pip INT_X18Y39 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y39 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y39 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y39 FAN_B -> SR0 , 
  pip INT_X18Y39 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y39 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y39 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y39 GFAN1 -> FAN_B , 
  pip INT_X18Y39 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y39 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y39 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y39 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y39 GND_WIRE -> GFAN0 , 
  pip INT_X18Y39 GND_WIRE -> GFAN1 , 
  pip INT_X18Y39 GND_WIRE -> SR1 , 
  pip INT_X18Y39 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y39 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y39 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X18Y39 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y39 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y39 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_73" gnd, 
  outpin "XDL_DUMMY_INT_X18Y40_TIEOFF_X33Y80" HARD0 ,
  inpin "Mmult_prod63" B0 ,
  inpin "Mmult_prod63" B1 ,
  inpin "Mmult_prod63" B2 ,
  inpin "Mmult_prod63" B3 ,
  inpin "Mmult_prod63" B4 ,
  inpin "Mmult_prod63" B5 ,
  inpin "Mmult_prod63" B6 ,
  inpin "Mmult_prod63" B7 ,
  inpin "Mmult_prod63" D0 ,
  inpin "Mmult_prod63" D1 ,
  inpin "Mmult_prod63" D2 ,
  inpin "Mmult_prod63" D3 ,
  inpin "Mmult_prod63" D4 ,
  inpin "Mmult_prod63" D5 ,
  inpin "Mmult_prod63" D8 ,
  inpin "Mmult_prod63" RSTCARRYIN ,
  inpin "Mmult_prod63" RSTD ,
  pip INT_X18Y40 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y40 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y40 FAN_B -> SR0 , 
  pip INT_X18Y40 GFAN1 -> FAN_B , 
  pip INT_X18Y40 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y40 GFAN1 -> LOGICIN_B29 , 
  pip INT_X18Y40 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y40 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y40 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y40 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y40 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y40 GND_WIRE -> GFAN1 , 
  pip INT_X18Y40 GND_WIRE -> SR1 , 
  pip INT_X18Y40 LOGICIN_B51 -> LOGICIN_B30 , 
  pip INT_X18Y40 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X18Y40 LOGICIN_B51 -> LOGICIN_B44 , 
  pip INT_X18Y40 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X18Y40 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y40 LOGICIN_B53 -> LOGICIN_B38 , 
  pip INT_X18Y40 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y40 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X18Y40 LOGICIN_B61 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_74" gnd, 
  outpin "XDL_DUMMY_INT_X18Y32_TIEOFF_X33Y64" HARD0 ,
  inpin "Mmult_prod61" B0 ,
  inpin "Mmult_prod61" B1 ,
  inpin "Mmult_prod61" B2 ,
  inpin "Mmult_prod61" B3 ,
  inpin "Mmult_prod61" B4 ,
  inpin "Mmult_prod61" B5 ,
  inpin "Mmult_prod61" B6 ,
  inpin "Mmult_prod61" B7 ,
  inpin "Mmult_prod61" D0 ,
  inpin "Mmult_prod61" D1 ,
  inpin "Mmult_prod61" D2 ,
  inpin "Mmult_prod61" D3 ,
  inpin "Mmult_prod61" D4 ,
  inpin "Mmult_prod61" D5 ,
  inpin "Mmult_prod61" D8 ,
  inpin "Mmult_prod61" RSTCARRYIN ,
  inpin "Mmult_prod61" RSTD ,
  pip INT_X18Y32 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y32 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y32 FAN_B -> SR0 , 
  pip INT_X18Y32 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y32 GFAN0 -> LOGICIN_B38 , 
  pip INT_X18Y32 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y32 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y32 GFAN1 -> FAN_B , 
  pip INT_X18Y32 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y32 GFAN1 -> LOGICIN_B29 , 
  pip INT_X18Y32 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y32 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y32 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y32 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y32 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y32 GND_WIRE -> GFAN0 , 
  pip INT_X18Y32 GND_WIRE -> GFAN1 , 
  pip INT_X18Y32 GND_WIRE -> SR1 , 
  pip INT_X18Y32 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X18Y32 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y32 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y32 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X18Y32 LOGICIN_B61 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_75" gnd, 
  outpin "XDL_DUMMY_INT_X18Y41_TIEOFF_X33Y82" HARD0 ,
  inpin "Mmult_prod63" B10 ,
  inpin "Mmult_prod63" B11 ,
  inpin "Mmult_prod63" B12 ,
  inpin "Mmult_prod63" B13 ,
  inpin "Mmult_prod63" B14 ,
  inpin "Mmult_prod63" B15 ,
  inpin "Mmult_prod63" B9 ,
  inpin "Mmult_prod63" D10 ,
  inpin "Mmult_prod63" D11 ,
  inpin "Mmult_prod63" D12 ,
  inpin "Mmult_prod63" D13 ,
  inpin "Mmult_prod63" D14 ,
  inpin "Mmult_prod63" D15 ,
  inpin "Mmult_prod63" D9 ,
  inpin "Mmult_prod63" OPMODE1 ,
  inpin "Mmult_prod63" OPMODE4 ,
  inpin "Mmult_prod63" OPMODE6 ,
  inpin "Mmult_prod63" RSTOPMODE ,
  inpin "Mmult_prod63" RSTP ,
  pip INT_X18Y41 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y41 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y41 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y41 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y41 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y41 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y41 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y41 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y41 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y41 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y41 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y41 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y41 GND_WIRE -> GFAN0 , 
  pip INT_X18Y41 GND_WIRE -> GFAN1 , 
  pip INT_X18Y41 GND_WIRE -> SR1 , 
  pip INT_X18Y41 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y41 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y41 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X18Y41 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y41 LOGICIN_B43 -> SR0 , 
  pip INT_X18Y41 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y41 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y41 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X18Y41 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X18Y41 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_76" gnd, 
  outpin "XDL_DUMMY_INT_X18Y42_TIEOFF_X33Y84" HARD0 ,
  inpin "Mmult_prod63" B16 ,
  inpin "Mmult_prod63" B17 ,
  inpin "Mmult_prod63" CEA ,
  inpin "Mmult_prod63" CEB ,
  inpin "Mmult_prod63" CEC ,
  inpin "Mmult_prod63" CECARRYIN ,
  inpin "Mmult_prod63" CED ,
  inpin "Mmult_prod63" CEM ,
  inpin "Mmult_prod63" CEOPMODE ,
  inpin "Mmult_prod63" CEP ,
  inpin "Mmult_prod63" CLK ,
  inpin "Mmult_prod63" D16 ,
  inpin "Mmult_prod63" D17 ,
  inpin "Mmult_prod63" OPMODE5 ,
  inpin "Mmult_prod63" OPMODE7 ,
  inpin "Mmult_prod63" RSTC ,
  inpin "Mmult_prod63" RSTM ,
  pip INT_X18Y42 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y42 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y42 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y42 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y42 FAN_B -> SR0 , 
  pip INT_X18Y42 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y42 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y42 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y42 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y42 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y42 GFAN1 -> FAN_B , 
  pip INT_X18Y42 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y42 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y42 GND_WIRE -> GFAN0 , 
  pip INT_X18Y42 GND_WIRE -> GFAN1 , 
  pip INT_X18Y42 GND_WIRE -> SR1 , 
  pip INT_X18Y42 LOGICIN_B53 -> CLK0 , 
  pip INT_X18Y42 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X18Y42 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X18Y42 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y42 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y40 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_77" gnd, 
  outpin "XDL_DUMMY_INT_X18Y43_TIEOFF_X33Y86" HARD0 ,
  inpin "Mmult_prod63" A15 ,
  inpin "Mmult_prod63" A16 ,
  inpin "Mmult_prod63" A17 ,
  inpin "Mmult_prod63" RSTA ,
  inpin "Mmult_prod63" RSTB ,
  pip INT_X18Y43 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y43 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y43 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y43 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y43 GND_WIRE -> GFAN1 , 
  pip INT_X18Y43 GND_WIRE -> SR1 , 
  pip INT_X18Y43 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_78" gnd, 
  outpin "XDL_DUMMY_INT_X18Y44_TIEOFF_X33Y88" HARD0 ,
  inpin "Mmult_prod3" C0 ,
  inpin "Mmult_prod3" C1 ,
  inpin "Mmult_prod3" C10 ,
  inpin "Mmult_prod3" C2 ,
  inpin "Mmult_prod3" C4 ,
  inpin "Mmult_prod3" C6 ,
  inpin "Mmult_prod3" C8 ,
  inpin "Mmult_prod3" D0 ,
  inpin "Mmult_prod3" D4 ,
  inpin "Mmult_prod3" D5 ,
  inpin "Mmult_prod3" D6 ,
  inpin "Mmult_prod3" D7 ,
  inpin "Mmult_prod3" D8 ,
  inpin "Mmult_prod3" RSTCARRYIN ,
  inpin "Mmult_prod3" RSTD ,
  pip INT_X18Y44 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y44 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y44 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y44 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y44 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y44 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y44 GFAN0 =- LOGICIN_B35 , 
  pip INT_X18Y44 GND_WIRE -> GFAN0 , 
  pip INT_X18Y44 GND_WIRE -> SR1 , 
  pip INT_X18Y44 LOGICIN_B35 -> LOGICIN_B1 , 
  pip INT_X18Y44 LOGICIN_B35 -> LOGICIN_B26 , 
  pip INT_X18Y44 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X18Y44 LOGICIN_B35 -> LOGICIN_B55 , 
  pip INT_X18Y44 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y44 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y44 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X18Y44 LOGICIN_B43 -> LOGICIN_B8 , 
  pip INT_X18Y44 LOGICIN_B43 -> SR0 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_79" gnd, 
  outpin "XDL_DUMMY_INT_X18Y45_TIEOFF_X33Y90" HARD0 ,
  inpin "Mmult_prod3" C12 ,
  inpin "Mmult_prod3" C13 ,
  inpin "Mmult_prod3" C16 ,
  inpin "Mmult_prod3" C17 ,
  inpin "Mmult_prod3" C18 ,
  inpin "Mmult_prod3" C19 ,
  inpin "Mmult_prod3" C20 ,
  inpin "Mmult_prod3" C22 ,
  inpin "Mmult_prod3" C23 ,
  inpin "Mmult_prod3" D10 ,
  inpin "Mmult_prod3" D11 ,
  inpin "Mmult_prod3" D12 ,
  inpin "Mmult_prod3" D13 ,
  inpin "Mmult_prod3" D15 ,
  inpin "Mmult_prod3" D9 ,
  inpin "Mmult_prod3" RSTOPMODE ,
  inpin "Mmult_prod3" RSTP ,
  pip INT_X18Y45 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y45 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y45 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y45 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y45 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y45 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y45 GFAN0 =- LOGICIN_B35 , 
  pip INT_X18Y45 GFAN0 =- LOGICIN_B6 , 
  pip INT_X18Y45 GND_WIRE -> GFAN0 , 
  pip INT_X18Y45 GND_WIRE -> SR1 , 
  pip INT_X18Y45 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X18Y45 LOGICIN_B13 -> LOGICIN_B28 , 
  pip INT_X18Y45 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X18Y45 LOGICIN_B13 -> SR0 , 
  pip INT_X18Y45 LOGICIN_B35 -> LOGICIN_B10 , 
  pip INT_X18Y45 LOGICIN_B35 -> LOGICIN_B26 , 
  pip INT_X18Y45 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X18Y45 LOGICIN_B35 -> LOGICIN_B48 , 
  pip INT_X18Y45 LOGICIN_B6 -> LOGICIN_B4 , 
  pip INT_X18Y45 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y45 LOGICIN_B6 -> LOGICIN_B58 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_80" gnd, 
  outpin "XDL_DUMMY_INT_X18Y46_TIEOFF_X33Y92" HARD0 ,
  inpin "Mmult_prod3" B17 ,
  inpin "Mmult_prod3" C24 ,
  inpin "Mmult_prod3" C25 ,
  inpin "Mmult_prod3" C26 ,
  inpin "Mmult_prod3" C27 ,
  inpin "Mmult_prod3" C28 ,
  inpin "Mmult_prod3" C29 ,
  inpin "Mmult_prod3" C30 ,
  inpin "Mmult_prod3" C31 ,
  inpin "Mmult_prod3" C32 ,
  inpin "Mmult_prod3" C34 ,
  inpin "Mmult_prod3" C35 ,
  inpin "Mmult_prod3" CEA ,
  inpin "Mmult_prod3" CEB ,
  inpin "Mmult_prod3" CEC ,
  inpin "Mmult_prod3" CECARRYIN ,
  inpin "Mmult_prod3" CED ,
  inpin "Mmult_prod3" CEM ,
  inpin "Mmult_prod3" CEOPMODE ,
  inpin "Mmult_prod3" CEP ,
  inpin "Mmult_prod3" CLK ,
  inpin "Mmult_prod3" D14 ,
  inpin "Mmult_prod3" D16 ,
  inpin "Mmult_prod3" D17 ,
  inpin "Mmult_prod3" OPMODE2 ,
  inpin "Mmult_prod3" OPMODE3 ,
  inpin "Mmult_prod3" OPMODE5 ,
  inpin "Mmult_prod3" OPMODE7 ,
  inpin "Mmult_prod3" RSTC ,
  inpin "Mmult_prod3" RSTM ,
  pip INT_X18Y45 LOGICIN_S44 -> LOGICIN_B2 , 
  pip INT_X18Y46 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y46 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y46 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y46 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y46 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y46 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y46 FAN_B -> SR0 , 
  pip INT_X18Y46 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y46 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y46 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y46 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y46 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y46 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y46 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y46 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y46 GFAN1 -> FAN_B , 
  pip INT_X18Y46 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y46 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y46 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y46 GND_WIRE -> GFAN0 , 
  pip INT_X18Y46 GND_WIRE -> GFAN1 , 
  pip INT_X18Y46 GND_WIRE -> SR1 , 
  pip INT_X18Y46 LOGICIN44 -> LOGICIN_B16 , 
  pip INT_X18Y46 LOGICIN44 -> LOGICIN_B42 , 
  pip INT_X18Y46 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y46 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X18Y46 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y46 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X18Y46 LOGICIN_B44 -> LOGICIN44 , 
  pip INT_X18Y46 LOGICIN_B53 -> CLK0 , 
  pip INT_X18Y46 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X18Y46 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X18Y46 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y46 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y46 LOGICIN_B53 -> LOGICIN_B48 , 
  pip MACCSITE2_X18Y44 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_81" gnd, 
  outpin "XDL_DUMMY_INT_X18Y47_TIEOFF_X33Y94" HARD0 ,
  inpin "Mmult_prod3" A17 ,
  inpin "Mmult_prod3" C36 ,
  inpin "Mmult_prod3" C37 ,
  inpin "Mmult_prod3" C38 ,
  inpin "Mmult_prod3" C39 ,
  inpin "Mmult_prod3" C40 ,
  inpin "Mmult_prod3" C41 ,
  inpin "Mmult_prod3" C42 ,
  inpin "Mmult_prod3" C43 ,
  inpin "Mmult_prod3" C44 ,
  inpin "Mmult_prod3" C45 ,
  inpin "Mmult_prod3" C46 ,
  inpin "Mmult_prod3" C47 ,
  inpin "Mmult_prod3" RSTA ,
  inpin "Mmult_prod3" RSTB ,
  pip INT_X18Y47 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y47 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y47 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y47 FAN_B -> SR0 , 
  pip INT_X18Y47 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y47 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y47 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y47 GFAN1 -> FAN_B , 
  pip INT_X18Y47 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y47 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y47 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y47 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y47 GND_WIRE -> GFAN0 , 
  pip INT_X18Y47 GND_WIRE -> GFAN1 , 
  pip INT_X18Y47 GND_WIRE -> SR1 , 
  pip INT_X18Y47 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y47 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y47 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X18Y47 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y47 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y47 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_82" gnd, 
  outpin "XDL_DUMMY_INT_X18Y48_TIEOFF_X33Y96" HARD0 ,
  inpin "Mmult_prod31" B5 ,
  inpin "Mmult_prod31" B6 ,
  inpin "Mmult_prod31" B7 ,
  inpin "Mmult_prod31" D3 ,
  inpin "Mmult_prod31" D5 ,
  inpin "Mmult_prod31" D8 ,
  inpin "Mmult_prod31" RSTCARRYIN ,
  inpin "Mmult_prod31" RSTD ,
  pip INT_X18Y48 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y48 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y48 FAN_B -> SR0 , 
  pip INT_X18Y48 GFAN1 -> FAN_B , 
  pip INT_X18Y48 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y48 GFAN1 -> LOGICIN_B29 , 
  pip INT_X18Y48 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y48 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y48 GND_WIRE -> GFAN1 , 
  pip INT_X18Y48 GND_WIRE -> SR1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_83" gnd, 
  outpin "XDL_DUMMY_INT_X18Y49_TIEOFF_X33Y98" HARD0 ,
  inpin "Mmult_prod31" B11 ,
  inpin "Mmult_prod31" B12 ,
  inpin "Mmult_prod31" B13 ,
  inpin "Mmult_prod31" B14 ,
  inpin "Mmult_prod31" B9 ,
  inpin "Mmult_prod31" D10 ,
  inpin "Mmult_prod31" D12 ,
  inpin "Mmult_prod31" D13 ,
  inpin "Mmult_prod31" D15 ,
  inpin "Mmult_prod31" D9 ,
  inpin "Mmult_prod31" OPMODE1 ,
  inpin "Mmult_prod31" RSTOPMODE ,
  inpin "Mmult_prod31" RSTP ,
  pip INT_X18Y49 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y49 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y49 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y49 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y49 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y49 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y49 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y49 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y49 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y49 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y49 GND_WIRE -> GFAN0 , 
  pip INT_X18Y49 GND_WIRE -> GFAN1 , 
  pip INT_X18Y49 GND_WIRE -> SR1 , 
  pip INT_X18Y49 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y49 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y49 LOGICIN_B13 -> SR0 , 
  pip INT_X18Y49 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_84" gnd, 
  outpin "XDL_DUMMY_INT_X18Y50_TIEOFF_X33Y100" HARD0 ,
  inpin "Mmult_prod31" B15 ,
  inpin "Mmult_prod31" B16 ,
  inpin "Mmult_prod31" CEA ,
  inpin "Mmult_prod31" CEOPMODE ,
  inpin "Mmult_prod31" CEP ,
  inpin "Mmult_prod31" D14 ,
  inpin "Mmult_prod31" D16 ,
  inpin "Mmult_prod31" OPMODE5 ,
  inpin "Mmult_prod31" RSTM ,
  pip INT_X18Y49 LOGICIN_S44 -> LOGICIN_B2 , 
  pip INT_X18Y49 LOGICIN_S44 -> LOGICIN_B39 , 
  pip INT_X18Y50 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y50 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y50 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y50 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y50 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y50 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y50 GND_WIRE -> GFAN0 , 
  pip INT_X18Y50 GND_WIRE -> GFAN1 , 
  pip INT_X18Y50 GND_WIRE -> SR1 , 
  pip INT_X18Y50 LOGICIN_B44 -> LOGICIN44 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_85" gnd, 
  outpin "XDL_DUMMY_INT_X18Y33_TIEOFF_X33Y66" HARD0 ,
  inpin "Mmult_prod61" B10 ,
  inpin "Mmult_prod61" B11 ,
  inpin "Mmult_prod61" B12 ,
  inpin "Mmult_prod61" B13 ,
  inpin "Mmult_prod61" B14 ,
  inpin "Mmult_prod61" B15 ,
  inpin "Mmult_prod61" B9 ,
  inpin "Mmult_prod61" D10 ,
  inpin "Mmult_prod61" D11 ,
  inpin "Mmult_prod61" D12 ,
  inpin "Mmult_prod61" D13 ,
  inpin "Mmult_prod61" D14 ,
  inpin "Mmult_prod61" D15 ,
  inpin "Mmult_prod61" D9 ,
  inpin "Mmult_prod61" OPMODE1 ,
  inpin "Mmult_prod61" OPMODE4 ,
  inpin "Mmult_prod61" OPMODE6 ,
  inpin "Mmult_prod61" RSTOPMODE ,
  inpin "Mmult_prod61" RSTP ,
  pip INT_X18Y33 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y33 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y33 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y33 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y33 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y33 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y33 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y33 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y33 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y33 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y33 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y33 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y33 GND_WIRE -> GFAN0 , 
  pip INT_X18Y33 GND_WIRE -> GFAN1 , 
  pip INT_X18Y33 GND_WIRE -> SR1 , 
  pip INT_X18Y33 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y33 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y33 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X18Y33 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y33 LOGICIN_B43 -> SR0 , 
  pip INT_X18Y33 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y33 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y33 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X18Y33 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X18Y33 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_86" gnd, 
  outpin "XDL_DUMMY_INT_X18Y51_TIEOFF_X33Y102" HARD0 ,
  inpin "Mmult_prod31" A15 ,
  inpin "Mmult_prod31" A16 ,
  inpin "Mmult_prod31" A17 ,
  inpin "Mmult_prod31" RSTA ,
  inpin "Mmult_prod31" RSTB ,
  pip INT_X18Y51 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y51 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y51 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y51 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y51 GND_WIRE -> GFAN1 , 
  pip INT_X18Y51 GND_WIRE -> SR1 , 
  pip INT_X18Y51 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_87" gnd, 
  outpin "XDL_DUMMY_INT_X18Y52_TIEOFF_X33Y104" HARD0 ,
  inpin "Mmult_prod32" C0 ,
  inpin "Mmult_prod32" C1 ,
  inpin "Mmult_prod32" C10 ,
  inpin "Mmult_prod32" C11 ,
  inpin "Mmult_prod32" C2 ,
  inpin "Mmult_prod32" C3 ,
  inpin "Mmult_prod32" C4 ,
  inpin "Mmult_prod32" C5 ,
  inpin "Mmult_prod32" C6 ,
  inpin "Mmult_prod32" C7 ,
  inpin "Mmult_prod32" C8 ,
  inpin "Mmult_prod32" C9 ,
  inpin "Mmult_prod32" D0 ,
  inpin "Mmult_prod32" D1 ,
  inpin "Mmult_prod32" D2 ,
  inpin "Mmult_prod32" D3 ,
  inpin "Mmult_prod32" D4 ,
  inpin "Mmult_prod32" D5 ,
  inpin "Mmult_prod32" D6 ,
  inpin "Mmult_prod32" D7 ,
  inpin "Mmult_prod32" D8 ,
  inpin "Mmult_prod32" RSTCARRYIN ,
  inpin "Mmult_prod32" RSTD ,
  pip INT_X18Y52 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y52 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y52 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y52 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y52 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y52 FAN_B -> SR0 , 
  pip INT_X18Y52 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y52 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y52 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y52 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y52 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y52 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y52 GFAN1 -> FAN_B , 
  pip INT_X18Y52 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y52 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y52 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y52 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y52 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y52 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y52 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y52 GND_WIRE -> GFAN0 , 
  pip INT_X18Y52 GND_WIRE -> GFAN1 , 
  pip INT_X18Y52 GND_WIRE -> SR1 , 
  pip INT_X18Y52 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y52 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X18Y52 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y52 LOGICIN_B61 -> LOGICIN_B25 , 
  pip INT_X18Y52 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X18Y52 LOGICIN_B61 -> LOGICIN_B32 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_88" gnd, 
  outpin "XDL_DUMMY_INT_X18Y53_TIEOFF_X33Y106" HARD0 ,
  inpin "Mmult_prod32" B15 ,
  inpin "Mmult_prod32" C12 ,
  inpin "Mmult_prod32" C13 ,
  inpin "Mmult_prod32" C14 ,
  inpin "Mmult_prod32" C15 ,
  inpin "Mmult_prod32" C16 ,
  inpin "Mmult_prod32" C17 ,
  inpin "Mmult_prod32" C18 ,
  inpin "Mmult_prod32" C19 ,
  inpin "Mmult_prod32" C20 ,
  inpin "Mmult_prod32" C21 ,
  inpin "Mmult_prod32" C22 ,
  inpin "Mmult_prod32" C23 ,
  inpin "Mmult_prod32" D10 ,
  inpin "Mmult_prod32" D11 ,
  inpin "Mmult_prod32" D12 ,
  inpin "Mmult_prod32" D13 ,
  inpin "Mmult_prod32" D14 ,
  inpin "Mmult_prod32" D15 ,
  inpin "Mmult_prod32" D9 ,
  inpin "Mmult_prod32" OPMODE1 ,
  inpin "Mmult_prod32" OPMODE4 ,
  inpin "Mmult_prod32" OPMODE6 ,
  inpin "Mmult_prod32" RSTOPMODE ,
  inpin "Mmult_prod32" RSTP ,
  pip INT_X18Y53 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y53 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y53 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y53 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y53 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y53 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y53 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y53 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y53 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y53 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y53 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y53 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y53 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y53 GND_WIRE -> GFAN0 , 
  pip INT_X18Y53 GND_WIRE -> GFAN1 , 
  pip INT_X18Y53 GND_WIRE -> SR1 , 
  pip INT_X18Y53 LOGICIN_B13 -> LOGICIN_B9 , 
  pip INT_X18Y53 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X18Y53 LOGICIN_B43 -> LOGICIN_B2 , 
  pip INT_X18Y53 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y53 LOGICIN_B43 -> LOGICIN_B58 , 
  pip INT_X18Y53 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y53 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X18Y53 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y53 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X18Y53 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X18Y53 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y53 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X18Y53 LOGICIN_B61 -> LOGICIN_B26 , 
  pip INT_X18Y53 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X18Y53 LOGICIN_B61 -> LOGICIN_B48 , 
  pip INT_X18Y53 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_89" gnd, 
  outpin "XDL_DUMMY_INT_X18Y54_TIEOFF_X33Y108" HARD0 ,
  inpin "Mmult_prod32" B16 ,
  inpin "Mmult_prod32" B17 ,
  inpin "Mmult_prod32" C24 ,
  inpin "Mmult_prod32" C25 ,
  inpin "Mmult_prod32" C26 ,
  inpin "Mmult_prod32" C27 ,
  inpin "Mmult_prod32" C28 ,
  inpin "Mmult_prod32" C29 ,
  inpin "Mmult_prod32" C30 ,
  inpin "Mmult_prod32" C31 ,
  inpin "Mmult_prod32" C32 ,
  inpin "Mmult_prod32" C33 ,
  inpin "Mmult_prod32" C34 ,
  inpin "Mmult_prod32" C35 ,
  inpin "Mmult_prod32" CEA ,
  inpin "Mmult_prod32" CEB ,
  inpin "Mmult_prod32" CEC ,
  inpin "Mmult_prod32" CECARRYIN ,
  inpin "Mmult_prod32" CED ,
  inpin "Mmult_prod32" CEM ,
  inpin "Mmult_prod32" CEOPMODE ,
  inpin "Mmult_prod32" CEP ,
  inpin "Mmult_prod32" CLK ,
  inpin "Mmult_prod32" D16 ,
  inpin "Mmult_prod32" D17 ,
  inpin "Mmult_prod32" OPMODE3 ,
  inpin "Mmult_prod32" OPMODE5 ,
  inpin "Mmult_prod32" OPMODE7 ,
  inpin "Mmult_prod32" RSTC ,
  inpin "Mmult_prod32" RSTM ,
  pip INT_X18Y54 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y54 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y54 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y54 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y54 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y54 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y54 FAN_B -> SR0 , 
  pip INT_X18Y54 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y54 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y54 GFAN0 -> LOGICIN_B20 , 
  pip INT_X18Y54 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y54 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y54 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y54 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y54 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y54 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y54 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y54 GFAN1 -> FAN_B , 
  pip INT_X18Y54 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y54 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y54 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y54 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y54 GND_WIRE -> GFAN0 , 
  pip INT_X18Y54 GND_WIRE -> GFAN1 , 
  pip INT_X18Y54 GND_WIRE -> SR1 , 
  pip INT_X18Y54 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y54 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X18Y54 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y54 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X18Y54 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X18Y54 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y54 LOGICIN_B53 -> CLK0 , 
  pip INT_X18Y54 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X18Y54 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X18Y54 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y54 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X18Y54 LOGICIN_B53 -> LOGICIN_B48 , 
  pip MACCSITE2_X18Y52 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_90" gnd, 
  outpin "XDL_DUMMY_INT_X18Y55_TIEOFF_X33Y110" HARD0 ,
  inpin "Mmult_prod32" A17 ,
  inpin "Mmult_prod32" C36 ,
  inpin "Mmult_prod32" C37 ,
  inpin "Mmult_prod32" C38 ,
  inpin "Mmult_prod32" C39 ,
  inpin "Mmult_prod32" C40 ,
  inpin "Mmult_prod32" C41 ,
  inpin "Mmult_prod32" C42 ,
  inpin "Mmult_prod32" C43 ,
  inpin "Mmult_prod32" C44 ,
  inpin "Mmult_prod32" C45 ,
  inpin "Mmult_prod32" C46 ,
  inpin "Mmult_prod32" C47 ,
  inpin "Mmult_prod32" RSTA ,
  inpin "Mmult_prod32" RSTB ,
  pip INT_X18Y55 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y55 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y55 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y55 FAN_B -> SR0 , 
  pip INT_X18Y55 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y55 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y55 GFAN0 -> LOGICIN_B43 , 
  pip INT_X18Y55 GFAN1 -> FAN_B , 
  pip INT_X18Y55 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y55 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y55 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y55 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y55 GND_WIRE -> GFAN0 , 
  pip INT_X18Y55 GND_WIRE -> GFAN1 , 
  pip INT_X18Y55 GND_WIRE -> SR1 , 
  pip INT_X18Y55 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y55 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y55 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X18Y55 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y55 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y55 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_91" gnd, 
  outpin "XDL_DUMMY_INT_X18Y56_TIEOFF_X33Y112" HARD0 ,
  inpin "Mmult_prod33" RSTCARRYIN ,
  pip INT_X18Y56 GND_WIRE -> SR1 , 
  pip MACCSITE2_X18Y56 MACC_SR1_INT0 -> RSTCARRYIN_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_92" gnd, 
  outpin "XDL_DUMMY_INT_X18Y57_TIEOFF_X33Y114" HARD0 ,
  inpin "Mmult_prod33" B10 ,
  inpin "Mmult_prod33" B11 ,
  inpin "Mmult_prod33" B12 ,
  inpin "Mmult_prod33" B13 ,
  inpin "Mmult_prod33" B14 ,
  inpin "Mmult_prod33" B9 ,
  inpin "Mmult_prod33" D10 ,
  inpin "Mmult_prod33" D11 ,
  inpin "Mmult_prod33" D12 ,
  inpin "Mmult_prod33" D13 ,
  inpin "Mmult_prod33" D15 ,
  inpin "Mmult_prod33" D9 ,
  inpin "Mmult_prod33" OPMODE1 ,
  inpin "Mmult_prod33" OPMODE4 ,
  inpin "Mmult_prod33" OPMODE6 ,
  inpin "Mmult_prod33" RSTOPMODE ,
  inpin "Mmult_prod33" RSTP ,
  pip INT_X18Y57 GFAN0 -> LOGICIN_B13 , 
  pip INT_X18Y57 GFAN0 -> LOGICIN_B23 , 
  pip INT_X18Y57 GFAN0 -> LOGICIN_B45 , 
  pip INT_X18Y57 GFAN1 -> LOGICIN_B1 , 
  pip INT_X18Y57 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y57 GFAN1 -> LOGICIN_B28 , 
  pip INT_X18Y57 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y57 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y57 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y57 GFAN1 =- LOGICIN_B51 , 
  pip INT_X18Y57 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y57 GND_WIRE -> GFAN0 , 
  pip INT_X18Y57 GND_WIRE -> GFAN1 , 
  pip INT_X18Y57 GND_WIRE -> SR1 , 
  pip INT_X18Y57 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y57 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X18Y57 LOGICIN_B13 -> SR0 , 
  pip INT_X18Y57 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X18Y57 LOGICIN_B51 -> LOGICIN_B4 , 
  pip INT_X18Y57 LOGICIN_B51 -> LOGICIN_B5 , 
  pip INT_X18Y57 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X18Y57 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB10_INT1 -> D12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB14_INT1 -> D15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB23_INT1 -> D10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB28_INT1 -> D13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB45_INT1 -> D9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_SR0_INT1 -> RSTP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_SR1_INT1 -> RSTOPMODE_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_93" gnd, 
  outpin "XDL_DUMMY_INT_X18Y58_TIEOFF_X33Y116" HARD0 ,
  inpin "Mmult_prod33" B15 ,
  inpin "Mmult_prod33" B16 ,
  inpin "Mmult_prod33" CEA ,
  inpin "Mmult_prod33" CEB ,
  inpin "Mmult_prod33" CEC ,
  inpin "Mmult_prod33" CED ,
  inpin "Mmult_prod33" CEM ,
  inpin "Mmult_prod33" CEOPMODE ,
  inpin "Mmult_prod33" CEP ,
  inpin "Mmult_prod33" D14 ,
  inpin "Mmult_prod33" D16 ,
  inpin "Mmult_prod33" OPMODE5 ,
  inpin "Mmult_prod33" RSTC ,
  inpin "Mmult_prod33" RSTM ,
  pip INT_X18Y57 LOGICIN_S44 -> LOGICIN_B2 , 
  pip INT_X18Y57 LOGICIN_S44 -> LOGICIN_B39 , 
  pip INT_X18Y58 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y58 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y58 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y58 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y58 FAN_B -> SR0 , 
  pip INT_X18Y58 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y58 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y58 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y58 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y58 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y58 GFAN1 -> FAN_B , 
  pip INT_X18Y58 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y58 GND_WIRE -> GFAN0 , 
  pip INT_X18Y58 GND_WIRE -> GFAN1 , 
  pip INT_X18Y58 GND_WIRE -> SR1 , 
  pip INT_X18Y58 LOGICIN_B44 -> LOGICIN44 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB2_INT1 -> D14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_94" gnd, 
  outpin "XDL_DUMMY_INT_X18Y59_TIEOFF_X33Y118" HARD0 ,
  inpin "Mmult_prod33" A15 ,
  inpin "Mmult_prod33" A16 ,
  inpin "Mmult_prod33" A17 ,
  inpin "Mmult_prod33" RSTA ,
  inpin "Mmult_prod33" RSTB ,
  pip INT_X18Y59 GFAN1 -> LOGICIN_B14 , 
  pip INT_X18Y59 GFAN1 -> LOGICIN_B52 , 
  pip INT_X18Y59 GFAN1 -> LOGICIN_B61 , 
  pip INT_X18Y59 GFAN1 -> LOGICIN_B8 , 
  pip INT_X18Y59 GND_WIRE -> GFAN1 , 
  pip INT_X18Y59 GND_WIRE -> SR1 , 
  pip INT_X18Y59 LOGICIN_B61 -> SR0 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB8_INT3 -> A17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_SR1_INT3 -> RSTB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_95" gnd, 
  outpin "XDL_DUMMY_INT_X18Y34_TIEOFF_X33Y68" HARD0 ,
  inpin "Mmult_prod61" B16 ,
  inpin "Mmult_prod61" B17 ,
  inpin "Mmult_prod61" CEA ,
  inpin "Mmult_prod61" CEB ,
  inpin "Mmult_prod61" CEC ,
  inpin "Mmult_prod61" CECARRYIN ,
  inpin "Mmult_prod61" CED ,
  inpin "Mmult_prod61" CEM ,
  inpin "Mmult_prod61" CEOPMODE ,
  inpin "Mmult_prod61" CEP ,
  inpin "Mmult_prod61" CLK ,
  inpin "Mmult_prod61" D16 ,
  inpin "Mmult_prod61" D17 ,
  inpin "Mmult_prod61" OPMODE5 ,
  inpin "Mmult_prod61" OPMODE7 ,
  inpin "Mmult_prod61" RSTC ,
  inpin "Mmult_prod61" RSTM ,
  pip INT_X18Y34 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y34 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y34 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y34 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y34 FAN_B -> SR0 , 
  pip INT_X18Y34 GFAN0 -> LOGICIN_B30 , 
  pip INT_X18Y34 GFAN0 -> LOGICIN_B36 , 
  pip INT_X18Y34 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y34 GFAN0 -> LOGICIN_B62 , 
  pip INT_X18Y34 GFAN0 -> LOGICIN_B7 , 
  pip INT_X18Y34 GFAN1 -> FAN_B , 
  pip INT_X18Y34 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y34 GFAN1 =- LOGICIN_B53 , 
  pip INT_X18Y34 GND_WIRE -> GFAN0 , 
  pip INT_X18Y34 GND_WIRE -> GFAN1 , 
  pip INT_X18Y34 GND_WIRE -> SR1 , 
  pip INT_X18Y34 LOGICIN_B53 -> CLK0 , 
  pip INT_X18Y34 LOGICIN_B53 -> LOGICIN_B12 , 
  pip INT_X18Y34 LOGICIN_B53 -> LOGICIN_B24 , 
  pip INT_X18Y34 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X18Y34 LOGICIN_B53 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y32 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB30_INT2 -> CEA_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB44_INT2 -> CEP_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB55_INT2 -> CEOPMODE_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB62_INT2 -> OPMODE5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB7_INT2 -> D16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_SR1_INT2 -> RSTM_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_96" gnd, 
  outpin "XDL_DUMMY_CLEXL_X7Y15_SLICE_X8Y15" B ,
  inpin "Mmult_prod41" D7 ,
  pip CLEXL_X7Y15 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXL_X7Y15_SLICE_X8Y15" B -> BMUX
  pip CLEXL_X7Y15 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y16 NW2E3 -> LOGICIN_B39 , 
  pip INT_X7Y15 LOGICOUT16 -> NW2B3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_97" gnd, 
  outpin "XDL_DUMMY_CLEXL_X7Y39_SLICE_X8Y39" B ,
  inpin "Mmult_prod53" D6 ,
  inpin "Mmult_prod53" D7 ,
  pip CLEXL_X7Y39 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXL_X7Y39_SLICE_X8Y39" B -> BMUX
  pip CLEXL_X7Y39 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y40 NW2E3 -> LOGICIN_B39 , 
  pip INT_X6Y40 NW2E3 -> LOGICIN_B59 , 
  pip INT_X7Y39 LOGICOUT16 -> NW2B3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_98" gnd, 
  outpin "XDL_DUMMY_CLEXL_X7Y33_SLICE_X8Y33" B ,
  inpin "Mmult_prod51" B8 ,
  inpin "Mmult_prod51" D7 ,
  pip CLEXL_X7Y33 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXL_X7Y33_SLICE_X8Y33" B -> BMUX
  pip CLEXL_X7Y33 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y32 SW2E3 -> LOGICIN_B31 , 
  pip INT_X6Y32 SW2E3 -> LOGICIN_B39 , 
  pip INT_X7Y33 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_99" gnd, 
  outpin "XDL_DUMMY_CLEXL_X7Y49_SLICE_X8Y49" B ,
  inpin "Mmult_prod11" D7 ,
  pip CLEXL_X7Y49 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXL_X7Y49_SLICE_X8Y49" B -> BMUX
  pip CLEXL_X7Y49 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y48 SW2E3 -> LOGICIN_B39 , 
  pip INT_X7Y49 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_100" gnd, 
  outpin "reduce_xor_311_xo<0>655" C ,
  inpin "Mmult_prod13" D6 ,
  pip CLEXL_X7Y57 L_C -> CLEXL_LOGICOUT18 , 
  pip INT_X6Y56 SW2E2 -> LOGICIN_B59 , 
  pip INT_X7Y57 LOGICOUT18 -> SW2B2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_101" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y17_SLICE_X6Y17" B ,
  inpin "Mmult_prod41" B8 ,
  inpin "Mmult_prod41" RSTA ,
  pip CLEXM_X5Y17 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X5Y17 LOGICOUT15 -> EL1B0 , 
  pip INT_X5Y17 LOGICOUT15 -> NE4B1 , 
  pip INT_X6Y16 EL1E_S0 -> LOGICIN_B31 , 
  pip INT_X6Y19 WR1E2 -> SR0 , 
  pip INT_X7Y19 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_102" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y16_SLICE_X6Y16" B ,
  inpin "Mmult_prod41" D6 ,
  pip CLEXM_X5Y16 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X5Y16 LOGICOUT15 -> ER1B2 , 
  pip INT_X6Y16 ER1E2 -> LOGICIN_B59 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_103" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y13_SLICE_X6Y13" B ,
  inpin "Mmult_prod4" C21 ,
  pip CLEXM_X5Y13 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X5Y13 LOGICOUT15 -> ER1B2 , 
  pip INT_X6Y13 ER1E2 -> LOGICIN_B19 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_104" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y32_SLICE_X6Y32" B ,
  inpin "Mmult_prod51" D6 ,
  pip CLEXM_X5Y32 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X5Y32 LOGICOUT15 -> ER1B2 , 
  pip INT_X6Y32 ER1E2 -> LOGICIN_B59 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_105" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y41_SLICE_X6Y41" B ,
  inpin "Mmult_prod53" B8 ,
  pip CLEXM_X5Y41 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X5Y41 LOGICOUT15 -> EL1B0 , 
  pip INT_X6Y40 EL1E_S0 -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_106" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y46_SLICE_X6Y46" B ,
  inpin "Mmult_prod1" C33 ,
  pip CLEXM_X5Y46 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X5Y46 LOGICOUT15 -> ER1B2 , 
  pip INT_X6Y46 ER1E2 -> LOGICIN_B59 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_107" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y48_SLICE_X6Y48" B ,
  inpin "Mmult_prod11" D6 ,
  pip CLEXM_X5Y48 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X5Y48 LOGICOUT15 -> ER1B2 , 
  pip INT_X6Y48 ER1E2 -> LOGICIN_B59 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_108" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y49_SLICE_X6Y49" B ,
  inpin "Mmult_prod11" B8 ,
  pip CLEXM_X5Y49 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X5Y49 LOGICOUT15 -> EL1B0 , 
  pip INT_X6Y48 EL1E_S0 -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_109" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y54_SLICE_X6Y54" B ,
  inpin "Mmult_prod12" C33 ,
  pip CLEXM_X5Y54 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X5Y54 LOGICOUT15 -> ER1B2 , 
  pip INT_X6Y54 ER1E2 -> LOGICIN_B59 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_110" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y55_SLICE_X6Y55" B ,
  inpin "Mmult_prod13" D7 ,
  pip CLEXM_X5Y55 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXM_X5Y55_SLICE_X6Y55" B -> BMUX
  pip CLEXM_X5Y55 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y55 LOGICOUT16 -> NE2B3 , 
  pip INT_X6Y56 NE2E3 -> LOGICIN_B39 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_111" gnd, 
  outpin "XDL_DUMMY_CLEXM_X5Y57_SLICE_X6Y57" B ,
  inpin "Mmult_prod13" B8 ,
  pip CLEXM_X5Y57 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X5Y57 LOGICOUT15 -> EL1B0 , 
  pip INT_X6Y56 EL1E_S0 -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_112" gnd, 
  outpin "XDL_DUMMY_CLEXL_X4Y24_SLICE_X4Y24" B ,
  inpin "Mmult_prod43" B8 ,
  inpin "Mmult_prod43" D6 ,
  inpin "Mmult_prod43" D7 ,
  pip CLEXL_X4Y24 L_B -> L_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXL_X4Y24_SLICE_X4Y24" B -> BMUX
  pip CLEXL_X4Y24 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X4Y24 LOGICOUT16 -> EE2B3 , 
  pip INT_X6Y24 EE2E3 -> LOGICIN_B31 , 
  pip INT_X6Y24 EE2E3 -> LOGICIN_B39 , 
  pip INT_X6Y24 EE2E3 -> LOGICIN_B59 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_113" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y25_SLICE_X28Y25" B ,
  inpin "Mmult_prod23" B8 ,
  pip CLEXL_X17Y25 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y25 LOGICOUT15 -> EL1B0 , 
  pip INT_X18Y24 EL1E_S0 -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_114" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y24_SLICE_X28Y24" B ,
  inpin "Mmult_prod23" D6 ,
  pip CLEXL_X17Y24 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y24 LOGICOUT15 -> ER1B2 , 
  pip INT_X18Y24 ER1E2 -> LOGICIN_B59 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_115" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y17_SLICE_X28Y17" B ,
  inpin "Mmult_prod21" B8 ,
  pip CLEXL_X17Y17 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y17 LOGICOUT15 -> EL1B0 , 
  pip INT_X18Y16 EL1E_S0 -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_116" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y16_SLICE_X28Y16" B ,
  inpin "Mmult_prod21" D6 ,
  pip CLEXL_X17Y16 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y16 LOGICOUT15 -> ER1B2 , 
  pip INT_X18Y16 ER1E2 -> LOGICIN_B59 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_117" gnd, 
  outpin "reduce_xor_311_xo<0>480" A ,
  inpin "Mmult_prod62" D6 ,
  inpin "Mmult_prod62" D7 ,
  pip CLEXL_X17Y36 L_A -> CLEXL_LOGICOUT12 , 
  pip INT_X17Y36 LOGICOUT12 -> EL1B3 , 
  pip INT_X18Y36 EL1E3 -> LOGICIN_B39 , 
  pip INT_X18Y36 EL1E3 -> LOGICIN_B59 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_118" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y45_SLICE_X28Y45" B ,
  inpin "Mmult_prod3" C11 ,
  inpin "Mmult_prod3" C21 ,
  inpin "Mmult_prod3" C3 ,
  inpin "Mmult_prod3" C5 ,
  inpin "Mmult_prod3" C7 ,
  inpin "Mmult_prod3" C9 ,
  inpin "Mmult_prod3" D2 ,
  inpin "Mmult_prod3" OPMODE1 ,
  inpin "Mmult_prod3" OPMODE6 ,
  pip CLEXL_X17Y45 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y45 LOGICOUT15 -> EL1B0 , 
  pip INT_X17Y45 LOGICOUT15 -> ER1B2 , 
  pip INT_X17Y45 LOGICOUT15 -> SE2B1 , 
  pip INT_X18Y44 EL1E_S0 -> LOGICIN_B14 , 
  pip INT_X18Y44 EL1E_S0 -> LOGICIN_B28 , 
  pip INT_X18Y44 SE2E1 -> LOGICIN_B17 , 
  pip INT_X18Y44 SE2E1 -> LOGICIN_B25 , 
  pip INT_X18Y44 SE2E1 -> LOGICIN_B4 , 
  pip INT_X18Y44 SE2E1 -> LOGICIN_B41 , 
  pip INT_X18Y45 EL1E0 -> LOGICIN_B16 , 
  pip INT_X18Y45 ER1E2 -> LOGICIN_B19 , 
  pip INT_X18Y45 ER1E2 -> LOGICIN_B8 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB8_INT1 -> OPMODE1_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_119" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y46_SLICE_X28Y46" B ,
  inpin "Mmult_prod3" C33 ,
  pip CLEXL_X17Y46 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y46 LOGICOUT15 -> ER1B2 , 
  pip INT_X18Y46 ER1E2 -> LOGICIN_B59 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_120" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y33_SLICE_X28Y33" B ,
  inpin "Mmult_prod61" B8 ,
  pip CLEXL_X17Y33 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y33 LOGICOUT15 -> EL1B0 , 
  pip INT_X18Y32 EL1E_S0 -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_121" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y48_SLICE_X28Y48" B ,
  inpin "Mmult_prod31" B10 ,
  inpin "Mmult_prod31" D0 ,
  inpin "Mmult_prod31" D11 ,
  inpin "Mmult_prod31" D4 ,
  inpin "Mmult_prod31" D6 ,
  pip CLEXL_X17Y48 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y48 LOGICOUT15 -> EL1B0 , 
  pip INT_X17Y48 LOGICOUT15 -> ER1B2 , 
  pip INT_X17Y48 LOGICOUT15 -> NE2B1 , 
  pip INT_X18Y48 EL1E0 -> LOGICIN_B7 , 
  pip INT_X18Y48 ER1E2 -> LOGICIN_B26 , 
  pip INT_X18Y48 ER1E2 -> LOGICIN_B59 , 
  pip INT_X18Y49 NE2E1 -> LOGICIN_B4 , 
  pip INT_X18Y49 NE2E1 -> LOGICIN_B57 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB4_INT1 -> D11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_122" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y49_SLICE_X28Y49" B ,
  inpin "Mmult_prod31" D2 ,
  pip CLEXL_X17Y49 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y49 LOGICOUT15 -> SE2B1 , 
  pip INT_X18Y48 SE2E1 -> LOGICIN_B25 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_123" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y55_SLICE_X28Y55" B ,
  inpin "Mmult_prod33" D2 ,
  pip CLEXL_X17Y55 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y55 LOGICOUT15 -> NE2B1 , 
  pip INT_X18Y56 NE2E1 -> LOGICIN_B25 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB25_INT0 -> D2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_124" gnd, 
  outpin "XDL_DUMMY_CLEXL_X17Y56_SLICE_X28Y56" B ,
  inpin "Mmult_prod33" B5 ,
  inpin "Mmult_prod33" B6 ,
  inpin "Mmult_prod33" D0 ,
  inpin "Mmult_prod33" D4 ,
  inpin "Mmult_prod33" D5 ,
  inpin "Mmult_prod33" D6 ,
  inpin "Mmult_prod33" D8 ,
  inpin "Mmult_prod33" RSTD ,
  pip CLEXL_X17Y56 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y56 LOGICOUT15 -> EL1B0 , 
  pip INT_X17Y56 LOGICOUT15 -> ER1B2 , 
  pip INT_X18Y56 EL1E0 -> LOGICIN_B7 , 
  pip INT_X18Y56 ER1E2 -> FAN_B , 
  pip INT_X18Y56 ER1E2 -> LOGICIN_B1 , 
  pip INT_X18Y56 ER1E2 -> LOGICIN_B26 , 
  pip INT_X18Y56 ER1E2 -> LOGICIN_B59 , 
  pip INT_X18Y56 ER1E2 -> LOGICIN_B8 , 
  pip INT_X18Y56 ER1E2 -> SR0 , 
  pip INT_X18Y56 FAN_B -> LOGICIN_B29 , 
  pip INT_X18Y56 FAN_B -> LOGICIN_B58 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB1_INT0 -> D5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB26_INT0 -> D4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB7_INT0 -> D0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB8_INT0 -> D8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_SR0_INT0 -> RSTD_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_125" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y25_SLICE_X30Y25" B ,
  inpin "Mmult_prod23" D7 ,
  pip CLEXM_X19Y25 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXM_X19Y25_SLICE_X30Y25" B -> BMUX
  pip CLEXM_X19Y25 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X18Y24 SW2E3 -> LOGICIN_B39 , 
  pip INT_X19Y25 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_126" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y19_SLICE_X30Y19" B ,
  inpin "Mmult_prod21" RSTA ,
  pip CLEXM_X19Y19 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X18Y19 WR1E2 -> SR0 , 
  pip INT_X19Y19 LOGICOUT15 -> WR1B2 , 
  pip MACCSITE2_X18Y16 MACC_SR0_INT3 -> RSTA_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_127" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y17_SLICE_X30Y17" B ,
  inpin "Mmult_prod21" D7 ,
  pip CLEXM_X19Y17 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXM_X19Y17_SLICE_X30Y17" B -> BMUX
  pip CLEXM_X19Y17 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X18Y16 SW2E3 -> LOGICIN_B39 , 
  pip INT_X19Y17 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_128" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y32_SLICE_X30Y32" B ,
  inpin "Mmult_prod61" D6 ,
  pip CLEXM_X19Y32 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXM_X19Y32_SLICE_X30Y32" B -> BMUX
  pip CLEXM_X19Y32 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X18Y32 WL1E2 -> LOGICIN_B59 , 
  pip INT_X19Y32 LOGICOUT16 -> WL1B2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_129" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y40_SLICE_X30Y40" B ,
  inpin "Mmult_prod63" D6 ,
  pip CLEXM_X19Y40 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXM_X19Y40_SLICE_X30Y40" B -> BMUX
  pip CLEXM_X19Y40 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X18Y40 WL1E2 -> LOGICIN_B59 , 
  pip INT_X19Y40 LOGICOUT16 -> WL1B2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB59_INT0 -> D6_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_130" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y41_SLICE_X30Y41" B ,
  inpin "Mmult_prod63" B8 ,
  inpin "Mmult_prod63" D7 ,
  pip CLEXM_X19Y41 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXM_X19Y41_SLICE_X30Y41" B -> BMUX
  pip CLEXM_X19Y41 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X18Y40 SW2E3 -> LOGICIN_B31 , 
  pip INT_X18Y40 SW2E3 -> LOGICIN_B39 , 
  pip INT_X19Y41 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_131" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y44_SLICE_X30Y44" B ,
  inpin "Mmult_prod3" D1 ,
  inpin "Mmult_prod3" D3 ,
  pip CLEXM_X19Y44 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X18Y44 WL1E0 -> LOGICIN_B47 , 
  pip INT_X18Y44 WL1E0 -> LOGICIN_B57 , 
  pip INT_X19Y44 LOGICOUT15 -> WL1B0 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_132" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y45_SLICE_X30Y45" B ,
  inpin "Mmult_prod3" C14 ,
  inpin "Mmult_prod3" C15 ,
  inpin "Mmult_prod3" OPMODE4 ,
  pip CLEXM_X19Y45 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X18Y45 WL1E0 -> LOGICIN_B17 , 
  pip INT_X18Y45 WL1E0 -> LOGICIN_B47 , 
  pip INT_X18Y45 WL1E0 -> LOGICIN_B5 , 
  pip INT_X19Y45 LOGICOUT15 -> WL1B0 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_133" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y33_SLICE_X30Y33" B ,
  inpin "Mmult_prod61" D7 ,
  pip CLEXM_X19Y33 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXM_X19Y33_SLICE_X30Y33" B -> BMUX
  pip CLEXM_X19Y33 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X18Y32 SW2E3 -> LOGICIN_B39 , 
  pip INT_X19Y33 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_134" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y48_SLICE_X30Y48" B ,
  inpin "Mmult_prod31" B0 ,
  inpin "Mmult_prod31" B1 ,
  inpin "Mmult_prod31" B2 ,
  inpin "Mmult_prod31" B3 ,
  inpin "Mmult_prod31" B4 ,
  inpin "Mmult_prod31" B8 ,
  inpin "Mmult_prod31" D1 ,
  inpin "Mmult_prod31" OPMODE4 ,
  pip CLEXM_X19Y48 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X18Y48 NL1E_S0 -> LOGICIN_B31 , 
  pip INT_X18Y48 WL1E0 -> LOGICIN_B30 , 
  pip INT_X18Y48 WL1E0 -> LOGICIN_B34 , 
  pip INT_X18Y48 WL1E0 -> LOGICIN_B38 , 
  pip INT_X18Y48 WL1E0 -> LOGICIN_B42 , 
  pip INT_X18Y48 WL1E0 -> LOGICIN_B44 , 
  pip INT_X18Y48 WL1E0 -> LOGICIN_B47 , 
  pip INT_X18Y48 WL1E0 -> NL1B0 , 
  pip INT_X18Y49 NL1E0 -> LOGICIN_B5 , 
  pip INT_X19Y48 LOGICOUT15 -> WL1B0 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB5_INT1 -> OPMODE4_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_135" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y49_SLICE_X30Y49" B ,
  inpin "Mmult_prod31" D7 ,
  inpin "Mmult_prod31" OPMODE6 ,
  pip CLEXM_X19Y49 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXM_X19Y49_SLICE_X30Y49" B -> BMUX
  pip CLEXM_X19Y49 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X18Y48 SW2E3 -> LOGICIN_B39 , 
  pip INT_X18Y49 SW2E_N3 -> LOGICIN_B16 , 
  pip INT_X19Y49 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB16_INT1 -> OPMODE6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_136" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y50_SLICE_X30Y50" B ,
  inpin "Mmult_prod31" B17 ,
  inpin "Mmult_prod31" CEC ,
  inpin "Mmult_prod31" CECARRYIN ,
  inpin "Mmult_prod31" CED ,
  inpin "Mmult_prod31" CEM ,
  inpin "Mmult_prod31" CLK ,
  inpin "Mmult_prod31" D17 ,
  inpin "Mmult_prod31" OPMODE7 ,
  inpin "Mmult_prod31" RSTC ,
  pip CLEXM_X19Y50 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X18Y50 WL1E0 -> LOGICIN_B12 , 
  pip INT_X18Y50 WL1E0 -> LOGICIN_B17 , 
  pip INT_X18Y50 WL1E0 -> LOGICIN_B24 , 
  pip INT_X18Y50 WL1E0 -> LOGICIN_B34 , 
  pip INT_X18Y50 WL1E0 -> LOGICIN_B47 , 
  pip INT_X18Y50 WL1E0 -> LOGICIN_B57 , 
  pip INT_X18Y50 WR1E2 -> CLK0 , 
  pip INT_X18Y50 WR1E2 -> LOGICIN_B58 , 
  pip INT_X18Y50 WR1E2 -> SR0 , 
  pip INT_X19Y50 LOGICOUT15 -> WL1B0 , 
  pip INT_X19Y50 LOGICOUT15 -> WR1B2 , 
  pip MACCSITE2_X18Y48 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB17_INT2 -> CED_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB57_INT2 -> CEC_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB58_INT2 -> CEM_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_SR0_INT2 -> RSTC_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_137" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y51_SLICE_X30Y51" B ,
  inpin "Mmult_prod31" CEB ,
  pip CLEXM_X19Y51 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X18Y50 SW2E1 -> LOGICIN_B41 , 
  pip INT_X19Y51 LOGICOUT15 -> SW2B1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB41_INT2 -> CEB_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_138" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y56_SLICE_X30Y56" B ,
  inpin "Mmult_prod33" B0 ,
  inpin "Mmult_prod33" B1 ,
  inpin "Mmult_prod33" B2 ,
  inpin "Mmult_prod33" B3 ,
  inpin "Mmult_prod33" B4 ,
  inpin "Mmult_prod33" B8 ,
  inpin "Mmult_prod33" D1 ,
  inpin "Mmult_prod33" D3 ,
  pip CLEXM_X19Y56 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X18Y56 NL1E_S0 -> LOGICIN_B31 , 
  pip INT_X18Y56 WL1E0 -> LOGICIN_B30 , 
  pip INT_X18Y56 WL1E0 -> LOGICIN_B34 , 
  pip INT_X18Y56 WL1E0 -> LOGICIN_B38 , 
  pip INT_X18Y56 WL1E0 -> LOGICIN_B42 , 
  pip INT_X18Y56 WL1E0 -> LOGICIN_B44 , 
  pip INT_X18Y56 WL1E0 -> LOGICIN_B47 , 
  pip INT_X18Y56 WL1E0 -> LOGICIN_B57 , 
  pip INT_X18Y56 WL1E0 -> NL1B0 , 
  pip INT_X19Y56 LOGICOUT15 -> WL1B0 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB47_INT0 -> D1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB57_INT0 -> D3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_139" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y57_SLICE_X30Y57" B ,
  inpin "Mmult_prod33" B7 ,
  inpin "Mmult_prod33" D7 ,
  pip CLEXM_X19Y57 M_B -> M_BMUX ,  #  _ROUTETHROUGH:B:BMUX "XDL_DUMMY_CLEXM_X19Y57_SLICE_X30Y57" B -> BMUX
  pip CLEXM_X19Y57 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X18Y56 SW2E3 -> LOGICIN_B37 , 
  pip INT_X18Y56 SW2E3 -> LOGICIN_B39 , 
  pip INT_X19Y57 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB39_INT0 -> D7_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC0_140" gnd, 
  outpin "XDL_DUMMY_CLEXM_X19Y58_SLICE_X30Y58" B ,
  inpin "Mmult_prod33" B17 ,
  inpin "Mmult_prod33" CECARRYIN ,
  inpin "Mmult_prod33" CLK ,
  inpin "Mmult_prod33" D17 ,
  inpin "Mmult_prod33" OPMODE7 ,
  pip CLEXM_X19Y58 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X18Y58 WL1E0 -> LOGICIN_B12 , 
  pip INT_X18Y58 WL1E0 -> LOGICIN_B24 , 
  pip INT_X18Y58 WL1E0 -> LOGICIN_B34 , 
  pip INT_X18Y58 WL1E0 -> LOGICIN_B47 , 
  pip INT_X18Y58 WR1E2 -> CLK0 , 
  pip INT_X19Y58 LOGICOUT15 -> WL1B0 , 
  pip INT_X19Y58 LOGICOUT15 -> WR1B2 , 
  pip MACCSITE2_X18Y56 MACC_CLK0_INT2 -> CLK_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB12_INT2 -> D17_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB24_INT2 -> OPMODE7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB34_INT2 -> CECARRYIN_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB47_INT2 -> B17_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_0" vcc, 
  outpin "XDL_DUMMY_INT_X6Y26_TIEOFF_X11Y52" HARD1 ,
  inpin "Mmult_prod43" OPMODE2 ,
  pip INT_X6Y26 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_1" vcc, 
  outpin "XDL_DUMMY_INT_X6Y25_TIEOFF_X11Y50" HARD1 ,
  inpin "Mmult_prod43" OPMODE0 ,
  pip INT_X6Y25 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_2" vcc, 
  outpin "XDL_DUMMY_INT_X6Y22_TIEOFF_X11Y44" HARD1 ,
  inpin "Mmult_prod42" OPMODE2 ,
  pip INT_X6Y22 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_3" vcc, 
  outpin "XDL_DUMMY_INT_X6Y21_TIEOFF_X11Y42" HARD1 ,
  inpin "Mmult_prod42" OPMODE0 ,
  pip INT_X6Y21 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_4" vcc, 
  outpin "XDL_DUMMY_INT_X6Y18_TIEOFF_X11Y36" HARD1 ,
  inpin "Mmult_prod41" OPMODE2 ,
  pip INT_X6Y18 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_5" vcc, 
  outpin "XDL_DUMMY_INT_X6Y17_TIEOFF_X11Y34" HARD1 ,
  inpin "Mmult_prod41" OPMODE0 ,
  pip INT_X6Y17 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_6" vcc, 
  outpin "XDL_DUMMY_INT_X6Y13_TIEOFF_X11Y26" HARD1 ,
  inpin "Mmult_prod4" OPMODE0 ,
  pip INT_X6Y13 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_7" vcc, 
  outpin "XDL_DUMMY_INT_X6Y29_TIEOFF_X11Y58" HARD1 ,
  inpin "Mmult_prod5" OPMODE0 ,
  pip INT_X6Y29 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_8" vcc, 
  outpin "XDL_DUMMY_INT_X6Y37_TIEOFF_X11Y74" HARD1 ,
  inpin "Mmult_prod52" OPMODE0 ,
  pip INT_X6Y37 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_9" vcc, 
  outpin "XDL_DUMMY_INT_X6Y38_TIEOFF_X11Y76" HARD1 ,
  inpin "Mmult_prod52" OPMODE2 ,
  pip INT_X6Y38 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_10" vcc, 
  outpin "XDL_DUMMY_INT_X6Y41_TIEOFF_X11Y82" HARD1 ,
  inpin "Mmult_prod53" OPMODE0 ,
  pip INT_X6Y41 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_11" vcc, 
  outpin "XDL_DUMMY_INT_X6Y42_TIEOFF_X11Y84" HARD1 ,
  inpin "Mmult_prod53" OPMODE2 ,
  pip INT_X6Y42 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_12" vcc, 
  outpin "XDL_DUMMY_INT_X6Y45_TIEOFF_X11Y90" HARD1 ,
  inpin "Mmult_prod1" OPMODE0 ,
  pip INT_X6Y45 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_13" vcc, 
  outpin "XDL_DUMMY_INT_X6Y49_TIEOFF_X11Y98" HARD1 ,
  inpin "Mmult_prod11" OPMODE0 ,
  pip INT_X6Y49 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_14" vcc, 
  outpin "XDL_DUMMY_INT_X6Y50_TIEOFF_X11Y100" HARD1 ,
  inpin "Mmult_prod11" OPMODE2 ,
  pip INT_X6Y50 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_15" vcc, 
  outpin "XDL_DUMMY_INT_X6Y33_TIEOFF_X11Y66" HARD1 ,
  inpin "Mmult_prod51" OPMODE0 ,
  pip INT_X6Y33 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_16" vcc, 
  outpin "XDL_DUMMY_INT_X6Y53_TIEOFF_X11Y106" HARD1 ,
  inpin "Mmult_prod12" OPMODE0 ,
  pip INT_X6Y53 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_17" vcc, 
  outpin "XDL_DUMMY_INT_X6Y54_TIEOFF_X11Y108" HARD1 ,
  inpin "Mmult_prod12" OPMODE2 ,
  pip INT_X6Y54 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_18" vcc, 
  outpin "XDL_DUMMY_INT_X6Y57_TIEOFF_X11Y114" HARD1 ,
  inpin "Mmult_prod13" OPMODE0 ,
  pip INT_X6Y57 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_19" vcc, 
  outpin "XDL_DUMMY_INT_X6Y58_TIEOFF_X11Y116" HARD1 ,
  inpin "Mmult_prod13" OPMODE2 ,
  pip INT_X6Y58 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_20" vcc, 
  outpin "XDL_DUMMY_INT_X6Y34_TIEOFF_X11Y68" HARD1 ,
  inpin "Mmult_prod51" OPMODE2 ,
  pip INT_X6Y34 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_21" vcc, 
  outpin "XDL_DUMMY_INT_X17Y27_TIEOFF_X31Y54" HARD1 ,
  inpin "data<102>" B6 ,
  inpin "data<102>" C6 ,
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip INT_X17Y27 VCC_WIRE -> LOGICIN_B12 , 
  pip INT_X17Y27 VCC_WIRE -> LOGICIN_B19 , 
  ;
net "GLOBAL_LOGIC1_22" vcc, 
  outpin "XDL_DUMMY_INT_X18Y26_TIEOFF_X33Y52" HARD1 ,
  inpin "Mmult_prod23" OPMODE2 ,
  pip INT_X18Y26 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_23" vcc, 
  outpin "XDL_DUMMY_INT_X18Y25_TIEOFF_X33Y50" HARD1 ,
  inpin "Mmult_prod23" OPMODE0 ,
  pip INT_X18Y25 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_24" vcc, 
  outpin "XDL_DUMMY_INT_X18Y22_TIEOFF_X33Y44" HARD1 ,
  inpin "Mmult_prod22" OPMODE2 ,
  pip INT_X18Y22 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_25" vcc, 
  outpin "XDL_DUMMY_INT_X18Y21_TIEOFF_X33Y42" HARD1 ,
  inpin "Mmult_prod22" OPMODE0 ,
  pip INT_X18Y21 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_26" vcc, 
  outpin "XDL_DUMMY_INT_X18Y18_TIEOFF_X33Y36" HARD1 ,
  inpin "Mmult_prod21" OPMODE2 ,
  pip INT_X18Y18 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_27" vcc, 
  outpin "XDL_DUMMY_INT_X18Y17_TIEOFF_X33Y34" HARD1 ,
  inpin "Mmult_prod21" OPMODE0 ,
  pip INT_X18Y17 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_28" vcc, 
  outpin "XDL_DUMMY_INT_X18Y13_TIEOFF_X33Y26" HARD1 ,
  inpin "Mmult_prod2" OPMODE0 ,
  pip INT_X18Y13 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_29" vcc, 
  outpin "XDL_DUMMY_INT_X18Y29_TIEOFF_X33Y58" HARD1 ,
  inpin "Mmult_prod6" OPMODE0 ,
  pip INT_X18Y29 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_30" vcc, 
  outpin "XDL_DUMMY_INT_X18Y37_TIEOFF_X33Y74" HARD1 ,
  inpin "Mmult_prod62" OPMODE0 ,
  pip INT_X18Y37 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_31" vcc, 
  outpin "XDL_DUMMY_INT_X18Y38_TIEOFF_X33Y76" HARD1 ,
  inpin "Mmult_prod62" OPMODE2 ,
  pip INT_X18Y38 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_32" vcc, 
  outpin "XDL_DUMMY_INT_X18Y41_TIEOFF_X33Y82" HARD1 ,
  inpin "Mmult_prod63" OPMODE0 ,
  pip INT_X18Y41 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_33" vcc, 
  outpin "XDL_DUMMY_INT_X18Y42_TIEOFF_X33Y84" HARD1 ,
  inpin "Mmult_prod63" OPMODE2 ,
  pip INT_X18Y42 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_34" vcc, 
  outpin "XDL_DUMMY_INT_X18Y45_TIEOFF_X33Y90" HARD1 ,
  inpin "Mmult_prod3" OPMODE0 ,
  pip INT_X18Y45 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_35" vcc, 
  outpin "XDL_DUMMY_INT_X18Y49_TIEOFF_X33Y98" HARD1 ,
  inpin "Mmult_prod31" OPMODE0 ,
  pip INT_X18Y49 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_36" vcc, 
  outpin "XDL_DUMMY_INT_X18Y50_TIEOFF_X33Y100" HARD1 ,
  inpin "Mmult_prod31" OPMODE2 ,
  pip INT_X18Y50 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_37" vcc, 
  outpin "XDL_DUMMY_INT_X18Y33_TIEOFF_X33Y66" HARD1 ,
  inpin "Mmult_prod61" OPMODE0 ,
  pip INT_X18Y33 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_38" vcc, 
  outpin "XDL_DUMMY_INT_X18Y53_TIEOFF_X33Y106" HARD1 ,
  inpin "Mmult_prod32" OPMODE0 ,
  pip INT_X18Y53 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_39" vcc, 
  outpin "XDL_DUMMY_INT_X18Y54_TIEOFF_X33Y108" HARD1 ,
  inpin "Mmult_prod32" OPMODE2 ,
  pip INT_X18Y54 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_40" vcc, 
  outpin "XDL_DUMMY_INT_X18Y57_TIEOFF_X33Y114" HARD1 ,
  inpin "Mmult_prod33" OPMODE0 ,
  pip INT_X18Y57 VCC_WIRE -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB31_INT1 -> OPMODE0_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_41" vcc, 
  outpin "XDL_DUMMY_INT_X18Y58_TIEOFF_X33Y116" HARD1 ,
  inpin "Mmult_prod33" OPMODE2 ,
  pip INT_X18Y58 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_42" vcc, 
  outpin "XDL_DUMMY_INT_X18Y34_TIEOFF_X33Y68" HARD1 ,
  inpin "Mmult_prod61" OPMODE2 ,
  pip INT_X18Y34 VCC_WIRE -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB42_INT2 -> OPMODE2_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_43" vcc, 
  outpin "XDL_DUMMY_INT_X6Y26_TIEOFF_X11Y52" KEEP1 ,
  inpin "Mmult_prod43" OPMODE3 ,
  pip INT_X6Y26 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_44" vcc, 
  outpin "XDL_DUMMY_INT_X6Y18_TIEOFF_X11Y36" KEEP1 ,
  inpin "Mmult_prod41" OPMODE3 ,
  pip INT_X6Y18 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_45" vcc, 
  outpin "XDL_DUMMY_INT_X6Y42_TIEOFF_X11Y84" KEEP1 ,
  inpin "Mmult_prod53" OPMODE3 ,
  pip INT_X6Y42 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_46" vcc, 
  outpin "XDL_DUMMY_INT_X6Y50_TIEOFF_X11Y100" KEEP1 ,
  inpin "Mmult_prod11" OPMODE3 ,
  pip INT_X6Y50 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_47" vcc, 
  outpin "XDL_DUMMY_INT_X6Y58_TIEOFF_X11Y116" KEEP1 ,
  inpin "Mmult_prod13" OPMODE3 ,
  pip INT_X6Y58 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_48" vcc, 
  outpin "XDL_DUMMY_INT_X6Y34_TIEOFF_X11Y68" KEEP1 ,
  inpin "Mmult_prod51" OPMODE3 ,
  pip INT_X6Y34 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_49" vcc, 
  outpin "XDL_DUMMY_INT_X18Y26_TIEOFF_X33Y52" KEEP1 ,
  inpin "Mmult_prod23" OPMODE3 ,
  pip INT_X18Y26 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_50" vcc, 
  outpin "XDL_DUMMY_INT_X18Y18_TIEOFF_X33Y36" KEEP1 ,
  inpin "Mmult_prod21" OPMODE3 ,
  pip INT_X18Y18 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_51" vcc, 
  outpin "XDL_DUMMY_INT_X18Y42_TIEOFF_X33Y84" KEEP1 ,
  inpin "Mmult_prod63" OPMODE3 ,
  pip INT_X18Y42 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_52" vcc, 
  outpin "XDL_DUMMY_INT_X18Y50_TIEOFF_X33Y100" KEEP1 ,
  inpin "Mmult_prod31" OPMODE3 ,
  pip INT_X18Y50 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_53" vcc, 
  outpin "XDL_DUMMY_INT_X18Y58_TIEOFF_X33Y116" KEEP1 ,
  inpin "Mmult_prod33" OPMODE3 ,
  pip INT_X18Y58 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "GLOBAL_LOGIC1_54" vcc, 
  outpin "XDL_DUMMY_INT_X18Y34_TIEOFF_X33Y68" KEEP1 ,
  inpin "Mmult_prod61" OPMODE3 ,
  pip INT_X18Y34 KEEP1_WIRE -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB15_INT2 -> OPMODE3_DSP48A1_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_0" , 
  outpin "Mmult_prod11" PCOUT0 ,
  inpin "Mmult_prod12" PCIN0 ,
  pip MACCSITE2_X6Y48 PCOUT0_DSP48A1_SITE -> PCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_1" , 
  outpin "Mmult_prod11" PCOUT1 ,
  inpin "Mmult_prod12" PCIN1 ,
  pip MACCSITE2_X6Y48 PCOUT1_DSP48A1_SITE -> PCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_10" , 
  outpin "Mmult_prod11" PCOUT10 ,
  inpin "Mmult_prod12" PCIN10 ,
  pip MACCSITE2_X6Y48 PCOUT10_DSP48A1_SITE -> PCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_11" , 
  outpin "Mmult_prod11" PCOUT11 ,
  inpin "Mmult_prod12" PCIN11 ,
  pip MACCSITE2_X6Y48 PCOUT11_DSP48A1_SITE -> PCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_12" , 
  outpin "Mmult_prod11" PCOUT12 ,
  inpin "Mmult_prod12" PCIN12 ,
  pip MACCSITE2_X6Y48 PCOUT12_DSP48A1_SITE -> PCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_13" , 
  outpin "Mmult_prod11" PCOUT13 ,
  inpin "Mmult_prod12" PCIN13 ,
  pip MACCSITE2_X6Y48 PCOUT13_DSP48A1_SITE -> PCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_14" , 
  outpin "Mmult_prod11" PCOUT14 ,
  inpin "Mmult_prod12" PCIN14 ,
  pip MACCSITE2_X6Y48 PCOUT14_DSP48A1_SITE -> PCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_15" , 
  outpin "Mmult_prod11" PCOUT15 ,
  inpin "Mmult_prod12" PCIN15 ,
  pip MACCSITE2_X6Y48 PCOUT15_DSP48A1_SITE -> PCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_16" , 
  outpin "Mmult_prod11" PCOUT16 ,
  inpin "Mmult_prod12" PCIN16 ,
  pip MACCSITE2_X6Y48 PCOUT16_DSP48A1_SITE -> PCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_17" , 
  outpin "Mmult_prod11" PCOUT17 ,
  inpin "Mmult_prod12" PCIN17 ,
  pip MACCSITE2_X6Y48 PCOUT17_DSP48A1_SITE -> PCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_18" , 
  outpin "Mmult_prod11" PCOUT18 ,
  inpin "Mmult_prod12" PCIN18 ,
  pip MACCSITE2_X6Y48 PCOUT18_DSP48A1_SITE -> PCOUT18_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_19" , 
  outpin "Mmult_prod11" PCOUT19 ,
  inpin "Mmult_prod12" PCIN19 ,
  pip MACCSITE2_X6Y48 PCOUT19_DSP48A1_SITE -> PCOUT19_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_2" , 
  outpin "Mmult_prod11" PCOUT2 ,
  inpin "Mmult_prod12" PCIN2 ,
  pip MACCSITE2_X6Y48 PCOUT2_DSP48A1_SITE -> PCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_20" , 
  outpin "Mmult_prod11" PCOUT20 ,
  inpin "Mmult_prod12" PCIN20 ,
  pip MACCSITE2_X6Y48 PCOUT20_DSP48A1_SITE -> PCOUT20_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_21" , 
  outpin "Mmult_prod11" PCOUT21 ,
  inpin "Mmult_prod12" PCIN21 ,
  pip MACCSITE2_X6Y48 PCOUT21_DSP48A1_SITE -> PCOUT21_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_22" , 
  outpin "Mmult_prod11" PCOUT22 ,
  inpin "Mmult_prod12" PCIN22 ,
  pip MACCSITE2_X6Y48 PCOUT22_DSP48A1_SITE -> PCOUT22_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_23" , 
  outpin "Mmult_prod11" PCOUT23 ,
  inpin "Mmult_prod12" PCIN23 ,
  pip MACCSITE2_X6Y48 PCOUT23_DSP48A1_SITE -> PCOUT23_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_24" , 
  outpin "Mmult_prod11" PCOUT24 ,
  inpin "Mmult_prod12" PCIN24 ,
  pip MACCSITE2_X6Y48 PCOUT24_DSP48A1_SITE -> PCOUT24_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_25" , 
  outpin "Mmult_prod11" PCOUT25 ,
  inpin "Mmult_prod12" PCIN25 ,
  pip MACCSITE2_X6Y48 PCOUT25_DSP48A1_SITE -> PCOUT25_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_26" , 
  outpin "Mmult_prod11" PCOUT26 ,
  inpin "Mmult_prod12" PCIN26 ,
  pip MACCSITE2_X6Y48 PCOUT26_DSP48A1_SITE -> PCOUT26_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_27" , 
  outpin "Mmult_prod11" PCOUT27 ,
  inpin "Mmult_prod12" PCIN27 ,
  pip MACCSITE2_X6Y48 PCOUT27_DSP48A1_SITE -> PCOUT27_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_28" , 
  outpin "Mmult_prod11" PCOUT28 ,
  inpin "Mmult_prod12" PCIN28 ,
  pip MACCSITE2_X6Y48 PCOUT28_DSP48A1_SITE -> PCOUT28_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_29" , 
  outpin "Mmult_prod11" PCOUT29 ,
  inpin "Mmult_prod12" PCIN29 ,
  pip MACCSITE2_X6Y48 PCOUT29_DSP48A1_SITE -> PCOUT29_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_3" , 
  outpin "Mmult_prod11" PCOUT3 ,
  inpin "Mmult_prod12" PCIN3 ,
  pip MACCSITE2_X6Y48 PCOUT3_DSP48A1_SITE -> PCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_30" , 
  outpin "Mmult_prod11" PCOUT30 ,
  inpin "Mmult_prod12" PCIN30 ,
  pip MACCSITE2_X6Y48 PCOUT30_DSP48A1_SITE -> PCOUT30_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_31" , 
  outpin "Mmult_prod11" PCOUT31 ,
  inpin "Mmult_prod12" PCIN31 ,
  pip MACCSITE2_X6Y48 PCOUT31_DSP48A1_SITE -> PCOUT31_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_32" , 
  outpin "Mmult_prod11" PCOUT32 ,
  inpin "Mmult_prod12" PCIN32 ,
  pip MACCSITE2_X6Y48 PCOUT32_DSP48A1_SITE -> PCOUT32_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_33" , 
  outpin "Mmult_prod11" PCOUT33 ,
  inpin "Mmult_prod12" PCIN33 ,
  pip MACCSITE2_X6Y48 PCOUT33_DSP48A1_SITE -> PCOUT33_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_34" , 
  outpin "Mmult_prod11" PCOUT34 ,
  inpin "Mmult_prod12" PCIN34 ,
  pip MACCSITE2_X6Y48 PCOUT34_DSP48A1_SITE -> PCOUT34_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_35" , 
  outpin "Mmult_prod11" PCOUT35 ,
  inpin "Mmult_prod12" PCIN35 ,
  pip MACCSITE2_X6Y48 PCOUT35_DSP48A1_SITE -> PCOUT35_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_36" , 
  outpin "Mmult_prod11" PCOUT36 ,
  inpin "Mmult_prod12" PCIN36 ,
  pip MACCSITE2_X6Y48 PCOUT36_DSP48A1_SITE -> PCOUT36_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_37" , 
  outpin "Mmult_prod11" PCOUT37 ,
  inpin "Mmult_prod12" PCIN37 ,
  pip MACCSITE2_X6Y48 PCOUT37_DSP48A1_SITE -> PCOUT37_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_38" , 
  outpin "Mmult_prod11" PCOUT38 ,
  inpin "Mmult_prod12" PCIN38 ,
  pip MACCSITE2_X6Y48 PCOUT38_DSP48A1_SITE -> PCOUT38_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_39" , 
  outpin "Mmult_prod11" PCOUT39 ,
  inpin "Mmult_prod12" PCIN39 ,
  pip MACCSITE2_X6Y48 PCOUT39_DSP48A1_SITE -> PCOUT39_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_4" , 
  outpin "Mmult_prod11" PCOUT4 ,
  inpin "Mmult_prod12" PCIN4 ,
  pip MACCSITE2_X6Y48 PCOUT4_DSP48A1_SITE -> PCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_40" , 
  outpin "Mmult_prod11" PCOUT40 ,
  inpin "Mmult_prod12" PCIN40 ,
  pip MACCSITE2_X6Y48 PCOUT40_DSP48A1_SITE -> PCOUT40_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_41" , 
  outpin "Mmult_prod11" PCOUT41 ,
  inpin "Mmult_prod12" PCIN41 ,
  pip MACCSITE2_X6Y48 PCOUT41_DSP48A1_SITE -> PCOUT41_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_42" , 
  outpin "Mmult_prod11" PCOUT42 ,
  inpin "Mmult_prod12" PCIN42 ,
  pip MACCSITE2_X6Y48 PCOUT42_DSP48A1_SITE -> PCOUT42_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_43" , 
  outpin "Mmult_prod11" PCOUT43 ,
  inpin "Mmult_prod12" PCIN43 ,
  pip MACCSITE2_X6Y48 PCOUT43_DSP48A1_SITE -> PCOUT43_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_44" , 
  outpin "Mmult_prod11" PCOUT44 ,
  inpin "Mmult_prod12" PCIN44 ,
  pip MACCSITE2_X6Y48 PCOUT44_DSP48A1_SITE -> PCOUT44_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_45" , 
  outpin "Mmult_prod11" PCOUT45 ,
  inpin "Mmult_prod12" PCIN45 ,
  pip MACCSITE2_X6Y48 PCOUT45_DSP48A1_SITE -> PCOUT45_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_46" , 
  outpin "Mmult_prod11" PCOUT46 ,
  inpin "Mmult_prod12" PCIN46 ,
  pip MACCSITE2_X6Y48 PCOUT46_DSP48A1_SITE -> PCOUT46_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_47" , 
  outpin "Mmult_prod11" PCOUT47 ,
  inpin "Mmult_prod12" PCIN47 ,
  pip MACCSITE2_X6Y48 PCOUT47_DSP48A1_SITE -> PCOUT47_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_5" , 
  outpin "Mmult_prod11" PCOUT5 ,
  inpin "Mmult_prod12" PCIN5 ,
  pip MACCSITE2_X6Y48 PCOUT5_DSP48A1_SITE -> PCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_6" , 
  outpin "Mmult_prod11" PCOUT6 ,
  inpin "Mmult_prod12" PCIN6 ,
  pip MACCSITE2_X6Y48 PCOUT6_DSP48A1_SITE -> PCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_7" , 
  outpin "Mmult_prod11" PCOUT7 ,
  inpin "Mmult_prod12" PCIN7 ,
  pip MACCSITE2_X6Y48 PCOUT7_DSP48A1_SITE -> PCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_8" , 
  outpin "Mmult_prod11" PCOUT8 ,
  inpin "Mmult_prod12" PCIN8 ,
  pip MACCSITE2_X6Y48 PCOUT8_DSP48A1_SITE -> PCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod11_PCOUT_to_Mmult_prod12_PCIN_9" , 
  outpin "Mmult_prod11" PCOUT9 ,
  inpin "Mmult_prod12" PCIN9 ,
  pip MACCSITE2_X6Y48 PCOUT9_DSP48A1_SITE -> PCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_0" , 
  outpin "Mmult_prod12" BCOUT0 ,
  inpin "Mmult_prod13" BCIN0 ,
  pip MACCSITE2_X6Y52 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_1" , 
  outpin "Mmult_prod12" BCOUT1 ,
  inpin "Mmult_prod13" BCIN1 ,
  pip MACCSITE2_X6Y52 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_10" , 
  outpin "Mmult_prod12" BCOUT10 ,
  inpin "Mmult_prod13" BCIN10 ,
  pip MACCSITE2_X6Y52 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_11" , 
  outpin "Mmult_prod12" BCOUT11 ,
  inpin "Mmult_prod13" BCIN11 ,
  pip MACCSITE2_X6Y52 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_12" , 
  outpin "Mmult_prod12" BCOUT12 ,
  inpin "Mmult_prod13" BCIN12 ,
  pip MACCSITE2_X6Y52 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_13" , 
  outpin "Mmult_prod12" BCOUT13 ,
  inpin "Mmult_prod13" BCIN13 ,
  pip MACCSITE2_X6Y52 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_14" , 
  outpin "Mmult_prod12" BCOUT14 ,
  inpin "Mmult_prod13" BCIN14 ,
  pip MACCSITE2_X6Y52 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_15" , 
  outpin "Mmult_prod12" BCOUT15 ,
  inpin "Mmult_prod13" BCIN15 ,
  pip MACCSITE2_X6Y52 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_16" , 
  outpin "Mmult_prod12" BCOUT16 ,
  inpin "Mmult_prod13" BCIN16 ,
  pip MACCSITE2_X6Y52 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_17" , 
  outpin "Mmult_prod12" BCOUT17 ,
  inpin "Mmult_prod13" BCIN17 ,
  pip MACCSITE2_X6Y52 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_2" , 
  outpin "Mmult_prod12" BCOUT2 ,
  inpin "Mmult_prod13" BCIN2 ,
  pip MACCSITE2_X6Y52 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_3" , 
  outpin "Mmult_prod12" BCOUT3 ,
  inpin "Mmult_prod13" BCIN3 ,
  pip MACCSITE2_X6Y52 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_4" , 
  outpin "Mmult_prod12" BCOUT4 ,
  inpin "Mmult_prod13" BCIN4 ,
  pip MACCSITE2_X6Y52 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_5" , 
  outpin "Mmult_prod12" BCOUT5 ,
  inpin "Mmult_prod13" BCIN5 ,
  pip MACCSITE2_X6Y52 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_6" , 
  outpin "Mmult_prod12" BCOUT6 ,
  inpin "Mmult_prod13" BCIN6 ,
  pip MACCSITE2_X6Y52 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_7" , 
  outpin "Mmult_prod12" BCOUT7 ,
  inpin "Mmult_prod13" BCIN7 ,
  pip MACCSITE2_X6Y52 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_8" , 
  outpin "Mmult_prod12" BCOUT8 ,
  inpin "Mmult_prod13" BCIN8 ,
  pip MACCSITE2_X6Y52 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_BCOUT_to_Mmult_prod13_B_9" , 
  outpin "Mmult_prod12" BCOUT9 ,
  inpin "Mmult_prod13" BCIN9 ,
  pip MACCSITE2_X6Y52 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod12_P17_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P17 ,
  inpin "Mmult_prod13" C0 ,
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y53 LOGICOUT22 -> NE2B1 , 
  pip INT_X6Y56 NW2E1 -> LOGICIN_B15 , 
  pip INT_X7Y54 NE2E1 -> NR1B1 , 
  pip INT_X7Y55 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y52 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P18_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P18 ,
  inpin "Mmult_prod13" C1 ,
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y53 LOGICOUT8 -> NE4B2 , 
  pip INT_X6Y56 WL1E0 -> LOGICIN_B62 , 
  pip INT_X7Y56 NW2E2 -> WL1B0 , 
  pip INT_X8Y55 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y52 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P19_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P19 ,
  inpin "Mmult_prod13" C2 ,
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y53 LOGICOUT1 -> NR1B2 , 
  pip INT_X6Y54 NR1E2 -> NE2B2 , 
  pip INT_X6Y56 NW2E2 -> LOGICIN_B20 , 
  pip INT_X7Y55 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X6Y52 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P20_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P20 ,
  inpin "Mmult_prod13" C3 ,
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X5Y54 NW2E2 -> NN2B2 , 
  pip INT_X5Y56 NN2E2 -> EL1B1 , 
  pip INT_X6Y53 LOGICOUT13 -> NW2B2 , 
  pip INT_X6Y56 EL1E1 -> LOGICIN_B17 , 
  pip MACCSITE2_X6Y52 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P21_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P21 ,
  inpin "Mmult_prod13" C4 ,
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y53 LOGICOUT4 -> ER1B0 , 
  pip INT_X6Y56 WR1E1 -> LOGICIN_B23 , 
  pip INT_X7Y53 ER1E0 -> NR1B0 , 
  pip INT_X7Y54 NR1E0 -> NN2B0 , 
  pip INT_X7Y56 NN2E0 -> WR1B1 , 
  pip MACCSITE2_X6Y52 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P22_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P22 ,
  inpin "Mmult_prod13" C5 ,
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y53 LOGICOUT16 -> NE4B3 , 
  pip INT_X6Y56 WL1E1 -> LOGICIN_B4 , 
  pip INT_X7Y56 NW2E3 -> WL1B1 , 
  pip INT_X8Y55 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y52 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P23_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P23 ,
  inpin "Mmult_prod13" C6 ,
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X6Y53 LOGICOUT11 -> NE2B3 , 
  pip INT_X6Y56 NW2E3 -> LOGICIN_B55 , 
  pip INT_X7Y54 NE2E3 -> NR1B3 , 
  pip INT_X7Y55 NR1E3 -> NW2B3 , 
  pip MACCSITE2_X6Y52 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P24_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P24 ,
  inpin "Mmult_prod13" C7 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y54 LOGICOUT7 -> NN2B0 , 
  pip INT_X6Y56 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y56 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y52 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P25_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P25 ,
  inpin "Mmult_prod13" C8 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y54 LOGICOUT10 -> NN2B1 , 
  pip INT_X6Y56 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y56 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X6Y52 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P26_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P26 ,
  inpin "Mmult_prod13" C9 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y54 LOGICOUT17 -> NE2B1 , 
  pip INT_X6Y56 NW2E_S0 -> LOGICIN_B28 , 
  pip INT_X7Y55 NE2E1 -> NL1B0 , 
  pip INT_X7Y56 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X6Y52 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P27_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P27 ,
  inpin "Mmult_prod13" C10 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y54 LOGICOUT22 -> NE4B1 , 
  pip INT_X6Y56 WR1E3 -> LOGICIN_B32 , 
  pip INT_X7Y56 WR1E2 -> WR1B3 , 
  pip INT_X8Y56 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X6Y52 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P28_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P28 ,
  inpin "Mmult_prod13" C11 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y54 LOGICOUT8 -> NN2B2 , 
  pip INT_X6Y56 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X6Y56 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y52 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P29_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P29 ,
  inpin "Mmult_prod13" C12 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X5Y55 NW2E2 -> NL1B1 , 
  pip INT_X5Y56 NL1E1 -> NE2B1 , 
  pip INT_X6Y54 LOGICOUT1 -> NW2B2 , 
  pip INT_X6Y57 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y52 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P30_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P30 ,
  inpin "Mmult_prod13" C13 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y54 LOGICOUT18 -> NL1B1 , 
  pip INT_X6Y55 NL1E1 -> NL1B0 , 
  pip INT_X6Y56 NL1E0 -> NR1B0 , 
  pip INT_X6Y57 NR1E0 -> LOGICIN_B36 , 
  pip MACCSITE2_X6Y52 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P31_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P31 ,
  inpin "Mmult_prod13" C14 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X6Y54 LOGICOUT6 -> NE4B2 , 
  pip INT_X6Y57 WL1E0 -> LOGICIN_B47 , 
  pip INT_X7Y57 NW2E2 -> WL1B0 , 
  pip INT_X8Y56 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y52 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P32_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P32 ,
  inpin "Mmult_prod13" C15 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y54 LOGICOUT4 -> NN2B3 , 
  pip INT_X6Y56 NN2E3 -> NR1B3 , 
  pip INT_X6Y57 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y57 NR1E3 -> FAN_B , 
  pip MACCSITE2_X6Y52 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P33_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P33 ,
  inpin "Mmult_prod13" C16 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y54 LOGICOUT21 -> NE4B3 , 
  pip INT_X6Y57 WL1E1 -> LOGICIN_B48 , 
  pip INT_X7Y57 NW2E3 -> WL1B1 , 
  pip INT_X8Y56 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y52 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P34_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P34 ,
  inpin "Mmult_prod13" C17 ,
  pip INT_INTERFACE_X6Y54 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y54 LOGICOUT9 -> NL1B2 , 
  pip INT_X6Y55 NL1E2 -> NL1B1 , 
  pip INT_X6Y56 NL1E1 -> NR1B1 , 
  pip INT_X6Y57 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X6Y52 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P35_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P35 ,
  inpin "Mmult_prod13" C18 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y55 LOGICOUT2 -> NR1B0 , 
  pip INT_X6Y56 NR1E0 -> NL1B3 , 
  pip INT_X6Y57 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y52 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P36_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P36 ,
  inpin "Mmult_prod13" C19 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y55 LOGICOUT12 -> NN2B0 , 
  pip INT_X6Y57 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y57 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y52 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P37_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P37 ,
  inpin "Mmult_prod13" C20 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X5Y56 WL1E_N3 -> NL1B3 , 
  pip INT_X5Y57 NL1E3 -> EL1B2 , 
  pip INT_X6Y55 LOGICOUT0 -> WL1B3 , 
  pip INT_X6Y57 EL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X6Y52 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P38_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P38 ,
  inpin "Mmult_prod13" C21 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X5Y56 NW2E1 -> NL1B0 , 
  pip INT_X5Y57 NL1E0 -> EL1B3 , 
  pip INT_X6Y55 LOGICOUT5 -> NW2B1 , 
  pip INT_X6Y57 EL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X6Y52 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P39_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P39 ,
  inpin "Mmult_prod13" C22 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y55 LOGICOUT22 -> NN2B1 , 
  pip INT_X6Y57 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X6Y57 NN2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X6Y52 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P40_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P40 ,
  inpin "Mmult_prod13" C23 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y55 LOGICOUT15 -> EE2B1 , 
  pip INT_X6Y57 WL1E3 -> LOGICIN_B9 , 
  pip INT_X7Y57 NW2E1 -> WL1B3 , 
  pip INT_X8Y55 EE2E1 -> NR1B1 , 
  pip INT_X8Y56 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y52 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P41_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P41 ,
  inpin "Mmult_prod13" C24 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X4Y57 NW4E1 -> NL1B0 , 
  pip INT_X4Y58 NL1E0 -> EE2B0 , 
  pip INT_X6Y55 LOGICOUT3 -> NW4B1 , 
  pip INT_X6Y58 EE2E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X6Y52 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P42_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P42 ,
  inpin "Mmult_prod13" C25 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y55 LOGICOUT18 -> NR1B2 , 
  pip INT_X6Y56 NR1E2 -> NL1B1 , 
  pip INT_X6Y57 NL1E1 -> NR1B1 , 
  pip INT_X6Y58 NR1E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X6Y52 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P43_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P43 ,
  inpin "Mmult_prod13" C26 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y55 LOGICOUT20 -> NE2B2 , 
  pip INT_X6Y58 NW2E1 -> LOGICIN_B23 , 
  pip INT_X7Y56 NE2E2 -> NL1B1 , 
  pip INT_X7Y57 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y52 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P44_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P44 ,
  inpin "Mmult_prod13" C27 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X5Y56 NW2E2 -> NN2B2 , 
  pip INT_X5Y58 NN2E2 -> EL1B1 , 
  pip INT_X6Y55 LOGICOUT6 -> NW2B2 , 
  pip INT_X6Y58 EL1E1 -> LOGICIN_B48 , 
  pip MACCSITE2_X6Y52 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P45_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P45 ,
  inpin "Mmult_prod13" C28 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y55 LOGICOUT21 -> NR1B3 , 
  pip INT_X6Y56 NR1E3 -> NL1B2 , 
  pip INT_X6Y57 NL1E2 -> NL1B1 , 
  pip INT_X6Y58 NL1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X6Y52 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P46_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P46 ,
  inpin "Mmult_prod13" C29 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X5Y56 NW2E3 -> NN2B3 , 
  pip INT_X5Y58 NN2E3 -> EL1B2 , 
  pip INT_X6Y55 LOGICOUT23 -> NW2B3 , 
  pip INT_X6Y58 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y52 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod12_P47_to_Mmult_prod13" , 
  outpin "Mmult_prod12" P47 ,
  inpin "Mmult_prod13" C30 ,
  inpin "Mmult_prod13" C31 ,
  inpin "Mmult_prod13" C32 ,
  inpin "Mmult_prod13" C33 ,
  inpin "Mmult_prod13" C34 ,
  inpin "Mmult_prod13" C35 ,
  inpin "Mmult_prod13" C36 ,
  inpin "Mmult_prod13" C37 ,
  inpin "Mmult_prod13" C38 ,
  inpin "Mmult_prod13" C39 ,
  inpin "Mmult_prod13" C40 ,
  inpin "Mmult_prod13" C41 ,
  inpin "Mmult_prod13" C42 ,
  inpin "Mmult_prod13" C43 ,
  inpin "Mmult_prod13" C44 ,
  inpin "Mmult_prod13" C45 ,
  inpin "Mmult_prod13" C46 ,
  inpin "Mmult_prod13" C47 ,
  pip INT_INTERFACE_X6Y55 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X6Y55 LOGICOUT11 -> NN2B3 , 
  pip INT_X6Y57 NN2E3 -> NL1B2 , 
  pip INT_X6Y57 NN2E3 -> NN2B3 , 
  pip INT_X6Y57 NN2E3 -> NR1B3 , 
  pip INT_X6Y58 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y58 NL1E2 -> LOGICIN_B3 , 
  pip INT_X6Y58 NL1E2 -> NL1B1 , 
  pip INT_X6Y58 NR1E3 -> LOGICIN_B14 , 
  pip INT_X6Y58 NR1E3 -> LOGICIN_B27 , 
  pip INT_X6Y58 NR1E3 -> LOGICIN_B31 , 
  pip INT_X6Y58 NR1E3 -> LOGICIN_B59 , 
  pip INT_X6Y58 NR1E3 -> LOGICIN_B61 , 
  pip INT_X6Y59 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y59 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y59 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y59 FAN_B -> LOGICIN_B51 , 
  pip INT_X6Y59 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y59 LOGICIN_B51 -> LOGICIN_B36 , 
  pip INT_X6Y59 NL1E1 -> LOGICIN_B47 , 
  pip INT_X6Y59 NN2E3 -> FAN_B , 
  pip INT_X6Y59 NN2E3 -> LOGICIN_B10 , 
  pip INT_X6Y59 NN2E3 -> LOGICIN_B27 , 
  pip INT_X6Y59 NN2E3 -> LOGICIN_B32 , 
  pip INT_X6Y59 NN2E3 -> LOGICIN_B37 , 
  pip INT_X6Y59 NN2E3 -> LOGICIN_B39 , 
  pip INT_X6Y59 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y52 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_0" , 
  outpin "Mmult_prod1" BCOUT0 ,
  inpin "Mmult_prod11" BCIN0 ,
  pip MACCSITE2_X6Y44 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_1" , 
  outpin "Mmult_prod1" BCOUT1 ,
  inpin "Mmult_prod11" BCIN1 ,
  pip MACCSITE2_X6Y44 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_10" , 
  outpin "Mmult_prod1" BCOUT10 ,
  inpin "Mmult_prod11" BCIN10 ,
  pip MACCSITE2_X6Y44 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_11" , 
  outpin "Mmult_prod1" BCOUT11 ,
  inpin "Mmult_prod11" BCIN11 ,
  pip MACCSITE2_X6Y44 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_12" , 
  outpin "Mmult_prod1" BCOUT12 ,
  inpin "Mmult_prod11" BCIN12 ,
  pip MACCSITE2_X6Y44 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_13" , 
  outpin "Mmult_prod1" BCOUT13 ,
  inpin "Mmult_prod11" BCIN13 ,
  pip MACCSITE2_X6Y44 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_14" , 
  outpin "Mmult_prod1" BCOUT14 ,
  inpin "Mmult_prod11" BCIN14 ,
  pip MACCSITE2_X6Y44 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_15" , 
  outpin "Mmult_prod1" BCOUT15 ,
  inpin "Mmult_prod11" BCIN15 ,
  pip MACCSITE2_X6Y44 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_16" , 
  outpin "Mmult_prod1" BCOUT16 ,
  inpin "Mmult_prod11" BCIN16 ,
  pip MACCSITE2_X6Y44 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_17" , 
  outpin "Mmult_prod1" BCOUT17 ,
  inpin "Mmult_prod11" BCIN17 ,
  pip MACCSITE2_X6Y44 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_2" , 
  outpin "Mmult_prod1" BCOUT2 ,
  inpin "Mmult_prod11" BCIN2 ,
  pip MACCSITE2_X6Y44 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_3" , 
  outpin "Mmult_prod1" BCOUT3 ,
  inpin "Mmult_prod11" BCIN3 ,
  pip MACCSITE2_X6Y44 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_4" , 
  outpin "Mmult_prod1" BCOUT4 ,
  inpin "Mmult_prod11" BCIN4 ,
  pip MACCSITE2_X6Y44 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_5" , 
  outpin "Mmult_prod1" BCOUT5 ,
  inpin "Mmult_prod11" BCIN5 ,
  pip MACCSITE2_X6Y44 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_6" , 
  outpin "Mmult_prod1" BCOUT6 ,
  inpin "Mmult_prod11" BCIN6 ,
  pip MACCSITE2_X6Y44 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_7" , 
  outpin "Mmult_prod1" BCOUT7 ,
  inpin "Mmult_prod11" BCIN7 ,
  pip MACCSITE2_X6Y44 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_8" , 
  outpin "Mmult_prod1" BCOUT8 ,
  inpin "Mmult_prod11" BCIN8 ,
  pip MACCSITE2_X6Y44 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_BCOUT_to_Mmult_prod11_B_9" , 
  outpin "Mmult_prod1" BCOUT9 ,
  inpin "Mmult_prod11" BCIN9 ,
  pip MACCSITE2_X6Y44 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod1_P17_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P17 ,
  inpin "Mmult_prod11" C0 ,
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X5Y45 WL1E0 -> NN2B1 , 
  pip INT_X5Y47 NN2E1 -> NE2B1 , 
  pip INT_X6Y45 LOGICOUT22 -> WL1B0 , 
  pip INT_X6Y48 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y44 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P18_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P18 ,
  inpin "Mmult_prod11" C1 ,
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y45 LOGICOUT8 -> NE4B2 , 
  pip INT_X6Y48 WL1E0 -> LOGICIN_B62 , 
  pip INT_X7Y48 NW2E2 -> WL1B0 , 
  pip INT_X8Y47 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y44 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P19_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P19 ,
  inpin "Mmult_prod11" C2 ,
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y45 LOGICOUT1 -> NR1B2 , 
  pip INT_X6Y46 NR1E2 -> NE2B2 , 
  pip INT_X6Y48 NW2E2 -> LOGICIN_B20 , 
  pip INT_X7Y47 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X6Y44 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P20_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P20 ,
  inpin "Mmult_prod11" C3 ,
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X6Y45 LOGICOUT13 -> NE2B2 , 
  pip INT_X6Y48 NW2E1 -> LOGICIN_B17 , 
  pip INT_X7Y46 NE2E2 -> NL1B1 , 
  pip INT_X7Y47 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y44 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P21_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P21 ,
  inpin "Mmult_prod11" C4 ,
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y45 LOGICOUT4 -> NL1B2 , 
  pip INT_X6Y46 NL1E2 -> NL1B1 , 
  pip INT_X6Y47 NL1E1 -> NR1B1 , 
  pip INT_X6Y48 NR1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y44 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P22_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P22 ,
  inpin "Mmult_prod11" C5 ,
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y45 LOGICOUT16 -> NE4B3 , 
  pip INT_X6Y48 WL1E1 -> LOGICIN_B4 , 
  pip INT_X7Y48 NW2E3 -> WL1B1 , 
  pip INT_X8Y47 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y44 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P23_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P23 ,
  inpin "Mmult_prod11" C6 ,
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X5Y45 WL1E2 -> NN2B3 , 
  pip INT_X5Y47 NN2E3 -> NE2B3 , 
  pip INT_X6Y45 LOGICOUT11 -> WL1B2 , 
  pip INT_X6Y48 NE2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y44 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P24_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P24 ,
  inpin "Mmult_prod11" C7 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y46 LOGICOUT7 -> NN2B0 , 
  pip INT_X6Y48 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y48 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y44 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P25_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P25 ,
  inpin "Mmult_prod11" C8 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y46 LOGICOUT10 -> NN2B1 , 
  pip INT_X6Y48 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y48 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X6Y44 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P26_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P26 ,
  inpin "Mmult_prod11" C9 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y46 LOGICOUT17 -> NE2B1 , 
  pip INT_X6Y48 WR1E_S0 -> LOGICIN_B28 , 
  pip INT_X7Y47 NE2E1 -> NL1B0 , 
  pip INT_X7Y48 NL1E0 -> NL1B3 , 
  pip INT_X7Y49 NL1E3 -> WR1B0 , 
  pip MACCSITE2_X6Y44 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P27_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P27 ,
  inpin "Mmult_prod11" C10 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y46 LOGICOUT22 -> NE4B1 , 
  pip INT_X6Y48 WR1E3 -> LOGICIN_B32 , 
  pip INT_X7Y48 WR1E2 -> WR1B3 , 
  pip INT_X8Y48 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X6Y44 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P28_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P28 ,
  inpin "Mmult_prod11" C11 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y46 LOGICOUT8 -> NN2B2 , 
  pip INT_X6Y48 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X6Y48 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y44 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P29_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P29 ,
  inpin "Mmult_prod11" C12 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X5Y47 NW2E2 -> NL1B1 , 
  pip INT_X5Y48 NL1E1 -> NE2B1 , 
  pip INT_X6Y46 LOGICOUT1 -> NW2B2 , 
  pip INT_X6Y49 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y44 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P30_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P30 ,
  inpin "Mmult_prod11" C13 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X4Y46 WW2E2 -> NN2B3 , 
  pip INT_X4Y48 NN2E3 -> EL1B2 , 
  pip INT_X5Y48 EL1E2 -> ER1B3 , 
  pip INT_X6Y46 LOGICOUT18 -> WW2B2 , 
  pip INT_X6Y49 ER1E_N3 -> LOGICIN_B36 , 
  pip MACCSITE2_X6Y44 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P31_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P31 ,
  inpin "Mmult_prod11" C14 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X6Y46 LOGICOUT6 -> NE4B2 , 
  pip INT_X6Y49 WL1E0 -> LOGICIN_B47 , 
  pip INT_X7Y49 NW2E2 -> WL1B0 , 
  pip INT_X8Y48 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y44 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P32_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P32 ,
  inpin "Mmult_prod11" C15 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y46 LOGICOUT4 -> NN2B3 , 
  pip INT_X6Y48 NN2E3 -> NR1B3 , 
  pip INT_X6Y49 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y49 NR1E3 -> FAN_B , 
  pip MACCSITE2_X6Y44 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P33_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P33 ,
  inpin "Mmult_prod11" C16 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y46 LOGICOUT21 -> NL1B2 , 
  pip INT_X6Y47 NL1E2 -> NE2B2 , 
  pip INT_X6Y49 NW2E2 -> LOGICIN_B48 , 
  pip INT_X7Y48 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X6Y44 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P34_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P34 ,
  inpin "Mmult_prod11" C17 ,
  pip INT_INTERFACE_X6Y46 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y46 LOGICOUT9 -> NR1B3 , 
  pip INT_X6Y47 NR1E3 -> NL1B2 , 
  pip INT_X6Y48 NL1E2 -> NL1B1 , 
  pip INT_X6Y49 NL1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X6Y44 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P35_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P35 ,
  inpin "Mmult_prod11" C18 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y47 LOGICOUT2 -> NR1B0 , 
  pip INT_X6Y48 NR1E0 -> NL1B3 , 
  pip INT_X6Y49 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y44 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P36_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P36 ,
  inpin "Mmult_prod11" C19 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y47 LOGICOUT12 -> NN2B0 , 
  pip INT_X6Y49 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y49 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y44 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P37_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P37 ,
  inpin "Mmult_prod11" C20 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X6Y47 LOGICOUT0 -> NE4B0 , 
  pip INT_X6Y49 SR1E1 -> LOGICIN_B58 , 
  pip INT_X6Y50 WR1E1 -> SR1B1 , 
  pip INT_X7Y50 NW2E0 -> WR1B1 , 
  pip INT_X8Y49 NE4E0 -> NW2B0 , 
  pip MACCSITE2_X6Y44 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P38_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P38 ,
  inpin "Mmult_prod11" C21 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X5Y48 NW2E1 -> NL1B0 , 
  pip INT_X5Y49 NL1E0 -> EL1B3 , 
  pip INT_X6Y47 LOGICOUT5 -> NW2B1 , 
  pip INT_X6Y49 EL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X6Y44 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P39_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P39 ,
  inpin "Mmult_prod11" C22 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y47 LOGICOUT22 -> NN2B1 , 
  pip INT_X6Y49 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X6Y49 NN2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X6Y44 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P40_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P40 ,
  inpin "Mmult_prod11" C23 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y47 LOGICOUT15 -> EE2B1 , 
  pip INT_X6Y49 WL1E3 -> LOGICIN_B9 , 
  pip INT_X7Y49 NW2E1 -> WL1B3 , 
  pip INT_X8Y47 EE2E1 -> NR1B1 , 
  pip INT_X8Y48 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y44 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P41_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P41 ,
  inpin "Mmult_prod11" C24 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X6Y47 LOGICOUT3 -> NE2B1 , 
  pip INT_X6Y50 NW2E0 -> LOGICIN_B16 , 
  pip INT_X7Y48 NE2E1 -> NL1B0 , 
  pip INT_X7Y49 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X6Y44 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P42_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P42 ,
  inpin "Mmult_prod11" C25 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y47 LOGICOUT18 -> NL1B1 , 
  pip INT_X6Y48 NL1E1 -> NN2B1 , 
  pip INT_X6Y50 NN2E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X6Y44 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P43_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P43 ,
  inpin "Mmult_prod11" C26 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y47 LOGICOUT20 -> NN2B2 , 
  pip INT_X6Y49 NN2E2 -> NR1B2 , 
  pip INT_X6Y50 LOGICIN_B51 -> LOGICIN_B23 , 
  pip INT_X6Y50 NR1E2 -> LOGICIN_B51 , 
  pip MACCSITE2_X6Y44 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P44_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P44 ,
  inpin "Mmult_prod11" C27 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X5Y48 NW2E2 -> NN2B2 , 
  pip INT_X5Y50 NN2E2 -> EL1B1 , 
  pip INT_X6Y47 LOGICOUT6 -> NW2B2 , 
  pip INT_X6Y50 EL1E1 -> LOGICIN_B48 , 
  pip MACCSITE2_X6Y44 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P45_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P45 ,
  inpin "Mmult_prod11" C28 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y47 LOGICOUT21 -> NR1B3 , 
  pip INT_X6Y48 NR1E3 -> NL1B2 , 
  pip INT_X6Y49 NL1E2 -> NL1B1 , 
  pip INT_X6Y50 NL1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X6Y44 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P46_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P46 ,
  inpin "Mmult_prod11" C29 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X5Y48 NW2E3 -> NN2B3 , 
  pip INT_X5Y50 NN2E3 -> EL1B2 , 
  pip INT_X6Y47 LOGICOUT23 -> NW2B3 , 
  pip INT_X6Y50 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y44 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod1_P47_to_Mmult_prod11" , 
  outpin "Mmult_prod1" P47 ,
  inpin "Mmult_prod11" C30 ,
  inpin "Mmult_prod11" C31 ,
  inpin "Mmult_prod11" C32 ,
  inpin "Mmult_prod11" C33 ,
  inpin "Mmult_prod11" C34 ,
  inpin "Mmult_prod11" C35 ,
  inpin "Mmult_prod11" C36 ,
  inpin "Mmult_prod11" C37 ,
  inpin "Mmult_prod11" C38 ,
  inpin "Mmult_prod11" C39 ,
  inpin "Mmult_prod11" C40 ,
  inpin "Mmult_prod11" C41 ,
  inpin "Mmult_prod11" C42 ,
  inpin "Mmult_prod11" C43 ,
  inpin "Mmult_prod11" C44 ,
  inpin "Mmult_prod11" C45 ,
  inpin "Mmult_prod11" C46 ,
  inpin "Mmult_prod11" C47 ,
  pip INT_INTERFACE_X6Y47 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X6Y47 LOGICOUT11 -> NN2B3 , 
  pip INT_X6Y49 NN2E3 -> NL1B2 , 
  pip INT_X6Y49 NN2E3 -> NN2B3 , 
  pip INT_X6Y49 NN2E3 -> NR1B3 , 
  pip INT_X6Y50 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y50 NL1E2 -> LOGICIN_B3 , 
  pip INT_X6Y50 NL1E2 -> NL1B1 , 
  pip INT_X6Y50 NR1E3 -> LOGICIN_B14 , 
  pip INT_X6Y50 NR1E3 -> LOGICIN_B27 , 
  pip INT_X6Y50 NR1E3 -> LOGICIN_B31 , 
  pip INT_X6Y50 NR1E3 -> LOGICIN_B59 , 
  pip INT_X6Y50 NR1E3 -> LOGICIN_B61 , 
  pip INT_X6Y51 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y51 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y51 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y51 FAN_B -> LOGICIN_B51 , 
  pip INT_X6Y51 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y51 LOGICIN_B51 -> LOGICIN_B36 , 
  pip INT_X6Y51 NL1E1 -> LOGICIN_B47 , 
  pip INT_X6Y51 NN2E3 -> FAN_B , 
  pip INT_X6Y51 NN2E3 -> LOGICIN_B10 , 
  pip INT_X6Y51 NN2E3 -> LOGICIN_B27 , 
  pip INT_X6Y51 NN2E3 -> LOGICIN_B32 , 
  pip INT_X6Y51 NN2E3 -> LOGICIN_B37 , 
  pip INT_X6Y51 NN2E3 -> LOGICIN_B39 , 
  pip INT_X6Y51 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y44 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_0" , 
  outpin "Mmult_prod21" PCOUT0 ,
  inpin "Mmult_prod22" PCIN0 ,
  pip MACCSITE2_X18Y16 PCOUT0_DSP48A1_SITE -> PCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_1" , 
  outpin "Mmult_prod21" PCOUT1 ,
  inpin "Mmult_prod22" PCIN1 ,
  pip MACCSITE2_X18Y16 PCOUT1_DSP48A1_SITE -> PCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_10" , 
  outpin "Mmult_prod21" PCOUT10 ,
  inpin "Mmult_prod22" PCIN10 ,
  pip MACCSITE2_X18Y16 PCOUT10_DSP48A1_SITE -> PCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_11" , 
  outpin "Mmult_prod21" PCOUT11 ,
  inpin "Mmult_prod22" PCIN11 ,
  pip MACCSITE2_X18Y16 PCOUT11_DSP48A1_SITE -> PCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_12" , 
  outpin "Mmult_prod21" PCOUT12 ,
  inpin "Mmult_prod22" PCIN12 ,
  pip MACCSITE2_X18Y16 PCOUT12_DSP48A1_SITE -> PCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_13" , 
  outpin "Mmult_prod21" PCOUT13 ,
  inpin "Mmult_prod22" PCIN13 ,
  pip MACCSITE2_X18Y16 PCOUT13_DSP48A1_SITE -> PCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_14" , 
  outpin "Mmult_prod21" PCOUT14 ,
  inpin "Mmult_prod22" PCIN14 ,
  pip MACCSITE2_X18Y16 PCOUT14_DSP48A1_SITE -> PCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_15" , 
  outpin "Mmult_prod21" PCOUT15 ,
  inpin "Mmult_prod22" PCIN15 ,
  pip MACCSITE2_X18Y16 PCOUT15_DSP48A1_SITE -> PCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_16" , 
  outpin "Mmult_prod21" PCOUT16 ,
  inpin "Mmult_prod22" PCIN16 ,
  pip MACCSITE2_X18Y16 PCOUT16_DSP48A1_SITE -> PCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_17" , 
  outpin "Mmult_prod21" PCOUT17 ,
  inpin "Mmult_prod22" PCIN17 ,
  pip MACCSITE2_X18Y16 PCOUT17_DSP48A1_SITE -> PCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_18" , 
  outpin "Mmult_prod21" PCOUT18 ,
  inpin "Mmult_prod22" PCIN18 ,
  pip MACCSITE2_X18Y16 PCOUT18_DSP48A1_SITE -> PCOUT18_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_19" , 
  outpin "Mmult_prod21" PCOUT19 ,
  inpin "Mmult_prod22" PCIN19 ,
  pip MACCSITE2_X18Y16 PCOUT19_DSP48A1_SITE -> PCOUT19_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_2" , 
  outpin "Mmult_prod21" PCOUT2 ,
  inpin "Mmult_prod22" PCIN2 ,
  pip MACCSITE2_X18Y16 PCOUT2_DSP48A1_SITE -> PCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_20" , 
  outpin "Mmult_prod21" PCOUT20 ,
  inpin "Mmult_prod22" PCIN20 ,
  pip MACCSITE2_X18Y16 PCOUT20_DSP48A1_SITE -> PCOUT20_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_21" , 
  outpin "Mmult_prod21" PCOUT21 ,
  inpin "Mmult_prod22" PCIN21 ,
  pip MACCSITE2_X18Y16 PCOUT21_DSP48A1_SITE -> PCOUT21_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_22" , 
  outpin "Mmult_prod21" PCOUT22 ,
  inpin "Mmult_prod22" PCIN22 ,
  pip MACCSITE2_X18Y16 PCOUT22_DSP48A1_SITE -> PCOUT22_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_23" , 
  outpin "Mmult_prod21" PCOUT23 ,
  inpin "Mmult_prod22" PCIN23 ,
  pip MACCSITE2_X18Y16 PCOUT23_DSP48A1_SITE -> PCOUT23_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_24" , 
  outpin "Mmult_prod21" PCOUT24 ,
  inpin "Mmult_prod22" PCIN24 ,
  pip MACCSITE2_X18Y16 PCOUT24_DSP48A1_SITE -> PCOUT24_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_25" , 
  outpin "Mmult_prod21" PCOUT25 ,
  inpin "Mmult_prod22" PCIN25 ,
  pip MACCSITE2_X18Y16 PCOUT25_DSP48A1_SITE -> PCOUT25_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_26" , 
  outpin "Mmult_prod21" PCOUT26 ,
  inpin "Mmult_prod22" PCIN26 ,
  pip MACCSITE2_X18Y16 PCOUT26_DSP48A1_SITE -> PCOUT26_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_27" , 
  outpin "Mmult_prod21" PCOUT27 ,
  inpin "Mmult_prod22" PCIN27 ,
  pip MACCSITE2_X18Y16 PCOUT27_DSP48A1_SITE -> PCOUT27_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_28" , 
  outpin "Mmult_prod21" PCOUT28 ,
  inpin "Mmult_prod22" PCIN28 ,
  pip MACCSITE2_X18Y16 PCOUT28_DSP48A1_SITE -> PCOUT28_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_29" , 
  outpin "Mmult_prod21" PCOUT29 ,
  inpin "Mmult_prod22" PCIN29 ,
  pip MACCSITE2_X18Y16 PCOUT29_DSP48A1_SITE -> PCOUT29_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_3" , 
  outpin "Mmult_prod21" PCOUT3 ,
  inpin "Mmult_prod22" PCIN3 ,
  pip MACCSITE2_X18Y16 PCOUT3_DSP48A1_SITE -> PCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_30" , 
  outpin "Mmult_prod21" PCOUT30 ,
  inpin "Mmult_prod22" PCIN30 ,
  pip MACCSITE2_X18Y16 PCOUT30_DSP48A1_SITE -> PCOUT30_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_31" , 
  outpin "Mmult_prod21" PCOUT31 ,
  inpin "Mmult_prod22" PCIN31 ,
  pip MACCSITE2_X18Y16 PCOUT31_DSP48A1_SITE -> PCOUT31_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_32" , 
  outpin "Mmult_prod21" PCOUT32 ,
  inpin "Mmult_prod22" PCIN32 ,
  pip MACCSITE2_X18Y16 PCOUT32_DSP48A1_SITE -> PCOUT32_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_33" , 
  outpin "Mmult_prod21" PCOUT33 ,
  inpin "Mmult_prod22" PCIN33 ,
  pip MACCSITE2_X18Y16 PCOUT33_DSP48A1_SITE -> PCOUT33_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_34" , 
  outpin "Mmult_prod21" PCOUT34 ,
  inpin "Mmult_prod22" PCIN34 ,
  pip MACCSITE2_X18Y16 PCOUT34_DSP48A1_SITE -> PCOUT34_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_35" , 
  outpin "Mmult_prod21" PCOUT35 ,
  inpin "Mmult_prod22" PCIN35 ,
  pip MACCSITE2_X18Y16 PCOUT35_DSP48A1_SITE -> PCOUT35_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_36" , 
  outpin "Mmult_prod21" PCOUT36 ,
  inpin "Mmult_prod22" PCIN36 ,
  pip MACCSITE2_X18Y16 PCOUT36_DSP48A1_SITE -> PCOUT36_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_37" , 
  outpin "Mmult_prod21" PCOUT37 ,
  inpin "Mmult_prod22" PCIN37 ,
  pip MACCSITE2_X18Y16 PCOUT37_DSP48A1_SITE -> PCOUT37_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_38" , 
  outpin "Mmult_prod21" PCOUT38 ,
  inpin "Mmult_prod22" PCIN38 ,
  pip MACCSITE2_X18Y16 PCOUT38_DSP48A1_SITE -> PCOUT38_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_39" , 
  outpin "Mmult_prod21" PCOUT39 ,
  inpin "Mmult_prod22" PCIN39 ,
  pip MACCSITE2_X18Y16 PCOUT39_DSP48A1_SITE -> PCOUT39_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_4" , 
  outpin "Mmult_prod21" PCOUT4 ,
  inpin "Mmult_prod22" PCIN4 ,
  pip MACCSITE2_X18Y16 PCOUT4_DSP48A1_SITE -> PCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_40" , 
  outpin "Mmult_prod21" PCOUT40 ,
  inpin "Mmult_prod22" PCIN40 ,
  pip MACCSITE2_X18Y16 PCOUT40_DSP48A1_SITE -> PCOUT40_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_41" , 
  outpin "Mmult_prod21" PCOUT41 ,
  inpin "Mmult_prod22" PCIN41 ,
  pip MACCSITE2_X18Y16 PCOUT41_DSP48A1_SITE -> PCOUT41_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_42" , 
  outpin "Mmult_prod21" PCOUT42 ,
  inpin "Mmult_prod22" PCIN42 ,
  pip MACCSITE2_X18Y16 PCOUT42_DSP48A1_SITE -> PCOUT42_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_43" , 
  outpin "Mmult_prod21" PCOUT43 ,
  inpin "Mmult_prod22" PCIN43 ,
  pip MACCSITE2_X18Y16 PCOUT43_DSP48A1_SITE -> PCOUT43_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_44" , 
  outpin "Mmult_prod21" PCOUT44 ,
  inpin "Mmult_prod22" PCIN44 ,
  pip MACCSITE2_X18Y16 PCOUT44_DSP48A1_SITE -> PCOUT44_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_45" , 
  outpin "Mmult_prod21" PCOUT45 ,
  inpin "Mmult_prod22" PCIN45 ,
  pip MACCSITE2_X18Y16 PCOUT45_DSP48A1_SITE -> PCOUT45_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_46" , 
  outpin "Mmult_prod21" PCOUT46 ,
  inpin "Mmult_prod22" PCIN46 ,
  pip MACCSITE2_X18Y16 PCOUT46_DSP48A1_SITE -> PCOUT46_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_47" , 
  outpin "Mmult_prod21" PCOUT47 ,
  inpin "Mmult_prod22" PCIN47 ,
  pip MACCSITE2_X18Y16 PCOUT47_DSP48A1_SITE -> PCOUT47_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_5" , 
  outpin "Mmult_prod21" PCOUT5 ,
  inpin "Mmult_prod22" PCIN5 ,
  pip MACCSITE2_X18Y16 PCOUT5_DSP48A1_SITE -> PCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_6" , 
  outpin "Mmult_prod21" PCOUT6 ,
  inpin "Mmult_prod22" PCIN6 ,
  pip MACCSITE2_X18Y16 PCOUT6_DSP48A1_SITE -> PCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_7" , 
  outpin "Mmult_prod21" PCOUT7 ,
  inpin "Mmult_prod22" PCIN7 ,
  pip MACCSITE2_X18Y16 PCOUT7_DSP48A1_SITE -> PCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_8" , 
  outpin "Mmult_prod21" PCOUT8 ,
  inpin "Mmult_prod22" PCIN8 ,
  pip MACCSITE2_X18Y16 PCOUT8_DSP48A1_SITE -> PCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod21_PCOUT_to_Mmult_prod22_PCIN_9" , 
  outpin "Mmult_prod21" PCOUT9 ,
  inpin "Mmult_prod22" PCIN9 ,
  pip MACCSITE2_X18Y16 PCOUT9_DSP48A1_SITE -> PCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_0" , 
  outpin "Mmult_prod22" BCOUT0 ,
  inpin "Mmult_prod23" BCIN0 ,
  pip MACCSITE2_X18Y20 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_1" , 
  outpin "Mmult_prod22" BCOUT1 ,
  inpin "Mmult_prod23" BCIN1 ,
  pip MACCSITE2_X18Y20 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_10" , 
  outpin "Mmult_prod22" BCOUT10 ,
  inpin "Mmult_prod23" BCIN10 ,
  pip MACCSITE2_X18Y20 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_11" , 
  outpin "Mmult_prod22" BCOUT11 ,
  inpin "Mmult_prod23" BCIN11 ,
  pip MACCSITE2_X18Y20 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_12" , 
  outpin "Mmult_prod22" BCOUT12 ,
  inpin "Mmult_prod23" BCIN12 ,
  pip MACCSITE2_X18Y20 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_13" , 
  outpin "Mmult_prod22" BCOUT13 ,
  inpin "Mmult_prod23" BCIN13 ,
  pip MACCSITE2_X18Y20 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_14" , 
  outpin "Mmult_prod22" BCOUT14 ,
  inpin "Mmult_prod23" BCIN14 ,
  pip MACCSITE2_X18Y20 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_15" , 
  outpin "Mmult_prod22" BCOUT15 ,
  inpin "Mmult_prod23" BCIN15 ,
  pip MACCSITE2_X18Y20 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_16" , 
  outpin "Mmult_prod22" BCOUT16 ,
  inpin "Mmult_prod23" BCIN16 ,
  pip MACCSITE2_X18Y20 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_17" , 
  outpin "Mmult_prod22" BCOUT17 ,
  inpin "Mmult_prod23" BCIN17 ,
  pip MACCSITE2_X18Y20 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_2" , 
  outpin "Mmult_prod22" BCOUT2 ,
  inpin "Mmult_prod23" BCIN2 ,
  pip MACCSITE2_X18Y20 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_3" , 
  outpin "Mmult_prod22" BCOUT3 ,
  inpin "Mmult_prod23" BCIN3 ,
  pip MACCSITE2_X18Y20 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_4" , 
  outpin "Mmult_prod22" BCOUT4 ,
  inpin "Mmult_prod23" BCIN4 ,
  pip MACCSITE2_X18Y20 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_5" , 
  outpin "Mmult_prod22" BCOUT5 ,
  inpin "Mmult_prod23" BCIN5 ,
  pip MACCSITE2_X18Y20 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_6" , 
  outpin "Mmult_prod22" BCOUT6 ,
  inpin "Mmult_prod23" BCIN6 ,
  pip MACCSITE2_X18Y20 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_7" , 
  outpin "Mmult_prod22" BCOUT7 ,
  inpin "Mmult_prod23" BCIN7 ,
  pip MACCSITE2_X18Y20 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_8" , 
  outpin "Mmult_prod22" BCOUT8 ,
  inpin "Mmult_prod23" BCIN8 ,
  pip MACCSITE2_X18Y20 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_BCOUT_to_Mmult_prod23_B_9" , 
  outpin "Mmult_prod22" BCOUT9 ,
  inpin "Mmult_prod23" BCIN9 ,
  pip MACCSITE2_X18Y20 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod22_P17_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P17 ,
  inpin "Mmult_prod23" C0 ,
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X16Y23 NW4E1 -> NL1B0 , 
  pip INT_X16Y24 NL1E0 -> EE2B0 , 
  pip INT_X18Y21 LOGICOUT22 -> NW4B1 , 
  pip INT_X18Y24 EE2E0 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y20 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P18_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P18 ,
  inpin "Mmult_prod23" C1 ,
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y21 LOGICOUT8 -> NE2B2 , 
  pip INT_X18Y24 NW2E1 -> LOGICIN_B62 , 
  pip INT_X19Y22 NE2E2 -> NL1B1 , 
  pip INT_X19Y23 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X18Y20 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P19_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P19 ,
  inpin "Mmult_prod23" C2 ,
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X18Y21 LOGICOUT1 -> NR1B2 , 
  pip INT_X18Y22 NR1E2 -> NE2B2 , 
  pip INT_X18Y24 NW2E2 -> LOGICIN_B20 , 
  pip INT_X19Y23 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X18Y20 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P20_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P20 ,
  inpin "Mmult_prod23" C3 ,
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X17Y22 NW2E2 -> NN2B2 , 
  pip INT_X17Y24 NN2E2 -> EL1B1 , 
  pip INT_X18Y21 LOGICOUT13 -> NW2B2 , 
  pip INT_X18Y24 EL1E1 -> LOGICIN_B17 , 
  pip MACCSITE2_X18Y20 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P21_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P21 ,
  inpin "Mmult_prod23" C4 ,
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y21 LOGICOUT4 -> NN2B3 , 
  pip INT_X18Y23 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X18Y23 NN2E3 -> LOGICIN_B60 , 
  pip INT_X18Y24 LOGICIN_N60 -> LOGICIN_B23 , 
  pip MACCSITE2_X18Y20 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P22_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P22 ,
  inpin "Mmult_prod23" C5 ,
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X18Y21 LOGICOUT16 -> NE4B3 , 
  pip INT_X18Y24 WL1E1 -> LOGICIN_B4 , 
  pip INT_X19Y24 NW2E3 -> WL1B1 , 
  pip INT_X20Y23 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y20 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P23_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P23 ,
  inpin "Mmult_prod23" C6 ,
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y21 LOGICOUT11 -> NR1B3 , 
  pip INT_X18Y22 NR1E3 -> NE2B3 , 
  pip INT_X18Y24 NW2E3 -> LOGICIN_B55 , 
  pip INT_X19Y23 NE2E3 -> NW2B3 , 
  pip MACCSITE2_X18Y20 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P24_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P24 ,
  inpin "Mmult_prod23" C7 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X18Y22 LOGICOUT7 -> NN2B0 , 
  pip INT_X18Y24 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y24 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y20 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P25_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P25 ,
  inpin "Mmult_prod23" C8 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X18Y22 LOGICOUT10 -> NN2B1 , 
  pip INT_X18Y24 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y24 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X18Y20 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P26_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P26 ,
  inpin "Mmult_prod23" C9 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X18Y22 LOGICOUT17 -> NE2B1 , 
  pip INT_X18Y24 NW2E_S0 -> LOGICIN_B28 , 
  pip INT_X19Y23 NE2E1 -> NL1B0 , 
  pip INT_X19Y24 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X18Y20 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P27_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P27 ,
  inpin "Mmult_prod23" C10 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y22 LOGICOUT22 -> NE4B1 , 
  pip INT_X18Y24 WR1E3 -> LOGICIN_B32 , 
  pip INT_X19Y24 WR1E2 -> WR1B3 , 
  pip INT_X20Y24 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X18Y20 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P28_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P28 ,
  inpin "Mmult_prod23" C11 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y22 LOGICOUT8 -> NN2B2 , 
  pip INT_X18Y24 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X18Y24 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X18Y20 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P29_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P29 ,
  inpin "Mmult_prod23" C12 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y23 NW2E2 -> NL1B1 , 
  pip INT_X17Y24 NL1E1 -> NE2B1 , 
  pip INT_X18Y22 LOGICOUT1 -> NW2B2 , 
  pip INT_X18Y25 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y20 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P30_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P30 ,
  inpin "Mmult_prod23" C13 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X18Y22 LOGICOUT18 -> NL1B1 , 
  pip INT_X18Y23 NL1E1 -> NL1B0 , 
  pip INT_X18Y24 NL1E0 -> NR1B0 , 
  pip INT_X18Y25 NR1E0 -> LOGICIN_B36 , 
  pip MACCSITE2_X18Y20 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P31_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P31 ,
  inpin "Mmult_prod23" C14 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X18Y22 LOGICOUT6 -> NE4B2 , 
  pip INT_X18Y25 WL1E0 -> LOGICIN_B47 , 
  pip INT_X19Y25 NW2E2 -> WL1B0 , 
  pip INT_X20Y24 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X18Y20 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P32_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P32 ,
  inpin "Mmult_prod23" C15 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y22 LOGICOUT4 -> NN2B3 , 
  pip INT_X18Y24 NN2E3 -> NR1B3 , 
  pip INT_X18Y25 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y25 NR1E3 -> FAN_B , 
  pip MACCSITE2_X18Y20 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P33_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P33 ,
  inpin "Mmult_prod23" C16 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y22 LOGICOUT21 -> NE4B3 , 
  pip INT_X18Y25 WL1E1 -> LOGICIN_B48 , 
  pip INT_X19Y25 NW2E3 -> WL1B1 , 
  pip INT_X20Y24 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y20 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P34_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P34 ,
  inpin "Mmult_prod23" C17 ,
  pip INT_INTERFACE_X18Y22 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X18Y22 LOGICOUT9 -> NL1B2 , 
  pip INT_X18Y23 NL1E2 -> NL1B1 , 
  pip INT_X18Y24 NL1E1 -> NR1B1 , 
  pip INT_X18Y25 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y20 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P35_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P35 ,
  inpin "Mmult_prod23" C18 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X18Y23 LOGICOUT2 -> NR1B0 , 
  pip INT_X18Y24 NR1E0 -> NL1B3 , 
  pip INT_X18Y25 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y20 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P36_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P36 ,
  inpin "Mmult_prod23" C19 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X18Y23 LOGICOUT12 -> NN2B0 , 
  pip INT_X18Y25 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y25 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y20 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P37_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P37 ,
  inpin "Mmult_prod23" C20 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X18Y23 LOGICOUT0 -> NE4B0 , 
  pip INT_X18Y25 WR1E2 -> LOGICIN_B58 , 
  pip INT_X19Y25 WR1E1 -> WR1B2 , 
  pip INT_X20Y25 NE4E0 -> WR1B1 , 
  pip MACCSITE2_X18Y20 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P38_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P38 ,
  inpin "Mmult_prod23" C21 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X17Y24 NW2E1 -> NL1B0 , 
  pip INT_X17Y25 NL1E0 -> EL1B3 , 
  pip INT_X18Y23 LOGICOUT5 -> NW2B1 , 
  pip INT_X18Y25 EL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y20 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P39_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P39 ,
  inpin "Mmult_prod23" C22 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y23 LOGICOUT22 -> NN2B1 , 
  pip INT_X18Y25 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X18Y25 NN2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X18Y20 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P40_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P40 ,
  inpin "Mmult_prod23" C23 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X18Y23 LOGICOUT15 -> EE2B1 , 
  pip INT_X18Y25 WL1E3 -> LOGICIN_B9 , 
  pip INT_X19Y25 NW2E1 -> WL1B3 , 
  pip INT_X20Y23 EE2E1 -> NR1B1 , 
  pip INT_X20Y24 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X18Y20 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P41_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P41 ,
  inpin "Mmult_prod23" C24 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X18Y23 LOGICOUT3 -> NE2B1 , 
  pip INT_X18Y26 NW2E0 -> LOGICIN_B16 , 
  pip INT_X19Y24 NE2E1 -> NL1B0 , 
  pip INT_X19Y25 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X18Y20 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P42_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P42 ,
  inpin "Mmult_prod23" C25 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X18Y23 LOGICOUT18 -> NR1B2 , 
  pip INT_X18Y24 NR1E2 -> NL1B1 , 
  pip INT_X18Y25 NL1E1 -> NR1B1 , 
  pip INT_X18Y26 NR1E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X18Y20 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P43_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P43 ,
  inpin "Mmult_prod23" C26 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X18Y23 LOGICOUT20 -> NE2B2 , 
  pip INT_X18Y26 NW2E1 -> LOGICIN_B23 , 
  pip INT_X19Y24 NE2E2 -> NL1B1 , 
  pip INT_X19Y25 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X18Y20 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P44_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P44 ,
  inpin "Mmult_prod23" C27 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X17Y24 NW2E2 -> NN2B2 , 
  pip INT_X17Y26 NN2E2 -> EL1B1 , 
  pip INT_X18Y23 LOGICOUT6 -> NW2B2 , 
  pip INT_X18Y26 EL1E1 -> LOGICIN_B48 , 
  pip MACCSITE2_X18Y20 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P45_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P45 ,
  inpin "Mmult_prod23" C28 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y23 LOGICOUT21 -> NR1B3 , 
  pip INT_X18Y24 NR1E3 -> NL1B2 , 
  pip INT_X18Y25 NL1E2 -> NL1B1 , 
  pip INT_X18Y26 NL1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X18Y20 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P46_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P46 ,
  inpin "Mmult_prod23" C29 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X17Y24 NW2E3 -> NN2B3 , 
  pip INT_X17Y26 NN2E3 -> EL1B2 , 
  pip INT_X18Y23 LOGICOUT23 -> NW2B3 , 
  pip INT_X18Y26 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y20 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod22_P47_to_Mmult_prod23" , 
  outpin "Mmult_prod22" P47 ,
  inpin "Mmult_prod23" C30 ,
  inpin "Mmult_prod23" C31 ,
  inpin "Mmult_prod23" C32 ,
  inpin "Mmult_prod23" C33 ,
  inpin "Mmult_prod23" C34 ,
  inpin "Mmult_prod23" C35 ,
  inpin "Mmult_prod23" C36 ,
  inpin "Mmult_prod23" C37 ,
  inpin "Mmult_prod23" C38 ,
  inpin "Mmult_prod23" C39 ,
  inpin "Mmult_prod23" C40 ,
  inpin "Mmult_prod23" C41 ,
  inpin "Mmult_prod23" C42 ,
  inpin "Mmult_prod23" C43 ,
  inpin "Mmult_prod23" C44 ,
  inpin "Mmult_prod23" C45 ,
  inpin "Mmult_prod23" C46 ,
  inpin "Mmult_prod23" C47 ,
  pip INT_INTERFACE_X18Y23 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y23 LOGICOUT11 -> NN2B3 , 
  pip INT_X18Y25 NN2E3 -> NL1B2 , 
  pip INT_X18Y25 NN2E3 -> NN2B3 , 
  pip INT_X18Y25 NN2E3 -> NR1B3 , 
  pip INT_X18Y26 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X18Y26 NL1E2 -> LOGICIN_B3 , 
  pip INT_X18Y26 NL1E2 -> NL1B1 , 
  pip INT_X18Y26 NR1E3 -> LOGICIN_B14 , 
  pip INT_X18Y26 NR1E3 -> LOGICIN_B27 , 
  pip INT_X18Y26 NR1E3 -> LOGICIN_B31 , 
  pip INT_X18Y26 NR1E3 -> LOGICIN_B59 , 
  pip INT_X18Y26 NR1E3 -> LOGICIN_B61 , 
  pip INT_X18Y27 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y27 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y27 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y27 FAN_B -> LOGICIN_B51 , 
  pip INT_X18Y27 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y27 LOGICIN_B51 -> LOGICIN_B36 , 
  pip INT_X18Y27 NL1E1 -> LOGICIN_B47 , 
  pip INT_X18Y27 NN2E3 -> FAN_B , 
  pip INT_X18Y27 NN2E3 -> LOGICIN_B10 , 
  pip INT_X18Y27 NN2E3 -> LOGICIN_B27 , 
  pip INT_X18Y27 NN2E3 -> LOGICIN_B32 , 
  pip INT_X18Y27 NN2E3 -> LOGICIN_B37 , 
  pip INT_X18Y27 NN2E3 -> LOGICIN_B39 , 
  pip INT_X18Y27 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X18Y20 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_0" , 
  outpin "Mmult_prod2" BCOUT0 ,
  inpin "Mmult_prod21" BCIN0 ,
  pip MACCSITE2_X18Y12 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_1" , 
  outpin "Mmult_prod2" BCOUT1 ,
  inpin "Mmult_prod21" BCIN1 ,
  pip MACCSITE2_X18Y12 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_10" , 
  outpin "Mmult_prod2" BCOUT10 ,
  inpin "Mmult_prod21" BCIN10 ,
  pip MACCSITE2_X18Y12 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_11" , 
  outpin "Mmult_prod2" BCOUT11 ,
  inpin "Mmult_prod21" BCIN11 ,
  pip MACCSITE2_X18Y12 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_12" , 
  outpin "Mmult_prod2" BCOUT12 ,
  inpin "Mmult_prod21" BCIN12 ,
  pip MACCSITE2_X18Y12 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_13" , 
  outpin "Mmult_prod2" BCOUT13 ,
  inpin "Mmult_prod21" BCIN13 ,
  pip MACCSITE2_X18Y12 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_14" , 
  outpin "Mmult_prod2" BCOUT14 ,
  inpin "Mmult_prod21" BCIN14 ,
  pip MACCSITE2_X18Y12 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_15" , 
  outpin "Mmult_prod2" BCOUT15 ,
  inpin "Mmult_prod21" BCIN15 ,
  pip MACCSITE2_X18Y12 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_16" , 
  outpin "Mmult_prod2" BCOUT16 ,
  inpin "Mmult_prod21" BCIN16 ,
  pip MACCSITE2_X18Y12 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_17" , 
  outpin "Mmult_prod2" BCOUT17 ,
  inpin "Mmult_prod21" BCIN17 ,
  pip MACCSITE2_X18Y12 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_2" , 
  outpin "Mmult_prod2" BCOUT2 ,
  inpin "Mmult_prod21" BCIN2 ,
  pip MACCSITE2_X18Y12 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_3" , 
  outpin "Mmult_prod2" BCOUT3 ,
  inpin "Mmult_prod21" BCIN3 ,
  pip MACCSITE2_X18Y12 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_4" , 
  outpin "Mmult_prod2" BCOUT4 ,
  inpin "Mmult_prod21" BCIN4 ,
  pip MACCSITE2_X18Y12 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_5" , 
  outpin "Mmult_prod2" BCOUT5 ,
  inpin "Mmult_prod21" BCIN5 ,
  pip MACCSITE2_X18Y12 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_6" , 
  outpin "Mmult_prod2" BCOUT6 ,
  inpin "Mmult_prod21" BCIN6 ,
  pip MACCSITE2_X18Y12 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_7" , 
  outpin "Mmult_prod2" BCOUT7 ,
  inpin "Mmult_prod21" BCIN7 ,
  pip MACCSITE2_X18Y12 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_8" , 
  outpin "Mmult_prod2" BCOUT8 ,
  inpin "Mmult_prod21" BCIN8 ,
  pip MACCSITE2_X18Y12 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_BCOUT_to_Mmult_prod21_B_9" , 
  outpin "Mmult_prod2" BCOUT9 ,
  inpin "Mmult_prod21" BCIN9 ,
  pip MACCSITE2_X18Y12 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod2_P17_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P17 ,
  inpin "Mmult_prod21" C0 ,
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y13 WL1E0 -> NN2B1 , 
  pip INT_X17Y15 NN2E1 -> NE2B1 , 
  pip INT_X18Y13 LOGICOUT22 -> WL1B0 , 
  pip INT_X18Y16 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y12 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P18_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P18 ,
  inpin "Mmult_prod21" C1 ,
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y13 LOGICOUT8 -> NE4B2 , 
  pip INT_X18Y16 WL1E0 -> LOGICIN_B62 , 
  pip INT_X19Y16 NW2E2 -> WL1B0 , 
  pip INT_X20Y15 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X18Y12 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P19_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P19 ,
  inpin "Mmult_prod21" C2 ,
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X18Y13 LOGICOUT1 -> NR1B2 , 
  pip INT_X18Y14 NR1E2 -> NE2B2 , 
  pip INT_X18Y16 NW2E2 -> LOGICIN_B20 , 
  pip INT_X19Y15 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X18Y12 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P20_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P20 ,
  inpin "Mmult_prod21" C3 ,
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X18Y13 LOGICOUT13 -> NE2B2 , 
  pip INT_X18Y16 NW2E1 -> LOGICIN_B17 , 
  pip INT_X19Y14 NE2E2 -> NL1B1 , 
  pip INT_X19Y15 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X18Y12 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P21_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P21 ,
  inpin "Mmult_prod21" C4 ,
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y13 LOGICOUT4 -> NL1B2 , 
  pip INT_X18Y14 NL1E2 -> NL1B1 , 
  pip INT_X18Y15 NL1E1 -> NR1B1 , 
  pip INT_X18Y16 NR1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X18Y12 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P22_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P22 ,
  inpin "Mmult_prod21" C5 ,
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X18Y13 LOGICOUT16 -> NE4B3 , 
  pip INT_X18Y16 WL1E1 -> LOGICIN_B4 , 
  pip INT_X19Y16 NW2E3 -> WL1B1 , 
  pip INT_X20Y15 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y12 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P23_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P23 ,
  inpin "Mmult_prod21" C6 ,
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y13 LOGICOUT11 -> NE2B3 , 
  pip INT_X18Y16 NW2E3 -> LOGICIN_B55 , 
  pip INT_X19Y14 NE2E3 -> NR1B3 , 
  pip INT_X19Y15 NR1E3 -> NW2B3 , 
  pip MACCSITE2_X18Y12 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P24_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P24 ,
  inpin "Mmult_prod21" C7 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X18Y14 LOGICOUT7 -> NN2B0 , 
  pip INT_X18Y16 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y16 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y12 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P25_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P25 ,
  inpin "Mmult_prod21" C8 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X18Y14 LOGICOUT10 -> NN2B1 , 
  pip INT_X18Y16 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y16 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X18Y12 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P26_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P26 ,
  inpin "Mmult_prod21" C9 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X18Y14 LOGICOUT17 -> NE2B1 , 
  pip INT_X18Y16 NW2E_S0 -> LOGICIN_B28 , 
  pip INT_X19Y15 NE2E1 -> NL1B0 , 
  pip INT_X19Y16 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X18Y12 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P27_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P27 ,
  inpin "Mmult_prod21" C10 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y14 LOGICOUT22 -> NE4B1 , 
  pip INT_X18Y16 WR1E3 -> LOGICIN_B32 , 
  pip INT_X19Y16 WR1E2 -> WR1B3 , 
  pip INT_X20Y16 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X18Y12 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P28_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P28 ,
  inpin "Mmult_prod21" C11 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y14 LOGICOUT8 -> NN2B2 , 
  pip INT_X18Y16 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X18Y16 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X18Y12 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P29_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P29 ,
  inpin "Mmult_prod21" C12 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y15 NW2E2 -> NL1B1 , 
  pip INT_X17Y16 NL1E1 -> NE2B1 , 
  pip INT_X18Y14 LOGICOUT1 -> NW2B2 , 
  pip INT_X18Y17 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y12 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P30_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P30 ,
  inpin "Mmult_prod21" C13 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X18Y14 LOGICOUT18 -> EL1B1 , 
  pip INT_X18Y17 WL1E_N3 -> LOGICIN_B36 , 
  pip INT_X19Y14 EL1E1 -> NE2B1 , 
  pip INT_X19Y16 NW2E1 -> WL1B3 , 
  pip INT_X20Y15 NE2E1 -> NW2B1 , 
  pip MACCSITE2_X18Y12 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P31_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P31 ,
  inpin "Mmult_prod21" C14 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X18Y14 LOGICOUT6 -> NE4B2 , 
  pip INT_X18Y17 WL1E0 -> LOGICIN_B47 , 
  pip INT_X19Y17 NW2E2 -> WL1B0 , 
  pip INT_X20Y16 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X18Y12 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P32_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P32 ,
  inpin "Mmult_prod21" C15 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y14 LOGICOUT4 -> NN2B3 , 
  pip INT_X18Y16 NN2E3 -> NR1B3 , 
  pip INT_X18Y17 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y17 NR1E3 -> FAN_B , 
  pip MACCSITE2_X18Y12 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P33_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P33 ,
  inpin "Mmult_prod21" C16 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y14 LOGICOUT21 -> NL1B2 , 
  pip INT_X18Y15 NL1E2 -> NE2B2 , 
  pip INT_X18Y17 NW2E2 -> LOGICIN_B48 , 
  pip INT_X19Y16 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X18Y12 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P34_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P34 ,
  inpin "Mmult_prod21" C17 ,
  pip INT_INTERFACE_X18Y14 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X18Y14 LOGICOUT9 -> NR1B3 , 
  pip INT_X18Y15 NR1E3 -> NL1B2 , 
  pip INT_X18Y16 NL1E2 -> NL1B1 , 
  pip INT_X18Y17 NL1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y12 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P35_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P35 ,
  inpin "Mmult_prod21" C18 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X18Y15 LOGICOUT2 -> NR1B0 , 
  pip INT_X18Y16 NR1E0 -> NL1B3 , 
  pip INT_X18Y17 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y12 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P36_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P36 ,
  inpin "Mmult_prod21" C19 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X18Y15 LOGICOUT12 -> NN2B0 , 
  pip INT_X18Y17 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y17 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y12 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P37_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P37 ,
  inpin "Mmult_prod21" C20 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X17Y16 WL1E_N3 -> NL1B3 , 
  pip INT_X17Y17 NL1E3 -> EL1B2 , 
  pip INT_X18Y15 LOGICOUT0 -> WL1B3 , 
  pip INT_X18Y17 EL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X18Y12 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P38_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P38 ,
  inpin "Mmult_prod21" C21 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X17Y16 NW2E1 -> NL1B0 , 
  pip INT_X17Y17 NL1E0 -> EL1B3 , 
  pip INT_X18Y15 LOGICOUT5 -> NW2B1 , 
  pip INT_X18Y17 EL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y12 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P39_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P39 ,
  inpin "Mmult_prod21" C22 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y15 LOGICOUT22 -> NN2B1 , 
  pip INT_X18Y17 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X18Y17 NN2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X18Y12 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P40_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P40 ,
  inpin "Mmult_prod21" C23 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X18Y15 LOGICOUT15 -> EE2B1 , 
  pip INT_X18Y17 WL1E3 -> LOGICIN_B9 , 
  pip INT_X19Y17 NW2E1 -> WL1B3 , 
  pip INT_X20Y15 EE2E1 -> NR1B1 , 
  pip INT_X20Y16 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X18Y12 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P41_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P41 ,
  inpin "Mmult_prod21" C24 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X18Y15 LOGICOUT3 -> NE2B1 , 
  pip INT_X18Y18 NW2E0 -> LOGICIN_B16 , 
  pip INT_X19Y16 NE2E1 -> NL1B0 , 
  pip INT_X19Y17 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X18Y12 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P42_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P42 ,
  inpin "Mmult_prod21" C25 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X18Y15 LOGICOUT18 -> NL1B1 , 
  pip INT_X18Y16 NL1E1 -> NN2B1 , 
  pip INT_X18Y18 NN2E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X18Y12 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P43_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P43 ,
  inpin "Mmult_prod21" C26 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X18Y15 LOGICOUT20 -> NN2B2 , 
  pip INT_X18Y17 NN2E2 -> NR1B2 , 
  pip INT_X18Y18 LOGICIN_B51 -> LOGICIN_B23 , 
  pip INT_X18Y18 NR1E2 -> LOGICIN_B51 , 
  pip MACCSITE2_X18Y12 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P44_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P44 ,
  inpin "Mmult_prod21" C27 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X17Y16 NW2E2 -> NN2B2 , 
  pip INT_X17Y18 NN2E2 -> EL1B1 , 
  pip INT_X18Y15 LOGICOUT6 -> NW2B2 , 
  pip INT_X18Y18 EL1E1 -> LOGICIN_B48 , 
  pip MACCSITE2_X18Y12 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P45_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P45 ,
  inpin "Mmult_prod21" C28 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y15 LOGICOUT21 -> NR1B3 , 
  pip INT_X18Y16 NR1E3 -> NL1B2 , 
  pip INT_X18Y17 NL1E2 -> NL1B1 , 
  pip INT_X18Y18 NL1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X18Y12 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P46_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P46 ,
  inpin "Mmult_prod21" C29 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X17Y16 NW2E3 -> NN2B3 , 
  pip INT_X17Y18 NN2E3 -> EL1B2 , 
  pip INT_X18Y15 LOGICOUT23 -> NW2B3 , 
  pip INT_X18Y18 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y12 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod2_P47_to_Mmult_prod21" , 
  outpin "Mmult_prod2" P47 ,
  inpin "Mmult_prod21" C30 ,
  inpin "Mmult_prod21" C31 ,
  inpin "Mmult_prod21" C32 ,
  inpin "Mmult_prod21" C33 ,
  inpin "Mmult_prod21" C34 ,
  inpin "Mmult_prod21" C35 ,
  inpin "Mmult_prod21" C36 ,
  inpin "Mmult_prod21" C37 ,
  inpin "Mmult_prod21" C38 ,
  inpin "Mmult_prod21" C39 ,
  inpin "Mmult_prod21" C40 ,
  inpin "Mmult_prod21" C41 ,
  inpin "Mmult_prod21" C42 ,
  inpin "Mmult_prod21" C43 ,
  inpin "Mmult_prod21" C44 ,
  inpin "Mmult_prod21" C45 ,
  inpin "Mmult_prod21" C46 ,
  inpin "Mmult_prod21" C47 ,
  pip INT_INTERFACE_X18Y15 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y15 LOGICOUT11 -> NN2B3 , 
  pip INT_X18Y17 NN2E3 -> NL1B2 , 
  pip INT_X18Y17 NN2E3 -> NN2B3 , 
  pip INT_X18Y17 NN2E3 -> NR1B3 , 
  pip INT_X18Y18 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X18Y18 NL1E2 -> LOGICIN_B3 , 
  pip INT_X18Y18 NL1E2 -> NL1B1 , 
  pip INT_X18Y18 NR1E3 -> LOGICIN_B14 , 
  pip INT_X18Y18 NR1E3 -> LOGICIN_B27 , 
  pip INT_X18Y18 NR1E3 -> LOGICIN_B31 , 
  pip INT_X18Y18 NR1E3 -> LOGICIN_B59 , 
  pip INT_X18Y18 NR1E3 -> LOGICIN_B61 , 
  pip INT_X18Y19 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y19 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y19 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y19 FAN_B -> LOGICIN_B51 , 
  pip INT_X18Y19 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y19 LOGICIN_B51 -> LOGICIN_B36 , 
  pip INT_X18Y19 NL1E1 -> LOGICIN_B47 , 
  pip INT_X18Y19 NN2E3 -> FAN_B , 
  pip INT_X18Y19 NN2E3 -> LOGICIN_B10 , 
  pip INT_X18Y19 NN2E3 -> LOGICIN_B27 , 
  pip INT_X18Y19 NN2E3 -> LOGICIN_B32 , 
  pip INT_X18Y19 NN2E3 -> LOGICIN_B37 , 
  pip INT_X18Y19 NN2E3 -> LOGICIN_B39 , 
  pip INT_X18Y19 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X18Y12 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_0" , 
  outpin "Mmult_prod31" PCOUT0 ,
  inpin "Mmult_prod32" PCIN0 ,
  pip MACCSITE2_X18Y48 PCOUT0_DSP48A1_SITE -> PCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_1" , 
  outpin "Mmult_prod31" PCOUT1 ,
  inpin "Mmult_prod32" PCIN1 ,
  pip MACCSITE2_X18Y48 PCOUT1_DSP48A1_SITE -> PCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_10" , 
  outpin "Mmult_prod31" PCOUT10 ,
  inpin "Mmult_prod32" PCIN10 ,
  pip MACCSITE2_X18Y48 PCOUT10_DSP48A1_SITE -> PCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_11" , 
  outpin "Mmult_prod31" PCOUT11 ,
  inpin "Mmult_prod32" PCIN11 ,
  pip MACCSITE2_X18Y48 PCOUT11_DSP48A1_SITE -> PCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_12" , 
  outpin "Mmult_prod31" PCOUT12 ,
  inpin "Mmult_prod32" PCIN12 ,
  pip MACCSITE2_X18Y48 PCOUT12_DSP48A1_SITE -> PCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_13" , 
  outpin "Mmult_prod31" PCOUT13 ,
  inpin "Mmult_prod32" PCIN13 ,
  pip MACCSITE2_X18Y48 PCOUT13_DSP48A1_SITE -> PCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_14" , 
  outpin "Mmult_prod31" PCOUT14 ,
  inpin "Mmult_prod32" PCIN14 ,
  pip MACCSITE2_X18Y48 PCOUT14_DSP48A1_SITE -> PCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_15" , 
  outpin "Mmult_prod31" PCOUT15 ,
  inpin "Mmult_prod32" PCIN15 ,
  pip MACCSITE2_X18Y48 PCOUT15_DSP48A1_SITE -> PCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_16" , 
  outpin "Mmult_prod31" PCOUT16 ,
  inpin "Mmult_prod32" PCIN16 ,
  pip MACCSITE2_X18Y48 PCOUT16_DSP48A1_SITE -> PCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_17" , 
  outpin "Mmult_prod31" PCOUT17 ,
  inpin "Mmult_prod32" PCIN17 ,
  pip MACCSITE2_X18Y48 PCOUT17_DSP48A1_SITE -> PCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_18" , 
  outpin "Mmult_prod31" PCOUT18 ,
  inpin "Mmult_prod32" PCIN18 ,
  pip MACCSITE2_X18Y48 PCOUT18_DSP48A1_SITE -> PCOUT18_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_19" , 
  outpin "Mmult_prod31" PCOUT19 ,
  inpin "Mmult_prod32" PCIN19 ,
  pip MACCSITE2_X18Y48 PCOUT19_DSP48A1_SITE -> PCOUT19_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_2" , 
  outpin "Mmult_prod31" PCOUT2 ,
  inpin "Mmult_prod32" PCIN2 ,
  pip MACCSITE2_X18Y48 PCOUT2_DSP48A1_SITE -> PCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_20" , 
  outpin "Mmult_prod31" PCOUT20 ,
  inpin "Mmult_prod32" PCIN20 ,
  pip MACCSITE2_X18Y48 PCOUT20_DSP48A1_SITE -> PCOUT20_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_21" , 
  outpin "Mmult_prod31" PCOUT21 ,
  inpin "Mmult_prod32" PCIN21 ,
  pip MACCSITE2_X18Y48 PCOUT21_DSP48A1_SITE -> PCOUT21_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_22" , 
  outpin "Mmult_prod31" PCOUT22 ,
  inpin "Mmult_prod32" PCIN22 ,
  pip MACCSITE2_X18Y48 PCOUT22_DSP48A1_SITE -> PCOUT22_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_23" , 
  outpin "Mmult_prod31" PCOUT23 ,
  inpin "Mmult_prod32" PCIN23 ,
  pip MACCSITE2_X18Y48 PCOUT23_DSP48A1_SITE -> PCOUT23_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_24" , 
  outpin "Mmult_prod31" PCOUT24 ,
  inpin "Mmult_prod32" PCIN24 ,
  pip MACCSITE2_X18Y48 PCOUT24_DSP48A1_SITE -> PCOUT24_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_25" , 
  outpin "Mmult_prod31" PCOUT25 ,
  inpin "Mmult_prod32" PCIN25 ,
  pip MACCSITE2_X18Y48 PCOUT25_DSP48A1_SITE -> PCOUT25_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_26" , 
  outpin "Mmult_prod31" PCOUT26 ,
  inpin "Mmult_prod32" PCIN26 ,
  pip MACCSITE2_X18Y48 PCOUT26_DSP48A1_SITE -> PCOUT26_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_27" , 
  outpin "Mmult_prod31" PCOUT27 ,
  inpin "Mmult_prod32" PCIN27 ,
  pip MACCSITE2_X18Y48 PCOUT27_DSP48A1_SITE -> PCOUT27_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_28" , 
  outpin "Mmult_prod31" PCOUT28 ,
  inpin "Mmult_prod32" PCIN28 ,
  pip MACCSITE2_X18Y48 PCOUT28_DSP48A1_SITE -> PCOUT28_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_29" , 
  outpin "Mmult_prod31" PCOUT29 ,
  inpin "Mmult_prod32" PCIN29 ,
  pip MACCSITE2_X18Y48 PCOUT29_DSP48A1_SITE -> PCOUT29_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_3" , 
  outpin "Mmult_prod31" PCOUT3 ,
  inpin "Mmult_prod32" PCIN3 ,
  pip MACCSITE2_X18Y48 PCOUT3_DSP48A1_SITE -> PCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_30" , 
  outpin "Mmult_prod31" PCOUT30 ,
  inpin "Mmult_prod32" PCIN30 ,
  pip MACCSITE2_X18Y48 PCOUT30_DSP48A1_SITE -> PCOUT30_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_31" , 
  outpin "Mmult_prod31" PCOUT31 ,
  inpin "Mmult_prod32" PCIN31 ,
  pip MACCSITE2_X18Y48 PCOUT31_DSP48A1_SITE -> PCOUT31_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_32" , 
  outpin "Mmult_prod31" PCOUT32 ,
  inpin "Mmult_prod32" PCIN32 ,
  pip MACCSITE2_X18Y48 PCOUT32_DSP48A1_SITE -> PCOUT32_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_33" , 
  outpin "Mmult_prod31" PCOUT33 ,
  inpin "Mmult_prod32" PCIN33 ,
  pip MACCSITE2_X18Y48 PCOUT33_DSP48A1_SITE -> PCOUT33_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_34" , 
  outpin "Mmult_prod31" PCOUT34 ,
  inpin "Mmult_prod32" PCIN34 ,
  pip MACCSITE2_X18Y48 PCOUT34_DSP48A1_SITE -> PCOUT34_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_35" , 
  outpin "Mmult_prod31" PCOUT35 ,
  inpin "Mmult_prod32" PCIN35 ,
  pip MACCSITE2_X18Y48 PCOUT35_DSP48A1_SITE -> PCOUT35_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_36" , 
  outpin "Mmult_prod31" PCOUT36 ,
  inpin "Mmult_prod32" PCIN36 ,
  pip MACCSITE2_X18Y48 PCOUT36_DSP48A1_SITE -> PCOUT36_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_37" , 
  outpin "Mmult_prod31" PCOUT37 ,
  inpin "Mmult_prod32" PCIN37 ,
  pip MACCSITE2_X18Y48 PCOUT37_DSP48A1_SITE -> PCOUT37_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_38" , 
  outpin "Mmult_prod31" PCOUT38 ,
  inpin "Mmult_prod32" PCIN38 ,
  pip MACCSITE2_X18Y48 PCOUT38_DSP48A1_SITE -> PCOUT38_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_39" , 
  outpin "Mmult_prod31" PCOUT39 ,
  inpin "Mmult_prod32" PCIN39 ,
  pip MACCSITE2_X18Y48 PCOUT39_DSP48A1_SITE -> PCOUT39_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_4" , 
  outpin "Mmult_prod31" PCOUT4 ,
  inpin "Mmult_prod32" PCIN4 ,
  pip MACCSITE2_X18Y48 PCOUT4_DSP48A1_SITE -> PCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_40" , 
  outpin "Mmult_prod31" PCOUT40 ,
  inpin "Mmult_prod32" PCIN40 ,
  pip MACCSITE2_X18Y48 PCOUT40_DSP48A1_SITE -> PCOUT40_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_41" , 
  outpin "Mmult_prod31" PCOUT41 ,
  inpin "Mmult_prod32" PCIN41 ,
  pip MACCSITE2_X18Y48 PCOUT41_DSP48A1_SITE -> PCOUT41_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_42" , 
  outpin "Mmult_prod31" PCOUT42 ,
  inpin "Mmult_prod32" PCIN42 ,
  pip MACCSITE2_X18Y48 PCOUT42_DSP48A1_SITE -> PCOUT42_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_43" , 
  outpin "Mmult_prod31" PCOUT43 ,
  inpin "Mmult_prod32" PCIN43 ,
  pip MACCSITE2_X18Y48 PCOUT43_DSP48A1_SITE -> PCOUT43_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_44" , 
  outpin "Mmult_prod31" PCOUT44 ,
  inpin "Mmult_prod32" PCIN44 ,
  pip MACCSITE2_X18Y48 PCOUT44_DSP48A1_SITE -> PCOUT44_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_45" , 
  outpin "Mmult_prod31" PCOUT45 ,
  inpin "Mmult_prod32" PCIN45 ,
  pip MACCSITE2_X18Y48 PCOUT45_DSP48A1_SITE -> PCOUT45_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_46" , 
  outpin "Mmult_prod31" PCOUT46 ,
  inpin "Mmult_prod32" PCIN46 ,
  pip MACCSITE2_X18Y48 PCOUT46_DSP48A1_SITE -> PCOUT46_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_47" , 
  outpin "Mmult_prod31" PCOUT47 ,
  inpin "Mmult_prod32" PCIN47 ,
  pip MACCSITE2_X18Y48 PCOUT47_DSP48A1_SITE -> PCOUT47_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_5" , 
  outpin "Mmult_prod31" PCOUT5 ,
  inpin "Mmult_prod32" PCIN5 ,
  pip MACCSITE2_X18Y48 PCOUT5_DSP48A1_SITE -> PCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_6" , 
  outpin "Mmult_prod31" PCOUT6 ,
  inpin "Mmult_prod32" PCIN6 ,
  pip MACCSITE2_X18Y48 PCOUT6_DSP48A1_SITE -> PCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_7" , 
  outpin "Mmult_prod31" PCOUT7 ,
  inpin "Mmult_prod32" PCIN7 ,
  pip MACCSITE2_X18Y48 PCOUT7_DSP48A1_SITE -> PCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_8" , 
  outpin "Mmult_prod31" PCOUT8 ,
  inpin "Mmult_prod32" PCIN8 ,
  pip MACCSITE2_X18Y48 PCOUT8_DSP48A1_SITE -> PCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod31_PCOUT_to_Mmult_prod32_PCIN_9" , 
  outpin "Mmult_prod31" PCOUT9 ,
  inpin "Mmult_prod32" PCIN9 ,
  pip MACCSITE2_X18Y48 PCOUT9_DSP48A1_SITE -> PCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_0" , 
  outpin "Mmult_prod32" BCOUT0 ,
  inpin "Mmult_prod33" BCIN0 ,
  pip MACCSITE2_X18Y52 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_1" , 
  outpin "Mmult_prod32" BCOUT1 ,
  inpin "Mmult_prod33" BCIN1 ,
  pip MACCSITE2_X18Y52 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_10" , 
  outpin "Mmult_prod32" BCOUT10 ,
  inpin "Mmult_prod33" BCIN10 ,
  pip MACCSITE2_X18Y52 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_11" , 
  outpin "Mmult_prod32" BCOUT11 ,
  inpin "Mmult_prod33" BCIN11 ,
  pip MACCSITE2_X18Y52 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_12" , 
  outpin "Mmult_prod32" BCOUT12 ,
  inpin "Mmult_prod33" BCIN12 ,
  pip MACCSITE2_X18Y52 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_13" , 
  outpin "Mmult_prod32" BCOUT13 ,
  inpin "Mmult_prod33" BCIN13 ,
  pip MACCSITE2_X18Y52 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_14" , 
  outpin "Mmult_prod32" BCOUT14 ,
  inpin "Mmult_prod33" BCIN14 ,
  pip MACCSITE2_X18Y52 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_15" , 
  outpin "Mmult_prod32" BCOUT15 ,
  inpin "Mmult_prod33" BCIN15 ,
  pip MACCSITE2_X18Y52 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_16" , 
  outpin "Mmult_prod32" BCOUT16 ,
  inpin "Mmult_prod33" BCIN16 ,
  pip MACCSITE2_X18Y52 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_17" , 
  outpin "Mmult_prod32" BCOUT17 ,
  inpin "Mmult_prod33" BCIN17 ,
  pip MACCSITE2_X18Y52 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_2" , 
  outpin "Mmult_prod32" BCOUT2 ,
  inpin "Mmult_prod33" BCIN2 ,
  pip MACCSITE2_X18Y52 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_3" , 
  outpin "Mmult_prod32" BCOUT3 ,
  inpin "Mmult_prod33" BCIN3 ,
  pip MACCSITE2_X18Y52 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_4" , 
  outpin "Mmult_prod32" BCOUT4 ,
  inpin "Mmult_prod33" BCIN4 ,
  pip MACCSITE2_X18Y52 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_5" , 
  outpin "Mmult_prod32" BCOUT5 ,
  inpin "Mmult_prod33" BCIN5 ,
  pip MACCSITE2_X18Y52 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_6" , 
  outpin "Mmult_prod32" BCOUT6 ,
  inpin "Mmult_prod33" BCIN6 ,
  pip MACCSITE2_X18Y52 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_7" , 
  outpin "Mmult_prod32" BCOUT7 ,
  inpin "Mmult_prod33" BCIN7 ,
  pip MACCSITE2_X18Y52 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_8" , 
  outpin "Mmult_prod32" BCOUT8 ,
  inpin "Mmult_prod33" BCIN8 ,
  pip MACCSITE2_X18Y52 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_BCOUT_to_Mmult_prod33_B_9" , 
  outpin "Mmult_prod32" BCOUT9 ,
  inpin "Mmult_prod33" BCIN9 ,
  pip MACCSITE2_X18Y52 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod32_P17_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P17 ,
  inpin "Mmult_prod33" C0 ,
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y53 LOGICOUT22 -> NN2B1 , 
  pip INT_X18Y55 NN2E1 -> NR1B1 , 
  pip INT_X18Y56 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y56 NR1E1 -> GFAN0 , 
  pip MACCSITE2_X18Y52 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P18_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P18 ,
  inpin "Mmult_prod33" C1 ,
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y53 LOGICOUT8 -> NN2B2 , 
  pip INT_X18Y55 NN2E2 -> NL1B1 , 
  pip INT_X18Y56 NL1E1 -> LOGICIN_B62 , 
  pip MACCSITE2_X18Y52 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P19_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P19 ,
  inpin "Mmult_prod33" C2 ,
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y54 NW2E2 -> NN2B2 , 
  pip INT_X17Y56 NN2E2 -> EL1B1 , 
  pip INT_X18Y53 LOGICOUT1 -> NW2B2 , 
  pip INT_X18Y56 EL1E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X18Y52 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P20_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P20 ,
  inpin "Mmult_prod33" C3 ,
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X18Y53 LOGICOUT13 -> NL1B1 , 
  pip INT_X18Y54 NL1E1 -> NN2B1 , 
  pip INT_X18Y56 NN2E1 -> LOGICIN_B17 , 
  pip MACCSITE2_X18Y52 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P21_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P21 ,
  inpin "Mmult_prod33" C4 ,
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y53 LOGICOUT4 -> NE4B3 , 
  pip INT_X18Y56 WL1E1 -> LOGICIN_B23 , 
  pip INT_X19Y56 NW2E3 -> WL1B1 , 
  pip INT_X20Y55 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y52 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P22_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P22 ,
  inpin "Mmult_prod33" C5 ,
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X18Y53 LOGICOUT16 -> NN2B3 , 
  pip INT_X18Y55 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X18Y55 NN2E3 -> LOGICIN_B60 , 
  pip INT_X18Y56 LOGICIN_N60 -> LOGICIN_B4 , 
  pip MACCSITE2_X18Y52 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P23_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P23 ,
  inpin "Mmult_prod33" C6 ,
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y53 LOGICOUT11 -> NL1B2 , 
  pip INT_X18Y54 NL1E2 -> NR1B2 , 
  pip INT_X18Y55 NR1E2 -> NR1B2 , 
  pip INT_X18Y56 NR1E2 -> LOGICIN_B55 , 
  pip MACCSITE2_X18Y52 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P24_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P24 ,
  inpin "Mmult_prod33" C7 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X18Y54 LOGICOUT7 -> NN2B0 , 
  pip INT_X18Y56 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y56 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y52 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P25_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P25 ,
  inpin "Mmult_prod33" C8 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X18Y54 LOGICOUT10 -> NE2B1 , 
  pip INT_X18Y56 WR1E2 -> LOGICIN_B3 , 
  pip INT_X19Y55 NE2E1 -> NR1B1 , 
  pip INT_X19Y56 NR1E1 -> WR1B2 , 
  pip MACCSITE2_X18Y52 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P26_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P26 ,
  inpin "Mmult_prod33" C9 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X18Y54 LOGICOUT17 -> NL1B0 , 
  pip INT_X18Y55 NL1E0 -> NN2B0 , 
  pip INT_X18Y56 NN2E_S0 -> LOGICIN_B28 , 
  pip MACCSITE2_X18Y52 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P27_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P27 ,
  inpin "Mmult_prod33" C10 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y55 NW2E1 -> NL1B0 , 
  pip INT_X17Y56 NL1E0 -> EL1B3 , 
  pip INT_X18Y54 LOGICOUT22 -> NW2B1 , 
  pip INT_X18Y56 EL1E3 -> LOGICIN_B32 , 
  pip MACCSITE2_X18Y52 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P28_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P28 ,
  inpin "Mmult_prod33" C11 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y54 LOGICOUT8 -> NE2B2 , 
  pip INT_X18Y56 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X18Y56 NW2E2 -> LOGICIN_B13 , 
  pip INT_X19Y55 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X18Y52 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P29_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P29 ,
  inpin "Mmult_prod33" C12 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y55 NW2E2 -> NN2B2 , 
  pip INT_X17Y57 NN2E2 -> EL1B1 , 
  pip INT_X18Y54 LOGICOUT1 -> NW2B2 , 
  pip INT_X18Y57 EL1E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y52 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P30_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P30 ,
  inpin "Mmult_prod33" C13 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X18Y54 LOGICOUT18 -> NN2B2 , 
  pip INT_X18Y56 LOGICIN_B21 -> LOGICIN21 , 
  pip INT_X18Y56 NN2E2 -> LOGICIN_B21 , 
  pip INT_X18Y57 LOGICIN_N21 -> LOGICIN_B36 , 
  pip MACCSITE2_X18Y52 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P31_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P31 ,
  inpin "Mmult_prod33" C14 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X18Y54 LOGICOUT6 -> NE4B2 , 
  pip INT_X18Y57 WL1E0 -> LOGICIN_B47 , 
  pip INT_X19Y57 NW2E2 -> WL1B0 , 
  pip INT_X20Y56 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X18Y52 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P32_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P32 ,
  inpin "Mmult_prod33" C15 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y54 LOGICOUT4 -> NN2B3 , 
  pip INT_X18Y56 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X18Y56 NN2E3 -> LOGICIN_B60 , 
  pip INT_X18Y57 LOGICIN_N60 -> LOGICIN_B17 , 
  pip MACCSITE2_X18Y52 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P33_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P33 ,
  inpin "Mmult_prod33" C16 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y54 LOGICOUT21 -> NE4B3 , 
  pip INT_X18Y57 WL1E1 -> LOGICIN_B48 , 
  pip INT_X19Y57 NW2E3 -> WL1B1 , 
  pip INT_X20Y56 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y52 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P34_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P34 ,
  inpin "Mmult_prod33" C17 ,
  pip INT_INTERFACE_X18Y54 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X18Y54 LOGICOUT9 -> NR1B3 , 
  pip INT_X18Y55 NR1E3 -> NL1B2 , 
  pip INT_X18Y56 NL1E2 -> NL1B1 , 
  pip INT_X18Y57 NL1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y52 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P35_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P35 ,
  inpin "Mmult_prod33" C18 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X18Y55 LOGICOUT2 -> NR1B0 , 
  pip INT_X18Y56 NR1E0 -> NL1B3 , 
  pip INT_X18Y57 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y52 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P36_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P36 ,
  inpin "Mmult_prod33" C19 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X18Y55 LOGICOUT12 -> NE2B0 , 
  pip INT_X18Y57 WR1E1 -> LOGICIN_B41 , 
  pip INT_X19Y56 NE2E0 -> NR1B0 , 
  pip INT_X19Y57 NR1E0 -> WR1B1 , 
  pip MACCSITE2_X18Y52 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P37_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P37 ,
  inpin "Mmult_prod33" C20 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X18Y55 LOGICOUT0 -> NL1B3 , 
  pip INT_X18Y56 NL1E3 -> NR1B3 , 
  pip INT_X18Y57 FAN_B -> LOGICIN_B58 , 
  pip INT_X18Y57 NR1E3 -> FAN_B , 
  pip MACCSITE2_X18Y52 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P38_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P38 ,
  inpin "Mmult_prod33" C21 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X18Y55 LOGICOUT5 -> NE2B1 , 
  pip INT_X18Y57 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X18Y57 NW2E1 -> LOGICIN_B43 , 
  pip INT_X19Y56 NE2E1 -> NW2B1 , 
  pip MACCSITE2_X18Y52 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P39_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P39 ,
  inpin "Mmult_prod33" C22 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y56 NW2E1 -> NL1B0 , 
  pip INT_X17Y57 NL1E0 -> EL1B3 , 
  pip INT_X18Y55 LOGICOUT22 -> NW2B1 , 
  pip INT_X18Y57 EL1E3 -> LOGICIN_B32 , 
  pip MACCSITE2_X18Y52 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P40_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P40 ,
  inpin "Mmult_prod33" C23 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X18Y55 LOGICOUT15 -> NL1B0 , 
  pip INT_X18Y56 NL1E0 -> NN2B0 , 
  pip INT_X18Y57 NN2E_S0 -> LOGICIN_B9 , 
  pip MACCSITE2_X18Y52 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P41_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P41 ,
  inpin "Mmult_prod33" C24 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X18Y55 LOGICOUT3 -> NN2B1 , 
  pip INT_X18Y57 NN2E1 -> NL1B0 , 
  pip INT_X18Y58 NL1E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X18Y52 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P42_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P42 ,
  inpin "Mmult_prod33" C25 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X17Y56 NW2E2 -> NN2B2 , 
  pip INT_X17Y58 NN2E2 -> EL1B1 , 
  pip INT_X18Y55 LOGICOUT18 -> NW2B2 , 
  pip INT_X18Y58 EL1E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X18Y52 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P43_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P43 ,
  inpin "Mmult_prod33" C26 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X18Y55 LOGICOUT20 -> NE2B2 , 
  pip INT_X18Y57 NW2E2 -> NL1B1 , 
  pip INT_X18Y58 NL1E1 -> LOGICIN_B23 , 
  pip INT_X19Y56 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X18Y52 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P44_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P44 ,
  inpin "Mmult_prod33" C27 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X18Y55 LOGICOUT6 -> NN2B2 , 
  pip INT_X18Y57 NN2E2 -> NR1B2 , 
  pip INT_X18Y58 LOGICIN_B53 -> LOGICIN_B48 , 
  pip INT_X18Y58 NR1E2 -> LOGICIN_B53 , 
  pip MACCSITE2_X18Y52 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P45_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P45 ,
  inpin "Mmult_prod33" C28 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y55 LOGICOUT21 -> NE4B3 , 
  pip INT_X18Y58 WL1E1 -> LOGICIN_B4 , 
  pip INT_X19Y58 NW2E3 -> WL1B1 , 
  pip INT_X20Y57 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y52 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P46_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P46 ,
  inpin "Mmult_prod33" C29 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X17Y56 NW2E3 -> NN2B3 , 
  pip INT_X17Y58 NN2E3 -> EL1B2 , 
  pip INT_X18Y55 LOGICOUT23 -> NW2B3 , 
  pip INT_X18Y58 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y52 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod32_P47_to_Mmult_prod33" , 
  outpin "Mmult_prod32" P47 ,
  inpin "Mmult_prod33" C30 ,
  inpin "Mmult_prod33" C31 ,
  inpin "Mmult_prod33" C32 ,
  inpin "Mmult_prod33" C33 ,
  inpin "Mmult_prod33" C34 ,
  inpin "Mmult_prod33" C35 ,
  inpin "Mmult_prod33" C36 ,
  inpin "Mmult_prod33" C37 ,
  inpin "Mmult_prod33" C38 ,
  inpin "Mmult_prod33" C39 ,
  inpin "Mmult_prod33" C40 ,
  inpin "Mmult_prod33" C41 ,
  inpin "Mmult_prod33" C42 ,
  inpin "Mmult_prod33" C43 ,
  inpin "Mmult_prod33" C44 ,
  inpin "Mmult_prod33" C45 ,
  inpin "Mmult_prod33" C46 ,
  inpin "Mmult_prod33" C47 ,
  pip INT_INTERFACE_X18Y55 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y55 LOGICOUT11 -> NN2B3 , 
  pip INT_X18Y55 LOGICOUT11 -> NR1B3 , 
  pip INT_X18Y56 NR1E3 -> NN2B3 , 
  pip INT_X18Y57 NN2E3 -> NL1B2 , 
  pip INT_X18Y57 NN2E3 -> NN2B3 , 
  pip INT_X18Y57 NN2E3 -> NR1B3 , 
  pip INT_X18Y58 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X18Y58 NL1E2 -> LOGICIN_B3 , 
  pip INT_X18Y58 NL1E2 -> NL1B1 , 
  pip INT_X18Y58 NN2E3 -> LOGICIN_B10 , 
  pip INT_X18Y58 NN2E3 -> LOGICIN_B27 , 
  pip INT_X18Y58 NN2E3 -> LOGICIN_B59 , 
  pip INT_X18Y58 NN2E3 -> LOGICIN_B60 , 
  pip INT_X18Y58 NN2E3 -> NL1B2 , 
  pip INT_X18Y58 NN2E3 -> NR1B3 , 
  pip INT_X18Y58 NR1E3 -> LOGICIN_B14 , 
  pip INT_X18Y58 NR1E3 -> LOGICIN_B31 , 
  pip INT_X18Y59 LOGICIN_N60 -> LOGICIN_B17 , 
  pip INT_X18Y59 LOGICIN_N60 -> LOGICIN_B36 , 
  pip INT_X18Y59 LOGICIN_N60 -> LOGICIN_B4 , 
  pip INT_X18Y59 LOGICIN_N60 -> LOGICIN_B57 , 
  pip INT_X18Y59 NL1E1 -> LOGICIN_B47 , 
  pip INT_X18Y59 NL1E2 -> LOGICIN_B3 , 
  pip INT_X18Y59 NN2E3 -> LOGICIN_B10 , 
  pip INT_X18Y59 NN2E3 -> LOGICIN_B27 , 
  pip INT_X18Y59 NN2E3 -> LOGICIN_B32 , 
  pip INT_X18Y59 NN2E3 -> LOGICIN_B55 , 
  pip INT_X18Y59 NR1E3 -> LOGICIN_B37 , 
  pip INT_X18Y59 NR1E3 -> LOGICIN_B39 , 
  pip MACCSITE2_X18Y52 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_0" , 
  outpin "Mmult_prod3" BCOUT0 ,
  inpin "Mmult_prod31" BCIN0 ,
  pip MACCSITE2_X18Y44 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_1" , 
  outpin "Mmult_prod3" BCOUT1 ,
  inpin "Mmult_prod31" BCIN1 ,
  pip MACCSITE2_X18Y44 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_10" , 
  outpin "Mmult_prod3" BCOUT10 ,
  inpin "Mmult_prod31" BCIN10 ,
  pip MACCSITE2_X18Y44 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_11" , 
  outpin "Mmult_prod3" BCOUT11 ,
  inpin "Mmult_prod31" BCIN11 ,
  pip MACCSITE2_X18Y44 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_12" , 
  outpin "Mmult_prod3" BCOUT12 ,
  inpin "Mmult_prod31" BCIN12 ,
  pip MACCSITE2_X18Y44 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_13" , 
  outpin "Mmult_prod3" BCOUT13 ,
  inpin "Mmult_prod31" BCIN13 ,
  pip MACCSITE2_X18Y44 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_14" , 
  outpin "Mmult_prod3" BCOUT14 ,
  inpin "Mmult_prod31" BCIN14 ,
  pip MACCSITE2_X18Y44 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_15" , 
  outpin "Mmult_prod3" BCOUT15 ,
  inpin "Mmult_prod31" BCIN15 ,
  pip MACCSITE2_X18Y44 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_16" , 
  outpin "Mmult_prod3" BCOUT16 ,
  inpin "Mmult_prod31" BCIN16 ,
  pip MACCSITE2_X18Y44 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_17" , 
  outpin "Mmult_prod3" BCOUT17 ,
  inpin "Mmult_prod31" BCIN17 ,
  pip MACCSITE2_X18Y44 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_2" , 
  outpin "Mmult_prod3" BCOUT2 ,
  inpin "Mmult_prod31" BCIN2 ,
  pip MACCSITE2_X18Y44 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_3" , 
  outpin "Mmult_prod3" BCOUT3 ,
  inpin "Mmult_prod31" BCIN3 ,
  pip MACCSITE2_X18Y44 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_4" , 
  outpin "Mmult_prod3" BCOUT4 ,
  inpin "Mmult_prod31" BCIN4 ,
  pip MACCSITE2_X18Y44 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_5" , 
  outpin "Mmult_prod3" BCOUT5 ,
  inpin "Mmult_prod31" BCIN5 ,
  pip MACCSITE2_X18Y44 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_6" , 
  outpin "Mmult_prod3" BCOUT6 ,
  inpin "Mmult_prod31" BCIN6 ,
  pip MACCSITE2_X18Y44 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_7" , 
  outpin "Mmult_prod3" BCOUT7 ,
  inpin "Mmult_prod31" BCIN7 ,
  pip MACCSITE2_X18Y44 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_8" , 
  outpin "Mmult_prod3" BCOUT8 ,
  inpin "Mmult_prod31" BCIN8 ,
  pip MACCSITE2_X18Y44 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_BCOUT_to_Mmult_prod31_B_9" , 
  outpin "Mmult_prod3" BCOUT9 ,
  inpin "Mmult_prod31" BCIN9 ,
  pip MACCSITE2_X18Y44 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod3_P17_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P17 ,
  inpin "Mmult_prod31" C0 ,
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y45 LOGICOUT22 -> NN2B1 , 
  pip INT_X18Y47 NN2E1 -> NR1B1 , 
  pip INT_X18Y48 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y48 NR1E1 -> GFAN0 , 
  pip MACCSITE2_X18Y44 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P18_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P18 ,
  inpin "Mmult_prod31" C1 ,
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y45 LOGICOUT8 -> NN2B2 , 
  pip INT_X18Y47 NN2E2 -> NL1B1 , 
  pip INT_X18Y48 NL1E1 -> LOGICIN_B62 , 
  pip MACCSITE2_X18Y44 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P19_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P19 ,
  inpin "Mmult_prod31" C2 ,
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y46 NW2E2 -> NN2B2 , 
  pip INT_X17Y48 NN2E2 -> EL1B1 , 
  pip INT_X18Y45 LOGICOUT1 -> NW2B2 , 
  pip INT_X18Y48 EL1E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X18Y44 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P20_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P20 ,
  inpin "Mmult_prod31" C3 ,
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X18Y45 LOGICOUT13 -> NL1B1 , 
  pip INT_X18Y46 NL1E1 -> NE2B1 , 
  pip INT_X18Y48 NW2E1 -> LOGICIN_B17 , 
  pip INT_X19Y47 NE2E1 -> NW2B1 , 
  pip MACCSITE2_X18Y44 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P21_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P21 ,
  inpin "Mmult_prod31" C4 ,
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y45 LOGICOUT4 -> NN2B3 , 
  pip INT_X18Y47 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X18Y47 NN2E3 -> LOGICIN_B60 , 
  pip INT_X18Y48 LOGICIN_N60 -> LOGICIN_B23 , 
  pip MACCSITE2_X18Y44 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P22_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P22 ,
  inpin "Mmult_prod31" C5 ,
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X18Y45 LOGICOUT16 -> NE4B3 , 
  pip INT_X18Y48 WL1E1 -> LOGICIN_B4 , 
  pip INT_X19Y48 NW2E3 -> WL1B1 , 
  pip INT_X20Y47 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y44 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P23_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P23 ,
  inpin "Mmult_prod31" C6 ,
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y45 LOGICOUT11 -> NR1B3 , 
  pip INT_X18Y46 NR1E3 -> NE2B3 , 
  pip INT_X18Y48 NW2E3 -> LOGICIN_B55 , 
  pip INT_X19Y47 NE2E3 -> NW2B3 , 
  pip MACCSITE2_X18Y44 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P24_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P24 ,
  inpin "Mmult_prod31" C7 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X18Y46 LOGICOUT7 -> NN2B0 , 
  pip INT_X18Y48 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y48 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y44 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P25_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P25 ,
  inpin "Mmult_prod31" C8 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X18Y46 LOGICOUT10 -> NN2B1 , 
  pip INT_X18Y48 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y48 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X18Y44 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P26_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P26 ,
  inpin "Mmult_prod31" C9 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X18Y46 LOGICOUT17 -> NL1B0 , 
  pip INT_X18Y47 NL1E0 -> NN2B0 , 
  pip INT_X18Y48 NN2E_S0 -> LOGICIN_B28 , 
  pip MACCSITE2_X18Y44 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P27_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P27 ,
  inpin "Mmult_prod31" C10 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y47 NW2E1 -> NL1B0 , 
  pip INT_X17Y48 NL1E0 -> EL1B3 , 
  pip INT_X18Y46 LOGICOUT22 -> NW2B1 , 
  pip INT_X18Y48 EL1E3 -> LOGICIN_B32 , 
  pip MACCSITE2_X18Y44 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P28_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P28 ,
  inpin "Mmult_prod31" C11 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y46 LOGICOUT8 -> NE2B2 , 
  pip INT_X18Y48 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X18Y48 NW2E2 -> LOGICIN_B13 , 
  pip INT_X19Y47 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X18Y44 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P29_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P29 ,
  inpin "Mmult_prod31" C12 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y47 NW2E2 -> NN2B2 , 
  pip INT_X17Y49 NN2E2 -> EL1B1 , 
  pip INT_X18Y46 LOGICOUT1 -> NW2B2 , 
  pip INT_X18Y49 EL1E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y44 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P30_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P30 ,
  inpin "Mmult_prod31" C13 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X18Y46 LOGICOUT18 -> NN2B2 , 
  pip INT_X18Y48 LOGICIN_B21 -> LOGICIN21 , 
  pip INT_X18Y48 NN2E2 -> LOGICIN_B21 , 
  pip INT_X18Y49 LOGICIN_N21 -> LOGICIN_B36 , 
  pip MACCSITE2_X18Y44 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P31_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P31 ,
  inpin "Mmult_prod31" C14 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X18Y46 LOGICOUT6 -> NR1B2 , 
  pip INT_X18Y47 NR1E2 -> NR1B2 , 
  pip INT_X18Y48 LOGICIN_B52 -> LOGICIN52 , 
  pip INT_X18Y48 NR1E2 -> LOGICIN_B52 , 
  pip INT_X18Y49 LOGICIN_N52 -> LOGICIN_B47 , 
  pip MACCSITE2_X18Y44 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P32_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P32 ,
  inpin "Mmult_prod31" C15 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y46 LOGICOUT4 -> NN2B3 , 
  pip INT_X18Y48 NN2E3 -> NL1B2 , 
  pip INT_X18Y49 LOGICIN_B51 -> LOGICIN_B17 , 
  pip INT_X18Y49 NL1E2 -> LOGICIN_B51 , 
  pip MACCSITE2_X18Y44 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P33_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P33 ,
  inpin "Mmult_prod31" C16 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y46 LOGICOUT21 -> NL1B2 , 
  pip INT_X18Y47 NL1E2 -> NE2B2 , 
  pip INT_X18Y49 NW2E2 -> LOGICIN_B48 , 
  pip INT_X19Y48 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X18Y44 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P34_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P34 ,
  inpin "Mmult_prod31" C17 ,
  pip INT_INTERFACE_X18Y46 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X18Y46 LOGICOUT9 -> NR1B3 , 
  pip INT_X18Y47 NR1E3 -> NL1B2 , 
  pip INT_X18Y48 NL1E2 -> NL1B1 , 
  pip INT_X18Y49 NL1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y44 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P35_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P35 ,
  inpin "Mmult_prod31" C18 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X18Y47 LOGICOUT2 -> EL1B3 , 
  pip INT_X18Y49 NW2E3 -> LOGICIN_B26 , 
  pip INT_X19Y47 EL1E3 -> NR1B3 , 
  pip INT_X19Y48 NR1E3 -> NW2B3 , 
  pip MACCSITE2_X18Y44 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P36_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P36 ,
  inpin "Mmult_prod31" C19 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X18Y47 LOGICOUT12 -> NL1B3 , 
  pip INT_X18Y48 NL1E3 -> NR1B3 , 
  pip INT_X18Y49 FAN_B -> LOGICIN_B41 , 
  pip INT_X18Y49 NR1E3 -> FAN_B , 
  pip MACCSITE2_X18Y44 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P37_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P37 ,
  inpin "Mmult_prod31" C20 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X17Y48 WL1E_N3 -> NL1B3 , 
  pip INT_X17Y49 NL1E3 -> EL1B2 , 
  pip INT_X18Y47 LOGICOUT0 -> WL1B3 , 
  pip INT_X18Y49 EL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X18Y44 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P38_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P38 ,
  inpin "Mmult_prod31" C21 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X18Y47 LOGICOUT5 -> NL1B0 , 
  pip INT_X18Y48 NL1E0 -> NL1B3 , 
  pip INT_X18Y49 NL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y44 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P39_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P39 ,
  inpin "Mmult_prod31" C22 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y47 LOGICOUT22 -> NE2B1 , 
  pip INT_X18Y49 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X18Y49 NW2E1 -> LOGICIN_B35 , 
  pip INT_X19Y48 NE2E1 -> NW2B1 , 
  pip MACCSITE2_X18Y44 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P40_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P40 ,
  inpin "Mmult_prod31" C23 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X17Y48 NW2E1 -> NL1B0 , 
  pip INT_X17Y49 NL1E0 -> NE2B0 , 
  pip INT_X18Y47 LOGICOUT15 -> NW2B1 , 
  pip INT_X18Y49 NE2E_S0 -> LOGICIN_B9 , 
  pip MACCSITE2_X18Y44 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P41_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P41 ,
  inpin "Mmult_prod31" C24 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X18Y47 LOGICOUT3 -> NN2B1 , 
  pip INT_X18Y49 NN2E1 -> NL1B0 , 
  pip INT_X18Y50 NL1E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X18Y44 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P42_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P42 ,
  inpin "Mmult_prod31" C25 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X16Y49 NW4E2 -> NL1B1 , 
  pip INT_X16Y50 NL1E1 -> EE2B1 , 
  pip INT_X18Y47 LOGICOUT18 -> NW4B2 , 
  pip INT_X18Y50 EE2E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X18Y44 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P43_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P43 ,
  inpin "Mmult_prod31" C26 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X17Y48 NW2E2 -> NN2B2 , 
  pip INT_X17Y50 NN2E2 -> EL1B1 , 
  pip INT_X18Y47 LOGICOUT20 -> NW2B2 , 
  pip INT_X18Y50 EL1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X18Y44 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P44_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P44 ,
  inpin "Mmult_prod31" C27 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X18Y47 LOGICOUT6 -> NN2B2 , 
  pip INT_X18Y49 NN2E2 -> NR1B2 , 
  pip INT_X18Y50 LOGICIN_B53 -> LOGICIN_B48 , 
  pip INT_X18Y50 NR1E2 -> LOGICIN_B53 , 
  pip MACCSITE2_X18Y44 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P45_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P45 ,
  inpin "Mmult_prod31" C28 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y47 LOGICOUT21 -> NR1B3 , 
  pip INT_X18Y48 NR1E3 -> NN2B3 , 
  pip INT_X18Y50 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y50 NN2E3 -> FAN_B , 
  pip MACCSITE2_X18Y44 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P46_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P46 ,
  inpin "Mmult_prod31" C29 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X17Y48 NW2E3 -> NN2B3 , 
  pip INT_X17Y50 NN2E3 -> EL1B2 , 
  pip INT_X18Y47 LOGICOUT23 -> NW2B3 , 
  pip INT_X18Y50 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y44 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod3_P47_to_Mmult_prod31" , 
  outpin "Mmult_prod3" P47 ,
  inpin "Mmult_prod31" C30 ,
  inpin "Mmult_prod31" C31 ,
  inpin "Mmult_prod31" C32 ,
  inpin "Mmult_prod31" C33 ,
  inpin "Mmult_prod31" C34 ,
  inpin "Mmult_prod31" C35 ,
  inpin "Mmult_prod31" C36 ,
  inpin "Mmult_prod31" C37 ,
  inpin "Mmult_prod31" C38 ,
  inpin "Mmult_prod31" C39 ,
  inpin "Mmult_prod31" C40 ,
  inpin "Mmult_prod31" C41 ,
  inpin "Mmult_prod31" C42 ,
  inpin "Mmult_prod31" C43 ,
  inpin "Mmult_prod31" C44 ,
  inpin "Mmult_prod31" C45 ,
  inpin "Mmult_prod31" C46 ,
  inpin "Mmult_prod31" C47 ,
  pip INT_INTERFACE_X18Y47 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y47 LOGICOUT11 -> NN2B3 , 
  pip INT_X18Y49 NN2E3 -> NL1B2 , 
  pip INT_X18Y49 NN2E3 -> NN2B3 , 
  pip INT_X18Y49 NN2E3 -> NR1B3 , 
  pip INT_X18Y50 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X18Y50 LOGICIN_B21 -> LOGICIN21 , 
  pip INT_X18Y50 NL1E2 -> LOGICIN_B13 , 
  pip INT_X18Y50 NL1E2 -> LOGICIN_B21 , 
  pip INT_X18Y50 NL1E2 -> LOGICIN_B3 , 
  pip INT_X18Y50 NL1E2 -> NL1B1 , 
  pip INT_X18Y50 NR1E3 -> LOGICIN_B14 , 
  pip INT_X18Y50 NR1E3 -> LOGICIN_B27 , 
  pip INT_X18Y50 NR1E3 -> LOGICIN_B31 , 
  pip INT_X18Y50 NR1E3 -> LOGICIN_B59 , 
  pip INT_X18Y51 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y51 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y51 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y51 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y51 LOGICIN_N21 -> LOGICIN_B36 , 
  pip INT_X18Y51 NL1E1 -> LOGICIN_B47 , 
  pip INT_X18Y51 NN2E3 -> FAN_B , 
  pip INT_X18Y51 NN2E3 -> LOGICIN_B10 , 
  pip INT_X18Y51 NN2E3 -> LOGICIN_B27 , 
  pip INT_X18Y51 NN2E3 -> LOGICIN_B32 , 
  pip INT_X18Y51 NN2E3 -> LOGICIN_B37 , 
  pip INT_X18Y51 NN2E3 -> LOGICIN_B39 , 
  pip INT_X18Y51 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X18Y44 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_0" , 
  outpin "Mmult_prod41" PCOUT0 ,
  inpin "Mmult_prod42" PCIN0 ,
  pip MACCSITE2_X6Y16 PCOUT0_DSP48A1_SITE -> PCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_1" , 
  outpin "Mmult_prod41" PCOUT1 ,
  inpin "Mmult_prod42" PCIN1 ,
  pip MACCSITE2_X6Y16 PCOUT1_DSP48A1_SITE -> PCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_10" , 
  outpin "Mmult_prod41" PCOUT10 ,
  inpin "Mmult_prod42" PCIN10 ,
  pip MACCSITE2_X6Y16 PCOUT10_DSP48A1_SITE -> PCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_11" , 
  outpin "Mmult_prod41" PCOUT11 ,
  inpin "Mmult_prod42" PCIN11 ,
  pip MACCSITE2_X6Y16 PCOUT11_DSP48A1_SITE -> PCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_12" , 
  outpin "Mmult_prod41" PCOUT12 ,
  inpin "Mmult_prod42" PCIN12 ,
  pip MACCSITE2_X6Y16 PCOUT12_DSP48A1_SITE -> PCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_13" , 
  outpin "Mmult_prod41" PCOUT13 ,
  inpin "Mmult_prod42" PCIN13 ,
  pip MACCSITE2_X6Y16 PCOUT13_DSP48A1_SITE -> PCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_14" , 
  outpin "Mmult_prod41" PCOUT14 ,
  inpin "Mmult_prod42" PCIN14 ,
  pip MACCSITE2_X6Y16 PCOUT14_DSP48A1_SITE -> PCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_15" , 
  outpin "Mmult_prod41" PCOUT15 ,
  inpin "Mmult_prod42" PCIN15 ,
  pip MACCSITE2_X6Y16 PCOUT15_DSP48A1_SITE -> PCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_16" , 
  outpin "Mmult_prod41" PCOUT16 ,
  inpin "Mmult_prod42" PCIN16 ,
  pip MACCSITE2_X6Y16 PCOUT16_DSP48A1_SITE -> PCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_17" , 
  outpin "Mmult_prod41" PCOUT17 ,
  inpin "Mmult_prod42" PCIN17 ,
  pip MACCSITE2_X6Y16 PCOUT17_DSP48A1_SITE -> PCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_18" , 
  outpin "Mmult_prod41" PCOUT18 ,
  inpin "Mmult_prod42" PCIN18 ,
  pip MACCSITE2_X6Y16 PCOUT18_DSP48A1_SITE -> PCOUT18_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_19" , 
  outpin "Mmult_prod41" PCOUT19 ,
  inpin "Mmult_prod42" PCIN19 ,
  pip MACCSITE2_X6Y16 PCOUT19_DSP48A1_SITE -> PCOUT19_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_2" , 
  outpin "Mmult_prod41" PCOUT2 ,
  inpin "Mmult_prod42" PCIN2 ,
  pip MACCSITE2_X6Y16 PCOUT2_DSP48A1_SITE -> PCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_20" , 
  outpin "Mmult_prod41" PCOUT20 ,
  inpin "Mmult_prod42" PCIN20 ,
  pip MACCSITE2_X6Y16 PCOUT20_DSP48A1_SITE -> PCOUT20_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_21" , 
  outpin "Mmult_prod41" PCOUT21 ,
  inpin "Mmult_prod42" PCIN21 ,
  pip MACCSITE2_X6Y16 PCOUT21_DSP48A1_SITE -> PCOUT21_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_22" , 
  outpin "Mmult_prod41" PCOUT22 ,
  inpin "Mmult_prod42" PCIN22 ,
  pip MACCSITE2_X6Y16 PCOUT22_DSP48A1_SITE -> PCOUT22_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_23" , 
  outpin "Mmult_prod41" PCOUT23 ,
  inpin "Mmult_prod42" PCIN23 ,
  pip MACCSITE2_X6Y16 PCOUT23_DSP48A1_SITE -> PCOUT23_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_24" , 
  outpin "Mmult_prod41" PCOUT24 ,
  inpin "Mmult_prod42" PCIN24 ,
  pip MACCSITE2_X6Y16 PCOUT24_DSP48A1_SITE -> PCOUT24_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_25" , 
  outpin "Mmult_prod41" PCOUT25 ,
  inpin "Mmult_prod42" PCIN25 ,
  pip MACCSITE2_X6Y16 PCOUT25_DSP48A1_SITE -> PCOUT25_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_26" , 
  outpin "Mmult_prod41" PCOUT26 ,
  inpin "Mmult_prod42" PCIN26 ,
  pip MACCSITE2_X6Y16 PCOUT26_DSP48A1_SITE -> PCOUT26_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_27" , 
  outpin "Mmult_prod41" PCOUT27 ,
  inpin "Mmult_prod42" PCIN27 ,
  pip MACCSITE2_X6Y16 PCOUT27_DSP48A1_SITE -> PCOUT27_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_28" , 
  outpin "Mmult_prod41" PCOUT28 ,
  inpin "Mmult_prod42" PCIN28 ,
  pip MACCSITE2_X6Y16 PCOUT28_DSP48A1_SITE -> PCOUT28_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_29" , 
  outpin "Mmult_prod41" PCOUT29 ,
  inpin "Mmult_prod42" PCIN29 ,
  pip MACCSITE2_X6Y16 PCOUT29_DSP48A1_SITE -> PCOUT29_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_3" , 
  outpin "Mmult_prod41" PCOUT3 ,
  inpin "Mmult_prod42" PCIN3 ,
  pip MACCSITE2_X6Y16 PCOUT3_DSP48A1_SITE -> PCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_30" , 
  outpin "Mmult_prod41" PCOUT30 ,
  inpin "Mmult_prod42" PCIN30 ,
  pip MACCSITE2_X6Y16 PCOUT30_DSP48A1_SITE -> PCOUT30_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_31" , 
  outpin "Mmult_prod41" PCOUT31 ,
  inpin "Mmult_prod42" PCIN31 ,
  pip MACCSITE2_X6Y16 PCOUT31_DSP48A1_SITE -> PCOUT31_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_32" , 
  outpin "Mmult_prod41" PCOUT32 ,
  inpin "Mmult_prod42" PCIN32 ,
  pip MACCSITE2_X6Y16 PCOUT32_DSP48A1_SITE -> PCOUT32_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_33" , 
  outpin "Mmult_prod41" PCOUT33 ,
  inpin "Mmult_prod42" PCIN33 ,
  pip MACCSITE2_X6Y16 PCOUT33_DSP48A1_SITE -> PCOUT33_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_34" , 
  outpin "Mmult_prod41" PCOUT34 ,
  inpin "Mmult_prod42" PCIN34 ,
  pip MACCSITE2_X6Y16 PCOUT34_DSP48A1_SITE -> PCOUT34_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_35" , 
  outpin "Mmult_prod41" PCOUT35 ,
  inpin "Mmult_prod42" PCIN35 ,
  pip MACCSITE2_X6Y16 PCOUT35_DSP48A1_SITE -> PCOUT35_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_36" , 
  outpin "Mmult_prod41" PCOUT36 ,
  inpin "Mmult_prod42" PCIN36 ,
  pip MACCSITE2_X6Y16 PCOUT36_DSP48A1_SITE -> PCOUT36_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_37" , 
  outpin "Mmult_prod41" PCOUT37 ,
  inpin "Mmult_prod42" PCIN37 ,
  pip MACCSITE2_X6Y16 PCOUT37_DSP48A1_SITE -> PCOUT37_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_38" , 
  outpin "Mmult_prod41" PCOUT38 ,
  inpin "Mmult_prod42" PCIN38 ,
  pip MACCSITE2_X6Y16 PCOUT38_DSP48A1_SITE -> PCOUT38_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_39" , 
  outpin "Mmult_prod41" PCOUT39 ,
  inpin "Mmult_prod42" PCIN39 ,
  pip MACCSITE2_X6Y16 PCOUT39_DSP48A1_SITE -> PCOUT39_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_4" , 
  outpin "Mmult_prod41" PCOUT4 ,
  inpin "Mmult_prod42" PCIN4 ,
  pip MACCSITE2_X6Y16 PCOUT4_DSP48A1_SITE -> PCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_40" , 
  outpin "Mmult_prod41" PCOUT40 ,
  inpin "Mmult_prod42" PCIN40 ,
  pip MACCSITE2_X6Y16 PCOUT40_DSP48A1_SITE -> PCOUT40_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_41" , 
  outpin "Mmult_prod41" PCOUT41 ,
  inpin "Mmult_prod42" PCIN41 ,
  pip MACCSITE2_X6Y16 PCOUT41_DSP48A1_SITE -> PCOUT41_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_42" , 
  outpin "Mmult_prod41" PCOUT42 ,
  inpin "Mmult_prod42" PCIN42 ,
  pip MACCSITE2_X6Y16 PCOUT42_DSP48A1_SITE -> PCOUT42_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_43" , 
  outpin "Mmult_prod41" PCOUT43 ,
  inpin "Mmult_prod42" PCIN43 ,
  pip MACCSITE2_X6Y16 PCOUT43_DSP48A1_SITE -> PCOUT43_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_44" , 
  outpin "Mmult_prod41" PCOUT44 ,
  inpin "Mmult_prod42" PCIN44 ,
  pip MACCSITE2_X6Y16 PCOUT44_DSP48A1_SITE -> PCOUT44_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_45" , 
  outpin "Mmult_prod41" PCOUT45 ,
  inpin "Mmult_prod42" PCIN45 ,
  pip MACCSITE2_X6Y16 PCOUT45_DSP48A1_SITE -> PCOUT45_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_46" , 
  outpin "Mmult_prod41" PCOUT46 ,
  inpin "Mmult_prod42" PCIN46 ,
  pip MACCSITE2_X6Y16 PCOUT46_DSP48A1_SITE -> PCOUT46_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_47" , 
  outpin "Mmult_prod41" PCOUT47 ,
  inpin "Mmult_prod42" PCIN47 ,
  pip MACCSITE2_X6Y16 PCOUT47_DSP48A1_SITE -> PCOUT47_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_5" , 
  outpin "Mmult_prod41" PCOUT5 ,
  inpin "Mmult_prod42" PCIN5 ,
  pip MACCSITE2_X6Y16 PCOUT5_DSP48A1_SITE -> PCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_6" , 
  outpin "Mmult_prod41" PCOUT6 ,
  inpin "Mmult_prod42" PCIN6 ,
  pip MACCSITE2_X6Y16 PCOUT6_DSP48A1_SITE -> PCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_7" , 
  outpin "Mmult_prod41" PCOUT7 ,
  inpin "Mmult_prod42" PCIN7 ,
  pip MACCSITE2_X6Y16 PCOUT7_DSP48A1_SITE -> PCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_8" , 
  outpin "Mmult_prod41" PCOUT8 ,
  inpin "Mmult_prod42" PCIN8 ,
  pip MACCSITE2_X6Y16 PCOUT8_DSP48A1_SITE -> PCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod41_PCOUT_to_Mmult_prod42_PCIN_9" , 
  outpin "Mmult_prod41" PCOUT9 ,
  inpin "Mmult_prod42" PCIN9 ,
  pip MACCSITE2_X6Y16 PCOUT9_DSP48A1_SITE -> PCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_0" , 
  outpin "Mmult_prod42" BCOUT0 ,
  inpin "Mmult_prod43" BCIN0 ,
  pip MACCSITE2_X6Y20 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_1" , 
  outpin "Mmult_prod42" BCOUT1 ,
  inpin "Mmult_prod43" BCIN1 ,
  pip MACCSITE2_X6Y20 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_10" , 
  outpin "Mmult_prod42" BCOUT10 ,
  inpin "Mmult_prod43" BCIN10 ,
  pip MACCSITE2_X6Y20 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_11" , 
  outpin "Mmult_prod42" BCOUT11 ,
  inpin "Mmult_prod43" BCIN11 ,
  pip MACCSITE2_X6Y20 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_12" , 
  outpin "Mmult_prod42" BCOUT12 ,
  inpin "Mmult_prod43" BCIN12 ,
  pip MACCSITE2_X6Y20 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_13" , 
  outpin "Mmult_prod42" BCOUT13 ,
  inpin "Mmult_prod43" BCIN13 ,
  pip MACCSITE2_X6Y20 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_14" , 
  outpin "Mmult_prod42" BCOUT14 ,
  inpin "Mmult_prod43" BCIN14 ,
  pip MACCSITE2_X6Y20 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_15" , 
  outpin "Mmult_prod42" BCOUT15 ,
  inpin "Mmult_prod43" BCIN15 ,
  pip MACCSITE2_X6Y20 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_16" , 
  outpin "Mmult_prod42" BCOUT16 ,
  inpin "Mmult_prod43" BCIN16 ,
  pip MACCSITE2_X6Y20 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_17" , 
  outpin "Mmult_prod42" BCOUT17 ,
  inpin "Mmult_prod43" BCIN17 ,
  pip MACCSITE2_X6Y20 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_2" , 
  outpin "Mmult_prod42" BCOUT2 ,
  inpin "Mmult_prod43" BCIN2 ,
  pip MACCSITE2_X6Y20 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_3" , 
  outpin "Mmult_prod42" BCOUT3 ,
  inpin "Mmult_prod43" BCIN3 ,
  pip MACCSITE2_X6Y20 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_4" , 
  outpin "Mmult_prod42" BCOUT4 ,
  inpin "Mmult_prod43" BCIN4 ,
  pip MACCSITE2_X6Y20 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_5" , 
  outpin "Mmult_prod42" BCOUT5 ,
  inpin "Mmult_prod43" BCIN5 ,
  pip MACCSITE2_X6Y20 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_6" , 
  outpin "Mmult_prod42" BCOUT6 ,
  inpin "Mmult_prod43" BCIN6 ,
  pip MACCSITE2_X6Y20 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_7" , 
  outpin "Mmult_prod42" BCOUT7 ,
  inpin "Mmult_prod43" BCIN7 ,
  pip MACCSITE2_X6Y20 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_8" , 
  outpin "Mmult_prod42" BCOUT8 ,
  inpin "Mmult_prod43" BCIN8 ,
  pip MACCSITE2_X6Y20 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_BCOUT_to_Mmult_prod43_B_9" , 
  outpin "Mmult_prod42" BCOUT9 ,
  inpin "Mmult_prod43" BCIN9 ,
  pip MACCSITE2_X6Y20 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod42_P17_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P17 ,
  inpin "Mmult_prod43" C0 ,
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X4Y23 NW4E1 -> NL1B0 , 
  pip INT_X4Y24 NL1E0 -> EE2B0 , 
  pip INT_X6Y21 LOGICOUT22 -> NW4B1 , 
  pip INT_X6Y24 EE2E0 -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y20 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P18_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P18 ,
  inpin "Mmult_prod43" C1 ,
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y21 LOGICOUT8 -> NE4B2 , 
  pip INT_X6Y24 WL1E0 -> LOGICIN_B62 , 
  pip INT_X7Y24 NW2E2 -> WL1B0 , 
  pip INT_X8Y23 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y20 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P19_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P19 ,
  inpin "Mmult_prod43" C2 ,
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X4Y23 NW4E2 -> NL1B1 , 
  pip INT_X4Y24 NL1E1 -> EE2B1 , 
  pip INT_X6Y21 LOGICOUT1 -> NW4B2 , 
  pip INT_X6Y24 EE2E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X6Y20 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P20_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P20 ,
  inpin "Mmult_prod43" C3 ,
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X6Y21 LOGICOUT13 -> NE2B2 , 
  pip INT_X6Y24 NW2E1 -> LOGICIN_B17 , 
  pip INT_X7Y22 NE2E2 -> NL1B1 , 
  pip INT_X7Y23 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y20 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P21_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P21 ,
  inpin "Mmult_prod43" C4 ,
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X5Y23 NW2E3 -> NL1B2 , 
  pip INT_X5Y24 NL1E2 -> EL1B1 , 
  pip INT_X6Y21 LOGICOUT4 -> NR1B3 , 
  pip INT_X6Y22 NR1E3 -> NW2B3 , 
  pip INT_X6Y24 EL1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y20 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P22_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P22 ,
  inpin "Mmult_prod43" C5 ,
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y21 LOGICOUT16 -> NN2B3 , 
  pip INT_X6Y23 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X6Y23 NN2E3 -> LOGICIN_B60 , 
  pip INT_X6Y24 LOGICIN_N60 -> LOGICIN_B4 , 
  pip MACCSITE2_X6Y20 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P23_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P23 ,
  inpin "Mmult_prod43" C6 ,
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X4Y23 NW4E3 -> NL1B2 , 
  pip INT_X4Y24 NL1E2 -> EE2B2 , 
  pip INT_X6Y21 LOGICOUT11 -> NW4B3 , 
  pip INT_X6Y24 EE2E2 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y20 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P24_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P24 ,
  inpin "Mmult_prod43" C7 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y22 LOGICOUT7 -> NN2B0 , 
  pip INT_X6Y24 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y24 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y20 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P25_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P25 ,
  inpin "Mmult_prod43" C8 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y22 LOGICOUT10 -> NN2B1 , 
  pip INT_X6Y24 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y24 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X6Y20 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P26_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P26 ,
  inpin "Mmult_prod43" C9 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y22 LOGICOUT17 -> NE2B1 , 
  pip INT_X6Y24 NW2E_S0 -> LOGICIN_B28 , 
  pip INT_X7Y23 NE2E1 -> NL1B0 , 
  pip INT_X7Y24 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X6Y20 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P27_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P27 ,
  inpin "Mmult_prod43" C10 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y22 LOGICOUT22 -> NE4B1 , 
  pip INT_X6Y24 WR1E3 -> LOGICIN_B32 , 
  pip INT_X7Y24 WR1E2 -> WR1B3 , 
  pip INT_X8Y24 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X6Y20 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P28_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P28 ,
  inpin "Mmult_prod43" C11 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y22 LOGICOUT8 -> NN2B2 , 
  pip INT_X6Y24 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X6Y24 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y20 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P29_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P29 ,
  inpin "Mmult_prod43" C12 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y22 LOGICOUT1 -> NE2B2 , 
  pip INT_X6Y25 WR1E1 -> LOGICIN_B15 , 
  pip INT_X7Y23 NE2E2 -> NL1B1 , 
  pip INT_X7Y24 NL1E1 -> NL1B0 , 
  pip INT_X7Y25 NL1E0 -> WR1B1 , 
  pip MACCSITE2_X6Y20 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P30_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P30 ,
  inpin "Mmult_prod43" C13 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y22 LOGICOUT18 -> NL1B1 , 
  pip INT_X6Y23 NL1E1 -> NL1B0 , 
  pip INT_X6Y24 NL1E0 -> NR1B0 , 
  pip INT_X6Y25 NR1E0 -> LOGICIN_B36 , 
  pip MACCSITE2_X6Y20 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P31_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P31 ,
  inpin "Mmult_prod43" C14 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X6Y22 LOGICOUT6 -> NE4B2 , 
  pip INT_X6Y25 WL1E0 -> LOGICIN_B47 , 
  pip INT_X7Y25 NW2E2 -> WL1B0 , 
  pip INT_X8Y24 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y20 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P32_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P32 ,
  inpin "Mmult_prod43" C15 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y22 LOGICOUT4 -> NN2B3 , 
  pip INT_X6Y24 NN2E3 -> NR1B3 , 
  pip INT_X6Y25 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y25 NR1E3 -> FAN_B , 
  pip MACCSITE2_X6Y20 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P33_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P33 ,
  inpin "Mmult_prod43" C16 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y22 LOGICOUT21 -> NE4B3 , 
  pip INT_X6Y25 WL1E1 -> LOGICIN_B48 , 
  pip INT_X7Y25 NW2E3 -> WL1B1 , 
  pip INT_X8Y24 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y20 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P34_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P34 ,
  inpin "Mmult_prod43" C17 ,
  pip INT_INTERFACE_X6Y22 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y22 LOGICOUT9 -> NL1B2 , 
  pip INT_X6Y23 NL1E2 -> NL1B1 , 
  pip INT_X6Y24 NL1E1 -> NR1B1 , 
  pip INT_X6Y25 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X6Y20 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P35_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P35 ,
  inpin "Mmult_prod43" C18 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y23 LOGICOUT2 -> NR1B0 , 
  pip INT_X6Y24 NR1E0 -> NL1B3 , 
  pip INT_X6Y25 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y20 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P36_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P36 ,
  inpin "Mmult_prod43" C19 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y23 LOGICOUT12 -> NN2B0 , 
  pip INT_X6Y25 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y25 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y20 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P37_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P37 ,
  inpin "Mmult_prod43" C20 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X5Y24 WL1E_N3 -> NL1B3 , 
  pip INT_X5Y25 NL1E3 -> EL1B2 , 
  pip INT_X6Y23 LOGICOUT0 -> WL1B3 , 
  pip INT_X6Y25 EL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X6Y20 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P38_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P38 ,
  inpin "Mmult_prod43" C21 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X6Y23 LOGICOUT5 -> NE4B1 , 
  pip INT_X6Y25 WR1E3 -> LOGICIN_B19 , 
  pip INT_X7Y25 WR1E2 -> WR1B3 , 
  pip INT_X8Y25 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X6Y20 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P39_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P39 ,
  inpin "Mmult_prod43" C22 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y23 LOGICOUT22 -> NN2B1 , 
  pip INT_X6Y25 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X6Y25 NN2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X6Y20 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P40_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P40 ,
  inpin "Mmult_prod43" C23 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X4Y25 NW4E1 -> NL1B0 , 
  pip INT_X4Y26 NL1E0 -> EL1B3 , 
  pip INT_X5Y26 EL1E3 -> SE2B3 , 
  pip INT_X6Y23 LOGICOUT15 -> NW4B1 , 
  pip INT_X6Y25 SE2E3 -> LOGICIN_B9 , 
  pip MACCSITE2_X6Y20 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P41_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P41 ,
  inpin "Mmult_prod43" C24 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X6Y23 LOGICOUT3 -> NE2B1 , 
  pip INT_X6Y25 NW2E1 -> NL1B0 , 
  pip INT_X6Y26 NL1E0 -> LOGICIN_B16 , 
  pip INT_X7Y24 NE2E1 -> NW2B1 , 
  pip MACCSITE2_X6Y20 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P42_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P42 ,
  inpin "Mmult_prod43" C25 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y23 LOGICOUT18 -> NR1B2 , 
  pip INT_X6Y24 NR1E2 -> NL1B1 , 
  pip INT_X6Y25 NL1E1 -> NR1B1 , 
  pip INT_X6Y26 NR1E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X6Y20 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P43_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P43 ,
  inpin "Mmult_prod43" C26 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y23 LOGICOUT20 -> NN2B2 , 
  pip INT_X6Y25 NN2E2 -> NR1B2 , 
  pip INT_X6Y26 LOGICIN_B51 -> LOGICIN_B23 , 
  pip INT_X6Y26 NR1E2 -> LOGICIN_B51 , 
  pip MACCSITE2_X6Y20 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P44_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P44 ,
  inpin "Mmult_prod43" C27 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X5Y24 NW2E2 -> NN2B2 , 
  pip INT_X5Y26 NN2E2 -> EL1B1 , 
  pip INT_X6Y23 LOGICOUT6 -> NW2B2 , 
  pip INT_X6Y26 EL1E1 -> LOGICIN_B48 , 
  pip MACCSITE2_X6Y20 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P45_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P45 ,
  inpin "Mmult_prod43" C28 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y23 LOGICOUT21 -> NR1B3 , 
  pip INT_X6Y24 NR1E3 -> NL1B2 , 
  pip INT_X6Y25 NL1E2 -> NL1B1 , 
  pip INT_X6Y26 NL1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X6Y20 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P46_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P46 ,
  inpin "Mmult_prod43" C29 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X6Y23 LOGICOUT23 -> NL1B2 , 
  pip INT_X6Y24 NL1E2 -> NN2B2 , 
  pip INT_X6Y26 NN2E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y20 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod42_P47_to_Mmult_prod43" , 
  outpin "Mmult_prod42" P47 ,
  inpin "Mmult_prod43" C30 ,
  inpin "Mmult_prod43" C31 ,
  inpin "Mmult_prod43" C32 ,
  inpin "Mmult_prod43" C33 ,
  inpin "Mmult_prod43" C34 ,
  inpin "Mmult_prod43" C35 ,
  inpin "Mmult_prod43" C36 ,
  inpin "Mmult_prod43" C37 ,
  inpin "Mmult_prod43" C38 ,
  inpin "Mmult_prod43" C39 ,
  inpin "Mmult_prod43" C40 ,
  inpin "Mmult_prod43" C41 ,
  inpin "Mmult_prod43" C42 ,
  inpin "Mmult_prod43" C43 ,
  inpin "Mmult_prod43" C44 ,
  inpin "Mmult_prod43" C45 ,
  inpin "Mmult_prod43" C46 ,
  inpin "Mmult_prod43" C47 ,
  pip INT_INTERFACE_X6Y23 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X6Y23 LOGICOUT11 -> NN2B3 , 
  pip INT_X6Y25 NN2E3 -> NL1B2 , 
  pip INT_X6Y25 NN2E3 -> NN2B3 , 
  pip INT_X6Y25 NN2E3 -> NR1B3 , 
  pip INT_X6Y26 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y26 NL1E2 -> LOGICIN_B3 , 
  pip INT_X6Y26 NL1E2 -> NL1B1 , 
  pip INT_X6Y26 NR1E3 -> LOGICIN_B14 , 
  pip INT_X6Y26 NR1E3 -> LOGICIN_B27 , 
  pip INT_X6Y26 NR1E3 -> LOGICIN_B31 , 
  pip INT_X6Y26 NR1E3 -> LOGICIN_B59 , 
  pip INT_X6Y26 NR1E3 -> LOGICIN_B61 , 
  pip INT_X6Y27 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y27 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y27 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y27 FAN_B -> LOGICIN_B51 , 
  pip INT_X6Y27 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y27 LOGICIN_B51 -> LOGICIN_B36 , 
  pip INT_X6Y27 NL1E1 -> LOGICIN_B47 , 
  pip INT_X6Y27 NN2E3 -> FAN_B , 
  pip INT_X6Y27 NN2E3 -> LOGICIN_B10 , 
  pip INT_X6Y27 NN2E3 -> LOGICIN_B27 , 
  pip INT_X6Y27 NN2E3 -> LOGICIN_B32 , 
  pip INT_X6Y27 NN2E3 -> LOGICIN_B37 , 
  pip INT_X6Y27 NN2E3 -> LOGICIN_B39 , 
  pip INT_X6Y27 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y20 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_0" , 
  outpin "Mmult_prod4" BCOUT0 ,
  inpin "Mmult_prod41" BCIN0 ,
  pip MACCSITE2_X6Y12 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_1" , 
  outpin "Mmult_prod4" BCOUT1 ,
  inpin "Mmult_prod41" BCIN1 ,
  pip MACCSITE2_X6Y12 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_10" , 
  outpin "Mmult_prod4" BCOUT10 ,
  inpin "Mmult_prod41" BCIN10 ,
  pip MACCSITE2_X6Y12 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_11" , 
  outpin "Mmult_prod4" BCOUT11 ,
  inpin "Mmult_prod41" BCIN11 ,
  pip MACCSITE2_X6Y12 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_12" , 
  outpin "Mmult_prod4" BCOUT12 ,
  inpin "Mmult_prod41" BCIN12 ,
  pip MACCSITE2_X6Y12 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_13" , 
  outpin "Mmult_prod4" BCOUT13 ,
  inpin "Mmult_prod41" BCIN13 ,
  pip MACCSITE2_X6Y12 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_14" , 
  outpin "Mmult_prod4" BCOUT14 ,
  inpin "Mmult_prod41" BCIN14 ,
  pip MACCSITE2_X6Y12 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_15" , 
  outpin "Mmult_prod4" BCOUT15 ,
  inpin "Mmult_prod41" BCIN15 ,
  pip MACCSITE2_X6Y12 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_16" , 
  outpin "Mmult_prod4" BCOUT16 ,
  inpin "Mmult_prod41" BCIN16 ,
  pip MACCSITE2_X6Y12 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_17" , 
  outpin "Mmult_prod4" BCOUT17 ,
  inpin "Mmult_prod41" BCIN17 ,
  pip MACCSITE2_X6Y12 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_2" , 
  outpin "Mmult_prod4" BCOUT2 ,
  inpin "Mmult_prod41" BCIN2 ,
  pip MACCSITE2_X6Y12 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_3" , 
  outpin "Mmult_prod4" BCOUT3 ,
  inpin "Mmult_prod41" BCIN3 ,
  pip MACCSITE2_X6Y12 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_4" , 
  outpin "Mmult_prod4" BCOUT4 ,
  inpin "Mmult_prod41" BCIN4 ,
  pip MACCSITE2_X6Y12 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_5" , 
  outpin "Mmult_prod4" BCOUT5 ,
  inpin "Mmult_prod41" BCIN5 ,
  pip MACCSITE2_X6Y12 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_6" , 
  outpin "Mmult_prod4" BCOUT6 ,
  inpin "Mmult_prod41" BCIN6 ,
  pip MACCSITE2_X6Y12 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_7" , 
  outpin "Mmult_prod4" BCOUT7 ,
  inpin "Mmult_prod41" BCIN7 ,
  pip MACCSITE2_X6Y12 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_8" , 
  outpin "Mmult_prod4" BCOUT8 ,
  inpin "Mmult_prod41" BCIN8 ,
  pip MACCSITE2_X6Y12 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_BCOUT_to_Mmult_prod41_B_9" , 
  outpin "Mmult_prod4" BCOUT9 ,
  inpin "Mmult_prod41" BCIN9 ,
  pip MACCSITE2_X6Y12 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod4_P17_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P17 ,
  inpin "Mmult_prod41" C0 ,
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X5Y13 WL1E0 -> NN2B1 , 
  pip INT_X5Y15 NN2E1 -> NE2B1 , 
  pip INT_X6Y13 LOGICOUT22 -> WL1B0 , 
  pip INT_X6Y16 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y12 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P18_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P18 ,
  inpin "Mmult_prod41" C1 ,
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X5Y13 WL1E1 -> NL1B1 , 
  pip INT_X5Y14 NL1E1 -> NL1B0 , 
  pip INT_X5Y15 NL1E0 -> NE2B0 , 
  pip INT_X6Y13 LOGICOUT8 -> WL1B1 , 
  pip INT_X6Y16 NE2E0 -> LOGICIN_B62 , 
  pip MACCSITE2_X6Y12 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P19_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P19 ,
  inpin "Mmult_prod41" C2 ,
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y13 LOGICOUT1 -> NR1B2 , 
  pip INT_X6Y14 NR1E2 -> NE2B2 , 
  pip INT_X6Y16 NW2E2 -> LOGICIN_B20 , 
  pip INT_X7Y15 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X6Y12 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P20_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P20 ,
  inpin "Mmult_prod41" C3 ,
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X6Y13 LOGICOUT13 -> NE4B2 , 
  pip INT_X6Y16 WL1E0 -> LOGICIN_B17 , 
  pip INT_X7Y16 NW2E2 -> WL1B0 , 
  pip INT_X8Y15 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y12 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P21_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P21 ,
  inpin "Mmult_prod41" C4 ,
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y13 LOGICOUT4 -> NL1B2 , 
  pip INT_X6Y14 NL1E2 -> NL1B1 , 
  pip INT_X6Y15 NL1E1 -> NR1B1 , 
  pip INT_X6Y16 NR1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y12 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P22_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P22 ,
  inpin "Mmult_prod41" C5 ,
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y13 LOGICOUT16 -> NE4B3 , 
  pip INT_X6Y16 WL1E1 -> LOGICIN_B4 , 
  pip INT_X7Y16 NW2E3 -> WL1B1 , 
  pip INT_X8Y15 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y12 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P23_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P23 ,
  inpin "Mmult_prod41" C6 ,
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X5Y13 WL1E2 -> NN2B3 , 
  pip INT_X5Y15 NN2E3 -> NE2B3 , 
  pip INT_X6Y13 LOGICOUT11 -> WL1B2 , 
  pip INT_X6Y16 NE2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y12 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P24_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P24 ,
  inpin "Mmult_prod41" C7 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y14 LOGICOUT7 -> NN2B0 , 
  pip INT_X6Y16 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y16 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y12 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P25_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P25 ,
  inpin "Mmult_prod41" C8 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y14 LOGICOUT10 -> NN2B1 , 
  pip INT_X6Y16 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y16 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X6Y12 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P26_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P26 ,
  inpin "Mmult_prod41" C9 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y14 LOGICOUT17 -> NL1B0 , 
  pip INT_X6Y15 NL1E0 -> NE2B0 , 
  pip INT_X6Y16 NW2E_S0 -> LOGICIN_B28 , 
  pip INT_X7Y16 NE2E0 -> NW2B0 , 
  pip MACCSITE2_X6Y12 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P27_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P27 ,
  inpin "Mmult_prod41" C10 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y14 LOGICOUT22 -> NE2B1 , 
  pip INT_X6Y16 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X6Y16 NW2E1 -> LOGICIN_B35 , 
  pip INT_X7Y15 NE2E1 -> NW2B1 , 
  pip MACCSITE2_X6Y12 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P28_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P28 ,
  inpin "Mmult_prod41" C11 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y14 LOGICOUT8 -> NN2B2 , 
  pip INT_X6Y16 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X6Y16 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y12 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P29_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P29 ,
  inpin "Mmult_prod41" C12 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X5Y15 NW2E2 -> NL1B1 , 
  pip INT_X5Y16 NL1E1 -> NE2B1 , 
  pip INT_X6Y14 LOGICOUT1 -> NW2B2 , 
  pip INT_X6Y17 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y12 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P30_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P30 ,
  inpin "Mmult_prod41" C13 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y14 LOGICOUT18 -> ER1B3 , 
  pip INT_X6Y17 WR1E0 -> LOGICIN_B36 , 
  pip INT_X7Y14 ER1E3 -> NR1B3 , 
  pip INT_X7Y15 NR1E3 -> NN2B3 , 
  pip INT_X7Y17 NN2E3 -> WR1B0 , 
  pip MACCSITE2_X6Y12 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P31_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P31 ,
  inpin "Mmult_prod41" C14 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X6Y14 LOGICOUT6 -> NE4B2 , 
  pip INT_X6Y17 WL1E0 -> LOGICIN_B47 , 
  pip INT_X7Y17 NW2E2 -> WL1B0 , 
  pip INT_X8Y16 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y12 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P32_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P32 ,
  inpin "Mmult_prod41" C15 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y14 LOGICOUT4 -> NN2B3 , 
  pip INT_X6Y16 NN2E3 -> NR1B3 , 
  pip INT_X6Y17 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y17 NR1E3 -> FAN_B , 
  pip MACCSITE2_X6Y12 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P33_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P33 ,
  inpin "Mmult_prod41" C16 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y14 LOGICOUT21 -> NL1B2 , 
  pip INT_X6Y15 NL1E2 -> NE2B2 , 
  pip INT_X6Y17 NW2E2 -> LOGICIN_B48 , 
  pip INT_X7Y16 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X6Y12 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P34_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P34 ,
  inpin "Mmult_prod41" C17 ,
  pip INT_INTERFACE_X6Y14 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y14 LOGICOUT9 -> NR1B3 , 
  pip INT_X6Y15 NR1E3 -> NL1B2 , 
  pip INT_X6Y16 NL1E2 -> NL1B1 , 
  pip INT_X6Y17 NL1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X6Y12 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P35_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P35 ,
  inpin "Mmult_prod41" C18 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y15 LOGICOUT2 -> NR1B0 , 
  pip INT_X6Y16 NR1E0 -> NL1B3 , 
  pip INT_X6Y17 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y12 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P36_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P36 ,
  inpin "Mmult_prod41" C19 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y15 LOGICOUT12 -> NN2B0 , 
  pip INT_X6Y17 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y17 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y12 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P37_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P37 ,
  inpin "Mmult_prod41" C20 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X5Y16 WL1E_N3 -> NL1B3 , 
  pip INT_X5Y17 NL1E3 -> EL1B2 , 
  pip INT_X6Y15 LOGICOUT0 -> WL1B3 , 
  pip INT_X6Y17 EL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X6Y12 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P38_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P38 ,
  inpin "Mmult_prod41" C21 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X5Y16 NW2E1 -> NL1B0 , 
  pip INT_X5Y17 NL1E0 -> EL1B3 , 
  pip INT_X6Y15 LOGICOUT5 -> NW2B1 , 
  pip INT_X6Y17 EL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X6Y12 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P39_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P39 ,
  inpin "Mmult_prod41" C22 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y15 LOGICOUT22 -> NN2B1 , 
  pip INT_X6Y17 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X6Y17 NN2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X6Y12 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P40_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P40 ,
  inpin "Mmult_prod41" C23 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y15 LOGICOUT15 -> EE2B1 , 
  pip INT_X6Y17 WL1E3 -> LOGICIN_B9 , 
  pip INT_X7Y17 NW2E1 -> WL1B3 , 
  pip INT_X8Y15 EE2E1 -> NR1B1 , 
  pip INT_X8Y16 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y12 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P41_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P41 ,
  inpin "Mmult_prod41" C24 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X6Y15 LOGICOUT3 -> NE2B1 , 
  pip INT_X6Y18 NW2E0 -> LOGICIN_B16 , 
  pip INT_X7Y16 NE2E1 -> NL1B0 , 
  pip INT_X7Y17 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X6Y12 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P42_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P42 ,
  inpin "Mmult_prod41" C25 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y15 LOGICOUT18 -> NL1B1 , 
  pip INT_X6Y16 NL1E1 -> NN2B1 , 
  pip INT_X6Y18 NN2E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X6Y12 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P43_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P43 ,
  inpin "Mmult_prod41" C26 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y15 LOGICOUT20 -> NN2B2 , 
  pip INT_X6Y17 NN2E2 -> NR1B2 , 
  pip INT_X6Y18 LOGICIN_B51 -> LOGICIN_B23 , 
  pip INT_X6Y18 NR1E2 -> LOGICIN_B51 , 
  pip MACCSITE2_X6Y12 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P44_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P44 ,
  inpin "Mmult_prod41" C27 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X5Y16 NW2E2 -> NN2B2 , 
  pip INT_X5Y18 NN2E2 -> EL1B1 , 
  pip INT_X6Y15 LOGICOUT6 -> NW2B2 , 
  pip INT_X6Y18 EL1E1 -> LOGICIN_B48 , 
  pip MACCSITE2_X6Y12 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P45_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P45 ,
  inpin "Mmult_prod41" C28 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y15 LOGICOUT21 -> NR1B3 , 
  pip INT_X6Y16 NR1E3 -> NL1B2 , 
  pip INT_X6Y17 NL1E2 -> NL1B1 , 
  pip INT_X6Y18 NL1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X6Y12 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P46_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P46 ,
  inpin "Mmult_prod41" C29 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X5Y16 NW2E3 -> NN2B3 , 
  pip INT_X5Y18 NN2E3 -> EL1B2 , 
  pip INT_X6Y15 LOGICOUT23 -> NW2B3 , 
  pip INT_X6Y18 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y12 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod4_P47_to_Mmult_prod41" , 
  outpin "Mmult_prod4" P47 ,
  inpin "Mmult_prod41" C30 ,
  inpin "Mmult_prod41" C31 ,
  inpin "Mmult_prod41" C32 ,
  inpin "Mmult_prod41" C33 ,
  inpin "Mmult_prod41" C34 ,
  inpin "Mmult_prod41" C35 ,
  inpin "Mmult_prod41" C36 ,
  inpin "Mmult_prod41" C37 ,
  inpin "Mmult_prod41" C38 ,
  inpin "Mmult_prod41" C39 ,
  inpin "Mmult_prod41" C40 ,
  inpin "Mmult_prod41" C41 ,
  inpin "Mmult_prod41" C42 ,
  inpin "Mmult_prod41" C43 ,
  inpin "Mmult_prod41" C44 ,
  inpin "Mmult_prod41" C45 ,
  inpin "Mmult_prod41" C46 ,
  inpin "Mmult_prod41" C47 ,
  pip INT_INTERFACE_X6Y15 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X6Y15 LOGICOUT11 -> NN2B3 , 
  pip INT_X6Y17 NN2E3 -> NL1B2 , 
  pip INT_X6Y17 NN2E3 -> NN2B3 , 
  pip INT_X6Y17 NN2E3 -> NR1B3 , 
  pip INT_X6Y18 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y18 NL1E2 -> LOGICIN_B3 , 
  pip INT_X6Y18 NL1E2 -> NL1B1 , 
  pip INT_X6Y18 NR1E3 -> LOGICIN_B14 , 
  pip INT_X6Y18 NR1E3 -> LOGICIN_B27 , 
  pip INT_X6Y18 NR1E3 -> LOGICIN_B31 , 
  pip INT_X6Y18 NR1E3 -> LOGICIN_B59 , 
  pip INT_X6Y18 NR1E3 -> LOGICIN_B61 , 
  pip INT_X6Y19 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y19 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y19 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y19 FAN_B -> LOGICIN_B51 , 
  pip INT_X6Y19 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y19 LOGICIN_B51 -> LOGICIN_B36 , 
  pip INT_X6Y19 NL1E1 -> LOGICIN_B47 , 
  pip INT_X6Y19 NN2E3 -> FAN_B , 
  pip INT_X6Y19 NN2E3 -> LOGICIN_B10 , 
  pip INT_X6Y19 NN2E3 -> LOGICIN_B27 , 
  pip INT_X6Y19 NN2E3 -> LOGICIN_B32 , 
  pip INT_X6Y19 NN2E3 -> LOGICIN_B37 , 
  pip INT_X6Y19 NN2E3 -> LOGICIN_B39 , 
  pip INT_X6Y19 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y12 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_0" , 
  outpin "Mmult_prod51" PCOUT0 ,
  inpin "Mmult_prod52" PCIN0 ,
  pip MACCSITE2_X6Y32 PCOUT0_DSP48A1_SITE -> PCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_1" , 
  outpin "Mmult_prod51" PCOUT1 ,
  inpin "Mmult_prod52" PCIN1 ,
  pip MACCSITE2_X6Y32 PCOUT1_DSP48A1_SITE -> PCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_10" , 
  outpin "Mmult_prod51" PCOUT10 ,
  inpin "Mmult_prod52" PCIN10 ,
  pip MACCSITE2_X6Y32 PCOUT10_DSP48A1_SITE -> PCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_11" , 
  outpin "Mmult_prod51" PCOUT11 ,
  inpin "Mmult_prod52" PCIN11 ,
  pip MACCSITE2_X6Y32 PCOUT11_DSP48A1_SITE -> PCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_12" , 
  outpin "Mmult_prod51" PCOUT12 ,
  inpin "Mmult_prod52" PCIN12 ,
  pip MACCSITE2_X6Y32 PCOUT12_DSP48A1_SITE -> PCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_13" , 
  outpin "Mmult_prod51" PCOUT13 ,
  inpin "Mmult_prod52" PCIN13 ,
  pip MACCSITE2_X6Y32 PCOUT13_DSP48A1_SITE -> PCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_14" , 
  outpin "Mmult_prod51" PCOUT14 ,
  inpin "Mmult_prod52" PCIN14 ,
  pip MACCSITE2_X6Y32 PCOUT14_DSP48A1_SITE -> PCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_15" , 
  outpin "Mmult_prod51" PCOUT15 ,
  inpin "Mmult_prod52" PCIN15 ,
  pip MACCSITE2_X6Y32 PCOUT15_DSP48A1_SITE -> PCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_16" , 
  outpin "Mmult_prod51" PCOUT16 ,
  inpin "Mmult_prod52" PCIN16 ,
  pip MACCSITE2_X6Y32 PCOUT16_DSP48A1_SITE -> PCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_17" , 
  outpin "Mmult_prod51" PCOUT17 ,
  inpin "Mmult_prod52" PCIN17 ,
  pip MACCSITE2_X6Y32 PCOUT17_DSP48A1_SITE -> PCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_18" , 
  outpin "Mmult_prod51" PCOUT18 ,
  inpin "Mmult_prod52" PCIN18 ,
  pip MACCSITE2_X6Y32 PCOUT18_DSP48A1_SITE -> PCOUT18_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_19" , 
  outpin "Mmult_prod51" PCOUT19 ,
  inpin "Mmult_prod52" PCIN19 ,
  pip MACCSITE2_X6Y32 PCOUT19_DSP48A1_SITE -> PCOUT19_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_2" , 
  outpin "Mmult_prod51" PCOUT2 ,
  inpin "Mmult_prod52" PCIN2 ,
  pip MACCSITE2_X6Y32 PCOUT2_DSP48A1_SITE -> PCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_20" , 
  outpin "Mmult_prod51" PCOUT20 ,
  inpin "Mmult_prod52" PCIN20 ,
  pip MACCSITE2_X6Y32 PCOUT20_DSP48A1_SITE -> PCOUT20_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_21" , 
  outpin "Mmult_prod51" PCOUT21 ,
  inpin "Mmult_prod52" PCIN21 ,
  pip MACCSITE2_X6Y32 PCOUT21_DSP48A1_SITE -> PCOUT21_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_22" , 
  outpin "Mmult_prod51" PCOUT22 ,
  inpin "Mmult_prod52" PCIN22 ,
  pip MACCSITE2_X6Y32 PCOUT22_DSP48A1_SITE -> PCOUT22_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_23" , 
  outpin "Mmult_prod51" PCOUT23 ,
  inpin "Mmult_prod52" PCIN23 ,
  pip MACCSITE2_X6Y32 PCOUT23_DSP48A1_SITE -> PCOUT23_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_24" , 
  outpin "Mmult_prod51" PCOUT24 ,
  inpin "Mmult_prod52" PCIN24 ,
  pip MACCSITE2_X6Y32 PCOUT24_DSP48A1_SITE -> PCOUT24_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_25" , 
  outpin "Mmult_prod51" PCOUT25 ,
  inpin "Mmult_prod52" PCIN25 ,
  pip MACCSITE2_X6Y32 PCOUT25_DSP48A1_SITE -> PCOUT25_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_26" , 
  outpin "Mmult_prod51" PCOUT26 ,
  inpin "Mmult_prod52" PCIN26 ,
  pip MACCSITE2_X6Y32 PCOUT26_DSP48A1_SITE -> PCOUT26_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_27" , 
  outpin "Mmult_prod51" PCOUT27 ,
  inpin "Mmult_prod52" PCIN27 ,
  pip MACCSITE2_X6Y32 PCOUT27_DSP48A1_SITE -> PCOUT27_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_28" , 
  outpin "Mmult_prod51" PCOUT28 ,
  inpin "Mmult_prod52" PCIN28 ,
  pip MACCSITE2_X6Y32 PCOUT28_DSP48A1_SITE -> PCOUT28_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_29" , 
  outpin "Mmult_prod51" PCOUT29 ,
  inpin "Mmult_prod52" PCIN29 ,
  pip MACCSITE2_X6Y32 PCOUT29_DSP48A1_SITE -> PCOUT29_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_3" , 
  outpin "Mmult_prod51" PCOUT3 ,
  inpin "Mmult_prod52" PCIN3 ,
  pip MACCSITE2_X6Y32 PCOUT3_DSP48A1_SITE -> PCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_30" , 
  outpin "Mmult_prod51" PCOUT30 ,
  inpin "Mmult_prod52" PCIN30 ,
  pip MACCSITE2_X6Y32 PCOUT30_DSP48A1_SITE -> PCOUT30_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_31" , 
  outpin "Mmult_prod51" PCOUT31 ,
  inpin "Mmult_prod52" PCIN31 ,
  pip MACCSITE2_X6Y32 PCOUT31_DSP48A1_SITE -> PCOUT31_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_32" , 
  outpin "Mmult_prod51" PCOUT32 ,
  inpin "Mmult_prod52" PCIN32 ,
  pip MACCSITE2_X6Y32 PCOUT32_DSP48A1_SITE -> PCOUT32_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_33" , 
  outpin "Mmult_prod51" PCOUT33 ,
  inpin "Mmult_prod52" PCIN33 ,
  pip MACCSITE2_X6Y32 PCOUT33_DSP48A1_SITE -> PCOUT33_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_34" , 
  outpin "Mmult_prod51" PCOUT34 ,
  inpin "Mmult_prod52" PCIN34 ,
  pip MACCSITE2_X6Y32 PCOUT34_DSP48A1_SITE -> PCOUT34_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_35" , 
  outpin "Mmult_prod51" PCOUT35 ,
  inpin "Mmult_prod52" PCIN35 ,
  pip MACCSITE2_X6Y32 PCOUT35_DSP48A1_SITE -> PCOUT35_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_36" , 
  outpin "Mmult_prod51" PCOUT36 ,
  inpin "Mmult_prod52" PCIN36 ,
  pip MACCSITE2_X6Y32 PCOUT36_DSP48A1_SITE -> PCOUT36_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_37" , 
  outpin "Mmult_prod51" PCOUT37 ,
  inpin "Mmult_prod52" PCIN37 ,
  pip MACCSITE2_X6Y32 PCOUT37_DSP48A1_SITE -> PCOUT37_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_38" , 
  outpin "Mmult_prod51" PCOUT38 ,
  inpin "Mmult_prod52" PCIN38 ,
  pip MACCSITE2_X6Y32 PCOUT38_DSP48A1_SITE -> PCOUT38_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_39" , 
  outpin "Mmult_prod51" PCOUT39 ,
  inpin "Mmult_prod52" PCIN39 ,
  pip MACCSITE2_X6Y32 PCOUT39_DSP48A1_SITE -> PCOUT39_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_4" , 
  outpin "Mmult_prod51" PCOUT4 ,
  inpin "Mmult_prod52" PCIN4 ,
  pip MACCSITE2_X6Y32 PCOUT4_DSP48A1_SITE -> PCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_40" , 
  outpin "Mmult_prod51" PCOUT40 ,
  inpin "Mmult_prod52" PCIN40 ,
  pip MACCSITE2_X6Y32 PCOUT40_DSP48A1_SITE -> PCOUT40_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_41" , 
  outpin "Mmult_prod51" PCOUT41 ,
  inpin "Mmult_prod52" PCIN41 ,
  pip MACCSITE2_X6Y32 PCOUT41_DSP48A1_SITE -> PCOUT41_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_42" , 
  outpin "Mmult_prod51" PCOUT42 ,
  inpin "Mmult_prod52" PCIN42 ,
  pip MACCSITE2_X6Y32 PCOUT42_DSP48A1_SITE -> PCOUT42_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_43" , 
  outpin "Mmult_prod51" PCOUT43 ,
  inpin "Mmult_prod52" PCIN43 ,
  pip MACCSITE2_X6Y32 PCOUT43_DSP48A1_SITE -> PCOUT43_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_44" , 
  outpin "Mmult_prod51" PCOUT44 ,
  inpin "Mmult_prod52" PCIN44 ,
  pip MACCSITE2_X6Y32 PCOUT44_DSP48A1_SITE -> PCOUT44_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_45" , 
  outpin "Mmult_prod51" PCOUT45 ,
  inpin "Mmult_prod52" PCIN45 ,
  pip MACCSITE2_X6Y32 PCOUT45_DSP48A1_SITE -> PCOUT45_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_46" , 
  outpin "Mmult_prod51" PCOUT46 ,
  inpin "Mmult_prod52" PCIN46 ,
  pip MACCSITE2_X6Y32 PCOUT46_DSP48A1_SITE -> PCOUT46_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_47" , 
  outpin "Mmult_prod51" PCOUT47 ,
  inpin "Mmult_prod52" PCIN47 ,
  pip MACCSITE2_X6Y32 PCOUT47_DSP48A1_SITE -> PCOUT47_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_5" , 
  outpin "Mmult_prod51" PCOUT5 ,
  inpin "Mmult_prod52" PCIN5 ,
  pip MACCSITE2_X6Y32 PCOUT5_DSP48A1_SITE -> PCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_6" , 
  outpin "Mmult_prod51" PCOUT6 ,
  inpin "Mmult_prod52" PCIN6 ,
  pip MACCSITE2_X6Y32 PCOUT6_DSP48A1_SITE -> PCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_7" , 
  outpin "Mmult_prod51" PCOUT7 ,
  inpin "Mmult_prod52" PCIN7 ,
  pip MACCSITE2_X6Y32 PCOUT7_DSP48A1_SITE -> PCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_8" , 
  outpin "Mmult_prod51" PCOUT8 ,
  inpin "Mmult_prod52" PCIN8 ,
  pip MACCSITE2_X6Y32 PCOUT8_DSP48A1_SITE -> PCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod51_PCOUT_to_Mmult_prod52_PCIN_9" , 
  outpin "Mmult_prod51" PCOUT9 ,
  inpin "Mmult_prod52" PCIN9 ,
  pip MACCSITE2_X6Y32 PCOUT9_DSP48A1_SITE -> PCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_0" , 
  outpin "Mmult_prod52" BCOUT0 ,
  inpin "Mmult_prod53" BCIN0 ,
  pip MACCSITE2_X6Y36 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_1" , 
  outpin "Mmult_prod52" BCOUT1 ,
  inpin "Mmult_prod53" BCIN1 ,
  pip MACCSITE2_X6Y36 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_10" , 
  outpin "Mmult_prod52" BCOUT10 ,
  inpin "Mmult_prod53" BCIN10 ,
  pip MACCSITE2_X6Y36 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_11" , 
  outpin "Mmult_prod52" BCOUT11 ,
  inpin "Mmult_prod53" BCIN11 ,
  pip MACCSITE2_X6Y36 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_12" , 
  outpin "Mmult_prod52" BCOUT12 ,
  inpin "Mmult_prod53" BCIN12 ,
  pip MACCSITE2_X6Y36 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_13" , 
  outpin "Mmult_prod52" BCOUT13 ,
  inpin "Mmult_prod53" BCIN13 ,
  pip MACCSITE2_X6Y36 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_14" , 
  outpin "Mmult_prod52" BCOUT14 ,
  inpin "Mmult_prod53" BCIN14 ,
  pip MACCSITE2_X6Y36 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_15" , 
  outpin "Mmult_prod52" BCOUT15 ,
  inpin "Mmult_prod53" BCIN15 ,
  pip MACCSITE2_X6Y36 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_16" , 
  outpin "Mmult_prod52" BCOUT16 ,
  inpin "Mmult_prod53" BCIN16 ,
  pip MACCSITE2_X6Y36 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_17" , 
  outpin "Mmult_prod52" BCOUT17 ,
  inpin "Mmult_prod53" BCIN17 ,
  pip MACCSITE2_X6Y36 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_2" , 
  outpin "Mmult_prod52" BCOUT2 ,
  inpin "Mmult_prod53" BCIN2 ,
  pip MACCSITE2_X6Y36 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_3" , 
  outpin "Mmult_prod52" BCOUT3 ,
  inpin "Mmult_prod53" BCIN3 ,
  pip MACCSITE2_X6Y36 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_4" , 
  outpin "Mmult_prod52" BCOUT4 ,
  inpin "Mmult_prod53" BCIN4 ,
  pip MACCSITE2_X6Y36 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_5" , 
  outpin "Mmult_prod52" BCOUT5 ,
  inpin "Mmult_prod53" BCIN5 ,
  pip MACCSITE2_X6Y36 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_6" , 
  outpin "Mmult_prod52" BCOUT6 ,
  inpin "Mmult_prod53" BCIN6 ,
  pip MACCSITE2_X6Y36 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_7" , 
  outpin "Mmult_prod52" BCOUT7 ,
  inpin "Mmult_prod53" BCIN7 ,
  pip MACCSITE2_X6Y36 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_8" , 
  outpin "Mmult_prod52" BCOUT8 ,
  inpin "Mmult_prod53" BCIN8 ,
  pip MACCSITE2_X6Y36 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_BCOUT_to_Mmult_prod53_B_9" , 
  outpin "Mmult_prod52" BCOUT9 ,
  inpin "Mmult_prod53" BCIN9 ,
  pip MACCSITE2_X6Y36 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod52_P17_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P17 ,
  inpin "Mmult_prod53" C0 ,
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y37 LOGICOUT22 -> NE2B1 , 
  pip INT_X6Y40 NW2E1 -> LOGICIN_B15 , 
  pip INT_X7Y38 NE2E1 -> NR1B1 , 
  pip INT_X7Y39 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y36 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P18_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P18 ,
  inpin "Mmult_prod53" C1 ,
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X4Y37 WW2E2 -> NE4B3 , 
  pip INT_X6Y37 LOGICOUT8 -> WW2B2 , 
  pip INT_X6Y39 NE4E3 -> NE2B3 , 
  pip INT_X6Y40 WR1E0 -> LOGICIN_B62 , 
  pip INT_X7Y40 NE2E3 -> WR1B0 , 
  pip MACCSITE2_X6Y36 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P19_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P19 ,
  inpin "Mmult_prod53" C2 ,
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y37 LOGICOUT1 -> NR1B2 , 
  pip INT_X6Y38 NR1E2 -> NE2B2 , 
  pip INT_X6Y40 NW2E2 -> LOGICIN_B20 , 
  pip INT_X7Y39 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X6Y36 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P20_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P20 ,
  inpin "Mmult_prod53" C3 ,
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X5Y38 NW2E2 -> NN2B2 , 
  pip INT_X5Y40 NN2E2 -> EL1B1 , 
  pip INT_X6Y37 LOGICOUT13 -> NW2B2 , 
  pip INT_X6Y40 EL1E1 -> LOGICIN_B17 , 
  pip MACCSITE2_X6Y36 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P21_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P21 ,
  inpin "Mmult_prod53" C4 ,
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y37 LOGICOUT4 -> NN2B3 , 
  pip INT_X6Y39 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X6Y39 NN2E3 -> LOGICIN_B60 , 
  pip INT_X6Y40 LOGICIN_N60 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y36 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P22_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P22 ,
  inpin "Mmult_prod53" C5 ,
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y37 LOGICOUT16 -> NE4B3 , 
  pip INT_X6Y40 WL1E1 -> LOGICIN_B4 , 
  pip INT_X7Y40 NW2E3 -> WL1B1 , 
  pip INT_X8Y39 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y36 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P23_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P23 ,
  inpin "Mmult_prod53" C6 ,
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X5Y37 WL1E2 -> NN2B3 , 
  pip INT_X5Y39 NN2E3 -> NE2B3 , 
  pip INT_X6Y37 LOGICOUT11 -> WL1B2 , 
  pip INT_X6Y40 NE2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y36 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P24_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P24 ,
  inpin "Mmult_prod53" C7 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y38 LOGICOUT7 -> NN2B0 , 
  pip INT_X6Y40 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y40 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y36 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P25_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P25 ,
  inpin "Mmult_prod53" C8 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y38 LOGICOUT10 -> NN2B1 , 
  pip INT_X6Y40 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y40 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X6Y36 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P26_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P26 ,
  inpin "Mmult_prod53" C9 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y38 LOGICOUT17 -> NE2B1 , 
  pip INT_X6Y40 NW2E_S0 -> LOGICIN_B28 , 
  pip INT_X7Y39 NE2E1 -> NL1B0 , 
  pip INT_X7Y40 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X6Y36 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P27_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P27 ,
  inpin "Mmult_prod53" C10 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y38 LOGICOUT22 -> NL1B0 , 
  pip INT_X6Y39 NL1E0 -> NL1B3 , 
  pip INT_X6Y40 NL1E3 -> LOGICIN_B32 , 
  pip MACCSITE2_X6Y36 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P28_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P28 ,
  inpin "Mmult_prod53" C11 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y38 LOGICOUT8 -> NN2B2 , 
  pip INT_X6Y40 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X6Y40 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y36 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P29_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P29 ,
  inpin "Mmult_prod53" C12 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X2Y38 WW4E2 -> NE4B2 , 
  pip INT_X4Y40 NE4E2 -> NE2B2 , 
  pip INT_X5Y41 NE2E2 -> EL1B1 , 
  pip INT_X6Y38 LOGICOUT1 -> WW4B2 , 
  pip INT_X6Y41 EL1E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y36 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P30_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P30 ,
  inpin "Mmult_prod53" C13 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y38 LOGICOUT18 -> NL1B1 , 
  pip INT_X6Y39 NL1E1 -> NL1B0 , 
  pip INT_X6Y40 NL1E0 -> NR1B0 , 
  pip INT_X6Y41 NR1E0 -> LOGICIN_B36 , 
  pip MACCSITE2_X6Y36 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P31_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P31 ,
  inpin "Mmult_prod53" C14 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X6Y38 LOGICOUT6 -> NE4B2 , 
  pip INT_X6Y41 WL1E0 -> LOGICIN_B47 , 
  pip INT_X7Y41 NW2E2 -> WL1B0 , 
  pip INT_X8Y40 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y36 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P32_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P32 ,
  inpin "Mmult_prod53" C15 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y38 LOGICOUT4 -> NN2B3 , 
  pip INT_X6Y40 NN2E3 -> NR1B3 , 
  pip INT_X6Y41 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y41 NR1E3 -> FAN_B , 
  pip MACCSITE2_X6Y36 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P33_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P33 ,
  inpin "Mmult_prod53" C16 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y38 LOGICOUT21 -> NE4B3 , 
  pip INT_X6Y41 WL1E1 -> LOGICIN_B48 , 
  pip INT_X7Y41 NW2E3 -> WL1B1 , 
  pip INT_X8Y40 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y36 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P34_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P34 ,
  inpin "Mmult_prod53" C17 ,
  pip INT_INTERFACE_X6Y38 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y38 LOGICOUT9 -> NL1B2 , 
  pip INT_X6Y39 NL1E2 -> NL1B1 , 
  pip INT_X6Y40 NL1E1 -> NR1B1 , 
  pip INT_X6Y41 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X6Y36 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P35_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P35 ,
  inpin "Mmult_prod53" C18 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y39 LOGICOUT2 -> NR1B0 , 
  pip INT_X6Y40 NR1E0 -> NL1B3 , 
  pip INT_X6Y41 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y36 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P36_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P36 ,
  inpin "Mmult_prod53" C19 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y39 LOGICOUT12 -> NN2B0 , 
  pip INT_X6Y41 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y41 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y36 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P37_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P37 ,
  inpin "Mmult_prod53" C20 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X5Y40 WL1E_N3 -> NL1B3 , 
  pip INT_X5Y41 NL1E3 -> EL1B2 , 
  pip INT_X6Y39 LOGICOUT0 -> WL1B3 , 
  pip INT_X6Y41 EL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X6Y36 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P38_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P38 ,
  inpin "Mmult_prod53" C21 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X5Y40 NW2E1 -> NL1B0 , 
  pip INT_X5Y41 NL1E0 -> EL1B3 , 
  pip INT_X6Y39 LOGICOUT5 -> NW2B1 , 
  pip INT_X6Y41 EL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X6Y36 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P39_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P39 ,
  inpin "Mmult_prod53" C22 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y39 LOGICOUT22 -> NN2B1 , 
  pip INT_X6Y41 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X6Y41 NN2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X6Y36 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P40_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P40 ,
  inpin "Mmult_prod53" C23 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y39 LOGICOUT15 -> EE2B1 , 
  pip INT_X6Y41 WL1E3 -> LOGICIN_B9 , 
  pip INT_X7Y41 NW2E1 -> WL1B3 , 
  pip INT_X8Y39 EE2E1 -> NR1B1 , 
  pip INT_X8Y40 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y36 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P41_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P41 ,
  inpin "Mmult_prod53" C24 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X6Y39 LOGICOUT3 -> NE2B1 , 
  pip INT_X6Y41 NW2E1 -> NL1B0 , 
  pip INT_X6Y42 NL1E0 -> LOGICIN_B16 , 
  pip INT_X7Y40 NE2E1 -> NW2B1 , 
  pip MACCSITE2_X6Y36 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P42_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P42 ,
  inpin "Mmult_prod53" C25 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y39 LOGICOUT18 -> NR1B2 , 
  pip INT_X6Y40 NR1E2 -> NL1B1 , 
  pip INT_X6Y41 NL1E1 -> NR1B1 , 
  pip INT_X6Y42 NR1E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X6Y36 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P43_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P43 ,
  inpin "Mmult_prod53" C26 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y39 LOGICOUT20 -> NN2B2 , 
  pip INT_X6Y41 NN2E2 -> NR1B2 , 
  pip INT_X6Y42 LOGICIN_B51 -> LOGICIN_B23 , 
  pip INT_X6Y42 NR1E2 -> LOGICIN_B51 , 
  pip MACCSITE2_X6Y36 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P44_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P44 ,
  inpin "Mmult_prod53" C27 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X5Y40 NW2E2 -> NN2B2 , 
  pip INT_X5Y42 NN2E2 -> EL1B1 , 
  pip INT_X6Y39 LOGICOUT6 -> NW2B2 , 
  pip INT_X6Y42 EL1E1 -> LOGICIN_B48 , 
  pip MACCSITE2_X6Y36 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P45_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P45 ,
  inpin "Mmult_prod53" C28 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y39 LOGICOUT21 -> NR1B3 , 
  pip INT_X6Y40 NR1E3 -> NL1B2 , 
  pip INT_X6Y41 NL1E2 -> NL1B1 , 
  pip INT_X6Y42 NL1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X6Y36 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P46_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P46 ,
  inpin "Mmult_prod53" C29 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X5Y40 NW2E3 -> NN2B3 , 
  pip INT_X5Y42 NN2E3 -> EL1B2 , 
  pip INT_X6Y39 LOGICOUT23 -> NW2B3 , 
  pip INT_X6Y42 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y36 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod52_P47_to_Mmult_prod53" , 
  outpin "Mmult_prod52" P47 ,
  inpin "Mmult_prod53" C30 ,
  inpin "Mmult_prod53" C31 ,
  inpin "Mmult_prod53" C32 ,
  inpin "Mmult_prod53" C33 ,
  inpin "Mmult_prod53" C34 ,
  inpin "Mmult_prod53" C35 ,
  inpin "Mmult_prod53" C36 ,
  inpin "Mmult_prod53" C37 ,
  inpin "Mmult_prod53" C38 ,
  inpin "Mmult_prod53" C39 ,
  inpin "Mmult_prod53" C40 ,
  inpin "Mmult_prod53" C41 ,
  inpin "Mmult_prod53" C42 ,
  inpin "Mmult_prod53" C43 ,
  inpin "Mmult_prod53" C44 ,
  inpin "Mmult_prod53" C45 ,
  inpin "Mmult_prod53" C46 ,
  inpin "Mmult_prod53" C47 ,
  pip INT_INTERFACE_X6Y39 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X6Y39 LOGICOUT11 -> NN2B3 , 
  pip INT_X6Y41 NN2E3 -> NL1B2 , 
  pip INT_X6Y41 NN2E3 -> NN2B3 , 
  pip INT_X6Y41 NN2E3 -> NR1B3 , 
  pip INT_X6Y42 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y42 NL1E2 -> LOGICIN_B3 , 
  pip INT_X6Y42 NL1E2 -> NL1B1 , 
  pip INT_X6Y42 NR1E3 -> LOGICIN_B14 , 
  pip INT_X6Y42 NR1E3 -> LOGICIN_B27 , 
  pip INT_X6Y42 NR1E3 -> LOGICIN_B31 , 
  pip INT_X6Y42 NR1E3 -> LOGICIN_B59 , 
  pip INT_X6Y42 NR1E3 -> LOGICIN_B61 , 
  pip INT_X6Y43 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y43 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y43 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y43 FAN_B -> LOGICIN_B51 , 
  pip INT_X6Y43 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y43 LOGICIN_B51 -> LOGICIN_B36 , 
  pip INT_X6Y43 NL1E1 -> LOGICIN_B47 , 
  pip INT_X6Y43 NN2E3 -> FAN_B , 
  pip INT_X6Y43 NN2E3 -> LOGICIN_B10 , 
  pip INT_X6Y43 NN2E3 -> LOGICIN_B27 , 
  pip INT_X6Y43 NN2E3 -> LOGICIN_B32 , 
  pip INT_X6Y43 NN2E3 -> LOGICIN_B37 , 
  pip INT_X6Y43 NN2E3 -> LOGICIN_B39 , 
  pip INT_X6Y43 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y36 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_0" , 
  outpin "Mmult_prod5" BCOUT0 ,
  inpin "Mmult_prod51" BCIN0 ,
  pip MACCSITE2_X6Y28 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_1" , 
  outpin "Mmult_prod5" BCOUT1 ,
  inpin "Mmult_prod51" BCIN1 ,
  pip MACCSITE2_X6Y28 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_10" , 
  outpin "Mmult_prod5" BCOUT10 ,
  inpin "Mmult_prod51" BCIN10 ,
  pip MACCSITE2_X6Y28 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_11" , 
  outpin "Mmult_prod5" BCOUT11 ,
  inpin "Mmult_prod51" BCIN11 ,
  pip MACCSITE2_X6Y28 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_12" , 
  outpin "Mmult_prod5" BCOUT12 ,
  inpin "Mmult_prod51" BCIN12 ,
  pip MACCSITE2_X6Y28 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_13" , 
  outpin "Mmult_prod5" BCOUT13 ,
  inpin "Mmult_prod51" BCIN13 ,
  pip MACCSITE2_X6Y28 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_14" , 
  outpin "Mmult_prod5" BCOUT14 ,
  inpin "Mmult_prod51" BCIN14 ,
  pip MACCSITE2_X6Y28 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_15" , 
  outpin "Mmult_prod5" BCOUT15 ,
  inpin "Mmult_prod51" BCIN15 ,
  pip MACCSITE2_X6Y28 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_16" , 
  outpin "Mmult_prod5" BCOUT16 ,
  inpin "Mmult_prod51" BCIN16 ,
  pip MACCSITE2_X6Y28 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_17" , 
  outpin "Mmult_prod5" BCOUT17 ,
  inpin "Mmult_prod51" BCIN17 ,
  pip MACCSITE2_X6Y28 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_2" , 
  outpin "Mmult_prod5" BCOUT2 ,
  inpin "Mmult_prod51" BCIN2 ,
  pip MACCSITE2_X6Y28 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_3" , 
  outpin "Mmult_prod5" BCOUT3 ,
  inpin "Mmult_prod51" BCIN3 ,
  pip MACCSITE2_X6Y28 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_4" , 
  outpin "Mmult_prod5" BCOUT4 ,
  inpin "Mmult_prod51" BCIN4 ,
  pip MACCSITE2_X6Y28 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_5" , 
  outpin "Mmult_prod5" BCOUT5 ,
  inpin "Mmult_prod51" BCIN5 ,
  pip MACCSITE2_X6Y28 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_6" , 
  outpin "Mmult_prod5" BCOUT6 ,
  inpin "Mmult_prod51" BCIN6 ,
  pip MACCSITE2_X6Y28 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_7" , 
  outpin "Mmult_prod5" BCOUT7 ,
  inpin "Mmult_prod51" BCIN7 ,
  pip MACCSITE2_X6Y28 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_8" , 
  outpin "Mmult_prod5" BCOUT8 ,
  inpin "Mmult_prod51" BCIN8 ,
  pip MACCSITE2_X6Y28 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_BCOUT_to_Mmult_prod51_B_9" , 
  outpin "Mmult_prod5" BCOUT9 ,
  inpin "Mmult_prod51" BCIN9 ,
  pip MACCSITE2_X6Y28 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod5_P17_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P17 ,
  inpin "Mmult_prod51" C0 ,
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y29 LOGICOUT22 -> NE2B1 , 
  pip INT_X6Y32 NW2E1 -> LOGICIN_B15 , 
  pip INT_X7Y30 NE2E1 -> NR1B1 , 
  pip INT_X7Y31 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y28 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P18_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P18 ,
  inpin "Mmult_prod51" C1 ,
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y29 LOGICOUT8 -> NE4B2 , 
  pip INT_X6Y32 WL1E0 -> LOGICIN_B62 , 
  pip INT_X7Y32 NW2E2 -> WL1B0 , 
  pip INT_X8Y31 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y28 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P19_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P19 ,
  inpin "Mmult_prod51" C2 ,
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y29 LOGICOUT1 -> NR1B2 , 
  pip INT_X6Y30 NR1E2 -> NE2B2 , 
  pip INT_X6Y32 NW2E2 -> LOGICIN_B20 , 
  pip INT_X7Y31 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X6Y28 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P20_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P20 ,
  inpin "Mmult_prod51" C3 ,
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X5Y30 NW2E2 -> NN2B2 , 
  pip INT_X5Y32 NN2E2 -> EL1B1 , 
  pip INT_X6Y29 LOGICOUT13 -> NW2B2 , 
  pip INT_X6Y32 EL1E1 -> LOGICIN_B17 , 
  pip MACCSITE2_X6Y28 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P21_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P21 ,
  inpin "Mmult_prod51" C4 ,
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y29 LOGICOUT4 -> NN2B3 , 
  pip INT_X6Y31 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X6Y31 NN2E3 -> LOGICIN_B60 , 
  pip INT_X6Y32 LOGICIN_N60 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y28 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P22_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P22 ,
  inpin "Mmult_prod51" C5 ,
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y29 LOGICOUT16 -> NE4B3 , 
  pip INT_X6Y32 WL1E1 -> LOGICIN_B4 , 
  pip INT_X7Y32 NW2E3 -> WL1B1 , 
  pip INT_X8Y31 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y28 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P23_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P23 ,
  inpin "Mmult_prod51" C6 ,
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X4Y31 NW4E3 -> NL1B2 , 
  pip INT_X4Y32 NL1E2 -> EE2B2 , 
  pip INT_X6Y29 LOGICOUT11 -> NW4B3 , 
  pip INT_X6Y32 EE2E2 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y28 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P24_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P24 ,
  inpin "Mmult_prod51" C7 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y30 LOGICOUT7 -> NN2B0 , 
  pip INT_X6Y32 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y32 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y28 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P25_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P25 ,
  inpin "Mmult_prod51" C8 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y30 LOGICOUT10 -> NN2B1 , 
  pip INT_X6Y32 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X6Y32 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X6Y28 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P26_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P26 ,
  inpin "Mmult_prod51" C9 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y30 LOGICOUT17 -> NE2B1 , 
  pip INT_X6Y32 NW2E_S0 -> LOGICIN_B28 , 
  pip INT_X7Y31 NE2E1 -> NL1B0 , 
  pip INT_X7Y32 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X6Y28 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P27_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P27 ,
  inpin "Mmult_prod51" C10 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y30 LOGICOUT22 -> NE4B1 , 
  pip INT_X6Y32 WR1E3 -> LOGICIN_B32 , 
  pip INT_X7Y32 WR1E2 -> WR1B3 , 
  pip INT_X8Y32 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X6Y28 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P28_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P28 ,
  inpin "Mmult_prod51" C11 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y30 LOGICOUT8 -> NN2B2 , 
  pip INT_X6Y32 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X6Y32 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y28 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P29_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P29 ,
  inpin "Mmult_prod51" C12 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X5Y31 NW2E2 -> NN2B2 , 
  pip INT_X5Y33 NN2E2 -> EL1B1 , 
  pip INT_X6Y30 LOGICOUT1 -> NW2B2 , 
  pip INT_X6Y33 EL1E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y28 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P30_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P30 ,
  inpin "Mmult_prod51" C13 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y30 LOGICOUT18 -> NL1B1 , 
  pip INT_X6Y31 NL1E1 -> NL1B0 , 
  pip INT_X6Y32 NL1E0 -> NR1B0 , 
  pip INT_X6Y33 NR1E0 -> LOGICIN_B36 , 
  pip MACCSITE2_X6Y28 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P31_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P31 ,
  inpin "Mmult_prod51" C14 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X6Y30 LOGICOUT6 -> NE4B2 , 
  pip INT_X6Y33 WL1E0 -> LOGICIN_B47 , 
  pip INT_X7Y33 NW2E2 -> WL1B0 , 
  pip INT_X8Y32 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y28 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P32_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P32 ,
  inpin "Mmult_prod51" C15 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y30 LOGICOUT4 -> NN2B3 , 
  pip INT_X6Y32 NN2E3 -> NR1B3 , 
  pip INT_X6Y33 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y33 NR1E3 -> FAN_B , 
  pip MACCSITE2_X6Y28 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P33_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P33 ,
  inpin "Mmult_prod51" C16 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y30 LOGICOUT21 -> NE4B3 , 
  pip INT_X6Y33 WL1E1 -> LOGICIN_B48 , 
  pip INT_X7Y33 NW2E3 -> WL1B1 , 
  pip INT_X8Y32 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y28 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P34_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P34 ,
  inpin "Mmult_prod51" C17 ,
  pip INT_INTERFACE_X6Y30 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y30 LOGICOUT9 -> NL1B2 , 
  pip INT_X6Y31 NL1E2 -> NL1B1 , 
  pip INT_X6Y32 NL1E1 -> NR1B1 , 
  pip INT_X6Y33 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X6Y28 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P35_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P35 ,
  inpin "Mmult_prod51" C18 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y31 LOGICOUT2 -> NR1B0 , 
  pip INT_X6Y32 NR1E0 -> NL1B3 , 
  pip INT_X6Y33 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y28 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P36_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P36 ,
  inpin "Mmult_prod51" C19 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y31 LOGICOUT12 -> NN2B0 , 
  pip INT_X6Y33 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X6Y33 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X6Y28 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P37_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P37 ,
  inpin "Mmult_prod51" C20 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X6Y31 LOGICOUT0 -> NE4B0 , 
  pip INT_X6Y33 WR1E2 -> LOGICIN_B58 , 
  pip INT_X7Y33 WR1E1 -> WR1B2 , 
  pip INT_X8Y33 NE4E0 -> WR1B1 , 
  pip MACCSITE2_X6Y28 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P38_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P38 ,
  inpin "Mmult_prod51" C21 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X6Y31 LOGICOUT5 -> NE4B1 , 
  pip INT_X6Y33 WR1E3 -> LOGICIN_B19 , 
  pip INT_X7Y33 WR1E2 -> WR1B3 , 
  pip INT_X8Y33 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X6Y28 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P39_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P39 ,
  inpin "Mmult_prod51" C22 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y31 LOGICOUT22 -> NN2B1 , 
  pip INT_X6Y33 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X6Y33 NN2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X6Y28 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P40_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P40 ,
  inpin "Mmult_prod51" C23 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y31 LOGICOUT15 -> EE2B1 , 
  pip INT_X6Y33 WL1E3 -> LOGICIN_B9 , 
  pip INT_X7Y33 NW2E1 -> WL1B3 , 
  pip INT_X8Y31 EE2E1 -> NR1B1 , 
  pip INT_X8Y32 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y28 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P41_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P41 ,
  inpin "Mmult_prod51" C24 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X4Y33 NW4E1 -> NL1B0 , 
  pip INT_X4Y34 NL1E0 -> EE2B0 , 
  pip INT_X6Y31 LOGICOUT3 -> NW4B1 , 
  pip INT_X6Y34 EE2E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X6Y28 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P42_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P42 ,
  inpin "Mmult_prod51" C25 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y31 LOGICOUT18 -> NR1B2 , 
  pip INT_X6Y32 NR1E2 -> NL1B1 , 
  pip INT_X6Y33 NL1E1 -> NR1B1 , 
  pip INT_X6Y34 NR1E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X6Y28 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P43_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P43 ,
  inpin "Mmult_prod51" C26 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y31 LOGICOUT20 -> NE2B2 , 
  pip INT_X6Y34 NW2E1 -> LOGICIN_B23 , 
  pip INT_X7Y32 NE2E2 -> NL1B1 , 
  pip INT_X7Y33 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y28 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P44_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P44 ,
  inpin "Mmult_prod51" C27 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X5Y32 NW2E2 -> NN2B2 , 
  pip INT_X5Y34 NN2E2 -> EL1B1 , 
  pip INT_X6Y31 LOGICOUT6 -> NW2B2 , 
  pip INT_X6Y34 EL1E1 -> LOGICIN_B48 , 
  pip MACCSITE2_X6Y28 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P45_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P45 ,
  inpin "Mmult_prod51" C28 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X6Y31 LOGICOUT21 -> NR1B3 , 
  pip INT_X6Y32 NR1E3 -> NL1B2 , 
  pip INT_X6Y33 NL1E2 -> NL1B1 , 
  pip INT_X6Y34 NL1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X6Y28 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P46_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P46 ,
  inpin "Mmult_prod51" C29 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X5Y32 NW2E3 -> NN2B3 , 
  pip INT_X5Y34 NN2E3 -> EL1B2 , 
  pip INT_X6Y31 LOGICOUT23 -> NW2B3 , 
  pip INT_X6Y34 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y28 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod5_P47_to_Mmult_prod51" , 
  outpin "Mmult_prod5" P47 ,
  inpin "Mmult_prod51" C30 ,
  inpin "Mmult_prod51" C31 ,
  inpin "Mmult_prod51" C32 ,
  inpin "Mmult_prod51" C33 ,
  inpin "Mmult_prod51" C34 ,
  inpin "Mmult_prod51" C35 ,
  inpin "Mmult_prod51" C36 ,
  inpin "Mmult_prod51" C37 ,
  inpin "Mmult_prod51" C38 ,
  inpin "Mmult_prod51" C39 ,
  inpin "Mmult_prod51" C40 ,
  inpin "Mmult_prod51" C41 ,
  inpin "Mmult_prod51" C42 ,
  inpin "Mmult_prod51" C43 ,
  inpin "Mmult_prod51" C44 ,
  inpin "Mmult_prod51" C45 ,
  inpin "Mmult_prod51" C46 ,
  inpin "Mmult_prod51" C47 ,
  pip INT_INTERFACE_X6Y31 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X6Y31 LOGICOUT11 -> NN2B3 , 
  pip INT_X6Y33 NN2E3 -> NL1B2 , 
  pip INT_X6Y33 NN2E3 -> NN2B3 , 
  pip INT_X6Y33 NN2E3 -> NR1B3 , 
  pip INT_X6Y34 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X6Y34 NL1E2 -> LOGICIN_B3 , 
  pip INT_X6Y34 NL1E2 -> NL1B1 , 
  pip INT_X6Y34 NR1E3 -> LOGICIN_B14 , 
  pip INT_X6Y34 NR1E3 -> LOGICIN_B27 , 
  pip INT_X6Y34 NR1E3 -> LOGICIN_B31 , 
  pip INT_X6Y34 NR1E3 -> LOGICIN_B59 , 
  pip INT_X6Y34 NR1E3 -> LOGICIN_B61 , 
  pip INT_X6Y35 FAN_B -> LOGICIN_B17 , 
  pip INT_X6Y35 FAN_B -> LOGICIN_B3 , 
  pip INT_X6Y35 FAN_B -> LOGICIN_B4 , 
  pip INT_X6Y35 FAN_B -> LOGICIN_B51 , 
  pip INT_X6Y35 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y35 LOGICIN_B51 -> LOGICIN_B36 , 
  pip INT_X6Y35 NL1E1 -> LOGICIN_B47 , 
  pip INT_X6Y35 NN2E3 -> FAN_B , 
  pip INT_X6Y35 NN2E3 -> LOGICIN_B10 , 
  pip INT_X6Y35 NN2E3 -> LOGICIN_B27 , 
  pip INT_X6Y35 NN2E3 -> LOGICIN_B32 , 
  pip INT_X6Y35 NN2E3 -> LOGICIN_B37 , 
  pip INT_X6Y35 NN2E3 -> LOGICIN_B39 , 
  pip INT_X6Y35 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y28 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_0" , 
  outpin "Mmult_prod61" PCOUT0 ,
  inpin "Mmult_prod62" PCIN0 ,
  pip MACCSITE2_X18Y32 PCOUT0_DSP48A1_SITE -> PCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_1" , 
  outpin "Mmult_prod61" PCOUT1 ,
  inpin "Mmult_prod62" PCIN1 ,
  pip MACCSITE2_X18Y32 PCOUT1_DSP48A1_SITE -> PCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_10" , 
  outpin "Mmult_prod61" PCOUT10 ,
  inpin "Mmult_prod62" PCIN10 ,
  pip MACCSITE2_X18Y32 PCOUT10_DSP48A1_SITE -> PCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_11" , 
  outpin "Mmult_prod61" PCOUT11 ,
  inpin "Mmult_prod62" PCIN11 ,
  pip MACCSITE2_X18Y32 PCOUT11_DSP48A1_SITE -> PCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_12" , 
  outpin "Mmult_prod61" PCOUT12 ,
  inpin "Mmult_prod62" PCIN12 ,
  pip MACCSITE2_X18Y32 PCOUT12_DSP48A1_SITE -> PCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_13" , 
  outpin "Mmult_prod61" PCOUT13 ,
  inpin "Mmult_prod62" PCIN13 ,
  pip MACCSITE2_X18Y32 PCOUT13_DSP48A1_SITE -> PCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_14" , 
  outpin "Mmult_prod61" PCOUT14 ,
  inpin "Mmult_prod62" PCIN14 ,
  pip MACCSITE2_X18Y32 PCOUT14_DSP48A1_SITE -> PCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_15" , 
  outpin "Mmult_prod61" PCOUT15 ,
  inpin "Mmult_prod62" PCIN15 ,
  pip MACCSITE2_X18Y32 PCOUT15_DSP48A1_SITE -> PCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_16" , 
  outpin "Mmult_prod61" PCOUT16 ,
  inpin "Mmult_prod62" PCIN16 ,
  pip MACCSITE2_X18Y32 PCOUT16_DSP48A1_SITE -> PCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_17" , 
  outpin "Mmult_prod61" PCOUT17 ,
  inpin "Mmult_prod62" PCIN17 ,
  pip MACCSITE2_X18Y32 PCOUT17_DSP48A1_SITE -> PCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_18" , 
  outpin "Mmult_prod61" PCOUT18 ,
  inpin "Mmult_prod62" PCIN18 ,
  pip MACCSITE2_X18Y32 PCOUT18_DSP48A1_SITE -> PCOUT18_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_19" , 
  outpin "Mmult_prod61" PCOUT19 ,
  inpin "Mmult_prod62" PCIN19 ,
  pip MACCSITE2_X18Y32 PCOUT19_DSP48A1_SITE -> PCOUT19_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_2" , 
  outpin "Mmult_prod61" PCOUT2 ,
  inpin "Mmult_prod62" PCIN2 ,
  pip MACCSITE2_X18Y32 PCOUT2_DSP48A1_SITE -> PCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_20" , 
  outpin "Mmult_prod61" PCOUT20 ,
  inpin "Mmult_prod62" PCIN20 ,
  pip MACCSITE2_X18Y32 PCOUT20_DSP48A1_SITE -> PCOUT20_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_21" , 
  outpin "Mmult_prod61" PCOUT21 ,
  inpin "Mmult_prod62" PCIN21 ,
  pip MACCSITE2_X18Y32 PCOUT21_DSP48A1_SITE -> PCOUT21_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_22" , 
  outpin "Mmult_prod61" PCOUT22 ,
  inpin "Mmult_prod62" PCIN22 ,
  pip MACCSITE2_X18Y32 PCOUT22_DSP48A1_SITE -> PCOUT22_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_23" , 
  outpin "Mmult_prod61" PCOUT23 ,
  inpin "Mmult_prod62" PCIN23 ,
  pip MACCSITE2_X18Y32 PCOUT23_DSP48A1_SITE -> PCOUT23_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_24" , 
  outpin "Mmult_prod61" PCOUT24 ,
  inpin "Mmult_prod62" PCIN24 ,
  pip MACCSITE2_X18Y32 PCOUT24_DSP48A1_SITE -> PCOUT24_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_25" , 
  outpin "Mmult_prod61" PCOUT25 ,
  inpin "Mmult_prod62" PCIN25 ,
  pip MACCSITE2_X18Y32 PCOUT25_DSP48A1_SITE -> PCOUT25_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_26" , 
  outpin "Mmult_prod61" PCOUT26 ,
  inpin "Mmult_prod62" PCIN26 ,
  pip MACCSITE2_X18Y32 PCOUT26_DSP48A1_SITE -> PCOUT26_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_27" , 
  outpin "Mmult_prod61" PCOUT27 ,
  inpin "Mmult_prod62" PCIN27 ,
  pip MACCSITE2_X18Y32 PCOUT27_DSP48A1_SITE -> PCOUT27_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_28" , 
  outpin "Mmult_prod61" PCOUT28 ,
  inpin "Mmult_prod62" PCIN28 ,
  pip MACCSITE2_X18Y32 PCOUT28_DSP48A1_SITE -> PCOUT28_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_29" , 
  outpin "Mmult_prod61" PCOUT29 ,
  inpin "Mmult_prod62" PCIN29 ,
  pip MACCSITE2_X18Y32 PCOUT29_DSP48A1_SITE -> PCOUT29_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_3" , 
  outpin "Mmult_prod61" PCOUT3 ,
  inpin "Mmult_prod62" PCIN3 ,
  pip MACCSITE2_X18Y32 PCOUT3_DSP48A1_SITE -> PCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_30" , 
  outpin "Mmult_prod61" PCOUT30 ,
  inpin "Mmult_prod62" PCIN30 ,
  pip MACCSITE2_X18Y32 PCOUT30_DSP48A1_SITE -> PCOUT30_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_31" , 
  outpin "Mmult_prod61" PCOUT31 ,
  inpin "Mmult_prod62" PCIN31 ,
  pip MACCSITE2_X18Y32 PCOUT31_DSP48A1_SITE -> PCOUT31_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_32" , 
  outpin "Mmult_prod61" PCOUT32 ,
  inpin "Mmult_prod62" PCIN32 ,
  pip MACCSITE2_X18Y32 PCOUT32_DSP48A1_SITE -> PCOUT32_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_33" , 
  outpin "Mmult_prod61" PCOUT33 ,
  inpin "Mmult_prod62" PCIN33 ,
  pip MACCSITE2_X18Y32 PCOUT33_DSP48A1_SITE -> PCOUT33_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_34" , 
  outpin "Mmult_prod61" PCOUT34 ,
  inpin "Mmult_prod62" PCIN34 ,
  pip MACCSITE2_X18Y32 PCOUT34_DSP48A1_SITE -> PCOUT34_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_35" , 
  outpin "Mmult_prod61" PCOUT35 ,
  inpin "Mmult_prod62" PCIN35 ,
  pip MACCSITE2_X18Y32 PCOUT35_DSP48A1_SITE -> PCOUT35_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_36" , 
  outpin "Mmult_prod61" PCOUT36 ,
  inpin "Mmult_prod62" PCIN36 ,
  pip MACCSITE2_X18Y32 PCOUT36_DSP48A1_SITE -> PCOUT36_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_37" , 
  outpin "Mmult_prod61" PCOUT37 ,
  inpin "Mmult_prod62" PCIN37 ,
  pip MACCSITE2_X18Y32 PCOUT37_DSP48A1_SITE -> PCOUT37_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_38" , 
  outpin "Mmult_prod61" PCOUT38 ,
  inpin "Mmult_prod62" PCIN38 ,
  pip MACCSITE2_X18Y32 PCOUT38_DSP48A1_SITE -> PCOUT38_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_39" , 
  outpin "Mmult_prod61" PCOUT39 ,
  inpin "Mmult_prod62" PCIN39 ,
  pip MACCSITE2_X18Y32 PCOUT39_DSP48A1_SITE -> PCOUT39_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_4" , 
  outpin "Mmult_prod61" PCOUT4 ,
  inpin "Mmult_prod62" PCIN4 ,
  pip MACCSITE2_X18Y32 PCOUT4_DSP48A1_SITE -> PCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_40" , 
  outpin "Mmult_prod61" PCOUT40 ,
  inpin "Mmult_prod62" PCIN40 ,
  pip MACCSITE2_X18Y32 PCOUT40_DSP48A1_SITE -> PCOUT40_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_41" , 
  outpin "Mmult_prod61" PCOUT41 ,
  inpin "Mmult_prod62" PCIN41 ,
  pip MACCSITE2_X18Y32 PCOUT41_DSP48A1_SITE -> PCOUT41_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_42" , 
  outpin "Mmult_prod61" PCOUT42 ,
  inpin "Mmult_prod62" PCIN42 ,
  pip MACCSITE2_X18Y32 PCOUT42_DSP48A1_SITE -> PCOUT42_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_43" , 
  outpin "Mmult_prod61" PCOUT43 ,
  inpin "Mmult_prod62" PCIN43 ,
  pip MACCSITE2_X18Y32 PCOUT43_DSP48A1_SITE -> PCOUT43_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_44" , 
  outpin "Mmult_prod61" PCOUT44 ,
  inpin "Mmult_prod62" PCIN44 ,
  pip MACCSITE2_X18Y32 PCOUT44_DSP48A1_SITE -> PCOUT44_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_45" , 
  outpin "Mmult_prod61" PCOUT45 ,
  inpin "Mmult_prod62" PCIN45 ,
  pip MACCSITE2_X18Y32 PCOUT45_DSP48A1_SITE -> PCOUT45_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_46" , 
  outpin "Mmult_prod61" PCOUT46 ,
  inpin "Mmult_prod62" PCIN46 ,
  pip MACCSITE2_X18Y32 PCOUT46_DSP48A1_SITE -> PCOUT46_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_47" , 
  outpin "Mmult_prod61" PCOUT47 ,
  inpin "Mmult_prod62" PCIN47 ,
  pip MACCSITE2_X18Y32 PCOUT47_DSP48A1_SITE -> PCOUT47_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_5" , 
  outpin "Mmult_prod61" PCOUT5 ,
  inpin "Mmult_prod62" PCIN5 ,
  pip MACCSITE2_X18Y32 PCOUT5_DSP48A1_SITE -> PCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_6" , 
  outpin "Mmult_prod61" PCOUT6 ,
  inpin "Mmult_prod62" PCIN6 ,
  pip MACCSITE2_X18Y32 PCOUT6_DSP48A1_SITE -> PCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_7" , 
  outpin "Mmult_prod61" PCOUT7 ,
  inpin "Mmult_prod62" PCIN7 ,
  pip MACCSITE2_X18Y32 PCOUT7_DSP48A1_SITE -> PCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_8" , 
  outpin "Mmult_prod61" PCOUT8 ,
  inpin "Mmult_prod62" PCIN8 ,
  pip MACCSITE2_X18Y32 PCOUT8_DSP48A1_SITE -> PCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod61_PCOUT_to_Mmult_prod62_PCIN_9" , 
  outpin "Mmult_prod61" PCOUT9 ,
  inpin "Mmult_prod62" PCIN9 ,
  pip MACCSITE2_X18Y32 PCOUT9_DSP48A1_SITE -> PCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_0" , 
  outpin "Mmult_prod62" BCOUT0 ,
  inpin "Mmult_prod63" BCIN0 ,
  pip MACCSITE2_X18Y36 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_1" , 
  outpin "Mmult_prod62" BCOUT1 ,
  inpin "Mmult_prod63" BCIN1 ,
  pip MACCSITE2_X18Y36 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_10" , 
  outpin "Mmult_prod62" BCOUT10 ,
  inpin "Mmult_prod63" BCIN10 ,
  pip MACCSITE2_X18Y36 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_11" , 
  outpin "Mmult_prod62" BCOUT11 ,
  inpin "Mmult_prod63" BCIN11 ,
  pip MACCSITE2_X18Y36 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_12" , 
  outpin "Mmult_prod62" BCOUT12 ,
  inpin "Mmult_prod63" BCIN12 ,
  pip MACCSITE2_X18Y36 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_13" , 
  outpin "Mmult_prod62" BCOUT13 ,
  inpin "Mmult_prod63" BCIN13 ,
  pip MACCSITE2_X18Y36 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_14" , 
  outpin "Mmult_prod62" BCOUT14 ,
  inpin "Mmult_prod63" BCIN14 ,
  pip MACCSITE2_X18Y36 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_15" , 
  outpin "Mmult_prod62" BCOUT15 ,
  inpin "Mmult_prod63" BCIN15 ,
  pip MACCSITE2_X18Y36 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_16" , 
  outpin "Mmult_prod62" BCOUT16 ,
  inpin "Mmult_prod63" BCIN16 ,
  pip MACCSITE2_X18Y36 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_17" , 
  outpin "Mmult_prod62" BCOUT17 ,
  inpin "Mmult_prod63" BCIN17 ,
  pip MACCSITE2_X18Y36 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_2" , 
  outpin "Mmult_prod62" BCOUT2 ,
  inpin "Mmult_prod63" BCIN2 ,
  pip MACCSITE2_X18Y36 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_3" , 
  outpin "Mmult_prod62" BCOUT3 ,
  inpin "Mmult_prod63" BCIN3 ,
  pip MACCSITE2_X18Y36 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_4" , 
  outpin "Mmult_prod62" BCOUT4 ,
  inpin "Mmult_prod63" BCIN4 ,
  pip MACCSITE2_X18Y36 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_5" , 
  outpin "Mmult_prod62" BCOUT5 ,
  inpin "Mmult_prod63" BCIN5 ,
  pip MACCSITE2_X18Y36 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_6" , 
  outpin "Mmult_prod62" BCOUT6 ,
  inpin "Mmult_prod63" BCIN6 ,
  pip MACCSITE2_X18Y36 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_7" , 
  outpin "Mmult_prod62" BCOUT7 ,
  inpin "Mmult_prod63" BCIN7 ,
  pip MACCSITE2_X18Y36 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_8" , 
  outpin "Mmult_prod62" BCOUT8 ,
  inpin "Mmult_prod63" BCIN8 ,
  pip MACCSITE2_X18Y36 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_BCOUT_to_Mmult_prod63_B_9" , 
  outpin "Mmult_prod62" BCOUT9 ,
  inpin "Mmult_prod63" BCIN9 ,
  pip MACCSITE2_X18Y36 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod62_P17_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P17 ,
  inpin "Mmult_prod63" C0 ,
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y37 LOGICOUT22 -> NN2B1 , 
  pip INT_X18Y39 NN2E1 -> NR1B1 , 
  pip INT_X18Y40 GFAN0 -> LOGICIN_B15 , 
  pip INT_X18Y40 NR1E1 -> GFAN0 , 
  pip MACCSITE2_X18Y36 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P18_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P18 ,
  inpin "Mmult_prod63" C1 ,
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y37 LOGICOUT8 -> NE4B2 , 
  pip INT_X18Y40 WL1E0 -> LOGICIN_B62 , 
  pip INT_X19Y40 NW2E2 -> WL1B0 , 
  pip INT_X20Y39 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X18Y36 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P19_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P19 ,
  inpin "Mmult_prod63" C2 ,
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X18Y37 LOGICOUT1 -> NR1B2 , 
  pip INT_X18Y38 NR1E2 -> NE2B2 , 
  pip INT_X18Y40 NW2E2 -> LOGICIN_B20 , 
  pip INT_X19Y39 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X18Y36 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P20_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P20 ,
  inpin "Mmult_prod63" C3 ,
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X18Y37 LOGICOUT13 -> NE2B2 , 
  pip INT_X18Y40 NW2E1 -> LOGICIN_B17 , 
  pip INT_X19Y38 NE2E2 -> NL1B1 , 
  pip INT_X19Y39 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X18Y36 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P21_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P21 ,
  inpin "Mmult_prod63" C4 ,
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y37 LOGICOUT4 -> NN2B3 , 
  pip INT_X18Y39 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X18Y39 NN2E3 -> LOGICIN_B60 , 
  pip INT_X18Y40 LOGICIN_N60 -> LOGICIN_B23 , 
  pip MACCSITE2_X18Y36 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P22_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P22 ,
  inpin "Mmult_prod63" C5 ,
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X18Y37 LOGICOUT16 -> NE4B3 , 
  pip INT_X18Y40 WL1E1 -> LOGICIN_B4 , 
  pip INT_X19Y40 NW2E3 -> WL1B1 , 
  pip INT_X20Y39 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y36 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P23_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P23 ,
  inpin "Mmult_prod63" C6 ,
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y37 LOGICOUT11 -> NR1B3 , 
  pip INT_X18Y38 NR1E3 -> NE2B3 , 
  pip INT_X18Y40 NW2E3 -> LOGICIN_B55 , 
  pip INT_X19Y39 NE2E3 -> NW2B3 , 
  pip MACCSITE2_X18Y36 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P24_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P24 ,
  inpin "Mmult_prod63" C7 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X18Y38 LOGICOUT7 -> NN2B0 , 
  pip INT_X18Y40 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y40 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y36 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P25_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P25 ,
  inpin "Mmult_prod63" C8 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X18Y38 LOGICOUT10 -> NN2B1 , 
  pip INT_X18Y40 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y40 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X18Y36 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P26_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P26 ,
  inpin "Mmult_prod63" C9 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X18Y38 LOGICOUT17 -> NE2B1 , 
  pip INT_X18Y40 NW2E_S0 -> LOGICIN_B28 , 
  pip INT_X19Y39 NE2E1 -> NL1B0 , 
  pip INT_X19Y40 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X18Y36 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P27_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P27 ,
  inpin "Mmult_prod63" C10 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y38 LOGICOUT22 -> NE4B1 , 
  pip INT_X18Y40 WR1E3 -> LOGICIN_B32 , 
  pip INT_X19Y40 WR1E2 -> WR1B3 , 
  pip INT_X20Y40 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X18Y36 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P28_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P28 ,
  inpin "Mmult_prod63" C11 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y38 LOGICOUT8 -> NN2B2 , 
  pip INT_X18Y40 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X18Y40 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X18Y36 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P29_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P29 ,
  inpin "Mmult_prod63" C12 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y39 NW2E2 -> NL1B1 , 
  pip INT_X17Y40 NL1E1 -> NE2B1 , 
  pip INT_X18Y38 LOGICOUT1 -> NW2B2 , 
  pip INT_X18Y41 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y36 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P30_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P30 ,
  inpin "Mmult_prod63" C13 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X18Y38 LOGICOUT18 -> ER1B3 , 
  pip INT_X18Y41 WR1E0 -> LOGICIN_B36 , 
  pip INT_X19Y38 ER1E3 -> NR1B3 , 
  pip INT_X19Y39 NR1E3 -> NN2B3 , 
  pip INT_X19Y41 NN2E3 -> WR1B0 , 
  pip MACCSITE2_X18Y36 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P31_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P31 ,
  inpin "Mmult_prod63" C14 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X18Y38 LOGICOUT6 -> NE4B2 , 
  pip INT_X18Y41 WL1E0 -> LOGICIN_B47 , 
  pip INT_X19Y41 NW2E2 -> WL1B0 , 
  pip INT_X20Y40 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X18Y36 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P32_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P32 ,
  inpin "Mmult_prod63" C15 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y38 LOGICOUT4 -> NN2B3 , 
  pip INT_X18Y40 NN2E3 -> NR1B3 , 
  pip INT_X18Y41 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y41 NR1E3 -> FAN_B , 
  pip MACCSITE2_X18Y36 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P33_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P33 ,
  inpin "Mmult_prod63" C16 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y38 LOGICOUT21 -> NE4B3 , 
  pip INT_X18Y41 WL1E1 -> LOGICIN_B48 , 
  pip INT_X19Y41 NW2E3 -> WL1B1 , 
  pip INT_X20Y40 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y36 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P34_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P34 ,
  inpin "Mmult_prod63" C17 ,
  pip INT_INTERFACE_X18Y38 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X18Y38 LOGICOUT9 -> NL1B2 , 
  pip INT_X18Y39 NL1E2 -> NL1B1 , 
  pip INT_X18Y40 NL1E1 -> NR1B1 , 
  pip INT_X18Y41 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y36 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P35_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P35 ,
  inpin "Mmult_prod63" C18 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X18Y39 LOGICOUT2 -> NR1B0 , 
  pip INT_X18Y40 NR1E0 -> NL1B3 , 
  pip INT_X18Y41 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y36 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P36_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P36 ,
  inpin "Mmult_prod63" C19 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X18Y39 LOGICOUT12 -> NN2B0 , 
  pip INT_X18Y41 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y41 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y36 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P37_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P37 ,
  inpin "Mmult_prod63" C20 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X18Y39 LOGICOUT0 -> NE4B0 , 
  pip INT_X18Y41 WR1E2 -> LOGICIN_B58 , 
  pip INT_X19Y41 WR1E1 -> WR1B2 , 
  pip INT_X20Y41 NE4E0 -> WR1B1 , 
  pip MACCSITE2_X18Y36 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P38_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P38 ,
  inpin "Mmult_prod63" C21 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X17Y40 NW2E1 -> NL1B0 , 
  pip INT_X17Y41 NL1E0 -> EL1B3 , 
  pip INT_X18Y39 LOGICOUT5 -> NW2B1 , 
  pip INT_X18Y41 EL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y36 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P39_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P39 ,
  inpin "Mmult_prod63" C22 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y39 LOGICOUT22 -> NN2B1 , 
  pip INT_X18Y41 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X18Y41 NN2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X18Y36 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P40_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P40 ,
  inpin "Mmult_prod63" C23 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X18Y39 LOGICOUT15 -> NL1B0 , 
  pip INT_X18Y40 NL1E0 -> NN2B0 , 
  pip INT_X18Y41 NN2E_S0 -> LOGICIN_B9 , 
  pip MACCSITE2_X18Y36 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P41_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P41 ,
  inpin "Mmult_prod63" C24 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X18Y39 LOGICOUT3 -> NE2B1 , 
  pip INT_X18Y42 NW2E0 -> LOGICIN_B16 , 
  pip INT_X19Y40 NE2E1 -> NL1B0 , 
  pip INT_X19Y41 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X18Y36 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P42_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P42 ,
  inpin "Mmult_prod63" C25 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X18Y39 LOGICOUT18 -> NR1B2 , 
  pip INT_X18Y40 NR1E2 -> NL1B1 , 
  pip INT_X18Y41 NL1E1 -> NR1B1 , 
  pip INT_X18Y42 NR1E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X18Y36 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P43_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P43 ,
  inpin "Mmult_prod63" C26 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X18Y39 LOGICOUT20 -> NE2B2 , 
  pip INT_X18Y42 NW2E1 -> LOGICIN_B23 , 
  pip INT_X19Y40 NE2E2 -> NL1B1 , 
  pip INT_X19Y41 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X18Y36 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P44_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P44 ,
  inpin "Mmult_prod63" C27 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X17Y40 NW2E2 -> NN2B2 , 
  pip INT_X17Y42 NN2E2 -> EL1B1 , 
  pip INT_X18Y39 LOGICOUT6 -> NW2B2 , 
  pip INT_X18Y42 EL1E1 -> LOGICIN_B48 , 
  pip MACCSITE2_X18Y36 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P45_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P45 ,
  inpin "Mmult_prod63" C28 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y39 LOGICOUT21 -> NE4B3 , 
  pip INT_X18Y42 WL1E1 -> LOGICIN_B4 , 
  pip INT_X19Y42 NW2E3 -> WL1B1 , 
  pip INT_X20Y41 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y36 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P46_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P46 ,
  inpin "Mmult_prod63" C29 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X17Y40 NW2E3 -> NN2B3 , 
  pip INT_X17Y42 NN2E3 -> EL1B2 , 
  pip INT_X18Y39 LOGICOUT23 -> NW2B3 , 
  pip INT_X18Y42 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y36 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod62_P47_to_Mmult_prod63" , 
  outpin "Mmult_prod62" P47 ,
  inpin "Mmult_prod63" C30 ,
  inpin "Mmult_prod63" C31 ,
  inpin "Mmult_prod63" C32 ,
  inpin "Mmult_prod63" C33 ,
  inpin "Mmult_prod63" C34 ,
  inpin "Mmult_prod63" C35 ,
  inpin "Mmult_prod63" C36 ,
  inpin "Mmult_prod63" C37 ,
  inpin "Mmult_prod63" C38 ,
  inpin "Mmult_prod63" C39 ,
  inpin "Mmult_prod63" C40 ,
  inpin "Mmult_prod63" C41 ,
  inpin "Mmult_prod63" C42 ,
  inpin "Mmult_prod63" C43 ,
  inpin "Mmult_prod63" C44 ,
  inpin "Mmult_prod63" C45 ,
  inpin "Mmult_prod63" C46 ,
  inpin "Mmult_prod63" C47 ,
  pip INT_INTERFACE_X18Y39 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y39 LOGICOUT11 -> NN2B3 , 
  pip INT_X18Y39 LOGICOUT11 -> NR1B3 , 
  pip INT_X18Y40 NR1E3 -> NN2B3 , 
  pip INT_X18Y41 NN2E3 -> NL1B2 , 
  pip INT_X18Y41 NN2E3 -> NN2B3 , 
  pip INT_X18Y41 NN2E3 -> NR1B3 , 
  pip INT_X18Y42 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X18Y42 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X18Y42 NL1E2 -> LOGICIN_B3 , 
  pip INT_X18Y42 NL1E2 -> NL1B1 , 
  pip INT_X18Y42 NN2E3 -> LOGICIN_B60 , 
  pip INT_X18Y42 NR1E3 -> LOGICIN_B14 , 
  pip INT_X18Y42 NR1E3 -> LOGICIN_B27 , 
  pip INT_X18Y42 NR1E3 -> LOGICIN_B31 , 
  pip INT_X18Y42 NR1E3 -> LOGICIN_B59 , 
  pip INT_X18Y42 NR1E3 -> LOGICIN_B61 , 
  pip INT_X18Y43 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y43 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y43 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y43 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y43 LOGICIN_N60 -> LOGICIN_B36 , 
  pip INT_X18Y43 NL1E1 -> LOGICIN_B47 , 
  pip INT_X18Y43 NN2E3 -> FAN_B , 
  pip INT_X18Y43 NN2E3 -> LOGICIN_B10 , 
  pip INT_X18Y43 NN2E3 -> LOGICIN_B27 , 
  pip INT_X18Y43 NN2E3 -> LOGICIN_B32 , 
  pip INT_X18Y43 NN2E3 -> LOGICIN_B37 , 
  pip INT_X18Y43 NN2E3 -> LOGICIN_B39 , 
  pip INT_X18Y43 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X18Y36 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_0" , 
  outpin "Mmult_prod6" BCOUT0 ,
  inpin "Mmult_prod61" BCIN0 ,
  pip MACCSITE2_X18Y28 BCOUT0_DSP48A1_SITE -> BCOUT0_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_1" , 
  outpin "Mmult_prod6" BCOUT1 ,
  inpin "Mmult_prod61" BCIN1 ,
  pip MACCSITE2_X18Y28 BCOUT1_DSP48A1_SITE -> BCOUT1_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_10" , 
  outpin "Mmult_prod6" BCOUT10 ,
  inpin "Mmult_prod61" BCIN10 ,
  pip MACCSITE2_X18Y28 BCOUT10_DSP48A1_SITE -> BCOUT10_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_11" , 
  outpin "Mmult_prod6" BCOUT11 ,
  inpin "Mmult_prod61" BCIN11 ,
  pip MACCSITE2_X18Y28 BCOUT11_DSP48A1_SITE -> BCOUT11_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_12" , 
  outpin "Mmult_prod6" BCOUT12 ,
  inpin "Mmult_prod61" BCIN12 ,
  pip MACCSITE2_X18Y28 BCOUT12_DSP48A1_SITE -> BCOUT12_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_13" , 
  outpin "Mmult_prod6" BCOUT13 ,
  inpin "Mmult_prod61" BCIN13 ,
  pip MACCSITE2_X18Y28 BCOUT13_DSP48A1_SITE -> BCOUT13_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_14" , 
  outpin "Mmult_prod6" BCOUT14 ,
  inpin "Mmult_prod61" BCIN14 ,
  pip MACCSITE2_X18Y28 BCOUT14_DSP48A1_SITE -> BCOUT14_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_15" , 
  outpin "Mmult_prod6" BCOUT15 ,
  inpin "Mmult_prod61" BCIN15 ,
  pip MACCSITE2_X18Y28 BCOUT15_DSP48A1_SITE -> BCOUT15_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_16" , 
  outpin "Mmult_prod6" BCOUT16 ,
  inpin "Mmult_prod61" BCIN16 ,
  pip MACCSITE2_X18Y28 BCOUT16_DSP48A1_SITE -> BCOUT16_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_17" , 
  outpin "Mmult_prod6" BCOUT17 ,
  inpin "Mmult_prod61" BCIN17 ,
  pip MACCSITE2_X18Y28 BCOUT17_DSP48A1_SITE -> BCOUT17_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_2" , 
  outpin "Mmult_prod6" BCOUT2 ,
  inpin "Mmult_prod61" BCIN2 ,
  pip MACCSITE2_X18Y28 BCOUT2_DSP48A1_SITE -> BCOUT2_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_3" , 
  outpin "Mmult_prod6" BCOUT3 ,
  inpin "Mmult_prod61" BCIN3 ,
  pip MACCSITE2_X18Y28 BCOUT3_DSP48A1_SITE -> BCOUT3_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_4" , 
  outpin "Mmult_prod6" BCOUT4 ,
  inpin "Mmult_prod61" BCIN4 ,
  pip MACCSITE2_X18Y28 BCOUT4_DSP48A1_SITE -> BCOUT4_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_5" , 
  outpin "Mmult_prod6" BCOUT5 ,
  inpin "Mmult_prod61" BCIN5 ,
  pip MACCSITE2_X18Y28 BCOUT5_DSP48A1_SITE -> BCOUT5_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_6" , 
  outpin "Mmult_prod6" BCOUT6 ,
  inpin "Mmult_prod61" BCIN6 ,
  pip MACCSITE2_X18Y28 BCOUT6_DSP48A1_SITE -> BCOUT6_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_7" , 
  outpin "Mmult_prod6" BCOUT7 ,
  inpin "Mmult_prod61" BCIN7 ,
  pip MACCSITE2_X18Y28 BCOUT7_DSP48A1_SITE -> BCOUT7_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_8" , 
  outpin "Mmult_prod6" BCOUT8 ,
  inpin "Mmult_prod61" BCIN8 ,
  pip MACCSITE2_X18Y28 BCOUT8_DSP48A1_SITE -> BCOUT8_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_BCOUT_to_Mmult_prod61_B_9" , 
  outpin "Mmult_prod6" BCOUT9 ,
  inpin "Mmult_prod61" BCIN9 ,
  pip MACCSITE2_X18Y28 BCOUT9_DSP48A1_SITE -> BCOUT9_DSP48A1_B_SITE , 
  ;
net "Mmult_prod6_P17_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P17 ,
  inpin "Mmult_prod61" C0 ,
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y29 LOGICOUT22 -> NE2B1 , 
  pip INT_X18Y32 NW2E1 -> LOGICIN_B15 , 
  pip INT_X19Y30 NE2E1 -> NR1B1 , 
  pip INT_X19Y31 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X18Y28 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB15_INT0 -> C0_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P18_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P18 ,
  inpin "Mmult_prod61" C1 ,
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y29 LOGICOUT8 -> NE4B2 , 
  pip INT_X18Y32 WL1E0 -> LOGICIN_B62 , 
  pip INT_X19Y32 NW2E2 -> WL1B0 , 
  pip INT_X20Y31 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X18Y28 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB62_INT0 -> C1_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P19_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P19 ,
  inpin "Mmult_prod61" C2 ,
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X18Y29 LOGICOUT1 -> NR1B2 , 
  pip INT_X18Y30 NR1E2 -> NE2B2 , 
  pip INT_X18Y32 NW2E2 -> LOGICIN_B20 , 
  pip INT_X19Y31 NE2E2 -> NW2B2 , 
  pip MACCSITE2_X18Y28 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB20_INT0 -> C2_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P20_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P20 ,
  inpin "Mmult_prod61" C3 ,
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X17Y30 NW2E2 -> NN2B2 , 
  pip INT_X17Y32 NN2E2 -> EL1B1 , 
  pip INT_X18Y29 LOGICOUT13 -> NW2B2 , 
  pip INT_X18Y32 EL1E1 -> LOGICIN_B17 , 
  pip MACCSITE2_X18Y28 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB17_INT0 -> C3_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P21_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P21 ,
  inpin "Mmult_prod61" C4 ,
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y29 LOGICOUT4 -> NN2B3 , 
  pip INT_X18Y31 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X18Y31 NN2E3 -> LOGICIN_B60 , 
  pip INT_X18Y32 LOGICIN_N60 -> LOGICIN_B23 , 
  pip MACCSITE2_X18Y28 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB23_INT0 -> C4_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P22_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P22 ,
  inpin "Mmult_prod61" C5 ,
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X18Y29 LOGICOUT16 -> NE4B3 , 
  pip INT_X18Y32 WL1E1 -> LOGICIN_B4 , 
  pip INT_X19Y32 NW2E3 -> WL1B1 , 
  pip INT_X20Y31 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y28 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB4_INT0 -> C5_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P23_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P23 ,
  inpin "Mmult_prod61" C6 ,
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y29 LOGICOUT11 -> NR1B3 , 
  pip INT_X18Y30 NR1E3 -> NE2B3 , 
  pip INT_X18Y32 NW2E3 -> LOGICIN_B55 , 
  pip INT_X19Y31 NE2E3 -> NW2B3 , 
  pip MACCSITE2_X18Y28 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB55_INT0 -> C6_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P24_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P24 ,
  inpin "Mmult_prod61" C7 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X18Y30 LOGICOUT7 -> NN2B0 , 
  pip INT_X18Y32 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y32 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y28 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB41_INT0 -> C7_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P25_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P25 ,
  inpin "Mmult_prod61" C8 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X18Y30 LOGICOUT10 -> NN2B1 , 
  pip INT_X18Y32 LOGICIN_B43 -> LOGICIN_B3 , 
  pip INT_X18Y32 NN2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X18Y28 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB3_INT0 -> C8_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P26_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P26 ,
  inpin "Mmult_prod61" C9 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X18Y30 LOGICOUT17 -> NE2B1 , 
  pip INT_X18Y32 NW2E_S0 -> LOGICIN_B28 , 
  pip INT_X19Y31 NE2E1 -> NL1B0 , 
  pip INT_X19Y32 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X18Y28 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB28_INT0 -> C9_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P27_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P27 ,
  inpin "Mmult_prod61" C10 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y31 NW2E1 -> NL1B0 , 
  pip INT_X17Y32 NL1E0 -> EL1B3 , 
  pip INT_X18Y30 LOGICOUT22 -> NW2B1 , 
  pip INT_X18Y32 EL1E3 -> LOGICIN_B32 , 
  pip MACCSITE2_X18Y28 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB32_INT0 -> C10_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P28_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P28 ,
  inpin "Mmult_prod61" C11 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X18Y30 LOGICOUT8 -> NN2B2 , 
  pip INT_X18Y32 LOGICIN_B13 -> LOGICIN_B14 , 
  pip INT_X18Y32 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X18Y28 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB14_INT0 -> C11_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P29_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P29 ,
  inpin "Mmult_prod61" C12 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y31 NW2E2 -> NL1B1 , 
  pip INT_X17Y32 NL1E1 -> NE2B1 , 
  pip INT_X18Y30 LOGICOUT1 -> NW2B2 , 
  pip INT_X18Y33 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y28 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB15_INT1 -> C12_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P30_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P30 ,
  inpin "Mmult_prod61" C13 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X18Y30 LOGICOUT18 -> NL1B1 , 
  pip INT_X18Y31 NL1E1 -> NR1B1 , 
  pip INT_X18Y32 NR1E1 -> NL1B0 , 
  pip INT_X18Y33 NL1E0 -> LOGICIN_B36 , 
  pip MACCSITE2_X18Y28 P30_DSP48A1_SITE -> MACC_LOGICOUT18_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB36_INT1 -> C13_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P31_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P31 ,
  inpin "Mmult_prod61" C14 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X18Y30 LOGICOUT6 -> NE4B2 , 
  pip INT_X18Y33 WL1E0 -> LOGICIN_B47 , 
  pip INT_X19Y33 NW2E2 -> WL1B0 , 
  pip INT_X20Y32 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X18Y28 P31_DSP48A1_SITE -> MACC_LOGICOUT6_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB47_INT1 -> C14_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P32_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P32 ,
  inpin "Mmult_prod61" C15 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X18Y30 LOGICOUT4 -> NN2B3 , 
  pip INT_X18Y32 NN2E3 -> NR1B3 , 
  pip INT_X18Y33 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y33 NR1E3 -> FAN_B , 
  pip MACCSITE2_X18Y28 P32_DSP48A1_SITE -> MACC_LOGICOUT4_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB17_INT1 -> C15_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P33_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P33 ,
  inpin "Mmult_prod61" C16 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y30 LOGICOUT21 -> NE4B3 , 
  pip INT_X18Y33 WL1E1 -> LOGICIN_B48 , 
  pip INT_X19Y33 NW2E3 -> WL1B1 , 
  pip INT_X20Y32 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y28 P33_DSP48A1_SITE -> MACC_LOGICOUT21_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB48_INT1 -> C16_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P34_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P34 ,
  inpin "Mmult_prod61" C17 ,
  pip INT_INTERFACE_X18Y30 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X18Y30 LOGICOUT9 -> NL1B2 , 
  pip INT_X18Y31 NL1E2 -> NL1B1 , 
  pip INT_X18Y32 NL1E1 -> NR1B1 , 
  pip INT_X18Y33 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y28 P34_DSP48A1_SITE -> MACC_LOGICOUT9_INT2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB44_INT1 -> C17_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P35_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P35 ,
  inpin "Mmult_prod61" C18 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X18Y31 LOGICOUT2 -> NR1B0 , 
  pip INT_X18Y32 NR1E0 -> NL1B3 , 
  pip INT_X18Y33 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y28 P35_DSP48A1_SITE -> MACC_LOGICOUT2_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB26_INT1 -> C18_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P36_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P36 ,
  inpin "Mmult_prod61" C19 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X18Y31 LOGICOUT12 -> NN2B0 , 
  pip INT_X18Y33 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X18Y33 NN2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y28 P36_DSP48A1_SITE -> MACC_LOGICOUT12_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB41_INT1 -> C19_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P37_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P37 ,
  inpin "Mmult_prod61" C20 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X17Y32 WL1E_N3 -> NL1B3 , 
  pip INT_X17Y33 NL1E3 -> EL1B2 , 
  pip INT_X18Y31 LOGICOUT0 -> WL1B3 , 
  pip INT_X18Y33 EL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X18Y28 P37_DSP48A1_SITE -> MACC_LOGICOUT0_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB58_INT1 -> C20_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P38_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P38 ,
  inpin "Mmult_prod61" C21 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X17Y32 NW2E1 -> NL1B0 , 
  pip INT_X17Y33 NL1E0 -> EL1B3 , 
  pip INT_X18Y31 LOGICOUT5 -> NW2B1 , 
  pip INT_X18Y33 EL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y28 P38_DSP48A1_SITE -> MACC_LOGICOUT5_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB19_INT1 -> C21_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P39_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P39 ,
  inpin "Mmult_prod61" C22 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X18Y31 LOGICOUT22 -> NN2B1 , 
  pip INT_X18Y33 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X18Y33 NN2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X18Y28 P39_DSP48A1_SITE -> MACC_LOGICOUT22_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB32_INT1 -> C22_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P40_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P40 ,
  inpin "Mmult_prod61" C23 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X18Y31 LOGICOUT15 -> NL1B0 , 
  pip INT_X18Y32 NL1E0 -> NN2B0 , 
  pip INT_X18Y33 NN2E_S0 -> LOGICIN_B9 , 
  pip MACCSITE2_X18Y28 P40_DSP48A1_SITE -> MACC_LOGICOUT15_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB9_INT1 -> C23_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P41_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P41 ,
  inpin "Mmult_prod61" C24 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_3 -> INT_INTERFACE_LOGICOUT3 , 
  pip INT_X18Y31 LOGICOUT3 -> NE2B1 , 
  pip INT_X18Y34 NW2E0 -> LOGICIN_B16 , 
  pip INT_X19Y32 NE2E1 -> NL1B0 , 
  pip INT_X19Y33 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X18Y28 P41_DSP48A1_SITE -> MACC_LOGICOUT3_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB16_INT2 -> C24_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P42_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P42 ,
  inpin "Mmult_prod61" C25 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X18Y31 LOGICOUT18 -> NR1B2 , 
  pip INT_X18Y32 NR1E2 -> NL1B1 , 
  pip INT_X18Y33 NL1E1 -> NR1B1 , 
  pip INT_X18Y34 NR1E1 -> LOGICIN_B20 , 
  pip MACCSITE2_X18Y28 P42_DSP48A1_SITE -> MACC_LOGICOUT18_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB20_INT2 -> C25_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P43_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P43 ,
  inpin "Mmult_prod61" C26 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X18Y31 LOGICOUT20 -> NE2B2 , 
  pip INT_X18Y34 NW2E1 -> LOGICIN_B23 , 
  pip INT_X19Y32 NE2E2 -> NL1B1 , 
  pip INT_X19Y33 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X18Y28 P43_DSP48A1_SITE -> MACC_LOGICOUT20_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB23_INT2 -> C26_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P44_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P44 ,
  inpin "Mmult_prod61" C27 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_6 -> INT_INTERFACE_LOGICOUT6 , 
  pip INT_X17Y32 NW2E2 -> NN2B2 , 
  pip INT_X17Y34 NN2E2 -> EL1B1 , 
  pip INT_X18Y31 LOGICOUT6 -> NW2B2 , 
  pip INT_X18Y34 EL1E1 -> LOGICIN_B48 , 
  pip MACCSITE2_X18Y28 P44_DSP48A1_SITE -> MACC_LOGICOUT6_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB48_INT2 -> C27_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P45_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P45 ,
  inpin "Mmult_prod61" C28 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_21 -> INT_INTERFACE_LOGICOUT21 , 
  pip INT_X18Y31 LOGICOUT21 -> NR1B3 , 
  pip INT_X18Y32 NR1E3 -> NL1B2 , 
  pip INT_X18Y33 NL1E2 -> NL1B1 , 
  pip INT_X18Y34 NL1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X18Y28 P45_DSP48A1_SITE -> MACC_LOGICOUT21_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB4_INT2 -> C28_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P46_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P46 ,
  inpin "Mmult_prod61" C29 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_23 -> INT_INTERFACE_LOGICOUT23 , 
  pip INT_X17Y32 NW2E3 -> NN2B3 , 
  pip INT_X17Y34 NN2E3 -> EL1B2 , 
  pip INT_X18Y31 LOGICOUT23 -> NW2B3 , 
  pip INT_X18Y34 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y28 P46_DSP48A1_SITE -> MACC_LOGICOUT23_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB26_INT2 -> C29_DSP48A1_SITE , 
  ;
net "Mmult_prod6_P47_to_Mmult_prod61" , 
  outpin "Mmult_prod6" P47 ,
  inpin "Mmult_prod61" C30 ,
  inpin "Mmult_prod61" C31 ,
  inpin "Mmult_prod61" C32 ,
  inpin "Mmult_prod61" C33 ,
  inpin "Mmult_prod61" C34 ,
  inpin "Mmult_prod61" C35 ,
  inpin "Mmult_prod61" C36 ,
  inpin "Mmult_prod61" C37 ,
  inpin "Mmult_prod61" C38 ,
  inpin "Mmult_prod61" C39 ,
  inpin "Mmult_prod61" C40 ,
  inpin "Mmult_prod61" C41 ,
  inpin "Mmult_prod61" C42 ,
  inpin "Mmult_prod61" C43 ,
  inpin "Mmult_prod61" C44 ,
  inpin "Mmult_prod61" C45 ,
  inpin "Mmult_prod61" C46 ,
  inpin "Mmult_prod61" C47 ,
  pip INT_INTERFACE_X18Y31 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X18Y31 LOGICOUT11 -> NN2B3 , 
  pip INT_X18Y33 NN2E3 -> NL1B2 , 
  pip INT_X18Y33 NN2E3 -> NN2B3 , 
  pip INT_X18Y33 NN2E3 -> NR1B3 , 
  pip INT_X18Y34 LOGICIN_B61 -> LOGICIN_B10 , 
  pip INT_X18Y34 NL1E2 -> LOGICIN_B3 , 
  pip INT_X18Y34 NL1E2 -> NL1B1 , 
  pip INT_X18Y34 NR1E3 -> LOGICIN_B14 , 
  pip INT_X18Y34 NR1E3 -> LOGICIN_B27 , 
  pip INT_X18Y34 NR1E3 -> LOGICIN_B31 , 
  pip INT_X18Y34 NR1E3 -> LOGICIN_B59 , 
  pip INT_X18Y34 NR1E3 -> LOGICIN_B61 , 
  pip INT_X18Y35 FAN_B -> LOGICIN_B17 , 
  pip INT_X18Y35 FAN_B -> LOGICIN_B3 , 
  pip INT_X18Y35 FAN_B -> LOGICIN_B4 , 
  pip INT_X18Y35 FAN_B -> LOGICIN_B51 , 
  pip INT_X18Y35 FAN_B -> LOGICIN_B57 , 
  pip INT_X18Y35 LOGICIN_B51 -> LOGICIN_B36 , 
  pip INT_X18Y35 NL1E1 -> LOGICIN_B47 , 
  pip INT_X18Y35 NN2E3 -> FAN_B , 
  pip INT_X18Y35 NN2E3 -> LOGICIN_B10 , 
  pip INT_X18Y35 NN2E3 -> LOGICIN_B27 , 
  pip INT_X18Y35 NN2E3 -> LOGICIN_B32 , 
  pip INT_X18Y35 NN2E3 -> LOGICIN_B37 , 
  pip INT_X18Y35 NN2E3 -> LOGICIN_B39 , 
  pip INT_X18Y35 NN2E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X18Y28 P47_DSP48A1_SITE -> MACC_LOGICOUT11_INT3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB10_INT2 -> C30_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB10_INT3 -> C42_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB14_INT2 -> C34_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB17_INT3 -> C38_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB27_INT2 -> C32_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB27_INT3 -> C44_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB31_INT2 -> C35_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB32_INT3 -> C45_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB36_INT3 -> C36_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB37_INT3 -> C47_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB39_INT3 -> C46_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB3_INT2 -> C31_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB3_INT3 -> C43_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB47_INT3 -> C37_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB4_INT3 -> C40_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB55_INT3 -> C41_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB57_INT3 -> C39_DSP48A1_SITE , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB59_INT2 -> C33_DSP48A1_SITE , 
  ;
net "Msub_sum10_cy<11>" , 
  outpin "Msub_sum10_cy<11>" COUT ,
  inpin "Msub_sum10_cy<15>" CIN ,
  pip CLEXM_X5Y25 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum10_cy<15>" , 
  outpin "Msub_sum10_cy<15>" COUT ,
  inpin "Msub_sum10_cy<19>" CIN ,
  pip CLEXM_X5Y26 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum10_cy<19>" , 
  outpin "Msub_sum10_cy<19>" COUT ,
  inpin "Msub_sum10_cy<23>" CIN ,
  pip CLEXM_X5Y27 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum10_cy<23>" , 
  outpin "Msub_sum10_cy<23>" COUT ,
  inpin "Msub_sum10_cy<27>" CIN ,
  pip CLEXM_X5Y28 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum10_cy<27>" , 
  outpin "Msub_sum10_cy<27>" COUT ,
  inpin "sum10<31>" CIN ,
  pip CLEXM_X5Y29 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum10_cy<3>" , 
  outpin "Msub_sum10_cy<3>" COUT ,
  inpin "Msub_sum10_cy<7>" CIN ,
  pip CLEXM_X5Y23 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum10_cy<7>" , 
  outpin "Msub_sum10_cy<7>" COUT ,
  inpin "Msub_sum10_cy<11>" CIN ,
  pip CLEXM_X5Y24 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum11_cy<11>" , 
  outpin "Msub_sum11_cy<11>" COUT ,
  inpin "Msub_sum11_cy<15>" CIN ,
  pip CLEXL_X15Y31 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum11_cy<15>" , 
  outpin "Msub_sum11_cy<15>" COUT ,
  inpin "Msub_sum11_cy<19>" CIN ,
  pip CLEXL_X15Y32 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum11_cy<19>" , 
  outpin "Msub_sum11_cy<19>" COUT ,
  inpin "Msub_sum11_cy<23>" CIN ,
  pip CLEXL_X15Y33 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum11_cy<23>" , 
  outpin "Msub_sum11_cy<23>" COUT ,
  inpin "Msub_sum11_cy<27>" CIN ,
  pip CLEXL_X15Y34 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum11_cy<27>" , 
  outpin "Msub_sum11_cy<27>" COUT ,
  inpin "sum11<31>" CIN ,
  pip CLEXL_X15Y35 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum11_cy<3>" , 
  outpin "Msub_sum11_cy<3>" COUT ,
  inpin "Msub_sum11_cy<7>" CIN ,
  pip CLEXL_X15Y29 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum11_cy<7>" , 
  outpin "Msub_sum11_cy<7>" COUT ,
  inpin "Msub_sum11_cy<11>" CIN ,
  pip CLEXL_X15Y30 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum12_cy<11>" , 
  outpin "Msub_sum12_cy<11>" COUT ,
  inpin "Msub_sum12_cy<15>" CIN ,
  pip CLEXL_X13Y28 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum12_cy<15>" , 
  outpin "Msub_sum12_cy<15>" COUT ,
  inpin "Msub_sum12_cy<19>" CIN ,
  pip CLEXL_X13Y29 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum12_cy<19>" , 
  outpin "Msub_sum12_cy<19>" COUT ,
  inpin "Msub_sum12_cy<23>" CIN ,
  pip CLEXL_X13Y30 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum12_cy<23>" , 
  outpin "Msub_sum12_cy<23>" COUT ,
  inpin "Msub_sum12_cy<27>" CIN ,
  pip CLEXL_X13Y31 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum12_cy<27>" , 
  outpin "Msub_sum12_cy<27>" COUT ,
  inpin "sum12<31>" CIN ,
  pip CLEXL_X13Y32 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum12_cy<3>" , 
  outpin "Msub_sum12_cy<3>" COUT ,
  inpin "Msub_sum12_cy<7>" CIN ,
  pip CLEXL_X13Y26 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum12_cy<7>" , 
  outpin "Msub_sum12_cy<7>" COUT ,
  inpin "Msub_sum12_cy<11>" CIN ,
  pip CLEXL_X13Y27 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum1_cy<11>" , 
  outpin "Msub_sum1_cy<11>" COUT ,
  inpin "Msub_sum1_cy<15>" CIN ,
  pip CLEXL_X7Y43 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum1_cy<15>" , 
  outpin "Msub_sum1_cy<15>" COUT ,
  inpin "Msub_sum1_cy<19>" CIN ,
  pip CLEXL_X7Y44 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum1_cy<19>" , 
  outpin "Msub_sum1_cy<19>" COUT ,
  inpin "Msub_sum1_cy<23>" CIN ,
  pip CLEXL_X7Y45 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum1_cy<23>" , 
  outpin "Msub_sum1_cy<23>" COUT ,
  inpin "Msub_sum1_cy<27>" CIN ,
  pip CLEXL_X7Y46 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum1_cy<27>" , 
  outpin "Msub_sum1_cy<27>" COUT ,
  inpin "sum1<31>" CIN ,
  pip CLEXL_X7Y47 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum1_cy<3>" , 
  outpin "Msub_sum1_cy<3>" COUT ,
  inpin "Msub_sum1_cy<7>" CIN ,
  pip CLEXL_X7Y41 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum1_cy<7>" , 
  outpin "Msub_sum1_cy<7>" COUT ,
  inpin "Msub_sum1_cy<11>" CIN ,
  pip CLEXL_X7Y42 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum2_cy<11>" , 
  outpin "Msub_sum2_cy<11>" COUT ,
  inpin "Msub_sum2_cy<15>" CIN ,
  pip CLEXM_X5Y35 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum2_cy<15>" , 
  outpin "Msub_sum2_cy<15>" COUT ,
  inpin "Msub_sum2_cy<19>" CIN ,
  pip CLEXM_X5Y36 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum2_cy<19>" , 
  outpin "Msub_sum2_cy<19>" COUT ,
  inpin "Msub_sum2_cy<23>" CIN ,
  pip CLEXM_X5Y37 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum2_cy<23>" , 
  outpin "Msub_sum2_cy<23>" COUT ,
  inpin "Msub_sum2_cy<27>" CIN ,
  pip CLEXM_X5Y38 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum2_cy<27>" , 
  outpin "Msub_sum2_cy<27>" COUT ,
  inpin "sum2<31>" CIN ,
  pip CLEXM_X5Y39 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum2_cy<3>" , 
  outpin "Msub_sum2_cy<3>" COUT ,
  inpin "Msub_sum2_cy<7>" CIN ,
  pip CLEXM_X5Y33 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum2_cy<7>" , 
  outpin "Msub_sum2_cy<7>" COUT ,
  inpin "Msub_sum2_cy<11>" CIN ,
  pip CLEXM_X5Y34 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum3_cy<11>" , 
  outpin "Msub_sum3_cy<11>" COUT ,
  inpin "Msub_sum3_cy<15>" CIN ,
  pip CLEXM_X16Y22 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum3_cy<15>" , 
  outpin "Msub_sum3_cy<15>" COUT ,
  inpin "Msub_sum3_cy<19>" CIN ,
  pip CLEXM_X16Y23 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum3_cy<19>" , 
  outpin "Msub_sum3_cy<19>" COUT ,
  inpin "Msub_sum3_cy<23>" CIN ,
  pip CLEXM_X16Y24 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum3_cy<23>" , 
  outpin "Msub_sum3_cy<23>" COUT ,
  inpin "Msub_sum3_cy<27>" CIN ,
  pip CLEXM_X16Y25 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum3_cy<27>" , 
  outpin "Msub_sum3_cy<27>" COUT ,
  inpin "sum3<31>" CIN ,
  pip CLEXM_X16Y26 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum3_cy<3>" , 
  outpin "Msub_sum3_cy<3>" COUT ,
  inpin "Msub_sum3_cy<7>" CIN ,
  pip CLEXM_X16Y20 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum3_cy<7>" , 
  outpin "Msub_sum3_cy<7>" COUT ,
  inpin "Msub_sum3_cy<11>" CIN ,
  pip CLEXM_X16Y21 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum4_cy<11>" , 
  outpin "Msub_sum4_cy<11>" COUT ,
  inpin "Msub_sum4_cy<15>" CIN ,
  pip CLEXL_X13Y14 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum4_cy<15>" , 
  outpin "Msub_sum4_cy<15>" COUT ,
  inpin "Msub_sum4_cy<19>" CIN ,
  pip CLEXL_X13Y15 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum4_cy<19>" , 
  outpin "Msub_sum4_cy<19>" COUT ,
  inpin "Msub_sum4_cy<23>" CIN ,
  pip CLEXL_X13Y16 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum4_cy<23>" , 
  outpin "Msub_sum4_cy<23>" COUT ,
  inpin "Msub_sum4_cy<27>" CIN ,
  pip CLEXL_X13Y17 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum4_cy<27>" , 
  outpin "Msub_sum4_cy<27>" COUT ,
  inpin "sum4<31>" CIN ,
  pip CLEXL_X13Y18 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum4_cy<3>" , 
  outpin "Msub_sum4_cy<3>" COUT ,
  inpin "Msub_sum4_cy<7>" CIN ,
  pip CLEXL_X13Y12 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum4_cy<7>" , 
  outpin "Msub_sum4_cy<7>" COUT ,
  inpin "Msub_sum4_cy<11>" CIN ,
  pip CLEXL_X13Y13 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum5_cy<11>" , 
  outpin "Msub_sum5_cy<11>" COUT ,
  inpin "Msub_sum5_cy<15>" CIN ,
  pip CLEXL_X13Y41 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum5_cy<15>" , 
  outpin "Msub_sum5_cy<15>" COUT ,
  inpin "Msub_sum5_cy<19>" CIN ,
  pip CLEXL_X13Y42 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum5_cy<19>" , 
  outpin "Msub_sum5_cy<19>" COUT ,
  inpin "Msub_sum5_cy<23>" CIN ,
  pip CLEXL_X13Y43 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum5_cy<23>" , 
  outpin "Msub_sum5_cy<23>" COUT ,
  inpin "Msub_sum5_cy<27>" CIN ,
  pip CLEXL_X13Y44 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum5_cy<27>" , 
  outpin "Msub_sum5_cy<27>" COUT ,
  inpin "sum5<31>" CIN ,
  pip CLEXL_X13Y45 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum5_cy<3>" , 
  outpin "Msub_sum5_cy<3>" COUT ,
  inpin "Msub_sum5_cy<7>" CIN ,
  pip CLEXL_X13Y39 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum5_cy<7>" , 
  outpin "Msub_sum5_cy<7>" COUT ,
  inpin "Msub_sum5_cy<11>" CIN ,
  pip CLEXL_X13Y40 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum6_cy<11>" , 
  outpin "Msub_sum6_cy<11>" COUT ,
  inpin "Msub_sum6_cy<15>" CIN ,
  pip CLEXL_X17Y39 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum6_cy<15>" , 
  outpin "Msub_sum6_cy<15>" COUT ,
  inpin "Msub_sum6_cy<19>" CIN ,
  pip CLEXL_X17Y40 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum6_cy<19>" , 
  outpin "Msub_sum6_cy<19>" COUT ,
  inpin "Msub_sum6_cy<23>" CIN ,
  pip CLEXL_X17Y41 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum6_cy<23>" , 
  outpin "Msub_sum6_cy<23>" COUT ,
  inpin "Msub_sum6_cy<27>" CIN ,
  pip CLEXL_X17Y42 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum6_cy<27>" , 
  outpin "Msub_sum6_cy<27>" COUT ,
  inpin "sum6<31>" CIN ,
  pip CLEXL_X17Y43 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum6_cy<3>" , 
  outpin "Msub_sum6_cy<3>" COUT ,
  inpin "Msub_sum6_cy<7>" CIN ,
  pip CLEXL_X17Y37 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum6_cy<7>" , 
  outpin "Msub_sum6_cy<7>" COUT ,
  inpin "Msub_sum6_cy<11>" CIN ,
  pip CLEXL_X17Y38 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum7_cy<11>" , 
  outpin "Msub_sum7_cy<11>" COUT ,
  inpin "Msub_sum7_cy<15>" CIN ,
  pip CLEXM_X8Y22 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum7_cy<15>" , 
  outpin "Msub_sum7_cy<15>" COUT ,
  inpin "Msub_sum7_cy<19>" CIN ,
  pip CLEXM_X8Y23 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum7_cy<19>" , 
  outpin "Msub_sum7_cy<19>" COUT ,
  inpin "Msub_sum7_cy<23>" CIN ,
  pip CLEXM_X8Y24 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum7_cy<23>" , 
  outpin "Msub_sum7_cy<23>" COUT ,
  inpin "Msub_sum7_cy<27>" CIN ,
  pip CLEXM_X8Y25 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum7_cy<27>" , 
  outpin "Msub_sum7_cy<27>" COUT ,
  inpin "sum7<31>" CIN ,
  pip CLEXM_X8Y26 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum7_cy<3>" , 
  outpin "Msub_sum7_cy<3>" COUT ,
  inpin "Msub_sum7_cy<7>" CIN ,
  pip CLEXM_X8Y20 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum7_cy<7>" , 
  outpin "Msub_sum7_cy<7>" COUT ,
  inpin "Msub_sum7_cy<11>" CIN ,
  pip CLEXM_X8Y21 M_COUT -> M_COUT_N , 
  ;
net "Msub_sum8_cy<11>" , 
  outpin "Msub_sum8_cy<11>" COUT ,
  inpin "Msub_sum8_cy<15>" CIN ,
  pip CLEXL_X7Y21 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum8_cy<15>" , 
  outpin "Msub_sum8_cy<15>" COUT ,
  inpin "Msub_sum8_cy<19>" CIN ,
  pip CLEXL_X7Y22 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum8_cy<19>" , 
  outpin "Msub_sum8_cy<19>" COUT ,
  inpin "Msub_sum8_cy<23>" CIN ,
  pip CLEXL_X7Y23 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum8_cy<23>" , 
  outpin "Msub_sum8_cy<23>" COUT ,
  inpin "Msub_sum8_cy<27>" CIN ,
  pip CLEXL_X7Y24 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum8_cy<27>" , 
  outpin "Msub_sum8_cy<27>" COUT ,
  inpin "sum8<31>" CIN ,
  pip CLEXL_X7Y25 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum8_cy<3>" , 
  outpin "Msub_sum8_cy<3>" COUT ,
  inpin "Msub_sum8_cy<7>" CIN ,
  pip CLEXL_X7Y19 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum8_cy<7>" , 
  outpin "Msub_sum8_cy<7>" COUT ,
  inpin "Msub_sum8_cy<11>" CIN ,
  pip CLEXL_X7Y20 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum9_cy<11>" , 
  outpin "Msub_sum9_cy<11>" COUT ,
  inpin "Msub_sum9_cy<15>" CIN ,
  pip CLEXL_X9Y31 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum9_cy<15>" , 
  outpin "Msub_sum9_cy<15>" COUT ,
  inpin "Msub_sum9_cy<19>" CIN ,
  pip CLEXL_X9Y32 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum9_cy<19>" , 
  outpin "Msub_sum9_cy<19>" COUT ,
  inpin "Msub_sum9_cy<23>" CIN ,
  pip CLEXL_X9Y33 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum9_cy<23>" , 
  outpin "Msub_sum9_cy<23>" COUT ,
  inpin "Msub_sum9_cy<27>" CIN ,
  pip CLEXL_X9Y34 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum9_cy<27>" , 
  outpin "Msub_sum9_cy<27>" COUT ,
  inpin "sum9<31>" CIN ,
  pip CLEXL_X9Y35 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum9_cy<3>" , 
  outpin "Msub_sum9_cy<3>" COUT ,
  inpin "Msub_sum9_cy<7>" CIN ,
  pip CLEXL_X9Y29 XL_COUT -> XL_COUT_N , 
  ;
net "Msub_sum9_cy<7>" , 
  outpin "Msub_sum9_cy<7>" COUT ,
  inpin "Msub_sum9_cy<11>" CIN ,
  pip CLEXL_X9Y30 XL_COUT -> XL_COUT_N , 
  ;
net "N01" , 
  outpin "reduce_xor_311_xo<0>878" B ,
  inpin "reduce_xor_311_xo<0>878" A5 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X7Y40 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X7Y40 LOGICOUT15 -> LOGICIN_B33 , 
  ;
net "N10" , 
  outpin "reduce_xor_311_xo<0>1036" B ,
  inpin "reduce_xor_311_xo<0>1036" A5 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X16Y41 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X16Y41 LOGICOUT15 -> LOGICIN_B33 , 
  ;
net "N12" , 
  outpin "reduce_xor_311_xo<0>650" B ,
  inpin "reduce_xor_311_xo<0>650" A5 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X9Y42 XX_B -> CLEXL_LOGICOUT3 , 
  pip INT_X9Y42 LOGICOUT3 -> LOGICIN_B4 , 
  ;
net "N14" , 
  outpin "reduce_xor_311_xo<0>714" C ,
  inpin "reduce_xor_311_xo<0>714" A1 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXL_X17Y26 L_C -> CLEXL_LOGICOUT18 , 
  pip INT_X17Y26 LOGICOUT18 -> LOGICIN_B29 , 
  ;
net "N16" , 
  outpin "reduce_xor_311_xo<0>744" C ,
  inpin "reduce_xor_311_xo<0>744" A1 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXL_X17Y57 L_C -> CLEXL_LOGICOUT18 , 
  pip INT_X17Y57 LOGICOUT18 -> LOGICIN_B29 , 
  ;
net "N18" , 
  outpin "N24" C ,
  inpin "N24" A2 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B1 -> X_A2 , 
  pip CLEXM_X12Y36 X_C -> CLEXM_LOGICOUT6 , 
  pip INT_X12Y36 LOGICOUT6 -> LOGICIN_B1 , 
  ;
net "N2" , 
  outpin "d0/d_q" D ,
  inpin "d0/d_q" C6 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip CLEXL_X7Y36 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X7Y36 LOGICOUT9 -> LOGICIN_B19 , 
  ;
net "N20" , 
  outpin "reduce_xor_311_xo<0>345" C ,
  inpin "reduce_xor_311_xo<0>345" A1 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXL_X17Y52 L_C -> CLEXL_LOGICOUT18 , 
  pip INT_X17Y52 LOGICOUT18 -> LOGICIN_B29 , 
  ;
net "N22" , 
  outpin "N22" D ,
  inpin "reduce_xor_311_xo<0>398" A3 ,
  pip CLEXL_X7Y28 L_D -> CLEXL_LOGICOUT21 , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_X7Y28 LOGICOUT21 -> NN2B3 , 
  pip INT_X7Y30 NN2E3 -> NN4B3 , 
  pip INT_X7Y34 NN4E3 -> EE2B3 , 
  pip INT_X9Y34 EE2E3 -> LOGICIN_B2 , 
  ;
net "N24" , 
  outpin "N24" D ,
  inpin "N24" A3 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B2 -> X_A3 , 
  pip CLEXM_X12Y36 X_D -> CLEXM_LOGICOUT9 , 
  pip INT_X12Y36 LOGICOUT9 -> LOGICIN_B2 , 
  ;
net "N4" , 
  outpin "N4" A ,
  inpin "reduce_xor_311_xo<0>1036" C6 ,
  pip CLEXL_X17Y41 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_X16Y41 NW2E_S0 -> LOGICIN_B50 , 
  pip INT_X17Y41 LOGICOUT0 -> NW2B0 , 
  ;
net "N6" , 
  outpin "N6" D ,
  inpin "N6" A4 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXL_X7Y56 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X7Y56 FAN_B -> LOGICIN_B3 , 
  pip INT_X7Y56 LOGICOUT9 -> FAN_B , 
  ;
net "N8" , 
  outpin "N8" A ,
  inpin "reduce_xor_311_xo<0>315" A5 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X7Y52 L_A -> CLEXL_LOGICOUT12 , 
  pip INT_X6Y51 SW2E0 -> ER1B1 , 
  pip INT_X7Y51 ER1E1 -> LOGICIN_B4 , 
  pip INT_X7Y52 LOGICOUT12 -> SW2B0 , 
  ;
net "clk" , cfg " _BELSIG:PAD,PAD,clk:clk",
  ;
net "clk_BUFGP" , 
  outpin "clk_BUFGP/BUFG" O ,
  inpin "d0/d_q" CLK ,
  inpin "d1/d_q" CLK ,
  inpin "data<102>" CLK ,
  inpin "data<110>" CLK ,
  inpin "data<118>" CLK ,
  inpin "data<125>" CLK ,
  inpin "data<127>" CLK ,
  inpin "data<14>" CLK ,
  inpin "data<22>" CLK ,
  inpin "data<30>" CLK ,
  inpin "data<38>" CLK ,
  inpin "data<46>" CLK ,
  inpin "data<54>" CLK ,
  inpin "data<62>" CLK ,
  inpin "data<6>" CLK ,
  inpin "data<70>" CLK ,
  inpin "data<78>" CLK ,
  inpin "data<86>" CLK ,
  inpin "data<94>" CLK ,
  pip CLEXL_X13Y19 CLEXL_CLK0 -> XX_CLK , 
  pip CLEXL_X13Y24 CLEXL_CLK0 -> XX_CLK , 
  pip CLEXL_X15Y44 CLEXL_CLK1 -> L_CLK , 
  pip CLEXL_X17Y27 CLEXL_CLK0 -> XX_CLK , 
  pip CLEXL_X17Y32 CLEXL_CLK0 -> XX_CLK , 
  pip CLEXL_X7Y14 CLEXL_CLK0 -> XX_CLK , 
  pip CLEXL_X7Y16 CLEXL_CLK1 -> L_CLK , 
  pip CLEXL_X7Y18 CLEXL_CLK1 -> L_CLK , 
  pip CLEXL_X7Y36 CLEXL_CLK0 -> XX_CLK , 
  pip CLEXL_X7Y55 CLEXL_CLK1 -> L_CLK , 
  pip CLEXM_X12Y24 CLEXM_CLK0 -> X_CLK , 
  pip CLEXM_X12Y27 CLEXM_CLK0 -> X_CLK , 
  pip CLEXM_X12Y46 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X16Y36 CLEXM_CLK0 -> X_CLK , 
  pip CLEXM_X5Y15 CLEXM_CLK0 -> X_CLK , 
  pip CLEXM_X5Y21 CLEXM_CLK0 -> X_CLK , 
  pip CLEXM_X5Y22 CLEXM_CLK1 -> M_CLK , 
  pip CLEXM_X5Y33 CLEXM_CLK0 -> X_CLK , 
  pip CLEXM_X5Y36 CLEXM_CLK0 -> X_CLK , 
  pip CLKC_X11Y31 O_GCLK_SITE12 -> CLKC_GCLK_MAIN12 , 
  pip HCLK_CLB_XL_INT_X13Y23 HCLK_GCLK12_INT -> HCLK_GCLK12 , 
  pip HCLK_CLB_XL_INT_X13Y23 HCLK_GCLK12_INT -> HCLK_GCLK_UP12 , 
  pip HCLK_CLB_XL_INT_X15Y39 HCLK_GCLK12_INT -> HCLK_GCLK_UP12 , 
  pip HCLK_CLB_XL_INT_X17Y23 HCLK_GCLK12_INT -> HCLK_GCLK_UP12 , 
  pip HCLK_CLB_XL_INT_X17Y39 HCLK_GCLK12_INT -> HCLK_GCLK12 , 
  pip HCLK_CLB_XL_INT_X7Y23 HCLK_GCLK12_INT -> HCLK_GCLK12 , 
  pip HCLK_CLB_XL_INT_X7Y39 HCLK_GCLK12_INT -> HCLK_GCLK12 , 
  pip HCLK_CLB_XL_INT_X7Y55 HCLK_GCLK12_INT -> HCLK_GCLK12 , 
  pip HCLK_CLB_XL_INT_X7Y7 HCLK_GCLK12_INT -> HCLK_GCLK_UP12 , 
  pip HCLK_CLB_XM_INT_X12Y23 HCLK_GCLK12_INT -> HCLK_GCLK_UP12 , 
  pip HCLK_CLB_XM_INT_X12Y39 HCLK_GCLK12_INT -> HCLK_GCLK_UP12 , 
  pip HCLK_CLB_XM_INT_X16Y39 HCLK_GCLK12_INT -> HCLK_GCLK12 , 
  pip HCLK_CLB_XM_INT_X5Y23 HCLK_GCLK12_INT -> HCLK_GCLK12 , 
  pip HCLK_CLB_XM_INT_X5Y39 HCLK_GCLK12_INT -> HCLK_GCLK12 , 
  pip HCLK_CLB_XM_INT_X5Y7 HCLK_GCLK12_INT -> HCLK_GCLK_UP12 , 
  pip INT_X12Y24 GCLK12 -> CLK0 , 
  pip INT_X12Y27 GCLK12 -> CLK0 , 
  pip INT_X12Y46 GCLK12 -> CLK1 , 
  pip INT_X13Y19 GCLK12 -> CLK0 , 
  pip INT_X13Y24 GCLK12 -> CLK0 , 
  pip INT_X15Y44 GCLK12 -> CLK1 , 
  pip INT_X16Y36 GCLK12 -> CLK0 , 
  pip INT_X17Y27 GCLK12 -> CLK0 , 
  pip INT_X17Y32 GCLK12_BRK -> CLK0 , 
  pip INT_X5Y15 GCLK12 -> CLK0 , 
  pip INT_X5Y21 GCLK12 -> CLK0 , 
  pip INT_X5Y22 GCLK12 -> CLK1 , 
  pip INT_X5Y33 GCLK12 -> CLK0 , 
  pip INT_X5Y36 GCLK12 -> CLK0 , 
  pip INT_X7Y14 GCLK12 -> CLK0 , 
  pip INT_X7Y16 GCLK12_BRK -> CLK1 , 
  pip INT_X7Y18 GCLK12 -> CLK1 , 
  pip INT_X7Y36 GCLK12 -> CLK0 , 
  pip INT_X7Y55 GCLK12 -> CLK1 , 
  pip REG_V_HCLKBUF_BOT_X11Y16 CLKV_GCLK_MAIN12 -> CLKV_MIDBUF_GCLK12 , 
  pip REG_V_HCLKBUF_BOT_X11Y16 CLKV_MIDBUF_GCLK12 -> CLKV_GCLK_MAIN12_BUF , 
  pip REG_V_HCLKBUF_TOP_X11Y47 CLKV_GCLK_MAIN12 -> CLKV_MIDBUF_GCLK12 , 
  pip REG_V_HCLKBUF_TOP_X11Y47 CLKV_MIDBUF_GCLK12 -> CLKV_GCLK_MAIN12_BUF , 
  pip REG_V_HCLK_X29Y10 CLKV_GCLKH_L12 -> I_BUFH_LEFT_SITE12 , 
  pip REG_V_HCLK_X29Y10 CLKV_GCLKH_MAIN12_FOLD -> CLKV_GCLKH_L12 , 
  pip REG_V_HCLK_X29Y10 I_BUFH_LEFT_SITE12 -> O_BUFH_LEFT_SITE12 ,  #  _ROUTETHROUGH:I:O "XDL_DUMMY_REG_V_HCLK_X29Y10_BUFH_X0Y28" I -> O
  pip REG_V_HCLK_X29Y10 O_BUFH_LEFT_SITE12 -> CLKV_BUFH_LEFT_L12 , 
  pip REG_V_HCLK_X29Y27 CLKV_GCLKH_L12 -> I_BUFH_LEFT_SITE12 , 
  pip REG_V_HCLK_X29Y27 CLKV_GCLKH_MAIN12_FOLD -> CLKV_GCLKH_L12 , 
  pip REG_V_HCLK_X29Y27 CLKV_GCLKH_MAIN12_FOLD -> CLKV_GCLKH_R12 , 
  pip REG_V_HCLK_X29Y27 CLKV_GCLKH_R12 -> I_BUFH_RIGHT_SITE12 , 
  pip REG_V_HCLK_X29Y27 I_BUFH_LEFT_SITE12 -> O_BUFH_LEFT_SITE12 ,  #  _ROUTETHROUGH:I:O "XDL_DUMMY_REG_V_HCLK_X29Y27_BUFH_X0Y60" I -> O
  pip REG_V_HCLK_X29Y27 I_BUFH_RIGHT_SITE12 -> O_BUFH_RIGHT_SITE12 ,  #  _ROUTETHROUGH:I:O "XDL_DUMMY_REG_V_HCLK_X29Y27_BUFH_X3Y44" I -> O
  pip REG_V_HCLK_X29Y27 O_BUFH_LEFT_SITE12 -> CLKV_BUFH_LEFT_L12 , 
  pip REG_V_HCLK_X29Y27 O_BUFH_RIGHT_SITE12 -> CLKV_BUFH_RIGHT_R12 , 
  pip REG_V_HCLK_X29Y45 CLKV_GCLKH_L12 -> I_BUFH_LEFT_SITE12 , 
  pip REG_V_HCLK_X29Y45 CLKV_GCLKH_MAIN12_FOLD -> CLKV_GCLKH_L12 , 
  pip REG_V_HCLK_X29Y45 CLKV_GCLKH_MAIN12_FOLD -> CLKV_GCLKH_R12 , 
  pip REG_V_HCLK_X29Y45 CLKV_GCLKH_R12 -> I_BUFH_RIGHT_SITE12 , 
  pip REG_V_HCLK_X29Y45 I_BUFH_LEFT_SITE12 -> O_BUFH_LEFT_SITE12 ,  #  _ROUTETHROUGH:I:O "XDL_DUMMY_REG_V_HCLK_X29Y45_BUFH_X0Y92" I -> O
  pip REG_V_HCLK_X29Y45 I_BUFH_RIGHT_SITE12 -> O_BUFH_RIGHT_SITE12 ,  #  _ROUTETHROUGH:I:O "XDL_DUMMY_REG_V_HCLK_X29Y45_BUFH_X3Y76" I -> O
  pip REG_V_HCLK_X29Y45 O_BUFH_LEFT_SITE12 -> CLKV_BUFH_LEFT_L12 , 
  pip REG_V_HCLK_X29Y45 O_BUFH_RIGHT_SITE12 -> CLKV_BUFH_RIGHT_R12 , 
  pip REG_V_HCLK_X29Y62 CLKV_GCLKH_L12 -> I_BUFH_LEFT_SITE12 , 
  pip REG_V_HCLK_X29Y62 CLKV_GCLKH_MAIN12_FOLD -> CLKV_GCLKH_L12 , 
  pip REG_V_HCLK_X29Y62 I_BUFH_LEFT_SITE12 -> O_BUFH_LEFT_SITE12 ,  #  _ROUTETHROUGH:I:O "XDL_DUMMY_REG_V_HCLK_X29Y62_BUFH_X0Y124" I -> O
  pip REG_V_HCLK_X29Y62 O_BUFH_LEFT_SITE12 -> CLKV_BUFH_LEFT_L12 , 
  ;
net "clk_BUFGP/IBUFG" , 
  outpin "clk" I ,
  inpin "clk_BUFGP/BUFG" I0 ,
  pip CLKC_X11Y31 CLKC_CKLR11 -> CLKC_GCLK11 , 
  pip CLKC_X11Y31 CLKC_GCLK11 -> I0_GCLK_SITE12 , 
  pip IOI_LTERM_LOWER_TOP_X1Y35 LTERM_IOB_IBUF1 -> IOI_LTERM_CLKPIN3 , 
  pip LIOB_RDY_X0Y31 LIOB_IBUF1_PINW -> LIOB_IBUF1 , 
  pip REGH_DSP_L_X6Y31 REGH_DSP_IN_CKPIN3 -> REGH_DSP_OUT_CKPIN3 , 
  pip REGH_IOI_LTERM_X1Y36 REGH_LTERM_CLKPIN3 -> REGH_LTERM_CKPIN3 , 
  ;
net "d0/d_q" , 
  outpin "d0/d_q" AQ ,
  inpin "out" O ,
  pip CLEXL_X7Y36 XX_AQ -> CLEXL_LOGICOUT2 , 
  pip INT_X5Y38 NW4E0 -> NE4B0 , 
  pip INT_X7Y36 LOGICOUT2 -> NW4B0 , 
  pip INT_X7Y40 NE4E0 -> NN4B0 , 
  pip INT_X7Y44 NN4E0 -> NE2B0 , 
  pip INT_X8Y45 NE2E0 -> NN4B0 , 
  pip INT_X8Y49 NN4E0 -> NN4B0 , 
  pip INT_X8Y53 NN4E0 -> NN4B0 , 
  pip INT_X8Y57 NN4E0 -> NN4B0 , 
  pip INT_X8Y61 NN4E0 -> NR1B0 , 
  pip IOI_INT_X7Y62 NW2E_S0 -> LOGICIN_B31 , 
  pip IOI_INT_X8Y62 NR1E0 -> NW2B0 , 
  pip TIOB_X7Y63 TIOB_O2 -> TIOB_O2_PINW , 
  pip TIOI_INNER_X7Y62 D1_OLOGIC_SITE -> OQ_OLOGIC_SITE ,  #  _ROUTETHROUGH:D1:OQ "XDL_DUMMY_TIOI_INNER_X7Y62_OLOGIC_X5Y61" D1 -> OQ
  pip TIOI_INNER_X7Y62 IOI_LOGICINB31 -> D1_OLOGIC_SITE , 
  pip TIOI_INNER_X7Y62 OQ_OLOGIC_SITE -> TIOI_INNER_O0 , 
  ;
net "d1/d_q" , 
  outpin "d1/d_q" DQ ,
  inpin "data<127>" D4 ,
  pip CLEXL_X15Y44 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X7Y55 L_DQ -> CLEXL_LOGICOUT23 , 
  pip INT_X13Y53 EE4E3 -> SE4B3 , 
  pip INT_X15Y44 SR1E0 -> LOGICIN_B57 , 
  pip INT_X15Y45 SS2E3 -> SR1B0 , 
  pip INT_X15Y47 SS4E3 -> SS2B3 , 
  pip INT_X15Y51 SE4E3 -> SS4B3 , 
  pip INT_X7Y55 LOGICOUT23 -> SE4B3 , 
  pip INT_X9Y53 SE4E3 -> EE4B3 , 
  ;
net "data<0>" , 
  outpin "data<6>" AQ ,
  inpin "Msub_sum10_cy<3>" A5 ,
  inpin "Msub_sum10_cy<3>" AX ,
  inpin "Msub_sum1_cy<3>" A4 ,
  inpin "Msub_sum2_cy<3>" A6 ,
  inpin "Msub_sum3_cy<3>" A6 ,
  inpin "Msub_sum4_cy<3>" A5 ,
  inpin "Msub_sum4_cy<3>" AX ,
  inpin "Msub_sum7_cy<3>" A6 ,
  inpin "Msub_sum7_cy<3>" AX ,
  inpin "data<102>" B5 ,
  inpin "data<102>" C5 ,
  inpin "data<125>" D6 ,
  inpin "data<127>" D6 ,
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X15Y44 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip CLEXL_X7Y14 XX_AQ -> CLEXL_LOGICOUT2 , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X16Y36 CLEXM_LOGICIN_B27 -> X_D6 , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_BRAM_X3Y22 NW4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y26 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y30 NN4E0 -> NE4B0 , 
  pip INT_X11Y12 EE2E0 -> EE2B0 , 
  pip INT_X11Y12 EE2E0 -> EL1B3 , 
  pip INT_X12Y12 EL1E3 -> EL1B2 , 
  pip INT_X13Y12 EE2E0 -> LOGICIN_B35 , 
  pip INT_X13Y12 EL1E2 -> LOGICIN_B33 , 
  pip INT_X13Y20 EE4E0 -> ER1B1 , 
  pip INT_X13Y41 EE4E3 -> NE4B3 , 
  pip INT_X14Y20 ER1E1 -> ER1B2 , 
  pip INT_X15Y20 ER1E2 -> EE2B2 , 
  pip INT_X15Y20 ER1E2 -> EL1B1 , 
  pip INT_X15Y43 NE4E3 -> NR1B3 , 
  pip INT_X15Y43 NE4E3 -> SE4B3 , 
  pip INT_X15Y44 NR1E3 -> LOGICIN_B59 , 
  pip INT_X16Y20 EL1E1 -> LOGICIN_B34 , 
  pip INT_X16Y36 SW2E3 -> LOGICIN_B27 , 
  pip INT_X17Y20 EE2E2 -> NN4B2 , 
  pip INT_X17Y24 NN4E2 -> NR1B2 , 
  pip INT_X17Y25 NR1E2 -> NN2B2 , 
  pip INT_X17Y27 NN2E2 -> LOGICIN_B11 , 
  pip INT_X17Y27 NN2E2 -> LOGICIN_B18 , 
  pip INT_X17Y37 SS2E3 -> SW2B3 , 
  pip INT_X17Y39 SS2E3 -> SS2B3 , 
  pip INT_X17Y41 SE4E3 -> SS2B3 , 
  pip INT_X5Y16 NW4E0 -> NN4B0 , 
  pip INT_X5Y20 NN4E0 -> NN2B0 , 
  pip INT_X5Y20 NN4E0 -> NW4B0 , 
  pip INT_X5Y22 NN2E0 -> NL1B3 , 
  pip INT_X5Y23 LOGICIN_B53 -> LOGICIN_B33 , 
  pip INT_X5Y23 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X5Y23 NL1E3 -> LOGICIN_B53 , 
  pip INT_X5Y32 NE4E0 -> NE4B0 , 
  pip INT_X5Y32 NE4E0 -> NR1B0 , 
  pip INT_X5Y33 NR1E0 -> LOGICIN_B34 , 
  pip INT_X7Y14 LOGICOUT2 -> NW4B0 , 
  pip INT_X7Y14 LOGICOUT2 -> SE4B0 , 
  pip INT_X7Y34 NE4E0 -> NN4B0 , 
  pip INT_X7Y38 NN4E0 -> NN2B0 , 
  pip INT_X7Y40 NN2E0 -> NL1B3 , 
  pip INT_X7Y41 NL1E3 -> EE2B3 , 
  pip INT_X7Y41 NL1E3 -> LOGICIN_B32 , 
  pip INT_X8Y20 WR1E1 -> LOGICIN_B34 , 
  pip INT_X8Y20 WR1E1 -> LOGICIN_B35 , 
  pip INT_X9Y12 SE4E0 -> EE2B0 , 
  pip INT_X9Y12 SE4E0 -> NN4B0 , 
  pip INT_X9Y16 NN4E0 -> NN4B0 , 
  pip INT_X9Y20 NN4E0 -> EE4B0 , 
  pip INT_X9Y20 NN4E0 -> WR1B1 , 
  pip INT_X9Y41 EE2E3 -> EE4B3 , 
  ;
net "data<100>" , 
  outpin "data<102>" CQ ,
  inpin "Msub_sum10_cy<7>" A4 ,
  inpin "Msub_sum11_cy<7>" A6 ,
  inpin "Msub_sum12_cy<7>" A6 ,
  inpin "Msub_sum3_cy<7>" A5 ,
  inpin "Msub_sum3_cy<7>" AX ,
  inpin "Msub_sum6_cy<7>" A6 ,
  inpin "Msub_sum6_cy<7>" AX ,
  inpin "Msub_sum9_cy<7>" A6 ,
  inpin "Msub_sum9_cy<7>" AX ,
  inpin "data<102>" B1 ,
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXL_X17Y27 XX_CQ -> CLEXL_LOGICOUT8 , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip INT_X10Y26 SW2E2 -> WW4B3 , 
  pip INT_X11Y27 WW4E3 -> SW2B2 , 
  pip INT_X11Y29 WW4E2 -> WW2B1 , 
  pip INT_X13Y27 WR1E1 -> LOGICIN_B34 , 
  pip INT_X14Y27 WR1E0 -> WR1B1 , 
  pip INT_X15Y27 WW2E2 -> WR1B0 , 
  pip INT_X15Y27 WW2E2 -> WW4B3 , 
  pip INT_X15Y29 NW4E2 -> NL1B1 , 
  pip INT_X15Y29 NW4E2 -> WW4B2 , 
  pip INT_X15Y30 NL1E1 -> LOGICIN_B34 , 
  pip INT_X16Y21 GFAN0 =- LOGICIN_B35 , 
  pip INT_X16Y21 LOGICIN_B51 -> GFAN0 , 
  pip INT_X16Y21 WL1E1 -> LOGICIN_B33 , 
  pip INT_X16Y21 WL1E1 -> LOGICIN_B51 , 
  pip INT_X17Y21 SS2E2 -> WL1B1 , 
  pip INT_X17Y23 SS4E2 -> SS2B2 , 
  pip INT_X17Y27 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X17Y27 LOGICOUT8 -> LOGICIN_B51 , 
  pip INT_X17Y27 LOGICOUT8 -> NN2B2 , 
  pip INT_X17Y27 LOGICOUT8 -> NW4B2 , 
  pip INT_X17Y27 LOGICOUT8 -> SS4B2 , 
  pip INT_X17Y27 LOGICOUT8 -> WW2B2 , 
  pip INT_X17Y29 NN2E2 -> NN4B2 , 
  pip INT_X17Y33 NN4E2 -> NN4B2 , 
  pip INT_X17Y37 NN4E2 -> NL1B1 , 
  pip INT_X17Y38 NL1E1 -> LOGICIN_B34 , 
  pip INT_X17Y38 NL1E1 -> LOGICIN_B35 , 
  pip INT_X5Y24 SL1E2 -> LOGICIN_B32 , 
  pip INT_X5Y25 SW2E2 -> SL1B2 , 
  pip INT_X6Y26 WW4E3 -> SW2B2 , 
  pip INT_X9Y29 WW2E1 -> NL1B1 , 
  pip INT_X9Y30 NL1E1 -> LOGICIN_B34 , 
  pip INT_X9Y30 NL1E1 -> LOGICIN_B35 , 
  ;
net "data<101>" , 
  outpin "data<102>" CMUX ,
  inpin "Msub_sum10_cy<7>" B5 ,
  inpin "Msub_sum11_cy<7>" B5 ,
  inpin "Msub_sum12_cy<7>" B5 ,
  inpin "Msub_sum3_cy<7>" B6 ,
  inpin "Msub_sum3_cy<7>" BX ,
  inpin "Msub_sum6_cy<7>" B5 ,
  inpin "Msub_sum6_cy<7>" BX ,
  inpin "Msub_sum9_cy<7>" B5 ,
  inpin "Msub_sum9_cy<7>" BX ,
  inpin "data<102>" C2 ,
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B15 -> XX_C2 , 
  pip CLEXL_X17Y27 XX_CMUX -> CLEXL_LOGICOUT7 , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_X11Y25 WW4E1 -> WW2B0 , 
  pip INT_X11Y25 WW4E1 -> WW4B1 , 
  pip INT_X13Y25 WW2E0 -> NN2B1 , 
  pip INT_X13Y27 NN2E1 -> LOGICIN_B41 , 
  pip INT_X15Y25 SW4E0 -> WW2B0 , 
  pip INT_X15Y25 SW4E0 -> WW4B1 , 
  pip INT_X15Y30 WR1E1 -> LOGICIN_B41 , 
  pip INT_X16Y21 SL1E0 -> LOGICIN_B42 , 
  pip INT_X16Y21 SW2E1 -> LOGICIN_B43 , 
  pip INT_X16Y22 SW2E0 -> SL1B0 , 
  pip INT_X16Y30 NW2E0 -> WR1B1 , 
  pip INT_X17Y22 SR1E1 -> SW2B1 , 
  pip INT_X17Y23 SS4E0 -> SR1B1 , 
  pip INT_X17Y23 SS4E0 -> SW2B0 , 
  pip INT_X17Y27 LOGICOUT7 -> LOGICIN_B15 , 
  pip INT_X17Y27 LOGICOUT7 -> NN2B0 , 
  pip INT_X17Y27 LOGICOUT7 -> SS4B0 , 
  pip INT_X17Y27 LOGICOUT7 -> SW4B0 , 
  pip INT_X17Y29 NN2E0 -> NN4B0 , 
  pip INT_X17Y29 NN2E0 -> NW2B0 , 
  pip INT_X17Y33 NN4E0 -> NN4B0 , 
  pip INT_X17Y37 NN4E0 -> NL1B3 , 
  pip INT_X17Y38 FAN_B -> LOGICIN_B41 , 
  pip INT_X17Y38 FAN_B =- LOGICIN_B43 , 
  pip INT_X17Y38 NL1E3 -> FAN_B , 
  pip INT_X4Y24 SW2E0 -> ER1B1 , 
  pip INT_X5Y24 ER1E1 -> LOGICIN_B41 , 
  pip INT_X5Y25 WW2E0 -> SW2B0 , 
  pip INT_X7Y25 WW4E1 -> WW2B0 , 
  pip INT_X9Y25 WW2E0 -> NN4B1 , 
  pip INT_X9Y29 NN4E1 -> NR1B1 , 
  pip INT_X9Y30 NR1E1 -> LOGICIN_B41 , 
  pip INT_X9Y30 NR1E1 -> LOGICIN_B43 , 
  ;
net "data<102>" , 
  outpin "data<102>" DQ ,
  inpin "Msub_sum10_cy<7>" C6 ,
  inpin "Msub_sum11_cy<7>" C4 ,
  inpin "Msub_sum12_cy<7>" C5 ,
  inpin "Msub_sum3_cy<7>" C6 ,
  inpin "Msub_sum3_cy<7>" CX ,
  inpin "Msub_sum6_cy<7>" C5 ,
  inpin "Msub_sum6_cy<7>" CX ,
  inpin "Msub_sum9_cy<7>" C5 ,
  inpin "Msub_sum9_cy<7>" CX ,
  inpin "data<102>" C1 ,
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip CLEXL_X17Y27 XX_DQ -> CLEXL_LOGICOUT11 , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_X10Y30 NW2E_S0 -> WL1B2 , 
  pip INT_X11Y28 WW4E0 -> NN2B0 , 
  pip INT_X11Y28 WW4E0 -> WW4B0 , 
  pip INT_X11Y30 NN2E0 -> NW2B0 , 
  pip INT_X13Y27 SW2E2 -> LOGICIN_B49 , 
  pip INT_X14Y28 SW2E2 -> SW2B2 , 
  pip INT_X15Y28 WW2E_N3 -> WW4B0 , 
  pip INT_X15Y29 NW4E3 -> NL1B2 , 
  pip INT_X15Y29 NW4E3 -> SW2B2 , 
  pip INT_X15Y30 NL1E2 -> LOGICIN_B48 , 
  pip INT_X16Y21 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X16Y21 SL1E3 -> LOGICIN_B50 , 
  pip INT_X16Y21 SL1E3 -> LOGICIN_B61 , 
  pip INT_X16Y22 SW2E3 -> SL1B3 , 
  pip INT_X16Y28 NW2E3 -> NN4B3 , 
  pip INT_X16Y32 NN4E3 -> NN4B3 , 
  pip INT_X16Y36 NN4E3 -> NN2B3 , 
  pip INT_X16Y38 NN2E3 -> EL1B2 , 
  pip INT_X17Y23 SS4E3 -> SW2B3 , 
  pip INT_X17Y27 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X17Y27 LOGICOUT11 -> NW2B3 , 
  pip INT_X17Y27 LOGICOUT11 -> NW4B3 , 
  pip INT_X17Y27 LOGICOUT11 -> SS4B3 , 
  pip INT_X17Y27 LOGICOUT11 -> WW2B3 , 
  pip INT_X17Y38 EL1E2 -> LOGICIN_B13 , 
  pip INT_X17Y38 EL1E2 -> LOGICIN_B49 , 
  pip INT_X17Y38 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X5Y24 SL1E3 -> LOGICIN_B50 , 
  pip INT_X5Y25 SW4E3 -> SL1B3 , 
  pip INT_X7Y27 WW4E_S0 -> SW4B3 , 
  pip INT_X9Y30 WL1E2 -> LOGICIN_B49 , 
  pip INT_X9Y30 WL1E2 -> LOGICIN_B52 , 
  ;
net "data<103>" , 
  outpin "data<102>" DMUX ,
  inpin "Msub_sum10_cy<7>" D6 ,
  inpin "Msub_sum11_cy<7>" D6 ,
  inpin "Msub_sum12_cy<7>" D5 ,
  inpin "Msub_sum3_cy<7>" D5 ,
  inpin "Msub_sum3_cy<7>" DX ,
  inpin "Msub_sum6_cy<7>" D5 ,
  inpin "Msub_sum6_cy<7>" DX ,
  inpin "Msub_sum9_cy<7>" D6 ,
  inpin "Msub_sum9_cy<7>" DX ,
  inpin "data<102>" DX ,
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B28 -> XX_DX , 
  pip CLEXL_X17Y27 XX_DMUX -> CLEXL_LOGICOUT10 , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X10Y26 SW2E1 -> SW4B1 , 
  pip INT_X10Y30 NW2E2 -> WR1B3 , 
  pip INT_X11Y27 WW4E2 -> NN2B2 , 
  pip INT_X11Y27 WW4E2 -> SW2B1 , 
  pip INT_X11Y29 NN2E2 -> NW2B2 , 
  pip INT_X13Y27 WW2E1 -> LOGICIN_B58 , 
  pip INT_X15Y27 WW2E1 -> NE4B2 , 
  pip INT_X15Y27 WW2E1 -> NN4B2 , 
  pip INT_X15Y27 WW2E1 -> WW2B1 , 
  pip INT_X15Y27 WW2E1 -> WW4B2 , 
  pip INT_X15Y30 WR1E3 -> LOGICIN_B59 , 
  pip INT_X15Y31 NN4E2 -> NN4B2 , 
  pip INT_X15Y35 NN4E2 -> NE4B2 , 
  pip INT_X16Y21 FAN_B -> LOGICIN_B58 , 
  pip INT_X16Y21 SR1E2 -> FAN_B , 
  pip INT_X16Y21 SR1E2 -> LOGICIN_B60 , 
  pip INT_X16Y22 SW2E1 -> SR1B2 , 
  pip INT_X16Y30 NW2E2 -> WR1B3 , 
  pip INT_X17Y23 SS4E1 -> SW2B1 , 
  pip INT_X17Y27 LOGICOUT10 -> NL1B0 , 
  pip INT_X17Y27 LOGICOUT10 -> SS4B1 , 
  pip INT_X17Y27 LOGICOUT10 -> WW2B1 , 
  pip INT_X17Y27 NL1E_S0 -> LOGICIN_B28 , 
  pip INT_X17Y29 NE4E2 -> NW2B2 , 
  pip INT_X17Y37 NE4E2 -> NE2B2 , 
  pip INT_X17Y37 NE4E2 -> NR1B2 , 
  pip INT_X17Y38 NR1E2 -> LOGICIN_B58 , 
  pip INT_X17Y38 WR1E3 -> LOGICIN_B60 , 
  pip INT_X18Y38 NE2E2 -> WR1B3 , 
  pip INT_X5Y24 WR1E3 -> LOGICIN_B59 , 
  pip INT_X6Y24 WW2E1 -> WR1B3 , 
  pip INT_X8Y24 SW4E1 -> WW2B1 , 
  pip INT_X9Y30 WR1E3 -> LOGICIN_B59 , 
  pip INT_X9Y30 WR1E3 -> LOGICIN_B60 , 
  ;
net "data<104>" , 
  outpin "data<110>" AQ ,
  inpin "Msub_sum10_cy<11>" A5 ,
  inpin "Msub_sum11_cy<11>" A6 ,
  inpin "Msub_sum12_cy<11>" A5 ,
  inpin "Msub_sum3_cy<11>" A4 ,
  inpin "Msub_sum3_cy<11>" AX ,
  inpin "Msub_sum6_cy<11>" A4 ,
  inpin "Msub_sum6_cy<11>" AX ,
  inpin "Msub_sum9_cy<11>" A4 ,
  inpin "Msub_sum9_cy<11>" AX ,
  inpin "data<102>" D2 ,
  pip CLEXL_X13Y24 XX_AQ -> CLEXL_LOGICOUT2 , 
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip INT_X10Y29 WW4E0 -> NW2B0 , 
  pip INT_X12Y23 SW2E0 -> WW4B1 , 
  pip INT_X13Y24 LOGICOUT2 -> NE2B0 , 
  pip INT_X13Y24 LOGICOUT2 -> SE4B0 , 
  pip INT_X13Y24 LOGICOUT2 -> SW2B0 , 
  pip INT_X13Y28 SR1E1 -> LOGICIN_B33 , 
  pip INT_X13Y29 WR1E1 -> SR1B1 , 
  pip INT_X14Y25 NE2E0 -> NN4B0 , 
  pip INT_X14Y29 NN4E0 -> NE4B0 , 
  pip INT_X14Y29 NN4E0 -> NN4B0 , 
  pip INT_X14Y29 NN4E0 -> SE4B0 , 
  pip INT_X14Y29 NN4E0 -> WR1B1 , 
  pip INT_X14Y29 NN4E0 -> WW4B0 , 
  pip INT_X14Y33 NN4E0 -> NN4B0 , 
  pip INT_X14Y37 NN4E0 -> EE2B0 , 
  pip INT_X14Y37 NN4E0 -> NE4B0 , 
  pip INT_X15Y22 SE4E0 -> EL1B3 , 
  pip INT_X15Y22 SE4E0 -> ER1B1 , 
  pip INT_X15Y31 WR1E1 -> LOGICIN_B34 , 
  pip INT_X16Y22 EL1E3 -> LOGICIN_B32 , 
  pip INT_X16Y22 ER1E1 -> GFAN0 , 
  pip INT_X16Y22 GFAN0 =- LOGICIN_B35 , 
  pip INT_X16Y27 SE4E0 -> EL1B3 , 
  pip INT_X16Y31 NE4E0 -> WR1B1 , 
  pip INT_X16Y37 EE2E0 -> NE2B0 , 
  pip INT_X16Y39 NE4E0 -> EL1B3 , 
  pip INT_X17Y27 EL1E3 -> FAN_B , 
  pip INT_X17Y27 FAN_B -> LOGICIN_B23 , 
  pip INT_X17Y38 NE2E0 -> NR1B0 , 
  pip INT_X17Y39 EL1E3 -> LOGICIN_B32 , 
  pip INT_X17Y39 NR1E0 -> LOGICIN_B35 , 
  pip INT_X5Y25 WR1E2 -> LOGICIN_B33 , 
  pip INT_X6Y25 NW4E1 -> WR1B2 , 
  pip INT_X8Y23 WW4E1 -> NW4B1 , 
  pip INT_X9Y30 NW2E0 -> NL1B3 , 
  pip INT_X9Y31 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X9Y31 NL1E3 -> LOGICIN_B32 , 
  pip INT_X9Y31 NL1E3 -> LOGICIN_B53 , 
  ;
net "data<105>" , 
  outpin "data<110>" AMUX ,
  inpin "Msub_sum10_cy<11>" B5 ,
  inpin "Msub_sum11_cy<11>" B4 ,
  inpin "Msub_sum12_cy<11>" B6 ,
  inpin "Msub_sum3_cy<11>" B6 ,
  inpin "Msub_sum3_cy<11>" BX ,
  inpin "Msub_sum6_cy<11>" B6 ,
  inpin "Msub_sum6_cy<11>" BX ,
  inpin "Msub_sum9_cy<11>" B5 ,
  inpin "Msub_sum9_cy<11>" BX ,
  inpin "data<110>" AX ,
  pip CLEXL_X13Y24 CLEXL_LOGICIN_B6 -> XX_AX , 
  pip CLEXL_X13Y24 XX_AMUX -> CLEXL_LOGICOUT1 , 
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_X13Y24 LOGICOUT1 -> NE4B2 , 
  pip INT_X13Y24 LOGICOUT1 -> NN2B2 , 
  pip INT_X13Y24 LOGICOUT1 -> SE2B2 , 
  pip INT_X13Y24 LOGICOUT1 -> SR1B3 , 
  pip INT_X13Y24 LOGICOUT1 -> WW4B2 , 
  pip INT_X13Y24 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X13Y26 NN2E2 -> NL1B1 , 
  pip INT_X13Y27 NL1E1 -> NL1B0 , 
  pip INT_X13Y28 NL1E0 -> LOGICIN_B42 , 
  pip INT_X14Y22 SL1E2 -> ER1B3 , 
  pip INT_X14Y23 SE2E2 -> EL1B1 , 
  pip INT_X14Y23 SE2E2 -> SL1B2 , 
  pip INT_X15Y22 ER1E3 -> ER1B0 , 
  pip INT_X15Y23 EL1E1 -> SE2B1 , 
  pip INT_X15Y26 NE4E2 -> NN4B2 , 
  pip INT_X15Y30 NN4E2 -> EE4B2 , 
  pip INT_X15Y30 NN4E2 -> NE2B2 , 
  pip INT_X15Y30 NN4E2 -> NR1B2 , 
  pip INT_X15Y31 NR1E2 -> LOGICIN_B40 , 
  pip INT_X16Y22 ER1E0 -> LOGICIN_B42 , 
  pip INT_X16Y22 SE2E1 -> LOGICIN_B43 , 
  pip INT_X16Y31 NE2E2 -> NN4B2 , 
  pip INT_X16Y35 NN4E2 -> NN2B2 , 
  pip INT_X16Y37 NN2E2 -> NL1B1 , 
  pip INT_X16Y38 NL1E1 -> NE2B1 , 
  pip INT_X17Y39 NE2E1 -> LOGICIN_B43 , 
  pip INT_X17Y39 WL1E0 -> LOGICIN_B42 , 
  pip INT_X18Y39 NW2E2 -> WL1B0 , 
  pip INT_X19Y30 EE4E2 -> NN4B2 , 
  pip INT_X19Y34 NN4E2 -> NN4B2 , 
  pip INT_X19Y38 NN4E2 -> NW2B2 , 
  pip INT_X5Y24 WW4E2 -> NL1B1 , 
  pip INT_X5Y25 NL1E1 -> LOGICIN_B41 , 
  pip INT_X9Y24 WW4E2 -> NN4B2 , 
  pip INT_X9Y24 WW4E2 -> WW4B2 , 
  pip INT_X9Y28 NN4E2 -> NN2B2 , 
  pip INT_X9Y30 NN2E2 -> NL1B1 , 
  pip INT_X9Y31 NL1E1 -> LOGICIN_B41 , 
  pip INT_X9Y31 NL1E1 -> LOGICIN_B43 , 
  ;
net "data<106>" , 
  outpin "data<110>" BQ ,
  inpin "Msub_sum10_cy<11>" C4 ,
  inpin "Msub_sum11_cy<11>" C6 ,
  inpin "Msub_sum12_cy<11>" C4 ,
  inpin "Msub_sum3_cy<11>" C3 ,
  inpin "Msub_sum3_cy<11>" CX ,
  inpin "Msub_sum6_cy<11>" C3 ,
  inpin "Msub_sum6_cy<11>" CX ,
  inpin "Msub_sum9_cy<11>" C5 ,
  inpin "Msub_sum9_cy<11>" CX ,
  inpin "data<110>" A1 ,
  pip CLEXL_X13Y24 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X13Y24 XX_BQ -> CLEXL_LOGICOUT5 , 
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B47 -> M_C3 , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip INT_X10Y31 NW2E1 -> WL1B3 , 
  pip INT_X10Y31 NW2E1 -> WR1B2 , 
  pip INT_X11Y30 NW4E1 -> NW2B1 , 
  pip INT_X13Y24 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X13Y24 LOGICOUT5 -> NE2B1 , 
  pip INT_X13Y24 LOGICOUT5 -> NN2B1 , 
  pip INT_X13Y24 LOGICOUT5 -> SE4B1 , 
  pip INT_X13Y24 LOGICOUT5 -> WW4B1 , 
  pip INT_X13Y26 NN2E1 -> NN2B1 , 
  pip INT_X13Y28 NN2E1 -> LOGICIN_B48 , 
  pip INT_X13Y28 NN2E1 -> NW4B1 , 
  pip INT_X14Y25 NE2E1 -> NN4B1 , 
  pip INT_X14Y29 NN4E1 -> NN4B1 , 
  pip INT_X14Y29 NN4E1 -> NR1B1 , 
  pip INT_X14Y30 NR1E1 -> NL1B0 , 
  pip INT_X14Y31 NL1E0 -> EL1B3 , 
  pip INT_X14Y33 NN4E1 -> NN4B1 , 
  pip INT_X14Y37 NN4E1 -> NE4B1 , 
  pip INT_X14Y37 NN4E1 -> NN4B1 , 
  pip INT_X14Y41 NN4E1 -> SE4B1 , 
  pip INT_X15Y22 SE4E1 -> EL1B0 , 
  pip INT_X15Y22 SE4E1 -> ER1B2 , 
  pip INT_X15Y31 EL1E3 -> LOGICIN_B50 , 
  pip INT_X16Y22 EL1E0 -> LOGICIN_B47 , 
  pip INT_X16Y22 ER1E2 -> LOGICIN_B52 , 
  pip INT_X16Y39 NE4E1 -> EL1B0 , 
  pip INT_X16Y39 SE4E1 -> ER1B2 , 
  pip INT_X17Y39 EL1E0 -> LOGICIN_B47 , 
  pip INT_X17Y39 ER1E2 -> LOGICIN_B52 , 
  pip INT_X5Y25 WR1E1 -> LOGICIN_B48 , 
  pip INT_X6Y25 WL1E_N3 -> WR1B1 , 
  pip INT_X7Y24 WW2E0 -> WL1B3 , 
  pip INT_X9Y24 WW4E1 -> WW2B0 , 
  pip INT_X9Y31 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X9Y31 WL1E3 -> LOGICIN_B61 , 
  pip INT_X9Y31 WR1E2 -> LOGICIN_B49 , 
  ;
net "data<107>" , 
  outpin "data<110>" BMUX ,
  inpin "Msub_sum10_cy<11>" D3 ,
  inpin "Msub_sum11_cy<11>" D6 ,
  inpin "Msub_sum12_cy<11>" D5 ,
  inpin "Msub_sum3_cy<11>" D4 ,
  inpin "Msub_sum3_cy<11>" DX ,
  inpin "Msub_sum6_cy<11>" D6 ,
  inpin "Msub_sum6_cy<11>" DX ,
  inpin "Msub_sum9_cy<11>" D5 ,
  inpin "Msub_sum9_cy<11>" DX ,
  inpin "data<110>" BX ,
  pip CLEXL_X13Y24 CLEXL_LOGICIN_B13 -> XX_BX , 
  pip CLEXL_X13Y24 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip INT_X11Y25 WW2E_N3 -> NN2B0 , 
  pip INT_X11Y25 WW2E_N3 -> WW4B0 , 
  pip INT_X11Y27 NN2E0 -> NW4B0 , 
  pip INT_X12Y24 SR1E0 -> ER1B1 , 
  pip INT_X12Y25 WR1E_S0 -> SR1B0 , 
  pip INT_X13Y24 ER1E1 -> LOGICIN_B13 , 
  pip INT_X13Y24 LOGICOUT4 -> NE4B3 , 
  pip INT_X13Y24 LOGICOUT4 -> NN2B3 , 
  pip INT_X13Y24 LOGICOUT4 -> SE4B3 , 
  pip INT_X13Y24 LOGICOUT4 -> WW2B3 , 
  pip INT_X13Y26 NN2E3 -> NL1B2 , 
  pip INT_X13Y26 NN2E3 -> WR1B0 , 
  pip INT_X13Y27 NL1E2 -> NR1B2 , 
  pip INT_X13Y28 NR1E2 -> LOGICIN_B58 , 
  pip INT_X15Y22 SE4E3 -> SE2B3 , 
  pip INT_X15Y26 NE4E3 -> NN4B3 , 
  pip INT_X15Y30 NN4E3 -> NE4B3 , 
  pip INT_X15Y30 NN4E3 -> NR1B3 , 
  pip INT_X15Y31 NR1E3 -> LOGICIN_B59 , 
  pip INT_X16Y21 SE2E3 -> NR1B3 , 
  pip INT_X16Y22 FAN_B -> LOGICIN_B57 , 
  pip INT_X16Y22 NR1E3 -> FAN_B , 
  pip INT_X16Y22 NR1E3 -> LOGICIN_B60 , 
  pip INT_X17Y32 NE4E3 -> NN4B3 , 
  pip INT_X17Y36 NN4E3 -> NN2B3 , 
  pip INT_X17Y38 NN2E3 -> NR1B3 , 
  pip INT_X17Y39 NR1E3 -> LOGICIN_B59 , 
  pip INT_X17Y39 NR1E3 -> LOGICIN_B60 , 
  pip INT_X5Y25 WW2E_N3 -> LOGICIN_B56 , 
  pip INT_X7Y24 WW4E_S0 -> WW2B3 , 
  pip INT_X9Y29 NW4E0 -> NL1B3 , 
  pip INT_X9Y30 NL1E3 -> NL1B2 , 
  pip INT_X9Y31 LOGICIN21 -> LOGICIN_B60 , 
  pip INT_X9Y31 LOGICIN_B21 -> LOGICIN21 , 
  pip INT_X9Y31 NL1E2 -> LOGICIN_B21 , 
  pip INT_X9Y31 NL1E2 -> LOGICIN_B58 , 
  ;
net "data<108>" , 
  outpin "data<110>" CQ ,
  inpin "Msub_sum10_cy<15>" A6 ,
  inpin "Msub_sum11_cy<15>" A6 ,
  inpin "Msub_sum12_cy<15>" A4 ,
  inpin "Msub_sum3_cy<15>" A6 ,
  inpin "Msub_sum3_cy<15>" AX ,
  inpin "Msub_sum6_cy<15>" A6 ,
  inpin "Msub_sum6_cy<15>" AX ,
  inpin "Msub_sum9_cy<15>" A6 ,
  inpin "Msub_sum9_cy<15>" AX ,
  inpin "data<110>" B1 ,
  pip CLEXL_X13Y24 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXL_X13Y24 XX_CQ -> CLEXL_LOGICOUT8 , 
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip INT_X11Y26 NW4E2 -> NN2B2 , 
  pip INT_X11Y28 NN2E2 -> NW4B2 , 
  pip INT_X13Y24 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X13Y24 LOGICOUT8 -> LOGICIN_B51 , 
  pip INT_X13Y24 LOGICOUT8 -> NE2B2 , 
  pip INT_X13Y24 LOGICOUT8 -> NW4B2 , 
  pip INT_X13Y24 LOGICOUT8 -> SE4B2 , 
  pip INT_X13Y24 LOGICOUT8 -> WW2B2 , 
  pip INT_X13Y29 WR1E3 -> LOGICIN_B32 , 
  pip INT_X14Y25 NE2E2 -> NN4B2 , 
  pip INT_X14Y29 NN4E2 -> NN2B2 , 
  pip INT_X14Y29 NN4E2 -> NN4B2 , 
  pip INT_X14Y29 NN4E2 -> WR1B3 , 
  pip INT_X14Y31 NN2E2 -> NR1B2 , 
  pip INT_X14Y32 NR1E2 -> EL1B1 , 
  pip INT_X14Y33 NN4E2 -> NE4B2 , 
  pip INT_X15Y22 SE4E2 -> NR1B2 , 
  pip INT_X15Y23 NR1E2 -> EL1B1 , 
  pip INT_X15Y32 EL1E1 -> LOGICIN_B34 , 
  pip INT_X16Y23 EL1E1 -> LOGICIN_B34 , 
  pip INT_X16Y23 EL1E1 -> LOGICIN_B35 , 
  pip INT_X16Y35 NE4E2 -> NN4B2 , 
  pip INT_X16Y39 NN4E2 -> NR1B2 , 
  pip INT_X16Y40 NR1E2 -> EL1B1 , 
  pip INT_X17Y40 EL1E1 -> LOGICIN_B34 , 
  pip INT_X17Y40 EL1E1 -> LOGICIN_B35 , 
  pip INT_X5Y24 WW4E3 -> NL1B2 , 
  pip INT_X5Y25 NL1E2 -> NL1B1 , 
  pip INT_X5Y26 NL1E1 -> LOGICIN_B34 , 
  pip INT_X9Y24 WW2E2 -> WW4B3 , 
  pip INT_X9Y30 NW4E2 -> NN2B2 , 
  pip INT_X9Y32 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X9Y32 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X9Y32 NN2E2 -> LOGICIN_B53 , 
  pip IOI_INT_X11Y24 WW2E2 -> WW2B2 , 
  ;
net "data<109>" , 
  outpin "data<110>" CMUX ,
  inpin "Msub_sum10_cy<15>" B5 ,
  inpin "Msub_sum11_cy<15>" B5 ,
  inpin "Msub_sum12_cy<15>" B6 ,
  inpin "Msub_sum3_cy<15>" B5 ,
  inpin "Msub_sum3_cy<15>" BX ,
  inpin "Msub_sum6_cy<15>" B5 ,
  inpin "Msub_sum6_cy<15>" BX ,
  inpin "Msub_sum9_cy<15>" B5 ,
  inpin "Msub_sum9_cy<15>" BX ,
  inpin "data<110>" CX ,
  pip CLEXL_X13Y24 CLEXL_LOGICIN_B21 -> XX_CX , 
  pip CLEXL_X13Y24 XX_CMUX -> CLEXL_LOGICOUT7 , 
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_X13Y24 GFAN1 -> LOGICIN_B21 , 
  pip INT_X13Y24 LOGICIN_B35 -> GFAN1 , 
  pip INT_X13Y24 LOGICOUT7 -> EE2B0 , 
  pip INT_X13Y24 LOGICOUT7 -> EE4B0 , 
  pip INT_X13Y24 LOGICOUT7 -> ER1B1 , 
  pip INT_X13Y24 LOGICOUT7 -> LOGICIN_B35 , 
  pip INT_X13Y24 LOGICOUT7 -> WW4B0 , 
  pip INT_X13Y29 WL1E0 -> LOGICIN_B42 , 
  pip INT_X14Y24 ER1E1 -> NE2B1 , 
  pip INT_X14Y29 WR1E2 -> WL1B0 , 
  pip INT_X15Y23 SL1E0 -> ER1B1 , 
  pip INT_X15Y24 EE2E0 -> SL1B0 , 
  pip INT_X15Y25 NE2E1 -> NN4B1 , 
  pip INT_X15Y29 NN4E1 -> NN2B1 , 
  pip INT_X15Y29 NN4E1 -> NN4B1 , 
  pip INT_X15Y29 NN4E1 -> WR1B2 , 
  pip INT_X15Y31 NN2E1 -> NR1B1 , 
  pip INT_X15Y32 NR1E1 -> LOGICIN_B41 , 
  pip INT_X15Y33 NN4E1 -> NN4B1 , 
  pip INT_X15Y37 NN4E1 -> NN2B1 , 
  pip INT_X15Y39 NN2E1 -> NR1B1 , 
  pip INT_X15Y40 NR1E1 -> EE2B1 , 
  pip INT_X16Y23 ER1E1 -> LOGICIN_B41 , 
  pip INT_X16Y23 ER1E1 -> LOGICIN_B43 , 
  pip INT_X17Y24 EE4E0 -> NE4B0 , 
  pip INT_X17Y36 NW4E0 -> NN2B0 , 
  pip INT_X17Y38 NN2E0 -> NN2B0 , 
  pip INT_X17Y40 EE2E1 -> LOGICIN_B43 , 
  pip INT_X17Y40 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X17Y40 NN2E0 -> LOGICIN_B6 , 
  pip INT_X19Y26 NE4E0 -> NN4B0 , 
  pip INT_X19Y30 NN4E0 -> NN4B0 , 
  pip INT_X19Y34 NN4E0 -> NW4B0 , 
  pip INT_X5Y26 SR1E0 -> LOGICIN_B41 , 
  pip INT_X5Y27 NW4E_S0 -> SR1B0 , 
  pip INT_X7Y26 NW4E0 -> NW4B0 , 
  pip INT_X9Y24 WW4E0 -> NN2B0 , 
  pip INT_X9Y24 WW4E0 -> NW4B0 , 
  pip INT_X9Y26 NN2E0 -> NN4B0 , 
  pip INT_X9Y30 NN4E0 -> NR1B0 , 
  pip INT_X9Y31 NR1E0 -> NL1B3 , 
  pip INT_X9Y32 FAN_B -> LOGICIN_B41 , 
  pip INT_X9Y32 FAN_B =- LOGICIN_B43 , 
  pip INT_X9Y32 NL1E3 -> FAN_B , 
  ;
net "data<10>" , 
  outpin "data<14>" BQ ,
  inpin "Msub_sum10_cy<11>" C6 ,
  inpin "Msub_sum10_cy<11>" CX ,
  inpin "Msub_sum1_cy<11>" C6 ,
  inpin "Msub_sum2_cy<11>" C6 ,
  inpin "Msub_sum3_cy<11>" C5 ,
  inpin "Msub_sum4_cy<11>" C5 ,
  inpin "Msub_sum4_cy<11>" CX ,
  inpin "Msub_sum7_cy<11>" C6 ,
  inpin "Msub_sum7_cy<11>" CX ,
  inpin "data<14>" A1 ,
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X5Y15 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip CLEXM_X5Y15 X_BQ -> CLEXM_LOGICOUT5 , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B52 -> M_CX , 
  pip INT_X11Y15 EE4E1 -> SE2B1 , 
  pip INT_X11Y21 NE4E1 -> EE4B1 , 
  pip INT_X12Y14 SE2E1 -> ER1B2 , 
  pip INT_X13Y14 ER1E2 -> LOGICIN_B49 , 
  pip INT_X13Y14 ER1E2 -> LOGICIN_B52 , 
  pip INT_X15Y21 EE4E1 -> ER1B2 , 
  pip INT_X16Y21 ER1E2 -> NR1B2 , 
  pip INT_X16Y22 NR1E2 -> LOGICIN_B49 , 
  pip INT_X4Y16 NW2E1 -> NN4B1 , 
  pip INT_X4Y20 NN4E1 -> NE4B1 , 
  pip INT_X4Y20 NN4E1 -> NN4B1 , 
  pip INT_X4Y24 NN4E1 -> NL1B0 , 
  pip INT_X4Y24 NN4E1 -> NN4B1 , 
  pip INT_X4Y25 NL1E0 -> EL1B3 , 
  pip INT_X4Y28 NN4E1 -> NN2B1 , 
  pip INT_X4Y28 NN4E1 -> NN4B1 , 
  pip INT_X4Y30 NN2E1 -> NN4B1 , 
  pip INT_X4Y32 NN4E1 -> NN4B1 , 
  pip INT_X4Y34 NN4E1 -> NL1B0 , 
  pip INT_X4Y35 NL1E0 -> EL1B3 , 
  pip INT_X4Y36 NN4E1 -> NN4B1 , 
  pip INT_X4Y40 NN4E1 -> NE4B1 , 
  pip INT_X5Y15 LOGICOUT5 -> EE2B1 , 
  pip INT_X5Y15 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X5Y15 LOGICOUT5 -> NE4B1 , 
  pip INT_X5Y15 LOGICOUT5 -> NW2B1 , 
  pip INT_X5Y25 EL1E3 -> LOGICIN_B50 , 
  pip INT_X5Y25 EL1E3 -> LOGICIN_B52 , 
  pip INT_X5Y35 EL1E3 -> LOGICIN_B50 , 
  pip INT_X6Y22 NE4E1 -> EL1B0 , 
  pip INT_X6Y42 NE4E1 -> NL1B0 , 
  pip INT_X6Y43 NL1E0 -> EL1B3 , 
  pip INT_X7Y15 EE2E1 -> EE4B1 , 
  pip INT_X7Y17 NE4E1 -> NE4B1 , 
  pip INT_X7Y22 EL1E0 -> EL1B3 , 
  pip INT_X7Y43 EL1E3 -> LOGICIN_B50 , 
  pip INT_X8Y22 EL1E3 -> LOGICIN_B50 , 
  pip INT_X8Y22 EL1E3 -> LOGICIN_B52 , 
  pip INT_X9Y19 NE4E1 -> NE4B1 , 
  ;
net "data<110>" , 
  outpin "data<110>" DQ ,
  inpin "Msub_sum10_cy<15>" C4 ,
  inpin "Msub_sum11_cy<15>" C5 ,
  inpin "Msub_sum12_cy<15>" C6 ,
  inpin "Msub_sum3_cy<15>" C5 ,
  inpin "Msub_sum3_cy<15>" CX ,
  inpin "Msub_sum6_cy<15>" C5 ,
  inpin "Msub_sum6_cy<15>" CX ,
  inpin "Msub_sum9_cy<15>" C5 ,
  inpin "Msub_sum9_cy<15>" CX ,
  inpin "data<110>" C1 ,
  pip CLEXL_X13Y24 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip CLEXL_X13Y24 XX_DQ -> CLEXL_LOGICOUT11 , 
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip INT_X10Y27 NW2E3 -> NN4B3 , 
  pip INT_X10Y31 NN4E3 -> NW2B3 , 
  pip INT_X11Y26 NW4E3 -> NN2B3 , 
  pip INT_X11Y26 NW4E3 -> NW2B3 , 
  pip INT_X11Y26 NW4E3 -> WW4B3 , 
  pip INT_X11Y28 NN2E3 -> EE2B3 , 
  pip INT_X13Y24 LOGICOUT11 -> EE2B3 , 
  pip INT_X13Y24 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X13Y24 LOGICOUT11 -> NE2B3 , 
  pip INT_X13Y24 LOGICOUT11 -> NW4B3 , 
  pip INT_X13Y28 EE2E3 -> NR1B3 , 
  pip INT_X13Y29 NR1E3 -> LOGICIN_B50 , 
  pip INT_X14Y25 NE2E3 -> NN4B3 , 
  pip INT_X14Y29 NN4E3 -> NE4B3 , 
  pip INT_X14Y29 NN4E3 -> NN4B3 , 
  pip INT_X14Y33 NN4E3 -> NE4B3 , 
  pip INT_X15Y24 EE2E3 -> EL1B2 , 
  pip INT_X15Y32 NW2E3 -> LOGICIN_B49 , 
  pip INT_X16Y23 SL1E2 -> LOGICIN_B49 , 
  pip INT_X16Y23 SL1E2 -> LOGICIN_B52 , 
  pip INT_X16Y24 EL1E2 -> SL1B2 , 
  pip INT_X16Y31 NE4E3 -> NW2B3 , 
  pip INT_X16Y35 NE4E3 -> NN4B3 , 
  pip INT_X16Y39 NN4E3 -> NE2B3 , 
  pip INT_X16Y39 NN4E3 -> NR1B3 , 
  pip INT_X16Y40 NR1E3 -> EL1B2 , 
  pip INT_X17Y40 EL1E2 -> LOGICIN_B49 , 
  pip INT_X17Y40 NE2E3 -> LOGICIN_B52 , 
  pip INT_X5Y26 WR1E1 -> LOGICIN_B48 , 
  pip INT_X6Y26 WR1E0 -> WR1B1 , 
  pip INT_X7Y26 WW4E3 -> WR1B0 , 
  pip INT_X9Y32 NW2E3 -> LOGICIN_B49 , 
  pip INT_X9Y32 NW2E3 -> LOGICIN_B52 , 
  ;
net "data<111>" , 
  outpin "data<110>" DMUX ,
  inpin "Msub_sum10_cy<15>" D3 ,
  inpin "Msub_sum11_cy<15>" D6 ,
  inpin "Msub_sum12_cy<15>" D4 ,
  inpin "Msub_sum3_cy<15>" D6 ,
  inpin "Msub_sum3_cy<15>" DX ,
  inpin "Msub_sum6_cy<15>" D6 ,
  inpin "Msub_sum6_cy<15>" DX ,
  inpin "Msub_sum9_cy<15>" D3 ,
  inpin "Msub_sum9_cy<15>" DX ,
  inpin "data<110>" DX ,
  pip CLEXL_X13Y24 CLEXL_LOGICIN_B28 -> XX_DX , 
  pip CLEXL_X13Y24 XX_DMUX -> CLEXL_LOGICOUT10 , 
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip INT_X10Y27 WL1E_N3 -> NN2B0 , 
  pip INT_X10Y29 NN2E0 -> NN2B0 , 
  pip INT_X10Y31 NN2E0 -> NW2B0 , 
  pip INT_X10Y32 NW2E1 -> WL1B3 , 
  pip INT_X11Y26 NW4E1 -> NE4B1 , 
  pip INT_X11Y26 NW4E1 -> NN4B1 , 
  pip INT_X11Y26 NW4E1 -> WL1B3 , 
  pip INT_X11Y26 NW4E1 -> WW4B1 , 
  pip INT_X11Y30 NN4E1 -> NR1B1 , 
  pip INT_X11Y31 NR1E1 -> NW2B1 , 
  pip INT_X13Y24 LOGICOUT10 -> EE2B1 , 
  pip INT_X13Y24 LOGICOUT10 -> EE4B1 , 
  pip INT_X13Y24 LOGICOUT10 -> ER1B2 , 
  pip INT_X13Y24 LOGICOUT10 -> NL1B0 , 
  pip INT_X13Y24 LOGICOUT10 -> NW4B1 , 
  pip INT_X13Y24 NL1E_S0 -> LOGICIN_B28 , 
  pip INT_X13Y28 NE4E1 -> NR1B1 , 
  pip INT_X13Y29 NR1E1 -> LOGICIN_B57 , 
  pip INT_X14Y24 ER1E2 -> ER1B3 , 
  pip INT_X15Y23 SL1E1 -> ER1B2 , 
  pip INT_X15Y24 EE2E1 -> SL1B1 , 
  pip INT_X15Y24 ER1E3 -> SE2B3 , 
  pip INT_X15Y30 NW4E1 -> NL1B0 , 
  pip INT_X15Y31 NL1E0 -> NL1B3 , 
  pip INT_X15Y32 NL1E3 -> LOGICIN_B59 , 
  pip INT_X15Y36 NW4E1 -> NN4B1 , 
  pip INT_X15Y40 NN4E1 -> EL1B0 , 
  pip INT_X16Y23 ER1E2 -> LOGICIN_B59 , 
  pip INT_X16Y23 SE2E3 -> LOGICIN_B60 , 
  pip INT_X16Y40 EL1E0 -> EL1B3 , 
  pip INT_X17Y24 EE4E1 -> NN4B1 , 
  pip INT_X17Y28 NN4E1 -> NL1B0 , 
  pip INT_X17Y28 NN4E1 -> NN2B1 , 
  pip INT_X17Y28 NN4E1 -> NW4B1 , 
  pip INT_X17Y29 NL1E0 -> NN2B0 , 
  pip INT_X17Y30 NN2E1 -> NN4B1 , 
  pip INT_X17Y31 NN2E0 -> NN2B0 , 
  pip INT_X17Y33 NN2E0 -> NN2B0 , 
  pip INT_X17Y34 NN4E1 -> NW4B1 , 
  pip INT_X17Y35 NN2E0 -> NN4B0 , 
  pip INT_X17Y39 NN4E0 -> NL1B3 , 
  pip INT_X17Y40 EL1E3 -> LOGICIN_B59 , 
  pip INT_X17Y40 NL1E3 -> LOGICIN_B60 , 
  pip INT_X5Y26 SW2E_N3 -> LOGICIN_B56 , 
  pip INT_X6Y26 WL1E3 -> SW2B3 , 
  pip INT_X7Y26 WW4E1 -> WL1B3 , 
  pip INT_X9Y32 NW2E0 -> LOGICIN_B56 , 
  pip INT_X9Y32 WL1E3 -> LOGICIN_B60 , 
  ;
net "data<112>" , 
  outpin "data<118>" AQ ,
  inpin "Msub_sum10_cy<19>" A5 ,
  inpin "Msub_sum11_cy<19>" A3 ,
  inpin "Msub_sum12_cy<19>" A6 ,
  inpin "Msub_sum3_cy<19>" A5 ,
  inpin "Msub_sum3_cy<19>" AX ,
  inpin "Msub_sum6_cy<19>" A5 ,
  inpin "Msub_sum6_cy<19>" AX ,
  inpin "Msub_sum9_cy<19>" A5 ,
  inpin "Msub_sum9_cy<19>" AX ,
  inpin "data<110>" D3 ,
  pip CLEXL_X13Y24 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip CLEXL_X17Y32 XX_AQ -> CLEXL_LOGICOUT2 , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip INT_X10Y32 NW2E_S0 -> WL1B2 , 
  pip INT_X10Y33 NW2E0 -> WR1B1 , 
  pip INT_X11Y31 WW2E3 -> SW4B3 , 
  pip INT_X11Y32 WW2E_N3 -> NW2B0 , 
  pip INT_X13Y24 WW2E0 -> LOGICIN_B24 , 
  pip INT_X13Y30 SR1E0 -> LOGICIN_B34 , 
  pip INT_X13Y31 WW4E_S0 -> SR1B0 , 
  pip INT_X13Y31 WW4E_S0 -> WW2B3 , 
  pip INT_X15Y24 SS4E0 -> ER1B1 , 
  pip INT_X15Y24 SS4E0 -> WW2B0 , 
  pip INT_X15Y28 SS4E0 -> SS4B0 , 
  pip INT_X15Y32 WW2E0 -> NN2B1 , 
  pip INT_X15Y32 WW2E0 -> SS4B0 , 
  pip INT_X15Y33 NW2E_S0 -> LOGICIN_B31 , 
  pip INT_X15Y34 NN2E1 -> NN4B1 , 
  pip INT_X15Y38 NN4E1 -> NE4B1 , 
  pip INT_X16Y24 ER1E1 -> GFAN0 , 
  pip INT_X16Y24 ER1E1 -> LOGICIN_B33 , 
  pip INT_X16Y24 GFAN0 =- LOGICIN_B35 , 
  pip INT_X16Y33 WL1E_N3 -> NW2B0 , 
  pip INT_X17Y32 LOGICOUT2 -> WL1B3 , 
  pip INT_X17Y32 LOGICOUT2 -> WW2B0 , 
  pip INT_X17Y32 LOGICOUT2 -> WW4B0 , 
  pip INT_X17Y40 NE4E1 -> NR1B1 , 
  pip INT_X17Y41 GFAN0 =- LOGICIN_B35 , 
  pip INT_X17Y41 NR1E1 -> GFAN0 , 
  pip INT_X17Y41 NR1E1 -> LOGICIN_B33 , 
  pip INT_X5Y27 SR1E1 -> LOGICIN_B33 , 
  pip INT_X5Y28 SR1E0 -> SR1B1 , 
  pip INT_X5Y29 WW4E_S0 -> SR1B0 , 
  pip INT_X9Y30 SW4E_N3 -> WW4B0 , 
  pip INT_X9Y32 WL1E2 -> NL1B2 , 
  pip INT_X9Y33 NL1E2 -> LOGICIN_B33 , 
  pip INT_X9Y33 WR1E1 -> LOGICIN_B35 , 
  ;
net "data<113>" , 
  outpin "data<118>" AMUX ,
  inpin "Msub_sum10_cy<19>" B6 ,
  inpin "Msub_sum11_cy<19>" B6 ,
  inpin "Msub_sum12_cy<19>" B6 ,
  inpin "Msub_sum3_cy<19>" B6 ,
  inpin "Msub_sum3_cy<19>" BX ,
  inpin "Msub_sum6_cy<19>" B4 ,
  inpin "Msub_sum6_cy<19>" BX ,
  inpin "Msub_sum9_cy<19>" B5 ,
  inpin "Msub_sum9_cy<19>" BX ,
  inpin "data<118>" AX ,
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X17Y32 CLEXL_LOGICIN_B6 -> XX_AX , 
  pip CLEXL_X17Y32 XX_AMUX -> CLEXL_LOGICOUT1 , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip INT_X10Y27 SW4E2 -> WW4B3 , 
  pip INT_X10Y33 NW2E3 -> WL1B1 , 
  pip INT_X11Y32 NW4E3 -> NW2B3 , 
  pip INT_X12Y29 SW2E2 -> SW4B2 , 
  pip INT_X13Y30 SR1E_N3 -> LOGICIN_B42 , 
  pip INT_X13Y30 WW4E3 -> NW4B3 , 
  pip INT_X13Y30 WW4E3 -> SR1B3 , 
  pip INT_X13Y30 WW4E3 -> SW2B2 , 
  pip INT_X15Y33 WL1E0 -> LOGICIN_B42 , 
  pip INT_X15Y38 NW2E2 -> NE4B2 , 
  pip INT_X16Y24 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X16Y24 WL1E1 -> LOGICIN_B43 , 
  pip INT_X16Y24 WL1E1 -> LOGICIN_B51 , 
  pip INT_X16Y33 NW2E2 -> NN4B2 , 
  pip INT_X16Y33 NW2E2 -> WL1B0 , 
  pip INT_X16Y37 NN4E2 -> NW2B2 , 
  pip INT_X17Y24 SS4E2 -> WL1B1 , 
  pip INT_X17Y28 SS4E2 -> SS4B2 , 
  pip INT_X17Y30 SS2E2 -> WW4B3 , 
  pip INT_X17Y32 LOGICOUT1 -> NW2B2 , 
  pip INT_X17Y32 LOGICOUT1 -> SR1B3 , 
  pip INT_X17Y32 LOGICOUT1 -> SS2B2 , 
  pip INT_X17Y32 LOGICOUT1 -> SS4B2 , 
  pip INT_X17Y32 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X17Y40 NE4E2 -> NL1B1 , 
  pip INT_X17Y40 NE4E2 -> NR1B2 , 
  pip INT_X17Y41 NL1E1 -> LOGICIN_B43 , 
  pip INT_X17Y41 NR1E2 -> LOGICIN_B40 , 
  pip INT_X5Y27 WR1E0 -> LOGICIN_B42 , 
  pip INT_X6Y27 WW4E3 -> WR1B0 , 
  pip INT_X9Y33 WL1E1 -> LOGICIN_B41 , 
  pip INT_X9Y33 WL1E1 -> LOGICIN_B43 , 
  ;
net "data<114>" , 
  outpin "data<118>" BQ ,
  inpin "Msub_sum10_cy<19>" C6 ,
  inpin "Msub_sum11_cy<19>" C5 ,
  inpin "Msub_sum12_cy<19>" C6 ,
  inpin "Msub_sum3_cy<19>" C4 ,
  inpin "Msub_sum3_cy<19>" CX ,
  inpin "Msub_sum6_cy<19>" C4 ,
  inpin "Msub_sum6_cy<19>" CX ,
  inpin "Msub_sum9_cy<19>" C5 ,
  inpin "Msub_sum9_cy<19>" CX ,
  inpin "data<118>" A1 ,
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X17Y32 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X17Y32 XX_BQ -> CLEXL_LOGICOUT5 , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_X10Y27 SW4E1 -> WW4B2 , 
  pip INT_X10Y33 WW2E0 -> WR1B2 , 
  pip INT_X12Y29 SW2E1 -> SW4B1 , 
  pip INT_X12Y33 WW4E1 -> WW2B0 , 
  pip INT_X13Y30 WL1E3 -> LOGICIN_B50 , 
  pip INT_X13Y30 WW4E2 -> SW2B1 , 
  pip INT_X14Y30 WL1E0 -> WL1B3 , 
  pip INT_X15Y30 SW4E1 -> WL1B0 , 
  pip INT_X15Y33 WR1E2 -> LOGICIN_B49 , 
  pip INT_X16Y24 SL1E1 -> LOGICIN_B48 , 
  pip INT_X16Y24 SR1E2 -> LOGICIN_B52 , 
  pip INT_X16Y25 SW2E1 -> SL1B1 , 
  pip INT_X16Y25 SW2E1 -> SR1B2 , 
  pip INT_X16Y33 NW2E1 -> WR1B2 , 
  pip INT_X16Y33 NW2E1 -> WW4B1 , 
  pip INT_X17Y26 SS4E1 -> SW2B1 , 
  pip INT_X17Y30 SS2E1 -> SS4B1 , 
  pip INT_X17Y30 SS2E1 -> WW4B2 , 
  pip INT_X17Y32 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X17Y32 LOGICOUT5 -> NR1B1 , 
  pip INT_X17Y32 LOGICOUT5 -> NW2B1 , 
  pip INT_X17Y32 LOGICOUT5 -> SS2B1 , 
  pip INT_X17Y32 LOGICOUT5 -> SW4B1 , 
  pip INT_X17Y33 NR1E1 -> NN2B1 , 
  pip INT_X17Y35 NN2E1 -> NN4B1 , 
  pip INT_X17Y39 NN4E1 -> NL1B0 , 
  pip INT_X17Y39 NN4E1 -> NN2B1 , 
  pip INT_X17Y40 NL1E0 -> NL1B3 , 
  pip INT_X17Y41 NL1E3 -> LOGICIN_B52 , 
  pip INT_X17Y41 NN2E1 -> LOGICIN_B48 , 
  pip INT_X5Y27 WR1E3 -> LOGICIN_B50 , 
  pip INT_X6Y27 WW4E2 -> WR1B3 , 
  pip INT_X9Y33 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X9Y33 WR1E2 -> LOGICIN_B13 , 
  pip INT_X9Y33 WR1E2 -> LOGICIN_B49 , 
  ;
net "data<115>" , 
  outpin "data<118>" BMUX ,
  inpin "Msub_sum10_cy<19>" D3 ,
  inpin "Msub_sum11_cy<19>" D3 ,
  inpin "Msub_sum12_cy<19>" D5 ,
  inpin "Msub_sum3_cy<19>" D5 ,
  inpin "Msub_sum3_cy<19>" DX ,
  inpin "Msub_sum6_cy<19>" D5 ,
  inpin "Msub_sum6_cy<19>" DX ,
  inpin "Msub_sum9_cy<19>" D3 ,
  inpin "Msub_sum9_cy<19>" DX ,
  inpin "data<118>" BX ,
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X17Y32 CLEXL_LOGICIN_B13 -> XX_BX , 
  pip CLEXL_X17Y32 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip INT_X10Y32 NW2E0 -> NW2B0 , 
  pip INT_X10Y33 WR1E1 -> WL1B3 , 
  pip INT_X11Y31 WW4E0 -> NW2B0 , 
  pip INT_X11Y33 WW4E0 -> WR1B1 , 
  pip INT_X11Y33 WW4E0 -> WW4B0 , 
  pip INT_X13Y30 WL1E1 -> LOGICIN_B58 , 
  pip INT_X14Y30 WL1E2 -> WL1B1 , 
  pip INT_X15Y24 SW2E2 -> ER1B3 , 
  pip INT_X15Y30 WW2E3 -> WL1B2 , 
  pip INT_X15Y31 WW2E_N3 -> WW4B0 , 
  pip INT_X15Y33 WW2E_N3 -> LOGICIN_B56 , 
  pip INT_X15Y33 WW2E_N3 -> WW4B0 , 
  pip INT_X16Y24 ER1E3 -> LOGICIN_B60 , 
  pip INT_X16Y24 SL1E2 -> LOGICIN_B58 , 
  pip INT_X16Y25 SS4E2 -> SL1B2 , 
  pip INT_X16Y25 SS4E2 -> SW2B2 , 
  pip INT_X16Y29 SS4E2 -> SS4B2 , 
  pip INT_X16Y33 NW2E3 -> NN4B3 , 
  pip INT_X16Y33 NW2E3 -> SS4B2 , 
  pip INT_X16Y37 NN4E3 -> NN4B3 , 
  pip INT_X16Y41 NN4E3 -> EL1B2 , 
  pip INT_X17Y30 SS2E3 -> WW2B3 , 
  pip INT_X17Y32 FAN_B -> LOGICIN_B51 , 
  pip INT_X17Y32 GFAN0 -> LOGICIN_B13 , 
  pip INT_X17Y32 LOGICIN_B51 -> GFAN0 , 
  pip INT_X17Y32 LOGICOUT4 -> FAN_B , 
  pip INT_X17Y32 LOGICOUT4 -> NW2B3 , 
  pip INT_X17Y32 LOGICOUT4 -> SS2B3 , 
  pip INT_X17Y32 LOGICOUT4 -> WW2B3 , 
  pip INT_X17Y41 EL1E2 -> LOGICIN_B53 , 
  pip INT_X17Y41 EL1E2 -> LOGICIN_B58 , 
  pip INT_X17Y41 GFAN1 -> LOGICIN_B60 , 
  pip INT_X17Y41 GFAN1 =- LOGICIN_B53 , 
  pip INT_X5Y27 SS2E_N3 -> LOGICIN_B56 , 
  pip INT_X5Y28 SS2E3 -> SS2B3 , 
  pip INT_X5Y30 SW4E3 -> SS2B3 , 
  pip INT_X7Y32 WW4E_S0 -> SW4B3 , 
  pip INT_X9Y33 NW2E0 -> LOGICIN_B56 , 
  pip INT_X9Y33 WL1E3 -> LOGICIN_B60 , 
  ;
net "data<116>" , 
  outpin "data<118>" CQ ,
  inpin "Msub_sum10_cy<23>" A5 ,
  inpin "Msub_sum11_cy<23>" A5 ,
  inpin "Msub_sum12_cy<23>" A4 ,
  inpin "Msub_sum3_cy<23>" A4 ,
  inpin "Msub_sum3_cy<23>" AX ,
  inpin "Msub_sum6_cy<23>" A5 ,
  inpin "Msub_sum6_cy<23>" AX ,
  inpin "Msub_sum9_cy<23>" A6 ,
  inpin "Msub_sum9_cy<23>" AX ,
  inpin "data<118>" B1 ,
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X17Y32 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXL_X17Y32 XX_CQ -> CLEXL_LOGICOUT8 , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip INT_X10Y32 WL1E0 -> NL1B0 , 
  pip INT_X10Y33 NL1E0 -> NR1B0 , 
  pip INT_X10Y34 NR1E0 -> WR1B1 , 
  pip INT_X11Y32 WW2E1 -> WL1B0 , 
  pip INT_X11Y32 WW2E1 -> WW4B2 , 
  pip INT_X13Y31 SR1E2 -> LOGICIN_B32 , 
  pip INT_X13Y32 WW4E2 -> SR1B2 , 
  pip INT_X13Y32 WW4E2 -> WW2B1 , 
  pip INT_X15Y34 SW2E1 -> LOGICIN_B33 , 
  pip INT_X16Y25 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X16Y25 SS2E2 -> LOGICIN_B32 , 
  pip INT_X16Y25 SS2E2 -> LOGICIN_B53 , 
  pip INT_X16Y27 SS4E2 -> SS2B2 , 
  pip INT_X16Y31 SW2E2 -> ER1B3 , 
  pip INT_X16Y31 SW2E2 -> SS4B2 , 
  pip INT_X16Y35 NW4E2 -> NE4B2 , 
  pip INT_X16Y35 NW4E2 -> SW2B1 , 
  pip INT_X17Y32 ER1E_N3 -> LOGICIN_B7 , 
  pip INT_X17Y32 LOGICOUT8 -> NE2B2 , 
  pip INT_X17Y32 LOGICOUT8 -> SW2B2 , 
  pip INT_X17Y32 LOGICOUT8 -> WW4B2 , 
  pip INT_X17Y42 GFAN0 =- LOGICIN_B35 , 
  pip INT_X17Y42 LOGICIN_B51 -> GFAN0 , 
  pip INT_X17Y42 NW2E2 -> LOGICIN_B33 , 
  pip INT_X17Y42 NW2E2 -> LOGICIN_B51 , 
  pip INT_X18Y33 NE2E2 -> NW4B2 , 
  pip INT_X18Y37 NE4E2 -> NN4B2 , 
  pip INT_X18Y41 NN4E2 -> NW2B2 , 
  pip INT_X5Y28 SS2E1 -> LOGICIN_B33 , 
  pip INT_X5Y30 SW4E1 -> SS2B1 , 
  pip INT_X7Y32 WW4E2 -> SW4B1 , 
  pip INT_X9Y34 WR1E1 -> LOGICIN_B34 , 
  pip INT_X9Y34 WR1E1 -> LOGICIN_B35 , 
  ;
net "data<117>" , 
  outpin "data<118>" CMUX ,
  inpin "Msub_sum10_cy<23>" B6 ,
  inpin "Msub_sum11_cy<23>" B5 ,
  inpin "Msub_sum12_cy<23>" B5 ,
  inpin "Msub_sum3_cy<23>" B6 ,
  inpin "Msub_sum3_cy<23>" BX ,
  inpin "Msub_sum6_cy<23>" B5 ,
  inpin "Msub_sum6_cy<23>" BX ,
  inpin "Msub_sum9_cy<23>" B3 ,
  inpin "Msub_sum9_cy<23>" BX ,
  inpin "data<118>" CX ,
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X17Y32 CLEXL_LOGICIN_B21 -> XX_CX , 
  pip CLEXL_X17Y32 XX_CMUX -> CLEXL_LOGICOUT7 , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip INT_X10Y29 SW2E0 -> WW4B1 , 
  pip INT_X10Y34 WR1E2 -> WR1B3 , 
  pip INT_X11Y30 WW4E1 -> NN4B1 , 
  pip INT_X11Y30 WW4E1 -> NW4B1 , 
  pip INT_X11Y30 WW4E1 -> SW2B0 , 
  pip INT_X11Y34 NN4E1 -> WR1B2 , 
  pip INT_X13Y31 WR1E1 -> LOGICIN_B41 , 
  pip INT_X14Y31 WL1E_N3 -> WR1B1 , 
  pip INT_X15Y26 SS4E0 -> SE2B0 , 
  pip INT_X15Y30 SW4E0 -> SS4B0 , 
  pip INT_X15Y30 SW4E0 -> WL1B3 , 
  pip INT_X15Y30 SW4E0 -> WW4B1 , 
  pip INT_X15Y34 WR1E1 -> LOGICIN_B41 , 
  pip INT_X16Y25 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X16Y25 SE2E0 -> LOGICIN_B42 , 
  pip INT_X16Y25 SE2E0 -> LOGICIN_B6 , 
  pip INT_X16Y34 NW2E0 -> WR1B1 , 
  pip INT_X17Y32 GFAN1 -> LOGICIN_B21 , 
  pip INT_X17Y32 LOGICIN_B35 -> GFAN1 , 
  pip INT_X17Y32 LOGICOUT7 -> LOGICIN_B35 , 
  pip INT_X17Y32 LOGICOUT7 -> NE4B0 , 
  pip INT_X17Y32 LOGICOUT7 -> NR1B0 , 
  pip INT_X17Y32 LOGICOUT7 -> SW4B0 , 
  pip INT_X17Y33 NR1E0 -> NW2B0 , 
  pip INT_X17Y42 SR1E0 -> LOGICIN_B41 , 
  pip INT_X17Y42 SR1E0 -> LOGICIN_B43 , 
  pip INT_X17Y43 NW4E_S0 -> SR1B0 , 
  pip INT_X19Y34 NE4E0 -> NN4B0 , 
  pip INT_X19Y38 NN4E0 -> NN4B0 , 
  pip INT_X19Y42 NN4E0 -> NW4B0 , 
  pip INT_X5Y28 SW2E0 -> LOGICIN_B42 , 
  pip INT_X6Y29 WW4E1 -> SW2B0 , 
  pip INT_X9Y32 NW4E1 -> NN2B1 , 
  pip INT_X9Y34 NN2E1 -> LOGICIN_B43 , 
  pip INT_X9Y34 WR1E3 -> LOGICIN_B39 , 
  ;
net "data<118>" , 
  outpin "data<118>" DQ ,
  inpin "Msub_sum10_cy<23>" C6 ,
  inpin "Msub_sum11_cy<23>" C5 ,
  inpin "Msub_sum12_cy<23>" C5 ,
  inpin "Msub_sum3_cy<23>" C6 ,
  inpin "Msub_sum3_cy<23>" CX ,
  inpin "Msub_sum6_cy<23>" C5 ,
  inpin "Msub_sum6_cy<23>" CX ,
  inpin "Msub_sum9_cy<23>" C6 ,
  inpin "Msub_sum9_cy<23>" CX ,
  inpin "data<118>" C1 ,
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X17Y32 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip CLEXL_X17Y32 XX_DQ -> CLEXL_LOGICOUT11 , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_X10Y34 WR1E0 -> NW2B0 , 
  pip INT_X11Y29 SW4E_N3 -> WW4B0 , 
  pip INT_X11Y34 NW4E3 -> WR1B0 , 
  pip INT_X11Y34 NW4E3 -> WW2B2 , 
  pip INT_X13Y30 WW2E3 -> SW4B3 , 
  pip INT_X13Y31 SL1E2 -> LOGICIN_B49 , 
  pip INT_X13Y32 SW4E2 -> SL1B2 , 
  pip INT_X13Y32 WW4E3 -> NW4B3 , 
  pip INT_X15Y26 SS4E3 -> SE2B3 , 
  pip INT_X15Y30 SW4E3 -> SS4B3 , 
  pip INT_X15Y30 SW4E3 -> WW2B3 , 
  pip INT_X15Y34 NW2E3 -> LOGICIN_B49 , 
  pip INT_X15Y34 NW4E3 -> NN4B3 , 
  pip INT_X15Y34 NW4E3 -> SW4B2 , 
  pip INT_X15Y38 NN4E3 -> NN4B3 , 
  pip INT_X15Y42 NN4E3 -> EE2B3 , 
  pip INT_X16Y25 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X16Y25 SE2E3 -> LOGICIN_B50 , 
  pip INT_X16Y25 SE2E3 -> LOGICIN_B61 , 
  pip INT_X16Y33 WR1E3 -> NW2B3 , 
  pip INT_X17Y32 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X17Y32 LOGICOUT11 -> NL1B2 , 
  pip INT_X17Y32 LOGICOUT11 -> NW4B3 , 
  pip INT_X17Y32 LOGICOUT11 -> SW4B3 , 
  pip INT_X17Y32 LOGICOUT11 -> WW4B3 , 
  pip INT_X17Y33 NL1E2 -> WR1B3 , 
  pip INT_X17Y42 EE2E3 -> LOGICIN_B61 , 
  pip INT_X17Y42 LOGICIN_B61 -> LOGICIN_B49 , 
  pip INT_X17Y42 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X5Y28 WW2E3 -> LOGICIN_B50 , 
  pip INT_X7Y28 WW4E_S0 -> WW2B3 , 
  pip INT_X9Y34 NW2E_S0 -> LOGICIN_B50 , 
  pip INT_X9Y34 WW2E2 -> LOGICIN_B52 , 
  ;
net "data<119>" , 
  outpin "data<118>" DMUX ,
  inpin "Msub_sum10_cy<23>" D6 ,
  inpin "Msub_sum11_cy<23>" D6 ,
  inpin "Msub_sum12_cy<23>" D5 ,
  inpin "Msub_sum3_cy<23>" D5 ,
  inpin "Msub_sum3_cy<23>" DX ,
  inpin "Msub_sum6_cy<23>" D6 ,
  inpin "Msub_sum6_cy<23>" DX ,
  inpin "Msub_sum9_cy<23>" D3 ,
  inpin "Msub_sum9_cy<23>" DX ,
  inpin "data<118>" DX ,
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X17Y32 CLEXL_LOGICIN_B28 -> XX_DX , 
  pip CLEXL_X17Y32 XX_DMUX -> CLEXL_LOGICOUT10 , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X10Y32 WR1E2 -> WR1B3 , 
  pip INT_X10Y33 WL1E_N3 -> NW2B0 , 
  pip INT_X11Y32 WW2E0 -> SW4B0 , 
  pip INT_X11Y32 WW2E0 -> WL1B3 , 
  pip INT_X11Y32 WW2E0 -> WR1B2 , 
  pip INT_X13Y31 SR1E1 -> LOGICIN_B58 , 
  pip INT_X13Y32 WW4E1 -> SR1B1 , 
  pip INT_X13Y32 WW4E1 -> WW2B0 , 
  pip INT_X15Y34 WR1E3 -> LOGICIN_B59 , 
  pip INT_X16Y25 SR1E2 -> LOGICIN_B60 , 
  pip INT_X16Y25 SS2E1 -> LOGICIN_B58 , 
  pip INT_X16Y26 SL1E1 -> SR1B2 , 
  pip INT_X16Y27 SS4E1 -> SL1B1 , 
  pip INT_X16Y27 SS4E1 -> SS2B1 , 
  pip INT_X16Y31 SW2E1 -> SS4B1 , 
  pip INT_X16Y32 WR1E2 -> NL1B1 , 
  pip INT_X16Y33 NL1E1 -> EL1B0 , 
  pip INT_X16Y34 WR1E2 -> WR1B3 , 
  pip INT_X17Y32 EL1E_S0 -> LOGICIN_B28 , 
  pip INT_X17Y32 LOGICOUT10 -> NN2B1 , 
  pip INT_X17Y32 LOGICOUT10 -> NN4B1 , 
  pip INT_X17Y32 LOGICOUT10 -> SW2B1 , 
  pip INT_X17Y32 LOGICOUT10 -> WR1B2 , 
  pip INT_X17Y32 LOGICOUT10 -> WW4B1 , 
  pip INT_X17Y34 NN2E1 -> WR1B2 , 
  pip INT_X17Y36 NN4E1 -> NE4B1 , 
  pip INT_X17Y42 WR1E3 -> LOGICIN_B59 , 
  pip INT_X17Y42 WR1E3 -> LOGICIN_B60 , 
  pip INT_X18Y42 WR1E2 -> WR1B3 , 
  pip INT_X19Y38 NE4E1 -> NN4B1 , 
  pip INT_X19Y42 NN4E1 -> WR1B2 , 
  pip INT_X5Y28 SR1E2 -> LOGICIN_B59 , 
  pip INT_X5Y29 SR1E1 -> SR1B2 , 
  pip INT_X5Y30 WW4E1 -> SR1B1 , 
  pip INT_X9Y30 SW4E0 -> WW4B1 , 
  pip INT_X9Y32 WR1E3 -> NN2B3 , 
  pip INT_X9Y34 NN2E3 -> LOGICIN_B60 , 
  pip INT_X9Y34 NW2E0 -> LOGICIN_B56 , 
  ;
net "data<11>" , 
  outpin "data<14>" BMUX ,
  inpin "Msub_sum10_cy<11>" D6 ,
  inpin "Msub_sum10_cy<11>" DX ,
  inpin "Msub_sum1_cy<11>" D6 ,
  inpin "Msub_sum2_cy<11>" D6 ,
  inpin "Msub_sum3_cy<11>" D5 ,
  inpin "Msub_sum4_cy<11>" D5 ,
  inpin "Msub_sum4_cy<11>" DX ,
  inpin "Msub_sum7_cy<11>" D6 ,
  inpin "Msub_sum7_cy<11>" DX ,
  inpin "data<14>" BX ,
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y15 CLEXM_LOGICIN_B13 -> X_BX , 
  pip CLEXM_X5Y15 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B60 -> M_DX , 
  pip INT_X10Y14 EE4E3 -> EE2B3 , 
  pip INT_X12Y14 EE2E3 -> EL1B2 , 
  pip INT_X12Y14 EE2E3 -> SE2B3 , 
  pip INT_X12Y22 EE4E3 -> EE2B3 , 
  pip INT_X13Y13 SE2E3 -> NR1B3 , 
  pip INT_X13Y14 EL1E2 -> LOGICIN_B58 , 
  pip INT_X13Y14 NR1E3 -> LOGICIN_B60 , 
  pip INT_X14Y22 EE2E3 -> NE2B3 , 
  pip INT_X15Y23 NE2E3 -> EL1B2 , 
  pip INT_X16Y22 SL1E2 -> LOGICIN_B58 , 
  pip INT_X16Y23 EL1E2 -> SL1B2 , 
  pip INT_X5Y14 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X5Y14 SL1E3 -> LOGICIN_B28 , 
  pip INT_X5Y15 LOGICIN_N28 -> LOGICIN_B13 , 
  pip INT_X5Y15 LOGICOUT4 -> NN4B3 , 
  pip INT_X5Y15 LOGICOUT4 -> SE2B3 , 
  pip INT_X5Y15 LOGICOUT4 -> SL1B3 , 
  pip INT_X5Y19 NN4E3 -> NE4B3 , 
  pip INT_X5Y19 NN4E3 -> NN4B3 , 
  pip INT_X5Y23 NN4E3 -> NN2B3 , 
  pip INT_X5Y25 NN2E3 -> LOGICIN_B59 , 
  pip INT_X5Y25 NN2E3 -> LOGICIN_B60 , 
  pip INT_X5Y35 NW2E3 -> LOGICIN_B59 , 
  pip INT_X6Y14 SE2E3 -> EE4B3 , 
  pip INT_X6Y34 NW2E3 -> NW2B3 , 
  pip INT_X7Y21 NE4E3 -> NE2B3 , 
  pip INT_X7Y21 NE4E3 -> NN4B3 , 
  pip INT_X7Y25 NN4E3 -> NN4B3 , 
  pip INT_X7Y29 NN4E3 -> NN4B3 , 
  pip INT_X7Y33 NN4E3 -> NN4B3 , 
  pip INT_X7Y33 NN4E3 -> NW2B3 , 
  pip INT_X7Y37 NN4E3 -> NN4B3 , 
  pip INT_X7Y41 NN4E3 -> NN2B3 , 
  pip INT_X7Y43 NN2E3 -> LOGICIN_B59 , 
  pip INT_X8Y22 NE2E3 -> EE4B3 , 
  pip INT_X8Y22 NE2E3 -> LOGICIN_B59 , 
  pip INT_X8Y22 NE2E3 -> LOGICIN_B60 , 
  ;
net "data<120>" , 
  outpin "data<125>" AQ ,
  inpin "Msub_sum10_cy<27>" A4 ,
  inpin "Msub_sum11_cy<27>" A5 ,
  inpin "Msub_sum12_cy<27>" A5 ,
  inpin "Msub_sum3_cy<27>" A6 ,
  inpin "Msub_sum3_cy<27>" AX ,
  inpin "Msub_sum6_cy<27>" A5 ,
  inpin "Msub_sum6_cy<27>" AX ,
  inpin "Msub_sum9_cy<27>" A4 ,
  inpin "Msub_sum9_cy<27>" AX ,
  inpin "data<118>" D4 ,
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X17Y32 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X16Y36 X_AQ -> CLEXM_LOGICOUT2 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip INT_X10Y35 WW2E3 -> SW4B3 , 
  pip INT_X10Y35 WW2E3 -> WL1B2 , 
  pip INT_X12Y35 WW4E_S0 -> WW2B3 , 
  pip INT_X13Y32 SR1E1 -> LOGICIN_B33 , 
  pip INT_X13Y33 SW2E0 -> SR1B1 , 
  pip INT_X14Y30 SS4E0 -> SE4B0 , 
  pip INT_X14Y34 SW4E0 -> ER1B1 , 
  pip INT_X14Y34 SW4E0 -> SE4B0 , 
  pip INT_X14Y34 SW4E0 -> SS4B0 , 
  pip INT_X14Y34 SW4E0 -> SW2B0 , 
  pip INT_X15Y34 ER1E1 -> NR1B1 , 
  pip INT_X15Y35 NR1E1 -> LOGICIN_B33 , 
  pip INT_X16Y26 SS2E0 -> LOGICIN_B34 , 
  pip INT_X16Y26 SS2E0 -> LOGICIN_B35 , 
  pip INT_X16Y28 SE4E0 -> SS2B0 , 
  pip INT_X16Y32 SE4E0 -> ER1B1 , 
  pip INT_X16Y36 LOGICOUT2 -> NN2B0 , 
  pip INT_X16Y36 LOGICOUT2 -> SW4B0 , 
  pip INT_X16Y36 LOGICOUT2 -> WW4B0 , 
  pip INT_X16Y38 NN2E0 -> NN4B0 , 
  pip INT_X16Y42 NN4E0 -> NL1B3 , 
  pip INT_X16Y43 NL1E3 -> EL1B2 , 
  pip INT_X17Y32 ER1E1 -> LOGICIN_B25 , 
  pip INT_X17Y43 EL1E2 -> LOGICIN_B33 , 
  pip INT_X17Y43 EL1E2 -> LOGICIN_B53 , 
  pip INT_X17Y43 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X5Y29 WL1E2 -> LOGICIN_B32 , 
  pip INT_X6Y29 WW2E3 -> WL1B2 , 
  pip INT_X8Y29 SS4E3 -> WW2B3 , 
  pip INT_X8Y33 SW4E3 -> SS4B3 , 
  pip INT_X9Y35 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X9Y35 WL1E2 -> LOGICIN_B32 , 
  pip INT_X9Y35 WL1E2 -> LOGICIN_B53 , 
  ;
net "data<121>" , 
  outpin "data<125>" AMUX ,
  inpin "Msub_sum10_cy<27>" B5 ,
  inpin "Msub_sum11_cy<27>" B6 ,
  inpin "Msub_sum12_cy<27>" B5 ,
  inpin "Msub_sum3_cy<27>" B5 ,
  inpin "Msub_sum3_cy<27>" BX ,
  inpin "Msub_sum6_cy<27>" B6 ,
  inpin "Msub_sum6_cy<27>" BX ,
  inpin "Msub_sum9_cy<27>" B5 ,
  inpin "Msub_sum9_cy<27>" BX ,
  inpin "data<125>" AX ,
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X16Y36 CLEXM_LOGICIN_B6 -> X_AX , 
  pip CLEXM_X16Y36 X_AMUX -> CLEXM_LOGICOUT1 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_X10Y36 WW2E1 -> SW2B1 , 
  pip INT_X10Y36 WW2E1 -> WW2B1 , 
  pip INT_X12Y36 WW4E2 -> WW2B1 , 
  pip INT_X13Y32 WL1E1 -> LOGICIN_B41 , 
  pip INT_X14Y32 SS4E2 -> WL1B1 , 
  pip INT_X14Y35 SR1E3 -> ER1B0 , 
  pip INT_X14Y36 WW2E2 -> SR1B3 , 
  pip INT_X14Y36 WW2E2 -> SS4B2 , 
  pip INT_X15Y35 ER1E0 -> LOGICIN_B42 , 
  pip INT_X16Y26 SR1E0 -> LOGICIN_B41 , 
  pip INT_X16Y26 SR1E0 -> LOGICIN_B43 , 
  pip INT_X16Y27 SR1E3 -> SR1B0 , 
  pip INT_X16Y28 SS4E2 -> SR1B3 , 
  pip INT_X16Y32 SS4E2 -> SS4B2 , 
  pip INT_X16Y36 LOGICOUT1 -> NN2B2 , 
  pip INT_X16Y36 LOGICOUT1 -> SR1B3 , 
  pip INT_X16Y36 LOGICOUT1 -> SS4B2 , 
  pip INT_X16Y36 LOGICOUT1 -> WW2B2 , 
  pip INT_X16Y36 LOGICOUT1 -> WW4B2 , 
  pip INT_X16Y36 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X16Y38 NN2E2 -> NN4B2 , 
  pip INT_X16Y42 NN4E2 -> NL1B1 , 
  pip INT_X16Y42 NN4E2 -> NR1B2 , 
  pip INT_X16Y43 NL1E1 -> EL1B0 , 
  pip INT_X16Y43 NR1E2 -> EL1B1 , 
  pip INT_X17Y43 EL1E0 -> LOGICIN_B42 , 
  pip INT_X17Y43 EL1E1 -> LOGICIN_B43 , 
  pip INT_X5Y29 SW2E1 -> LOGICIN_B41 , 
  pip INT_X6Y30 SS4E1 -> SW2B1 , 
  pip INT_X6Y34 SW4E1 -> SS4B1 , 
  pip INT_X8Y36 WW2E1 -> SW4B1 , 
  pip INT_X9Y35 SW2E1 -> LOGICIN_B41 , 
  pip INT_X9Y35 SW2E1 -> LOGICIN_B43 , 
  ;
net "data<122>" , 
  outpin "data<125>" BQ ,
  inpin "Msub_sum10_cy<27>" C3 ,
  inpin "Msub_sum11_cy<27>" C6 ,
  inpin "Msub_sum12_cy<27>" C5 ,
  inpin "Msub_sum3_cy<27>" C5 ,
  inpin "Msub_sum3_cy<27>" CX ,
  inpin "Msub_sum6_cy<27>" C4 ,
  inpin "Msub_sum6_cy<27>" CX ,
  inpin "Msub_sum9_cy<27>" C6 ,
  inpin "Msub_sum9_cy<27>" CX ,
  inpin "data<125>" A1 ,
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X16Y36 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip CLEXM_X16Y36 X_BQ -> CLEXM_LOGICOUT5 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B47 -> M_C3 , 
  pip INT_X10Y35 WL1E0 -> WL1B3 , 
  pip INT_X11Y35 WW4E2 -> WL1B0 , 
  pip INT_X12Y36 WW4E1 -> WW4B1 , 
  pip INT_X13Y32 SR1E2 -> LOGICIN_B49 , 
  pip INT_X13Y33 SW4E1 -> SR1B2 , 
  pip INT_X15Y35 LOGICIN_B13 -> LOGICIN_B50 , 
  pip INT_X15Y35 SW2E1 -> LOGICIN_B13 , 
  pip INT_X15Y35 SW2E1 -> SW4B1 , 
  pip INT_X15Y35 SW2E1 -> WW4B2 , 
  pip INT_X16Y26 SL1E2 -> LOGICIN_B49 , 
  pip INT_X16Y26 SL1E2 -> LOGICIN_B52 , 
  pip INT_X16Y27 SR1E2 -> SL1B2 , 
  pip INT_X16Y28 SS4E1 -> SR1B2 , 
  pip INT_X16Y32 SS4E1 -> SS4B1 , 
  pip INT_X16Y36 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X16Y36 LOGICOUT5 -> NN2B1 , 
  pip INT_X16Y36 LOGICOUT5 -> SS4B1 , 
  pip INT_X16Y36 LOGICOUT5 -> SW2B1 , 
  pip INT_X16Y36 LOGICOUT5 -> WW4B1 , 
  pip INT_X16Y38 NN2E1 -> NN4B1 , 
  pip INT_X16Y42 NN4E1 -> NE2B1 , 
  pip INT_X16Y42 NN4E1 -> NL1B0 , 
  pip INT_X16Y43 NL1E0 -> EL1B3 , 
  pip INT_X17Y43 EL1E3 -> LOGICIN_B52 , 
  pip INT_X17Y43 NE2E1 -> LOGICIN_B48 , 
  pip INT_X5Y29 SW2E0 -> LOGICIN_B47 , 
  pip INT_X6Y30 SS4E0 -> SW2B0 , 
  pip INT_X6Y34 SW4E0 -> SS4B0 , 
  pip INT_X8Y35 SR1E1 -> ER1B2 , 
  pip INT_X8Y36 WW4E1 -> SR1B1 , 
  pip INT_X8Y36 WW4E1 -> SW4B0 , 
  pip INT_X9Y35 ER1E2 -> LOGICIN_B52 , 
  pip INT_X9Y35 WL1E3 -> LOGICIN_B50 , 
  ;
net "data<123>" , 
  outpin "data<125>" BMUX ,
  inpin "Msub_sum10_cy<27>" D5 ,
  inpin "Msub_sum11_cy<27>" D5 ,
  inpin "Msub_sum12_cy<27>" D4 ,
  inpin "Msub_sum3_cy<27>" D6 ,
  inpin "Msub_sum3_cy<27>" DX ,
  inpin "Msub_sum6_cy<27>" D5 ,
  inpin "Msub_sum6_cy<27>" DX ,
  inpin "Msub_sum9_cy<27>" D6 ,
  inpin "Msub_sum9_cy<27>" DX ,
  inpin "data<125>" BX ,
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X16Y36 CLEXM_LOGICIN_B13 -> X_BX , 
  pip CLEXM_X16Y36 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip INT_X10Y36 WW2E2 -> SW2B2 , 
  pip INT_X10Y36 WW2E2 -> WW4B3 , 
  pip INT_X11Y35 SW2E2 -> WW2B2 , 
  pip INT_X12Y36 WW4E3 -> SW2B2 , 
  pip INT_X12Y36 WW4E3 -> WW2B2 , 
  pip INT_X13Y32 FAN_B -> LOGICIN_B57 , 
  pip INT_X13Y32 WL1E2 -> FAN_B , 
  pip INT_X14Y32 SW4E3 -> SE2B3 , 
  pip INT_X14Y32 SW4E3 -> WL1B2 , 
  pip INT_X15Y27 SS4E3 -> SE2B3 , 
  pip INT_X15Y31 SE2E3 -> SS4B3 , 
  pip INT_X15Y34 WL1E2 -> NL1B2 , 
  pip INT_X15Y35 NL1E2 -> LOGICIN_B58 , 
  pip INT_X15Y35 NL1E2 -> NE2B2 , 
  pip INT_X16Y26 SE2E3 -> LOGICIN_B59 , 
  pip INT_X16Y26 SE2E3 -> LOGICIN_B60 , 
  pip INT_X16Y34 SS2E3 -> SW4B3 , 
  pip INT_X16Y34 SS2E3 -> WL1B2 , 
  pip INT_X16Y36 LOGICOUT4 -> NE2B3 , 
  pip INT_X16Y36 LOGICOUT4 -> SS2B3 , 
  pip INT_X16Y36 LOGICOUT4 -> WW4B3 , 
  pip INT_X16Y36 NE2E2 -> LOGICIN_B13 , 
  pip INT_X17Y37 NE2E3 -> NN2B3 , 
  pip INT_X17Y39 NN2E3 -> NN2B3 , 
  pip INT_X17Y41 NN2E3 -> NN2B3 , 
  pip INT_X17Y43 FAN_B -> LOGICIN_B58 , 
  pip INT_X17Y43 NN2E3 -> FAN_B , 
  pip INT_X17Y43 NN2E3 -> LOGICIN_B60 , 
  pip INT_X4Y30 SS4E2 -> SE2B2 , 
  pip INT_X4Y34 SW4E2 -> SS4B2 , 
  pip INT_X5Y29 SE2E2 -> LOGICIN_B58 , 
  pip INT_X6Y36 WW4E3 -> SW4B2 , 
  pip INT_X9Y35 SW2E2 -> LOGICIN_B59 , 
  pip INT_X9Y35 WW2E2 -> LOGICIN_B60 , 
  ;
net "data<124>" , 
  outpin "data<125>" CQ ,
  inpin "data<125>" B1 ,
  inpin "sum10<31>" A5 ,
  inpin "sum11<31>" A5 ,
  inpin "sum12<31>" A4 ,
  inpin "sum3<31>" A4 ,
  inpin "sum3<31>" AX ,
  inpin "sum6<31>" A5 ,
  inpin "sum6<31>" AX ,
  inpin "sum9<31>" A5 ,
  inpin "sum9<31>" AX ,
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X16Y36 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip CLEXM_X16Y36 X_CQ -> CLEXM_LOGICOUT8 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip INT_X10Y32 SW4E2 -> WW2B2 , 
  pip INT_X10Y36 NW2E3 -> WL1B1 , 
  pip INT_X11Y35 NW2E3 -> NW2B3 , 
  pip INT_X12Y34 WW4E3 -> NW2B3 , 
  pip INT_X12Y34 WW4E3 -> SW4B2 , 
  pip INT_X13Y33 SW2E2 -> LOGICIN_B32 , 
  pip INT_X14Y34 SW4E2 -> SW2B2 , 
  pip INT_X15Y36 WL1E1 -> LOGICIN_B33 , 
  pip INT_X16Y27 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X16Y27 SL1E2 -> LOGICIN_B32 , 
  pip INT_X16Y27 SL1E2 -> LOGICIN_B53 , 
  pip INT_X16Y28 SS2E2 -> SL1B2 , 
  pip INT_X16Y30 SS4E2 -> SS2B2 , 
  pip INT_X16Y34 SS2E2 -> SS4B2 , 
  pip INT_X16Y34 SS2E2 -> WW4B3 , 
  pip INT_X16Y36 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X16Y36 LOGICOUT8 -> LOGICIN_B51 , 
  pip INT_X16Y36 LOGICOUT8 -> NN4B2 , 
  pip INT_X16Y36 LOGICOUT8 -> SS2B2 , 
  pip INT_X16Y36 LOGICOUT8 -> SW4B2 , 
  pip INT_X16Y36 LOGICOUT8 -> WL1B1 , 
  pip INT_X16Y40 NN4E2 -> NN4B2 , 
  pip INT_X16Y44 NN4E2 -> EL1B1 , 
  pip INT_X16Y44 NN4E2 -> NR1B2 , 
  pip INT_X16Y45 NR1E2 -> EL1B1 , 
  pip INT_X17Y44 EL1E1 -> LOGICIN_B35 , 
  pip INT_X17Y44 SL1E1 -> LOGICIN_B33 , 
  pip INT_X17Y45 EL1E1 -> SL1B1 , 
  pip INT_X5Y30 WL1E1 -> LOGICIN_B33 , 
  pip INT_X6Y30 SW4E2 -> WL1B1 , 
  pip INT_X8Y32 WW2E2 -> SW4B2 , 
  pip INT_X9Y36 GFAN0 =- LOGICIN_B35 , 
  pip INT_X9Y36 LOGICIN_B51 -> GFAN0 , 
  pip INT_X9Y36 WL1E1 -> LOGICIN_B33 , 
  pip INT_X9Y36 WL1E1 -> LOGICIN_B51 , 
  ;
net "data<125>" , 
  outpin "data<125>" DQ ,
  inpin "data<125>" CX ,
  inpin "sum10<31>" B5 ,
  inpin "sum11<31>" B4 ,
  inpin "sum12<31>" B3 ,
  inpin "sum3<31>" B5 ,
  inpin "sum3<31>" BX ,
  inpin "sum6<31>" B4 ,
  inpin "sum6<31>" BX ,
  inpin "sum9<31>" B5 ,
  inpin "sum9<31>" BX ,
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X16Y36 CLEXM_LOGICIN_B21 -> X_CX , 
  pip CLEXM_X16Y36 X_DQ -> CLEXM_LOGICOUT11 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_X10Y36 WW4E_S0 -> WL1B2 , 
  pip INT_X11Y32 SW4E_N3 -> WW4B0 , 
  pip INT_X13Y33 SW2E3 -> LOGICIN_B39 , 
  pip INT_X13Y33 SW2E3 -> SW4B3 , 
  pip INT_X14Y34 SW4E3 -> SW2B3 , 
  pip INT_X14Y37 WW2E_N3 -> WW4B0 , 
  pip INT_X15Y36 WL1E2 -> LOGICIN_B40 , 
  pip INT_X16Y27 SR1E0 -> LOGICIN_B41 , 
  pip INT_X16Y27 SR1E0 -> LOGICIN_B43 , 
  pip INT_X16Y28 SS4E3 -> SR1B0 , 
  pip INT_X16Y32 SS4E3 -> SS4B3 , 
  pip INT_X16Y36 GFAN1 -> LOGICIN_B21 , 
  pip INT_X16Y36 GFAN1 =- LOGICIN_B53 , 
  pip INT_X16Y36 LOGICIN_B61 -> LOGICIN_B53 , 
  pip INT_X16Y36 LOGICOUT11 -> LOGICIN_B61 , 
  pip INT_X16Y36 LOGICOUT11 -> NN4B3 , 
  pip INT_X16Y36 LOGICOUT11 -> SS4B3 , 
  pip INT_X16Y36 LOGICOUT11 -> SW4B3 , 
  pip INT_X16Y36 LOGICOUT11 -> WL1B2 , 
  pip INT_X16Y36 LOGICOUT11 -> WW2B3 , 
  pip INT_X16Y40 NN4E3 -> NN2B3 , 
  pip INT_X16Y42 NN2E3 -> NE2B3 , 
  pip INT_X17Y43 NE2E3 -> NL1B2 , 
  pip INT_X17Y44 LOGICIN_B51 =- LOGICIN_B43 , 
  pip INT_X17Y44 NL1E2 -> LOGICIN_B40 , 
  pip INT_X17Y44 NL1E2 -> LOGICIN_B51 , 
  pip INT_X5Y30 SR1E0 -> LOGICIN_B41 , 
  pip INT_X5Y31 WW2E3 -> SR1B0 , 
  pip INT_X7Y31 WW4E_S0 -> WW2B3 , 
  pip INT_X9Y36 FAN_B -> LOGICIN_B41 , 
  pip INT_X9Y36 FAN_B =- LOGICIN_B43 , 
  pip INT_X9Y36 WL1E2 -> FAN_B , 
  ;
net "data<126>" , 
  outpin "data<125>" CMUX ,
  inpin "data<125>" D3 ,
  inpin "sum10<31>" C5 ,
  inpin "sum11<31>" C4 ,
  inpin "sum12<31>" C6 ,
  inpin "sum3<31>" C3 ,
  inpin "sum3<31>" CX ,
  inpin "sum6<31>" C6 ,
  inpin "sum6<31>" CX ,
  inpin "sum9<31>" C5 ,
  inpin "sum9<31>" CX ,
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B47 -> M_C3 , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X16Y36 CLEXM_LOGICIN_B24 -> X_D3 , 
  pip CLEXM_X16Y36 X_CMUX -> CLEXM_LOGICOUT7 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip INT_X10Y36 WW2E0 -> WR1B2 , 
  pip INT_X12Y36 WW2E0 -> WW2B0 , 
  pip INT_X13Y33 SL1E3 -> LOGICIN_B50 , 
  pip INT_X13Y34 SW4E3 -> SL1B3 , 
  pip INT_X14Y36 WW2E0 -> WW2B0 , 
  pip INT_X15Y36 NW2E_S0 -> SW4B3 , 
  pip INT_X15Y36 WR1E1 -> LOGICIN_B48 , 
  pip INT_X16Y27 GFAN1 -> LOGICIN_B52 , 
  pip INT_X16Y27 SL1E0 -> LOGICIN_B47 , 
  pip INT_X16Y27 SR1E1 -> GFAN1 , 
  pip INT_X16Y28 SS2E0 -> SL1B0 , 
  pip INT_X16Y28 SS2E0 -> SR1B1 , 
  pip INT_X16Y30 SS4E0 -> SS2B0 , 
  pip INT_X16Y34 SS2E0 -> SS4B0 , 
  pip INT_X16Y36 LOGICOUT7 -> LOGICIN_B24 , 
  pip INT_X16Y36 LOGICOUT7 -> NE4B0 , 
  pip INT_X16Y36 LOGICOUT7 -> NW2B0 , 
  pip INT_X16Y36 LOGICOUT7 -> SS2B0 , 
  pip INT_X16Y36 LOGICOUT7 -> WR1B1 , 
  pip INT_X16Y36 LOGICOUT7 -> WW2B0 , 
  pip INT_X16Y40 NW4E0 -> NN4B0 , 
  pip INT_X16Y44 NN4E0 -> EL1B3 , 
  pip INT_X17Y44 EL1E3 -> LOGICIN_B50 , 
  pip INT_X17Y44 EL1E3 -> LOGICIN_B52 , 
  pip INT_X18Y38 NE4E0 -> NW4B0 , 
  pip INT_X5Y30 SW2E2 -> LOGICIN_B49 , 
  pip INT_X6Y31 SR1E2 -> SW2B2 , 
  pip INT_X6Y32 SL1E1 -> SR1B2 , 
  pip INT_X6Y33 SW4E1 -> SL1B1 , 
  pip INT_X8Y35 SW2E1 -> SW4B1 , 
  pip INT_X9Y36 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X9Y36 WR1E2 -> LOGICIN_B13 , 
  pip INT_X9Y36 WR1E2 -> LOGICIN_B49 , 
  pip INT_X9Y36 WR1E2 -> SW2B1 , 
  ;
net "data<127>" , 
  outpin "data<127>" DQ ,
  inpin "data<125>" C4 ,
  inpin "sum10<31>" D6 ,
  inpin "sum11<31>" D4 ,
  inpin "sum12<31>" D5 ,
  inpin "sum3<31>" D6 ,
  inpin "sum6<31>" D5 ,
  inpin "sum9<31>" D6 ,
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X15Y44 L_DQ -> CLEXL_LOGICOUT23 , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X16Y36 CLEXM_LOGICIN_B17 -> X_C4 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X11Y44 WW4E3 -> SW4B2 , 
  pip INT_X13Y33 SR1E1 -> LOGICIN_B58 , 
  pip INT_X13Y34 WW2E0 -> SR1B1 , 
  pip INT_X15Y28 SS4E3 -> SE2B3 , 
  pip INT_X15Y32 SS4E3 -> SS4B3 , 
  pip INT_X15Y34 SS2E0 -> WW2B0 , 
  pip INT_X15Y36 SR1E0 -> LOGICIN_B57 , 
  pip INT_X15Y36 SR1E0 -> SS2B0 , 
  pip INT_X15Y36 SS2E3 -> ER1B0 , 
  pip INT_X15Y36 SS4E3 -> SS4B3 , 
  pip INT_X15Y37 SL1E3 -> SR1B0 , 
  pip INT_X15Y38 SS4E3 -> SL1B3 , 
  pip INT_X15Y38 SS4E3 -> SS2B3 , 
  pip INT_X15Y40 SS4E3 -> SS4B3 , 
  pip INT_X15Y42 SS2E3 -> SS4B3 , 
  pip INT_X15Y44 LOGICOUT23 -> EE2B3 , 
  pip INT_X15Y44 LOGICOUT23 -> SS2B3 , 
  pip INT_X15Y44 LOGICOUT23 -> SS4B3 , 
  pip INT_X15Y44 LOGICOUT23 -> WW4B3 , 
  pip INT_X16Y27 SE2E3 -> LOGICIN_B59 , 
  pip INT_X16Y36 ER1E0 -> LOGICIN_B17 , 
  pip INT_X17Y44 EE2E3 -> FAN_B , 
  pip INT_X17Y44 FAN_B -> LOGICIN_B58 , 
  pip INT_X5Y30 SS2E2 -> LOGICIN_B59 , 
  pip INT_X5Y32 SW4E2 -> SS2B2 , 
  pip INT_X7Y34 SW4E2 -> SW4B2 , 
  pip INT_X9Y36 SS2E2 -> LOGICIN_B59 , 
  pip INT_X9Y36 SS2E2 -> SW4B2 , 
  pip INT_X9Y38 SS4E2 -> SS2B2 , 
  pip INT_X9Y42 SW4E2 -> SS4B2 , 
  ;
net "data<12>" , 
  outpin "data<14>" CQ ,
  inpin "Msub_sum10_cy<15>" A5 ,
  inpin "Msub_sum10_cy<15>" AX ,
  inpin "Msub_sum1_cy<15>" A5 ,
  inpin "Msub_sum2_cy<15>" A5 ,
  inpin "Msub_sum3_cy<15>" A5 ,
  inpin "Msub_sum4_cy<15>" A5 ,
  inpin "Msub_sum4_cy<15>" AX ,
  inpin "Msub_sum7_cy<15>" A6 ,
  inpin "Msub_sum7_cy<15>" AX ,
  inpin "data<14>" B1 ,
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X5Y15 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip CLEXM_X5Y15 X_CQ -> CLEXM_LOGICOUT8 , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_BRAM_X3Y15 WW2E2 -> NN4B3 , 
  pip INT_BRAM_X3Y19 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y23 NN4E3 -> EE4B3 , 
  pip INT_BRAM_X3Y23 NN4E3 -> NE4B3 , 
  pip INT_BRAM_X3Y23 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y27 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y31 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y35 NN4E3 -> NE2B3 , 
  pip INT_BRAM_X3Y35 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y39 NN4E3 -> NE4B3 , 
  pip INT_X10Y16 NE2E2 -> SE4B2 , 
  pip INT_X11Y21 NE4E2 -> NE4B2 , 
  pip INT_X12Y14 SE4E2 -> NE2B2 , 
  pip INT_X13Y15 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X13Y15 NE2E2 -> LOGICIN_B33 , 
  pip INT_X13Y15 NE2E2 -> LOGICIN_B53 , 
  pip INT_X13Y23 NE4E2 -> EL1B1 , 
  pip INT_X14Y23 EL1E1 -> EE2B1 , 
  pip INT_X16Y23 EE2E1 -> LOGICIN_B33 , 
  pip INT_X4Y36 NE2E3 -> EL1B2 , 
  pip INT_X5Y15 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X5Y15 LOGICOUT8 -> EE4B2 , 
  pip INT_X5Y15 LOGICOUT8 -> LOGICIN_B51 , 
  pip INT_X5Y15 LOGICOUT8 -> WW2B2 , 
  pip INT_X5Y25 NE4E3 -> NL1B2 , 
  pip INT_X5Y26 GFAN0 =- LOGICIN_B35 , 
  pip INT_X5Y26 LOGICIN_B51 -> GFAN0 , 
  pip INT_X5Y26 NL1E2 -> LOGICIN_B33 , 
  pip INT_X5Y26 NL1E2 -> LOGICIN_B51 , 
  pip INT_X5Y36 EL1E2 -> LOGICIN_B33 , 
  pip INT_X5Y41 NE4E3 -> NE4B3 , 
  pip INT_X7Y23 EE4E3 -> ER1B0 , 
  pip INT_X7Y43 NE4E3 -> NL1B2 , 
  pip INT_X7Y44 NL1E2 -> LOGICIN_B33 , 
  pip INT_X8Y23 ER1E0 -> LOGICIN_B34 , 
  pip INT_X8Y23 ER1E0 -> LOGICIN_B35 , 
  pip INT_X9Y15 EE4E2 -> NE2B2 , 
  pip INT_X9Y15 EE4E2 -> NN4B2 , 
  pip INT_X9Y19 NN4E2 -> NE4B2 , 
  ;
net "data<13>" , 
  outpin "data<14>" CMUX ,
  inpin "Msub_sum10_cy<15>" B6 ,
  inpin "Msub_sum10_cy<15>" BX ,
  inpin "Msub_sum1_cy<15>" B6 ,
  inpin "Msub_sum2_cy<15>" B6 ,
  inpin "Msub_sum3_cy<15>" B6 ,
  inpin "Msub_sum4_cy<15>" B6 ,
  inpin "Msub_sum4_cy<15>" BX ,
  inpin "Msub_sum7_cy<15>" B6 ,
  inpin "Msub_sum7_cy<15>" BX ,
  inpin "data<14>" CX ,
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X5Y15 CLEXM_LOGICIN_B21 -> X_CX , 
  pip CLEXM_X5Y15 X_CMUX -> CLEXM_LOGICOUT7 , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B43 -> M_BX , 
  pip INT_BRAM_X3Y15 WW2E0 -> NN4B1 , 
  pip INT_BRAM_X3Y19 NN4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y23 NN4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y27 NN4E1 -> EL1B0 , 
  pip INT_BRAM_X3Y27 NN4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y31 NN4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y35 NN4E1 -> NE2B1 , 
  pip INT_X10Y16 NE2E0 -> EE2B0 , 
  pip INT_X10Y16 NE2E0 -> NE4B0 , 
  pip INT_X12Y16 EE2E0 -> SE2B0 , 
  pip INT_X12Y18 NE4E0 -> NN4B0 , 
  pip INT_X12Y22 NN4E0 -> EE4B0 , 
  pip INT_X13Y15 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X13Y15 SE2E0 -> LOGICIN_B42 , 
  pip INT_X13Y15 SE2E0 -> LOGICIN_B6 , 
  pip INT_X16Y22 EE4E0 -> NR1B0 , 
  pip INT_X16Y23 NR1E0 -> LOGICIN_B42 , 
  pip INT_X4Y27 EL1E0 -> SE2B0 , 
  pip INT_X4Y36 NE2E1 -> EL1B0 , 
  pip INT_X5Y15 GFAN1 -> LOGICIN_B21 , 
  pip INT_X5Y15 LOGICIN_B35 -> GFAN1 , 
  pip INT_X5Y15 LOGICOUT7 -> EE4B0 , 
  pip INT_X5Y15 LOGICOUT7 -> LOGICIN_B35 , 
  pip INT_X5Y15 LOGICOUT7 -> NN2B0 , 
  pip INT_X5Y15 LOGICOUT7 -> NN4B0 , 
  pip INT_X5Y15 LOGICOUT7 -> WW2B0 , 
  pip INT_X5Y17 NN2E0 -> NN4B0 , 
  pip INT_X5Y19 NN4E0 -> NN4B0 , 
  pip INT_X5Y21 NN4E0 -> NE2B0 , 
  pip INT_X5Y23 NN4E0 -> NN4B0 , 
  pip INT_X5Y26 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X5Y26 SE2E0 -> LOGICIN_B42 , 
  pip INT_X5Y26 SE2E0 -> LOGICIN_B6 , 
  pip INT_X5Y27 NN4E0 -> NN4B0 , 
  pip INT_X5Y31 NN4E0 -> NN4B0 , 
  pip INT_X5Y35 NN4E0 -> NN4B0 , 
  pip INT_X5Y36 EL1E0 -> LOGICIN_B42 , 
  pip INT_X5Y39 NN4E0 -> NE4B0 , 
  pip INT_X6Y22 NE2E0 -> EE2B0 , 
  pip INT_X7Y41 NE4E0 -> NN2B0 , 
  pip INT_X7Y43 NN2E0 -> NR1B0 , 
  pip INT_X7Y44 NR1E0 -> LOGICIN_B42 , 
  pip INT_X8Y22 EE2E0 -> NR1B0 , 
  pip INT_X8Y23 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X8Y23 NR1E0 -> LOGICIN_B42 , 
  pip INT_X8Y23 NR1E0 -> LOGICIN_B6 , 
  pip INT_X9Y15 EE4E0 -> NE2B0 , 
  ;
net "data<14>" , 
  outpin "data<14>" DQ ,
  inpin "Msub_sum10_cy<15>" C6 ,
  inpin "Msub_sum10_cy<15>" CX ,
  inpin "Msub_sum1_cy<15>" C6 ,
  inpin "Msub_sum2_cy<15>" C6 ,
  inpin "Msub_sum3_cy<15>" C6 ,
  inpin "Msub_sum4_cy<15>" C6 ,
  inpin "Msub_sum4_cy<15>" CX ,
  inpin "Msub_sum7_cy<15>" C6 ,
  inpin "Msub_sum7_cy<15>" CX ,
  inpin "data<14>" C1 ,
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y15 CLEXM_LOGICIN_B14 -> X_C1 , 
  pip CLEXM_X5Y15 X_DQ -> CLEXM_LOGICOUT11 , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B52 -> M_CX , 
  pip INT_BRAM_X3Y17 NW4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y21 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y25 NN4E3 -> EE2B3 , 
  pip INT_BRAM_X3Y25 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y29 NN4E3 -> NE4B3 , 
  pip INT_X10Y16 NE2E3 -> EE2B3 , 
  pip INT_X10Y16 NE2E3 -> NE4B3 , 
  pip INT_X12Y16 EE2E3 -> SE2B3 , 
  pip INT_X12Y18 NE4E3 -> NN4B3 , 
  pip INT_X12Y22 NN4E3 -> EE4B3 , 
  pip INT_X13Y15 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X13Y15 SE2E3 -> LOGICIN_B50 , 
  pip INT_X13Y15 SE2E3 -> LOGICIN_B61 , 
  pip INT_X16Y22 EE4E3 -> NR1B3 , 
  pip INT_X16Y23 NR1E3 -> LOGICIN_B50 , 
  pip INT_X5Y15 LOGICOUT11 -> EE4B3 , 
  pip INT_X5Y15 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X5Y15 LOGICOUT11 -> NN2B3 , 
  pip INT_X5Y15 LOGICOUT11 -> NW4B3 , 
  pip INT_X5Y17 NN2E3 -> NN4B3 , 
  pip INT_X5Y21 NN4E3 -> NE2B3 , 
  pip INT_X5Y25 EE2E3 -> NR1B3 , 
  pip INT_X5Y26 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X5Y26 NR1E3 -> LOGICIN_B50 , 
  pip INT_X5Y26 NR1E3 -> LOGICIN_B61 , 
  pip INT_X5Y31 NE4E3 -> NN4B3 , 
  pip INT_X5Y35 NN4E3 -> NE4B3 , 
  pip INT_X5Y35 NN4E3 -> NR1B3 , 
  pip INT_X5Y36 NR1E3 -> LOGICIN_B50 , 
  pip INT_X6Y22 NE2E3 -> EE2B3 , 
  pip INT_X7Y37 NE4E3 -> NN2B3 , 
  pip INT_X7Y39 NN2E3 -> NN4B3 , 
  pip INT_X7Y43 NN4E3 -> NR1B3 , 
  pip INT_X7Y44 NR1E3 -> LOGICIN_B50 , 
  pip INT_X8Y22 EE2E3 -> NR1B3 , 
  pip INT_X8Y23 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X8Y23 NR1E3 -> LOGICIN_B50 , 
  pip INT_X8Y23 NR1E3 -> LOGICIN_B61 , 
  pip INT_X9Y15 EE4E3 -> NE2B3 , 
  ;
net "data<15>" , 
  outpin "data<14>" DMUX ,
  inpin "Msub_sum10_cy<15>" D5 ,
  inpin "Msub_sum10_cy<15>" DX ,
  inpin "Msub_sum1_cy<15>" D4 ,
  inpin "Msub_sum2_cy<15>" D6 ,
  inpin "Msub_sum3_cy<15>" D4 ,
  inpin "Msub_sum4_cy<15>" D4 ,
  inpin "Msub_sum4_cy<15>" DX ,
  inpin "Msub_sum7_cy<15>" D4 ,
  inpin "Msub_sum7_cy<15>" DX ,
  inpin "data<14>" DX ,
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXM_X16Y23 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X5Y15 CLEXM_LOGICIN_B28 -> X_DX , 
  pip CLEXM_X5Y15 X_DMUX -> CLEXM_LOGICOUT10 , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y26 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B60 -> M_DX , 
  pip INT_BRAM_X3Y25 NW4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y29 NN4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y29 NN4E1 -> NW2B1 , 
  pip INT_BRAM_X3Y33 NN4E1 -> NN2B1 , 
  pip INT_BRAM_X3Y35 NN2E1 -> NN4B1 , 
  pip INT_BRAM_X3Y39 NN4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y43 NN4E1 -> EE4B1 , 
  pip INT_X10Y14 SE2E1 -> EE2B1 , 
  pip INT_X11Y15 EE2E1 -> ER1B2 , 
  pip INT_X12Y14 EE2E1 -> NE2B1 , 
  pip INT_X12Y15 ER1E2 -> ER1B3 , 
  pip INT_X12Y22 EE4E1 -> EE4B1 , 
  pip INT_X13Y15 ER1E3 -> LOGICIN_B60 , 
  pip INT_X13Y15 NE2E1 -> LOGICIN_B57 , 
  pip INT_X16Y22 EE4E1 -> NR1B1 , 
  pip INT_X16Y23 NR1E1 -> LOGICIN_B57 , 
  pip INT_X2Y30 NW2E1 -> NN2B1 , 
  pip INT_X2Y32 NN2E1 -> NN4B1 , 
  pip INT_X2Y36 NN4E1 -> EE2B1 , 
  pip INT_X4Y36 EE2E1 -> ER1B2 , 
  pip INT_X5Y15 LOGICOUT10 -> EE4B1 , 
  pip INT_X5Y15 LOGICOUT10 -> NL1B0 , 
  pip INT_X5Y15 LOGICOUT10 -> NN4B1 , 
  pip INT_X5Y15 NL1E_S0 -> LOGICIN_B28 , 
  pip INT_X5Y19 NN4E1 -> NE4B1 , 
  pip INT_X5Y19 NN4E1 -> NN4B1 , 
  pip INT_X5Y23 NN4E1 -> NE2B1 , 
  pip INT_X5Y23 NN4E1 -> NN2B1 , 
  pip INT_X5Y23 NN4E1 -> NW4B1 , 
  pip INT_X5Y25 NN2E1 -> NR1B1 , 
  pip INT_X5Y26 GFAN1 -> LOGICIN_B60 , 
  pip INT_X5Y26 NR1E1 -> GFAN1 , 
  pip INT_X5Y26 WR1E2 -> LOGICIN_B58 , 
  pip INT_X5Y36 ER1E2 -> LOGICIN_B59 , 
  pip INT_X6Y24 NE2E1 -> EE2B1 , 
  pip INT_X6Y24 NE2E1 -> NN2B1 , 
  pip INT_X6Y26 NN2E1 -> WR1B2 , 
  pip INT_X7Y21 NE4E1 -> NE2B1 , 
  pip INT_X7Y43 EE4E1 -> NR1B1 , 
  pip INT_X7Y44 NR1E1 -> LOGICIN_B57 , 
  pip INT_X8Y22 NE2E1 -> EE4B1 , 
  pip INT_X8Y23 LOGICIN_S44 -> LOGICIN_B60 , 
  pip INT_X8Y23 SL1E1 -> LOGICIN_B57 , 
  pip INT_X8Y24 EE2E1 -> LOGICIN_B44 , 
  pip INT_X8Y24 EE2E1 -> SL1B1 , 
  pip INT_X8Y24 LOGICIN_B44 -> LOGICIN44 , 
  pip INT_X9Y15 EE4E1 -> EE2B1 , 
  pip INT_X9Y15 EE4E1 -> SE2B1 , 
  ;
net "data<16>" , 
  outpin "data<22>" AQ ,
  inpin "Msub_sum10_cy<19>" A6 ,
  inpin "Msub_sum10_cy<19>" AX ,
  inpin "Msub_sum1_cy<19>" A6 ,
  inpin "Msub_sum2_cy<19>" A6 ,
  inpin "Msub_sum3_cy<19>" A6 ,
  inpin "Msub_sum4_cy<19>" A6 ,
  inpin "Msub_sum4_cy<19>" AX ,
  inpin "Msub_sum7_cy<19>" A4 ,
  inpin "Msub_sum7_cy<19>" AX ,
  inpin "data<14>" D4 ,
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y18 L_AQ -> CLEXL_LOGICOUT14 , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y15 CLEXM_LOGICIN_B25 -> X_D4 , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_X11Y18 EE4E0 -> SE2B0 , 
  pip INT_X12Y17 SE2E0 -> SE2B0 , 
  pip INT_X12Y19 EE4E0 -> NN4B0 , 
  pip INT_X12Y23 NN4E0 -> EE4B0 , 
  pip INT_X13Y16 SE2E0 -> LOGICIN_B34 , 
  pip INT_X13Y16 SE2E0 -> LOGICIN_B35 , 
  pip INT_X16Y23 EE4E0 -> NR1B0 , 
  pip INT_X16Y24 NR1E0 -> LOGICIN_B34 , 
  pip INT_X5Y15 SR1E1 -> LOGICIN_B25 , 
  pip INT_X5Y16 SW4E0 -> SR1B1 , 
  pip INT_X5Y20 NW4E0 -> NN4B0 , 
  pip INT_X5Y24 NN4E0 -> EE2B0 , 
  pip INT_X5Y24 NN4E0 -> NN2B0 , 
  pip INT_X5Y24 NN4E0 -> NN4B0 , 
  pip INT_X5Y26 NN2E0 -> NR1B0 , 
  pip INT_X5Y27 NR1E0 -> LOGICIN_B34 , 
  pip INT_X5Y27 NR1E0 -> LOGICIN_B35 , 
  pip INT_X5Y28 NN4E0 -> NN4B0 , 
  pip INT_X5Y32 NN4E0 -> NN4B0 , 
  pip INT_X5Y36 NN4E0 -> NE4B0 , 
  pip INT_X5Y36 NN4E0 -> NR1B0 , 
  pip INT_X5Y37 NR1E0 -> LOGICIN_B34 , 
  pip INT_X7Y18 LOGICOUT14 -> EE4B0 , 
  pip INT_X7Y18 LOGICOUT14 -> NE2B0 , 
  pip INT_X7Y18 LOGICOUT14 -> NW4B0 , 
  pip INT_X7Y18 LOGICOUT14 -> SW4B0 , 
  pip INT_X7Y24 EE2E0 -> EL1B3 , 
  pip INT_X7Y24 EE2E0 -> SE2B0 , 
  pip INT_X7Y38 NE4E0 -> NN4B0 , 
  pip INT_X7Y42 NN4E0 -> NN2B0 , 
  pip INT_X7Y44 NN2E0 -> NR1B0 , 
  pip INT_X7Y45 NR1E0 -> LOGICIN_B34 , 
  pip INT_X8Y19 NE2E0 -> EE4B0 , 
  pip INT_X8Y23 SE2E0 -> NR1B0 , 
  pip INT_X8Y24 EL1E3 -> LOGICIN_B32 , 
  pip INT_X8Y24 NR1E0 -> LOGICIN_B35 , 
  ;
net "data<17>" , 
  outpin "data<22>" AMUX ,
  inpin "Msub_sum10_cy<19>" B4 ,
  inpin "Msub_sum10_cy<19>" BX ,
  inpin "Msub_sum1_cy<19>" B6 ,
  inpin "Msub_sum2_cy<19>" B4 ,
  inpin "Msub_sum3_cy<19>" B4 ,
  inpin "Msub_sum4_cy<19>" B4 ,
  inpin "Msub_sum4_cy<19>" BX ,
  inpin "Msub_sum7_cy<19>" B6 ,
  inpin "Msub_sum7_cy<19>" BX ,
  inpin "data<22>" AX ,
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y18 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y18 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B43 -> M_BX , 
  pip INT_X13Y16 FAN_B =- LOGICIN_B43 , 
  pip INT_X13Y16 SS2E2 -> FAN_B , 
  pip INT_X13Y16 SS2E2 -> LOGICIN_B40 , 
  pip INT_X13Y18 SS2E2 -> SS2B2 , 
  pip INT_X13Y20 EE4E2 -> NE4B2 , 
  pip INT_X13Y20 EE4E2 -> SS2B2 , 
  pip INT_X15Y22 NE4E2 -> NE2B2 , 
  pip INT_X16Y23 NE2E2 -> NR1B2 , 
  pip INT_X16Y24 NR1E2 -> LOGICIN_B40 , 
  pip INT_X5Y27 FAN_B =- LOGICIN_B43 , 
  pip INT_X5Y27 SW2E2 -> FAN_B , 
  pip INT_X5Y27 SW2E2 -> LOGICIN_B40 , 
  pip INT_X5Y34 NW4E2 -> NN2B2 , 
  pip INT_X5Y36 NN2E2 -> NR1B2 , 
  pip INT_X5Y37 NR1E2 -> LOGICIN_B40 , 
  pip INT_X6Y28 WR1E3 -> SW2B2 , 
  pip INT_X7Y18 GFAN0 =- LOGICIN_B35 , 
  pip INT_X7Y18 LOGICIN_B51 -> GFAN0 , 
  pip INT_X7Y18 LOGICOUT13 -> LOGICIN_B51 , 
  pip INT_X7Y18 LOGICOUT13 -> NE4B2 , 
  pip INT_X7Y28 NW4E2 -> NN4B2 , 
  pip INT_X7Y28 NW4E2 -> WR1B3 , 
  pip INT_X7Y32 NN4E2 -> NN4B2 , 
  pip INT_X7Y32 NN4E2 -> NW4B2 , 
  pip INT_X7Y36 NN4E2 -> NN4B2 , 
  pip INT_X7Y40 NN4E2 -> NN4B2 , 
  pip INT_X7Y44 NN4E2 -> NR1B2 , 
  pip INT_X7Y45 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X7Y45 NR1E2 -> LOGICIN_B51 , 
  pip INT_X8Y24 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X8Y24 SR1E_N3 -> LOGICIN_B42 , 
  pip INT_X8Y24 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X8Y24 WR1E3 -> SR1B3 , 
  pip INT_X9Y20 NE4E2 -> EE4B2 , 
  pip INT_X9Y20 NE4E2 -> NN4B2 , 
  pip INT_X9Y24 NN4E2 -> NN2B2 , 
  pip INT_X9Y24 NN4E2 -> WR1B3 , 
  pip INT_X9Y26 NN2E2 -> NW4B2 , 
  ;
net "data<18>" , 
  outpin "data<22>" BQ ,
  inpin "Msub_sum10_cy<19>" C4 ,
  inpin "Msub_sum10_cy<19>" CX ,
  inpin "Msub_sum1_cy<19>" C5 ,
  inpin "Msub_sum2_cy<19>" C6 ,
  inpin "Msub_sum3_cy<19>" C6 ,
  inpin "Msub_sum4_cy<19>" C4 ,
  inpin "Msub_sum4_cy<19>" CX ,
  inpin "Msub_sum7_cy<19>" C6 ,
  inpin "Msub_sum7_cy<19>" CX ,
  inpin "data<22>" A2 ,
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y18 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip CLEXL_X7Y18 L_BQ -> CLEXL_LOGICOUT17 , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B52 -> M_CX , 
  pip INT_X11Y18 EE4E1 -> EE4B1 , 
  pip INT_X11Y18 EE4E1 -> NN4B1 , 
  pip INT_X11Y18 EE4E1 -> SE2B1 , 
  pip INT_X11Y22 NN4E1 -> NW4B1 , 
  pip INT_X12Y17 SE2E1 -> SE2B1 , 
  pip INT_X13Y16 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X13Y16 SE2E1 -> LOGICIN_B13 , 
  pip INT_X13Y16 SE2E1 -> LOGICIN_B48 , 
  pip INT_X15Y18 EE4E1 -> NN4B1 , 
  pip INT_X15Y22 NN4E1 -> NR1B1 , 
  pip INT_X15Y23 NR1E1 -> NL1B0 , 
  pip INT_X15Y24 NL1E0 -> EL1B3 , 
  pip INT_X16Y24 EL1E3 -> LOGICIN_B50 , 
  pip INT_X4Y22 NW4E1 -> NN4B1 , 
  pip INT_X4Y26 NN4E1 -> NE2B1 , 
  pip INT_X4Y26 NN4E1 -> NL1B0 , 
  pip INT_X4Y26 NN4E1 -> NN4B1 , 
  pip INT_X4Y27 NL1E0 -> EL1B3 , 
  pip INT_X4Y30 NN4E1 -> NL1B0 , 
  pip INT_X4Y31 NL1E0 -> NN2B0 , 
  pip INT_X4Y33 NN2E0 -> NN4B0 , 
  pip INT_X4Y37 NN4E0 -> EL1B3 , 
  pip INT_X5Y27 EL1E3 -> LOGICIN_B52 , 
  pip INT_X5Y27 NE2E1 -> LOGICIN_B48 , 
  pip INT_X5Y37 EL1E3 -> LOGICIN_B50 , 
  pip INT_X6Y18 WL1E0 -> NN2B1 , 
  pip INT_X6Y20 NN2E1 -> NW4B1 , 
  pip INT_X7Y18 LOGICOUT17 -> EE4B1 , 
  pip INT_X7Y18 LOGICOUT17 -> LOGICIN_B30 , 
  pip INT_X7Y18 LOGICOUT17 -> WL1B0 , 
  pip INT_X7Y26 NW2E0 -> NN4B0 , 
  pip INT_X7Y30 NN4E0 -> NL1B3 , 
  pip INT_X7Y31 NL1E3 -> NN2B3 , 
  pip INT_X7Y33 NN2E3 -> NE4B3 , 
  pip INT_X7Y45 SW2E2 -> LOGICIN_B49 , 
  pip INT_X8Y24 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X8Y24 WL1E3 -> LOGICIN_B50 , 
  pip INT_X8Y24 WL1E3 -> LOGICIN_B61 , 
  pip INT_X8Y25 WL1E_N3 -> NW2B0 , 
  pip INT_X8Y46 NW2E3 -> SW2B2 , 
  pip INT_X9Y24 NW4E1 -> WL1B3 , 
  pip INT_X9Y35 NE4E3 -> NN4B3 , 
  pip INT_X9Y39 NN4E3 -> NN2B3 , 
  pip INT_X9Y41 NN2E3 -> NN4B3 , 
  pip INT_X9Y45 NN4E3 -> NW2B3 , 
  ;
net "data<19>" , 
  outpin "data<22>" BMUX ,
  inpin "Msub_sum10_cy<19>" D6 ,
  inpin "Msub_sum10_cy<19>" DX ,
  inpin "Msub_sum1_cy<19>" D5 ,
  inpin "Msub_sum2_cy<19>" D6 ,
  inpin "Msub_sum3_cy<19>" D6 ,
  inpin "Msub_sum4_cy<19>" D6 ,
  inpin "Msub_sum4_cy<19>" DX ,
  inpin "Msub_sum7_cy<19>" D5 ,
  inpin "Msub_sum7_cy<19>" DX ,
  inpin "data<22>" BX ,
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y18 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y18 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXM_X16Y24 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X5Y27 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B60 -> M_DX , 
  pip INT_BRAM_X3Y26 NW4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y30 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y34 NN4E3 -> NE4B3 , 
  pip INT_X11Y18 EE4E3 -> SE2B3 , 
  pip INT_X12Y17 SE2E3 -> SE2B3 , 
  pip INT_X12Y23 EE4E3 -> EE4B3 , 
  pip INT_X13Y16 SE2E3 -> LOGICIN_B59 , 
  pip INT_X13Y16 SE2E3 -> LOGICIN_B60 , 
  pip INT_X16Y23 EE4E3 -> NR1B3 , 
  pip INT_X16Y24 NR1E3 -> LOGICIN_B59 , 
  pip INT_X5Y24 NW4E3 -> NN2B3 , 
  pip INT_X5Y24 NW4E3 -> NW4B3 , 
  pip INT_X5Y26 NN2E3 -> NR1B3 , 
  pip INT_X5Y27 NR1E3 -> LOGICIN_B59 , 
  pip INT_X5Y27 NR1E3 -> LOGICIN_B60 , 
  pip INT_X5Y36 NE4E3 -> NR1B3 , 
  pip INT_X5Y37 NR1E3 -> LOGICIN_B59 , 
  pip INT_X6Y40 NW4E3 -> NN4B3 , 
  pip INT_X6Y44 NN4E3 -> NE2B3 , 
  pip INT_X7Y17 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X7Y17 SL1E3 -> LOGICIN_B60 , 
  pip INT_X7Y18 LOGICIN_N60 -> LOGICIN_B43 , 
  pip INT_X7Y18 LOGICOUT16 -> EE4B3 , 
  pip INT_X7Y18 LOGICOUT16 -> NN4B3 , 
  pip INT_X7Y18 LOGICOUT16 -> SL1B3 , 
  pip INT_X7Y22 NN4E3 -> NE2B3 , 
  pip INT_X7Y22 NN4E3 -> NW4B3 , 
  pip INT_X7Y45 FAN_B -> LOGICIN_B58 , 
  pip INT_X7Y45 NE2E3 -> FAN_B , 
  pip INT_X8Y23 NE2E3 -> EE4B3 , 
  pip INT_X8Y23 NE2E3 -> NL1B2 , 
  pip INT_X8Y23 NE2E3 -> NN4B3 , 
  pip INT_X8Y23 NE2E3 -> NR1B3 , 
  pip INT_X8Y24 NL1E2 -> LOGICIN_B58 , 
  pip INT_X8Y24 NR1E3 -> LOGICIN_B60 , 
  pip INT_X8Y27 NN4E3 -> NR1B3 , 
  pip INT_X8Y28 NR1E3 -> NN2B3 , 
  pip INT_X8Y30 NN2E3 -> NN4B3 , 
  pip INT_X8Y34 NN4E3 -> NN4B3 , 
  pip INT_X8Y38 NN4E3 -> NW4B3 , 
  ;
net "data<1>" , 
  outpin "data<6>" AMUX ,
  inpin "Msub_sum10_cy<3>" B4 ,
  inpin "Msub_sum10_cy<3>" BX ,
  inpin "Msub_sum1_cy<3>" B5 ,
  inpin "Msub_sum2_cy<3>" B4 ,
  inpin "Msub_sum3_cy<3>" B6 ,
  inpin "Msub_sum4_cy<3>" B5 ,
  inpin "Msub_sum4_cy<3>" BX ,
  inpin "Msub_sum7_cy<3>" B5 ,
  inpin "Msub_sum7_cy<3>" BX ,
  inpin "data<6>" AX ,
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y14 CLEXL_LOGICIN_B6 -> XX_AX , 
  pip CLEXL_X7Y14 XX_AMUX -> CLEXL_LOGICOUT1 , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B43 -> M_BX , 
  pip INT_X11Y12 EE2E2 -> EE2B2 , 
  pip INT_X11Y18 NE4E2 -> EE4B2 , 
  pip INT_X13Y12 EE2E2 -> LOGICIN_B51 , 
  pip INT_X13Y12 LOGICIN_B51 -> LOGICIN_B41 , 
  pip INT_X13Y12 LOGICIN_B51 =- LOGICIN_B43 , 
  pip INT_X15Y18 EE4E2 -> NR1B2 , 
  pip INT_X15Y19 NR1E2 -> NL1B1 , 
  pip INT_X15Y20 NL1E1 -> EL1B0 , 
  pip INT_X16Y20 EL1E0 -> LOGICIN_B42 , 
  pip INT_X5Y16 NW4E2 -> NN4B2 , 
  pip INT_X5Y20 NN4E2 -> EE2B2 , 
  pip INT_X5Y20 NN4E2 -> NN2B2 , 
  pip INT_X5Y20 NN4E2 -> NN4B2 , 
  pip INT_X5Y22 NN2E2 -> NL1B1 , 
  pip INT_X5Y22 NN2E2 -> NR1B2 , 
  pip INT_X5Y23 NL1E1 -> LOGICIN_B43 , 
  pip INT_X5Y23 NR1E2 -> LOGICIN_B40 , 
  pip INT_X5Y24 NN4E2 -> NN4B2 , 
  pip INT_X5Y28 NN4E2 -> NN4B2 , 
  pip INT_X5Y32 NN4E2 -> NR1B2 , 
  pip INT_X5Y33 NR1E2 -> LOGICIN_B40 , 
  pip INT_X5Y33 NR1E2 -> NE2B2 , 
  pip INT_X6Y34 NE2E2 -> NE2B2 , 
  pip INT_X7Y14 LOGICOUT1 -> NE4B2 , 
  pip INT_X7Y14 LOGICOUT1 -> NW4B2 , 
  pip INT_X7Y14 LOGICOUT1 -> SE4B2 , 
  pip INT_X7Y14 LOGICOUT1 -> SR1B3 , 
  pip INT_X7Y14 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X7Y20 EE2E2 -> EL1B1 , 
  pip INT_X7Y35 NE2E2 -> NN4B2 , 
  pip INT_X7Y39 NN4E2 -> NR1B2 , 
  pip INT_X7Y40 NR1E2 -> NL1B1 , 
  pip INT_X7Y41 NL1E1 -> LOGICIN_B41 , 
  pip INT_X8Y20 EL1E1 -> LOGICIN_B41 , 
  pip INT_X8Y20 EL1E1 -> LOGICIN_B43 , 
  pip INT_X9Y12 SE4E2 -> EE2B2 , 
  pip INT_X9Y16 NE4E2 -> NE4B2 , 
  ;
net "data<20>" , 
  outpin "data<22>" CQ ,
  inpin "Msub_sum10_cy<23>" A6 ,
  inpin "Msub_sum10_cy<23>" AX ,
  inpin "Msub_sum1_cy<23>" A5 ,
  inpin "Msub_sum2_cy<23>" A5 ,
  inpin "Msub_sum3_cy<23>" A6 ,
  inpin "Msub_sum4_cy<23>" A6 ,
  inpin "Msub_sum4_cy<23>" AX ,
  inpin "Msub_sum7_cy<23>" A5 ,
  inpin "Msub_sum7_cy<23>" AX ,
  inpin "data<22>" B2 ,
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y18 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip CLEXL_X7Y18 L_CQ -> CLEXL_LOGICOUT20 , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_X11Y18 EE4E2 -> SE2B2 , 
  pip INT_X12Y17 SE2E2 -> EE4B2 , 
  pip INT_X12Y17 SE2E2 -> EL1B1 , 
  pip INT_X13Y17 EL1E1 -> LOGICIN_B34 , 
  pip INT_X13Y17 EL1E1 -> LOGICIN_B35 , 
  pip INT_X16Y17 EE4E2 -> NR1B2 , 
  pip INT_X16Y18 NR1E2 -> NN2B2 , 
  pip INT_X16Y20 NN2E2 -> NN4B2 , 
  pip INT_X16Y24 NN4E2 -> NL1B1 , 
  pip INT_X16Y25 NL1E1 -> LOGICIN_B34 , 
  pip INT_X4Y32 NW4E1 -> NN2B1 , 
  pip INT_X4Y34 NN2E1 -> NE4B1 , 
  pip INT_X5Y28 NW2E1 -> LOGICIN_B34 , 
  pip INT_X5Y28 NW2E1 -> LOGICIN_B35 , 
  pip INT_X5Y38 WR1E2 -> LOGICIN_B33 , 
  pip INT_X6Y19 NW2E2 -> NL1B1 , 
  pip INT_X6Y20 NL1E1 -> NN2B1 , 
  pip INT_X6Y22 NN2E1 -> NN4B1 , 
  pip INT_X6Y26 NN4E1 -> NN4B1 , 
  pip INT_X6Y26 NN4E1 -> NR1B1 , 
  pip INT_X6Y26 NN4E1 -> SE4B1 , 
  pip INT_X6Y27 NR1E1 -> NW2B1 , 
  pip INT_X6Y30 NN4E1 -> NW4B1 , 
  pip INT_X6Y36 NE4E1 -> NN2B1 , 
  pip INT_X6Y38 NN2E1 -> WR1B2 , 
  pip INT_X7Y18 LOGICIN_B53 -> LOGICIN_B38 , 
  pip INT_X7Y18 LOGICOUT20 -> EE4B2 , 
  pip INT_X7Y18 LOGICOUT20 -> LOGICIN_B53 , 
  pip INT_X7Y18 LOGICOUT20 -> NR1B2 , 
  pip INT_X7Y18 LOGICOUT20 -> NW2B2 , 
  pip INT_X7Y19 NR1E2 -> NN2B2 , 
  pip INT_X7Y21 NN2E2 -> NE2B2 , 
  pip INT_X7Y46 NW2E2 -> LOGICIN_B33 , 
  pip INT_X8Y22 NE2E2 -> NN4B2 , 
  pip INT_X8Y24 SE4E1 -> NR1B1 , 
  pip INT_X8Y25 GFAN0 =- LOGICIN_B35 , 
  pip INT_X8Y25 NR1E1 -> GFAN0 , 
  pip INT_X8Y25 NR1E1 -> LOGICIN_B33 , 
  pip INT_X8Y26 NN4E2 -> NN4B2 , 
  pip INT_X8Y30 NN4E2 -> NN2B2 , 
  pip INT_X8Y32 NN2E2 -> NN2B2 , 
  pip INT_X8Y34 NN2E2 -> NN4B2 , 
  pip INT_X8Y38 NN4E2 -> NR1B2 , 
  pip INT_X8Y39 NR1E2 -> NN2B2 , 
  pip INT_X8Y41 NN2E2 -> NN4B2 , 
  pip INT_X8Y45 NN4E2 -> NW2B2 , 
  ;
net "data<21>" , 
  outpin "data<22>" CMUX ,
  inpin "Msub_sum10_cy<23>" B5 ,
  inpin "Msub_sum10_cy<23>" BX ,
  inpin "Msub_sum1_cy<23>" B6 ,
  inpin "Msub_sum2_cy<23>" B6 ,
  inpin "Msub_sum3_cy<23>" B5 ,
  inpin "Msub_sum4_cy<23>" B6 ,
  inpin "Msub_sum4_cy<23>" BX ,
  inpin "Msub_sum7_cy<23>" B5 ,
  inpin "Msub_sum7_cy<23>" BX ,
  inpin "data<22>" CX ,
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y18 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y18 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B43 -> M_BX , 
  pip INT_X10Y25 NE4E0 -> EE4B0 , 
  pip INT_X11Y18 EE2E0 -> SE4B0 , 
  pip INT_X13Y16 SE4E0 -> NR1B0 , 
  pip INT_X13Y17 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X13Y17 NR1E0 -> LOGICIN_B42 , 
  pip INT_X13Y17 NR1E0 -> LOGICIN_B6 , 
  pip INT_X14Y25 EE4E0 -> ER1B1 , 
  pip INT_X15Y25 ER1E1 -> ER1B2 , 
  pip INT_X16Y25 ER1E2 -> FAN_B , 
  pip INT_X16Y25 FAN_B -> LOGICIN_B41 , 
  pip INT_X5Y28 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X5Y28 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X5Y28 NW2E0 -> LOGICIN_B6 , 
  pip INT_X5Y38 WW2E_N3 -> LOGICIN_B42 , 
  pip INT_X6Y27 NW4E0 -> NW2B0 , 
  pip INT_X7Y18 GFAN1 -> LOGICIN_B52 , 
  pip INT_X7Y18 LOGICIN_B6 -> GFAN1 , 
  pip INT_X7Y18 LOGICOUT19 -> EE2B0 , 
  pip INT_X7Y18 LOGICOUT19 -> LOGICIN_B6 , 
  pip INT_X7Y18 LOGICOUT19 -> NN4B0 , 
  pip INT_X7Y22 NN4E0 -> NE2B0 , 
  pip INT_X7Y37 NW2E_S0 -> WW2B3 , 
  pip INT_X7Y46 NW2E0 -> LOGICIN_B42 , 
  pip INT_X8Y23 NE2E0 -> NE4B0 , 
  pip INT_X8Y23 NE2E0 -> NN2B0 , 
  pip INT_X8Y25 LOGICIN_B6 -> LOGICIN_B41 , 
  pip INT_X8Y25 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X8Y25 NN2E0 -> LOGICIN_B6 , 
  pip INT_X8Y25 NN2E0 -> NN4B0 , 
  pip INT_X8Y25 NN2E0 -> NW4B0 , 
  pip INT_X8Y29 NN4E0 -> NN4B0 , 
  pip INT_X8Y33 NN4E0 -> NN4B0 , 
  pip INT_X8Y37 NN4E0 -> NN4B0 , 
  pip INT_X8Y37 NN4E0 -> NW2B0 , 
  pip INT_X8Y41 NN4E0 -> NN4B0 , 
  pip INT_X8Y45 NN4E0 -> NW2B0 , 
  pip INT_X9Y18 EE2E0 -> EE2B0 , 
  ;
net "data<22>" , 
  outpin "data<22>" DQ ,
  inpin "Msub_sum10_cy<23>" C5 ,
  inpin "Msub_sum10_cy<23>" CX ,
  inpin "Msub_sum1_cy<23>" C6 ,
  inpin "Msub_sum2_cy<23>" C6 ,
  inpin "Msub_sum3_cy<23>" C5 ,
  inpin "Msub_sum4_cy<23>" C6 ,
  inpin "Msub_sum4_cy<23>" CX ,
  inpin "Msub_sum7_cy<23>" C5 ,
  inpin "Msub_sum7_cy<23>" CX ,
  inpin "data<22>" C2 ,
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y18 CLEXL_LOGICIN_B46 -> L_C2 , 
  pip CLEXL_X7Y18 L_DQ -> CLEXL_LOGICOUT23 , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B52 -> M_CX , 
  pip INT_X11Y16 EE2E3 -> EE2B3 , 
  pip INT_X13Y16 EE2E3 -> NR1B3 , 
  pip INT_X13Y17 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X13Y17 NR1E3 -> LOGICIN_B50 , 
  pip INT_X13Y17 NR1E3 -> LOGICIN_B61 , 
  pip INT_X13Y24 EE4E3 -> EL1B2 , 
  pip INT_X14Y24 EL1E2 -> EE2B2 , 
  pip INT_X16Y24 EE2E2 -> NR1B2 , 
  pip INT_X16Y25 NR1E2 -> LOGICIN_B49 , 
  pip INT_X4Y32 NW4E2 -> NE4B2 , 
  pip INT_X5Y20 NW4E3 -> NE4B3 , 
  pip INT_X5Y28 NW2E3 -> LOGICIN_B49 , 
  pip INT_X5Y28 NW2E3 -> LOGICIN_B52 , 
  pip INT_X5Y32 NW4E3 -> NE4B3 , 
  pip INT_X5Y38 WR1E3 -> LOGICIN_B50 , 
  pip INT_X6Y27 NW2E3 -> NL1B2 , 
  pip INT_X6Y27 NW2E3 -> NW2B3 , 
  pip INT_X6Y28 NL1E2 -> NN2B2 , 
  pip INT_X6Y30 NN2E2 -> NW4B2 , 
  pip INT_X6Y34 NE4E2 -> NN4B2 , 
  pip INT_X6Y38 NN4E2 -> WR1B3 , 
  pip INT_X7Y18 LOGICOUT23 -> LOGICIN_B46 , 
  pip INT_X7Y18 LOGICOUT23 -> NW4B3 , 
  pip INT_X7Y18 LOGICOUT23 -> SE4B3 , 
  pip INT_X7Y22 NE4E3 -> NE4B3 , 
  pip INT_X7Y22 NE4E3 -> NN4B3 , 
  pip INT_X7Y26 NN4E3 -> NE4B3 , 
  pip INT_X7Y26 NN4E3 -> NW2B3 , 
  pip INT_X7Y30 NW4E3 -> NW4B3 , 
  pip INT_X7Y34 NE4E3 -> NE4B3 , 
  pip INT_X7Y38 NW4E3 -> NN4B3 , 
  pip INT_X7Y42 NN4E3 -> NN2B3 , 
  pip INT_X7Y44 NN2E3 -> NN2B3 , 
  pip INT_X7Y46 NN2E3 -> LOGICIN_B50 , 
  pip INT_X8Y25 NW2E3 -> LOGICIN_B49 , 
  pip INT_X8Y25 NW2E3 -> LOGICIN_B52 , 
  pip INT_X9Y16 SE4E3 -> EE2B3 , 
  pip INT_X9Y24 NE4E3 -> EE4B3 , 
  pip INT_X9Y24 NE4E3 -> NW2B3 , 
  pip INT_X9Y28 NE4E3 -> NW4B3 , 
  pip INT_X9Y36 NE4E3 -> NW4B3 , 
  ;
net "data<23>" , 
  outpin "data<22>" DMUX ,
  inpin "Msub_sum10_cy<23>" D5 ,
  inpin "Msub_sum10_cy<23>" DX ,
  inpin "Msub_sum1_cy<23>" D4 ,
  inpin "Msub_sum2_cy<23>" D4 ,
  inpin "Msub_sum3_cy<23>" D6 ,
  inpin "Msub_sum4_cy<23>" D6 ,
  inpin "Msub_sum4_cy<23>" DX ,
  inpin "Msub_sum7_cy<23>" D4 ,
  inpin "Msub_sum7_cy<23>" DX ,
  inpin "data<22>" DX ,
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y18 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y18 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXM_X16Y25 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y28 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B60 -> M_DX , 
  pip INT_BRAM_X3Y20 NW4E2 -> NN4B2 , 
  pip INT_BRAM_X3Y24 NN4E2 -> NN4B2 , 
  pip INT_BRAM_X3Y28 NN4E2 -> EE2B2 , 
  pip INT_X12Y17 SS2E1 -> ER1B2 , 
  pip INT_X12Y19 EE4E1 -> NE4B1 , 
  pip INT_X12Y19 EE4E1 -> SS2B1 , 
  pip INT_X13Y17 ER1E2 -> LOGICIN_B53 , 
  pip INT_X13Y17 ER1E2 -> LOGICIN_B59 , 
  pip INT_X13Y17 GFAN1 -> LOGICIN_B60 , 
  pip INT_X13Y17 GFAN1 =- LOGICIN_B53 , 
  pip INT_X14Y21 NE4E1 -> NN4B1 , 
  pip INT_X14Y25 NN4E1 -> EL1B0 , 
  pip INT_X15Y25 EL1E0 -> EL1B3 , 
  pip INT_X16Y25 EL1E3 -> LOGICIN_B59 , 
  pip INT_X5Y18 WW2E1 -> NW4B2 , 
  pip INT_X5Y28 EE2E2 -> LOGICIN_B53 , 
  pip INT_X5Y28 EE2E2 -> LOGICIN_B58 , 
  pip INT_X5Y28 GFAN1 -> LOGICIN_B60 , 
  pip INT_X5Y28 GFAN1 =- LOGICIN_B53 , 
  pip INT_X5Y38 NW2E1 -> LOGICIN_B57 , 
  pip INT_X6Y37 WR1E1 -> NW2B1 , 
  pip INT_X7Y18 LOGICOUT22 -> NE2B1 , 
  pip INT_X7Y18 LOGICOUT22 -> NE4B1 , 
  pip INT_X7Y18 LOGICOUT22 -> WW2B1 , 
  pip INT_X7Y18 SR1E2 -> LOGICIN_B60 , 
  pip INT_X7Y19 WR1E2 -> SR1B2 , 
  pip INT_X7Y22 NW4E1 -> NN2B1 , 
  pip INT_X7Y24 NN2E1 -> NN4B1 , 
  pip INT_X7Y28 NN4E1 -> NN4B1 , 
  pip INT_X7Y32 NN4E1 -> NN4B1 , 
  pip INT_X7Y36 NN4E1 -> NE4B1 , 
  pip INT_X7Y36 NN4E1 -> NL1B0 , 
  pip INT_X7Y37 NL1E0 -> WR1B1 , 
  pip INT_X7Y40 NW4E1 -> NN4B1 , 
  pip INT_X7Y44 NN4E1 -> NN2B1 , 
  pip INT_X7Y46 NN2E1 -> LOGICIN_B57 , 
  pip INT_X8Y19 NE2E1 -> EE4B1 , 
  pip INT_X8Y19 NE2E1 -> NN2B1 , 
  pip INT_X8Y19 NE2E1 -> WR1B2 , 
  pip INT_X8Y21 NN2E1 -> NN2B1 , 
  pip INT_X8Y23 NN2E1 -> NL1B0 , 
  pip INT_X8Y23 NN2E1 -> NN2B1 , 
  pip INT_X8Y24 NL1E0 -> NL1B3 , 
  pip INT_X8Y25 NL1E3 -> LOGICIN_B60 , 
  pip INT_X8Y25 NN2E1 -> LOGICIN_B57 , 
  pip INT_X9Y20 NE4E1 -> NW4B1 , 
  pip INT_X9Y38 NE4E1 -> NW4B1 , 
  ;
net "data<24>" , 
  outpin "data<30>" AQ ,
  inpin "Msub_sum10_cy<27>" A6 ,
  inpin "Msub_sum10_cy<27>" AX ,
  inpin "Msub_sum1_cy<27>" A6 ,
  inpin "Msub_sum2_cy<27>" A6 ,
  inpin "Msub_sum3_cy<27>" A5 ,
  inpin "Msub_sum4_cy<27>" A5 ,
  inpin "Msub_sum4_cy<27>" AX ,
  inpin "Msub_sum7_cy<27>" A4 ,
  inpin "Msub_sum7_cy<27>" AX ,
  inpin "data<22>" D5 ,
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X13Y19 XX_AQ -> CLEXL_LOGICOUT2 , 
  pip CLEXL_X7Y18 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_BRAM_X3Y25 NW4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y29 NN4E0 -> EE2B0 , 
  pip INT_X11Y19 WW2E0 -> NN4B1 , 
  pip INT_X11Y19 WW2E0 -> NW4B1 , 
  pip INT_X11Y21 NW4E0 -> NN4B0 , 
  pip INT_X11Y21 NW4E0 -> WW4B0 , 
  pip INT_X11Y23 NN4E1 -> NN4B1 , 
  pip INT_X11Y25 NN4E0 -> EE4B0 , 
  pip INT_X11Y25 NN4E0 -> NN4B0 , 
  pip INT_X11Y25 NN4E0 -> NW4B0 , 
  pip INT_X11Y27 NN4E1 -> NN2B1 , 
  pip INT_X11Y27 NN4E1 -> NN4B1 , 
  pip INT_X11Y29 NN2E1 -> WW4B1 , 
  pip INT_X11Y29 NN4E0 -> NN4B0 , 
  pip INT_X11Y31 NN4E1 -> NN4B1 , 
  pip INT_X11Y33 NN4E0 -> NN4B0 , 
  pip INT_X11Y35 NN4E1 -> NW4B1 , 
  pip INT_X11Y37 NN4E0 -> NN4B0 , 
  pip INT_X11Y41 NN4E0 -> NN4B0 , 
  pip INT_X11Y45 NN4E0 -> NW4B0 , 
  pip INT_X13Y18 GFAN0 =- LOGICIN_B35 , 
  pip INT_X13Y18 SR1E1 -> GFAN0 , 
  pip INT_X13Y18 SR1E1 -> LOGICIN_B33 , 
  pip INT_X13Y19 LOGICOUT2 -> NW4B0 , 
  pip INT_X13Y19 LOGICOUT2 -> SR1B1 , 
  pip INT_X13Y19 LOGICOUT2 -> WW2B0 , 
  pip INT_X15Y25 EE4E0 -> ER1B1 , 
  pip INT_X16Y25 ER1E1 -> NR1B1 , 
  pip INT_X16Y26 NR1E1 -> LOGICIN_B33 , 
  pip INT_X5Y23 NW4E0 -> NW4B0 , 
  pip INT_X5Y29 EE2E0 -> LOGICIN_B34 , 
  pip INT_X5Y29 WW2E0 -> LOGICIN_B35 , 
  pip INT_X5Y39 WW2E0 -> LOGICIN_B34 , 
  pip INT_X7Y18 SR1E1 -> LOGICIN_B58 , 
  pip INT_X7Y19 SR1E0 -> SR1B1 , 
  pip INT_X7Y20 WW4E_S0 -> SR1B0 , 
  pip INT_X7Y21 WW4E0 -> NW4B0 , 
  pip INT_X7Y29 WW4E1 -> WW2B0 , 
  pip INT_X7Y39 NW4E1 -> WW2B0 , 
  pip INT_X7Y47 SR1E0 -> LOGICIN_B34 , 
  pip INT_X7Y48 NW4E_S0 -> SR1B0 , 
  pip INT_X8Y26 NW2E1 -> LOGICIN_B35 , 
  pip INT_X8Y26 WL1E2 -> LOGICIN_B32 , 
  pip INT_X9Y21 NW4E1 -> NN4B1 , 
  pip INT_X9Y25 NN4E1 -> NW2B1 , 
  pip INT_X9Y26 NW4E_S0 -> WL1B2 , 
  pip INT_X9Y37 NW4E1 -> NW4B1 , 
  pip INT_X9Y47 NW4E0 -> NW4B0 , 
  ;
net "data<25>" , 
  outpin "data<30>" AMUX ,
  inpin "Msub_sum10_cy<27>" B4 ,
  inpin "Msub_sum10_cy<27>" BX ,
  inpin "Msub_sum1_cy<27>" B5 ,
  inpin "Msub_sum2_cy<27>" B6 ,
  inpin "Msub_sum3_cy<27>" B6 ,
  inpin "Msub_sum4_cy<27>" B4 ,
  inpin "Msub_sum4_cy<27>" BX ,
  inpin "Msub_sum7_cy<27>" B4 ,
  inpin "Msub_sum7_cy<27>" BX ,
  inpin "data<30>" AX ,
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B6 -> XX_AX , 
  pip CLEXL_X13Y19 XX_AMUX -> CLEXL_LOGICOUT1 , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B43 -> M_BX , 
  pip INT_X11Y19 WW2E2 -> NN4B3 , 
  pip INT_X11Y23 NN4E3 -> NN4B3 , 
  pip INT_X11Y25 NW4E2 -> NW4B2 , 
  pip INT_X11Y27 NN4E3 -> NN4B3 , 
  pip INT_X11Y31 NN4E3 -> NN4B3 , 
  pip INT_X11Y35 NN4E3 -> NN4B3 , 
  pip INT_X13Y18 LOGICIN_B51 =- LOGICIN_B43 , 
  pip INT_X13Y18 SL1E2 -> LOGICIN_B40 , 
  pip INT_X13Y18 SL1E2 -> LOGICIN_B51 , 
  pip INT_X13Y19 LOGICOUT1 -> NE4B2 , 
  pip INT_X13Y19 LOGICOUT1 -> NN4B2 , 
  pip INT_X13Y19 LOGICOUT1 -> SL1B2 , 
  pip INT_X13Y19 LOGICOUT1 -> SR1B3 , 
  pip INT_X13Y19 LOGICOUT1 -> WW2B2 , 
  pip INT_X13Y19 LOGICOUT1 -> WW4B2 , 
  pip INT_X13Y19 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X13Y23 NN4E2 -> NW4B2 , 
  pip INT_X15Y21 NE4E2 -> NN4B2 , 
  pip INT_X15Y25 NN4E2 -> NL1B1 , 
  pip INT_X15Y26 NL1E1 -> EL1B0 , 
  pip INT_X16Y26 EL1E0 -> LOGICIN_B42 , 
  pip INT_X5Y27 NW4E2 -> NN2B2 , 
  pip INT_X5Y29 LOGICIN_B51 =- LOGICIN_B43 , 
  pip INT_X5Y29 NN2E2 -> LOGICIN_B40 , 
  pip INT_X5Y29 NN2E2 -> LOGICIN_B51 , 
  pip INT_X5Y39 WL1E0 -> LOGICIN_B42 , 
  pip INT_X6Y39 WL1E1 -> WL1B0 , 
  pip INT_X7Y25 NW4E2 -> NW4B2 , 
  pip INT_X7Y39 WW4E3 -> WL1B1 , 
  pip INT_X7Y47 WL1E1 -> LOGICIN_B41 , 
  pip INT_X8Y24 NW2E2 -> NN2B2 , 
  pip INT_X8Y26 NN2E2 -> LOGICIN_B40 , 
  pip INT_X8Y26 SW2E1 -> LOGICIN_B43 , 
  pip INT_X8Y47 WR1E3 -> WL1B1 , 
  pip INT_X9Y19 WW4E2 -> NN4B2 , 
  pip INT_X9Y23 NN4E2 -> NN2B2 , 
  pip INT_X9Y23 NN4E2 -> NW2B2 , 
  pip INT_X9Y23 NN4E2 -> NW4B2 , 
  pip INT_X9Y25 NN2E2 -> NN4B2 , 
  pip INT_X9Y27 NW4E2 -> SW2B1 , 
  pip INT_X9Y29 NN4E2 -> NN4B2 , 
  pip INT_X9Y33 NN4E2 -> NN2B2 , 
  pip INT_X9Y35 NN2E2 -> NN4B2 , 
  pip INT_X9Y39 NN4E2 -> NN4B2 , 
  pip INT_X9Y43 NN4E2 -> NN4B2 , 
  pip INT_X9Y47 NN4E2 -> WR1B3 , 
  pip IOI_INT_X11Y39 NN4E3 -> WW4B3 , 
  ;
net "data<26>" , 
  outpin "data<30>" BQ ,
  inpin "Msub_sum10_cy<27>" C6 ,
  inpin "Msub_sum10_cy<27>" CX ,
  inpin "Msub_sum1_cy<27>" C6 ,
  inpin "Msub_sum2_cy<27>" C5 ,
  inpin "Msub_sum3_cy<27>" C6 ,
  inpin "Msub_sum4_cy<27>" C5 ,
  inpin "Msub_sum4_cy<27>" CX ,
  inpin "Msub_sum7_cy<27>" C4 ,
  inpin "Msub_sum7_cy<27>" CX ,
  inpin "data<30>" A1 ,
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X13Y19 XX_BQ -> CLEXL_LOGICOUT5 , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B52 -> M_CX , 
  pip INT_X11Y19 WW2E1 -> NW4B2 , 
  pip INT_X11Y21 NW4E1 -> NN4B1 , 
  pip INT_X11Y25 NN4E1 -> NW4B1 , 
  pip INT_X13Y18 SR1E2 -> LOGICIN_B49 , 
  pip INT_X13Y18 SR1E2 -> LOGICIN_B52 , 
  pip INT_X13Y19 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X13Y19 LOGICOUT5 -> NE4B1 , 
  pip INT_X13Y19 LOGICOUT5 -> NW4B1 , 
  pip INT_X13Y19 LOGICOUT5 -> SR1B2 , 
  pip INT_X13Y19 LOGICOUT5 -> WW2B1 , 
  pip INT_X15Y21 NE4E1 -> NN4B1 , 
  pip INT_X15Y25 NN4E1 -> NL1B0 , 
  pip INT_X15Y26 NL1E0 -> EL1B3 , 
  pip INT_X16Y26 EL1E3 -> LOGICIN_B50 , 
  pip INT_X4Y30 WW2E_N3 -> NE4B0 , 
  pip INT_X5Y29 WR1E3 -> LOGICIN_B50 , 
  pip INT_X5Y29 WR1E3 -> LOGICIN_B52 , 
  pip INT_X5Y39 NW2E3 -> LOGICIN_B49 , 
  pip INT_X6Y29 WL1E3 -> WW2B3 , 
  pip INT_X6Y29 WR1E2 -> WR1B3 , 
  pip INT_X6Y32 NE4E0 -> NN4B0 , 
  pip INT_X6Y36 NN4E0 -> NL1B3 , 
  pip INT_X6Y37 NL1E3 -> NR1B3 , 
  pip INT_X6Y38 NR1E3 -> NW2B3 , 
  pip INT_X7Y29 NW4E1 -> NN2B1 , 
  pip INT_X7Y29 NW4E1 -> WL1B3 , 
  pip INT_X7Y29 NW4E1 -> WR1B2 , 
  pip INT_X7Y31 NN2E1 -> NE4B1 , 
  pip INT_X7Y35 NW4E1 -> NE4B1 , 
  pip INT_X7Y47 WL1E3 -> LOGICIN_B50 , 
  pip INT_X8Y26 NW2E2 -> LOGICIN_B48 , 
  pip INT_X8Y26 WR1E3 -> LOGICIN_B52 , 
  pip INT_X8Y47 NW2E1 -> WL1B3 , 
  pip INT_X9Y21 NW4E2 -> NN4B2 , 
  pip INT_X9Y25 NN4E2 -> NR1B2 , 
  pip INT_X9Y25 NN4E2 -> NW2B2 , 
  pip INT_X9Y26 NR1E2 -> WR1B3 , 
  pip INT_X9Y27 NW4E1 -> NW4B1 , 
  pip INT_X9Y33 NE4E1 -> NW4B1 , 
  pip INT_X9Y37 NE4E1 -> NN4B1 , 
  pip INT_X9Y41 NN4E1 -> NN4B1 , 
  pip INT_X9Y45 NN4E1 -> NR1B1 , 
  pip INT_X9Y46 NR1E1 -> NW2B1 , 
  ;
net "data<27>" , 
  outpin "data<30>" BMUX ,
  inpin "Msub_sum10_cy<27>" D6 ,
  inpin "Msub_sum10_cy<27>" DX ,
  inpin "Msub_sum1_cy<27>" D6 ,
  inpin "Msub_sum2_cy<27>" D6 ,
  inpin "Msub_sum3_cy<27>" D5 ,
  inpin "Msub_sum4_cy<27>" D4 ,
  inpin "Msub_sum4_cy<27>" DX ,
  inpin "Msub_sum7_cy<27>" D4 ,
  inpin "Msub_sum7_cy<27>" DX ,
  inpin "data<30>" BX ,
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B13 -> XX_BX , 
  pip CLEXL_X13Y19 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXM_X16Y26 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X5Y29 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B60 -> M_DX , 
  pip INT_X10Y26 NW4E3 -> WW2B2 , 
  pip INT_X12Y24 NW2E3 -> NW4B3 , 
  pip INT_X13Y18 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X13Y18 SL1E3 -> LOGICIN_B28 , 
  pip INT_X13Y18 SL1E3 -> LOGICIN_B60 , 
  pip INT_X13Y18 SR1E0 -> LOGICIN_B57 , 
  pip INT_X13Y19 LOGICIN_N28 -> LOGICIN_B13 , 
  pip INT_X13Y19 LOGICOUT4 -> NN4B3 , 
  pip INT_X13Y19 LOGICOUT4 -> SL1B3 , 
  pip INT_X13Y19 LOGICOUT4 -> SR1B0 , 
  pip INT_X13Y19 LOGICOUT4 -> WW4B3 , 
  pip INT_X13Y23 NN4E3 -> NE4B3 , 
  pip INT_X13Y23 NN4E3 -> NW2B3 , 
  pip INT_X15Y25 NE4E3 -> NE2B3 , 
  pip INT_X16Y26 FAN_B -> LOGICIN_B58 , 
  pip INT_X16Y26 NE2E3 -> FAN_B , 
  pip INT_X4Y36 NW4E3 -> NN2B3 , 
  pip INT_X4Y38 NN2E3 -> NE2B3 , 
  pip INT_X5Y27 NW4E3 -> NN2B3 , 
  pip INT_X5Y29 NN2E3 -> LOGICIN_B59 , 
  pip INT_X5Y29 NN2E3 -> LOGICIN_B60 , 
  pip INT_X5Y29 NN2E3 -> NN4B3 , 
  pip INT_X5Y33 NN4E3 -> NE2B3 , 
  pip INT_X5Y39 NE2E3 -> LOGICIN_B59 , 
  pip INT_X6Y34 NE2E3 -> NW4B3 , 
  pip INT_X7Y25 NW4E3 -> NW4B3 , 
  pip INT_X7Y46 WR1E0 -> NL1B3 , 
  pip INT_X7Y47 NL1E3 -> LOGICIN_B59 , 
  pip INT_X8Y26 FAN_B -> LOGICIN_B57 , 
  pip INT_X8Y26 WW2E2 -> FAN_B , 
  pip INT_X8Y26 WW2E2 -> LOGICIN_B60 , 
  pip INT_X8Y26 WW2E2 -> NN4B3 , 
  pip INT_X8Y30 NN4E3 -> NN2B3 , 
  pip INT_X8Y32 NN2E3 -> NN2B3 , 
  pip INT_X8Y34 NN2E3 -> NN2B3 , 
  pip INT_X8Y36 NN2E3 -> NN2B3 , 
  pip INT_X8Y38 NN2E3 -> NN4B3 , 
  pip INT_X8Y42 NN4E3 -> NN4B3 , 
  pip INT_X8Y46 NN4E3 -> WR1B0 , 
  pip INT_X9Y19 WW4E3 -> NN4B3 , 
  pip INT_X9Y23 NN4E3 -> NW4B3 , 
  ;
net "data<28>" , 
  outpin "data<30>" CQ ,
  inpin "data<30>" B1 ,
  inpin "sum10<31>" A6 ,
  inpin "sum10<31>" AX ,
  inpin "sum1<31>" A6 ,
  inpin "sum2<31>" A6 ,
  inpin "sum3<31>" A6 ,
  inpin "sum4<31>" A1 ,
  inpin "sum4<31>" AX ,
  inpin "sum7<31>" A5 ,
  inpin "sum7<31>" AX ,
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXL_X13Y19 XX_CQ -> CLEXL_LOGICOUT8 , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_X10Y22 NW2E2 -> NN4B2 , 
  pip INT_X10Y26 NN4E2 -> NN4B2 , 
  pip INT_X10Y27 WL1E0 -> WW2B0 , 
  pip INT_X10Y30 NN4E2 -> NW4B2 , 
  pip INT_X11Y21 NW4E2 -> NW2B2 , 
  pip INT_X11Y21 NW4E2 -> NW4B2 , 
  pip INT_X11Y27 NW4E2 -> WL1B0 , 
  pip INT_X13Y19 GFAN0 =- LOGICIN_B35 , 
  pip INT_X13Y19 LOGICIN_B51 -> GFAN0 , 
  pip INT_X13Y19 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X13Y19 LOGICOUT8 -> LOGICIN_B29 , 
  pip INT_X13Y19 LOGICOUT8 -> LOGICIN_B51 , 
  pip INT_X13Y19 LOGICOUT8 -> NN2B2 , 
  pip INT_X13Y19 LOGICOUT8 -> NW4B2 , 
  pip INT_X13Y21 NN2E2 -> NN4B2 , 
  pip INT_X13Y25 NN4E2 -> NE4B2 , 
  pip INT_X13Y25 NN4E2 -> NW4B2 , 
  pip INT_X15Y27 NE4E2 -> EL1B1 , 
  pip INT_X16Y27 EL1E1 -> LOGICIN_B34 , 
  pip INT_X5Y29 WW2E1 -> NL1B1 , 
  pip INT_X5Y30 NL1E1 -> LOGICIN_B34 , 
  pip INT_X5Y30 WL1E0 -> LOGICIN_B35 , 
  pip INT_X5Y39 NW2E2 -> NL1B1 , 
  pip INT_X5Y40 NL1E1 -> LOGICIN_B34 , 
  pip INT_X6Y30 NW2E2 -> WL1B0 , 
  pip INT_X6Y38 NW4E2 -> NW2B2 , 
  pip INT_X7Y29 NW4E2 -> NW2B2 , 
  pip INT_X7Y29 NW4E2 -> WW2B1 , 
  pip INT_X7Y48 NW2E1 -> LOGICIN_B34 , 
  pip INT_X8Y27 LOGICIN_B61 -> LOGICIN_B33 , 
  pip INT_X8Y27 WR1E3 -> LOGICIN_B61 , 
  pip INT_X8Y27 WW2E0 -> LOGICIN_B35 , 
  pip INT_X8Y32 NW4E2 -> NN4B2 , 
  pip INT_X8Y36 NN4E2 -> NN4B2 , 
  pip INT_X8Y36 NN4E2 -> NW4B2 , 
  pip INT_X8Y40 NN4E2 -> NN2B2 , 
  pip INT_X8Y42 NN2E2 -> NN4B2 , 
  pip INT_X8Y46 NN4E2 -> NL1B1 , 
  pip INT_X8Y47 NL1E1 -> NW2B1 , 
  pip INT_X9Y23 NW4E2 -> NN4B2 , 
  pip INT_X9Y27 NN4E2 -> NW4B2 , 
  pip INT_X9Y27 NN4E2 -> WR1B3 , 
  ;
net "data<29>" , 
  outpin "data<30>" CMUX ,
  inpin "data<30>" CX ,
  inpin "sum10<31>" B6 ,
  inpin "sum10<31>" BX ,
  inpin "sum1<31>" B6 ,
  inpin "sum2<31>" B6 ,
  inpin "sum3<31>" B6 ,
  inpin "sum4<31>" B2 ,
  inpin "sum4<31>" BX ,
  inpin "sum7<31>" B6 ,
  inpin "sum7<31>" BX ,
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B21 -> XX_CX , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X13Y19 XX_CMUX -> CLEXL_LOGICOUT7 , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B43 -> M_BX , 
  pip INT_X13Y19 LOGICIN_B43 -> LOGICIN_B21 , 
  pip INT_X13Y19 LOGICOUT7 -> LOGICIN_B38 , 
  pip INT_X13Y19 LOGICOUT7 -> NN4B0 , 
  pip INT_X13Y19 LOGICOUT7 -> SE2B0 , 
  pip INT_X13Y19 LOGICOUT7 -> WW4B0 , 
  pip INT_X13Y19 WR1E1 -> LOGICIN_B43 , 
  pip INT_X13Y23 NN4E0 -> NE4B0 , 
  pip INT_X14Y18 SE2E0 -> NR1B0 , 
  pip INT_X14Y19 NR1E0 -> WR1B1 , 
  pip INT_X15Y25 NE4E0 -> NE2B0 , 
  pip INT_X16Y26 NE2E0 -> NR1B0 , 
  pip INT_X16Y27 NR1E0 -> LOGICIN_B42 , 
  pip INT_X4Y32 NW4E0 -> NN4B0 , 
  pip INT_X4Y36 NN4E0 -> NN2B0 , 
  pip INT_X4Y38 NN2E0 -> NE2B0 , 
  pip INT_X5Y30 NW2E0 -> LOGICIN_B42 , 
  pip INT_X5Y30 WR1E1 -> LOGICIN_B43 , 
  pip INT_X5Y39 NE2E0 -> NR1B0 , 
  pip INT_X5Y40 NR1E0 -> LOGICIN_B42 , 
  pip INT_X6Y26 NW4E0 -> NN2B0 , 
  pip INT_X6Y28 NN2E0 -> NR1B0 , 
  pip INT_X6Y29 NR1E0 -> NW2B0 , 
  pip INT_X6Y30 NW4E0 -> NW4B0 , 
  pip INT_X6Y30 NW4E0 -> WR1B1 , 
  pip INT_X7Y30 NW2E0 -> NN4B0 , 
  pip INT_X7Y34 NN4E0 -> NN2B0 , 
  pip INT_X7Y36 NN2E0 -> NN2B0 , 
  pip INT_X7Y38 NN2E0 -> NE4B0 , 
  pip INT_X7Y48 NW2E0 -> LOGICIN_B42 , 
  pip INT_X8Y24 NW2E0 -> NN2B0 , 
  pip INT_X8Y24 NW2E0 -> NN4B0 , 
  pip INT_X8Y24 NW2E0 -> NW4B0 , 
  pip INT_X8Y26 NN2E0 -> NR1B0 , 
  pip INT_X8Y27 NR1E0 -> LOGICIN_B42 , 
  pip INT_X8Y27 WR1E1 -> LOGICIN_B43 , 
  pip INT_X8Y28 NN4E0 -> NR1B0 , 
  pip INT_X8Y28 NN4E0 -> NW4B0 , 
  pip INT_X8Y29 NR1E0 -> NW2B0 , 
  pip INT_X8Y47 NW2E0 -> NW2B0 , 
  pip INT_X9Y19 WW4E0 -> NN4B0 , 
  pip INT_X9Y23 NN4E0 -> NN2B0 , 
  pip INT_X9Y23 NN4E0 -> NW2B0 , 
  pip INT_X9Y25 NN2E0 -> NN2B0 , 
  pip INT_X9Y27 NN2E0 -> WR1B1 , 
  pip INT_X9Y40 NE4E0 -> NN4B0 , 
  pip INT_X9Y44 NN4E0 -> NN2B0 , 
  pip INT_X9Y46 NN2E0 -> NW2B0 , 
  ;
net "data<2>" , 
  outpin "data<6>" BQ ,
  inpin "Msub_sum10_cy<3>" C4 ,
  inpin "Msub_sum10_cy<3>" CX ,
  inpin "Msub_sum1_cy<3>" C6 ,
  inpin "Msub_sum2_cy<3>" C4 ,
  inpin "Msub_sum3_cy<3>" C6 ,
  inpin "Msub_sum4_cy<3>" C6 ,
  inpin "Msub_sum4_cy<3>" CX ,
  inpin "Msub_sum7_cy<3>" C5 ,
  inpin "Msub_sum7_cy<3>" CX ,
  inpin "data<6>" A1 ,
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y14 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X7Y14 XX_BQ -> CLEXL_LOGICOUT5 , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B52 -> M_CX , 
  pip INT_X11Y12 EE2E1 -> EE2B1 , 
  pip INT_X13Y12 EE2E1 -> LOGICIN_B13 , 
  pip INT_X13Y12 LOGICIN_B13 -> LOGICIN_B50 , 
  pip INT_X13Y12 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X13Y20 EE4E1 -> ER1B2 , 
  pip INT_X14Y19 SL1E2 -> ER1B3 , 
  pip INT_X14Y20 ER1E2 -> SL1B2 , 
  pip INT_X15Y19 ER1E3 -> NE2B3 , 
  pip INT_X16Y20 NE2E3 -> LOGICIN_B50 , 
  pip INT_X5Y16 NW4E1 -> NN4B1 , 
  pip INT_X5Y20 NN4E1 -> EE2B1 , 
  pip INT_X5Y20 NN4E1 -> NN4B1 , 
  pip INT_X5Y23 GFAN1 -> LOGICIN_B52 , 
  pip INT_X5Y23 SR1E1 -> GFAN1 , 
  pip INT_X5Y23 SR1E1 -> LOGICIN_B48 , 
  pip INT_X5Y24 NN4E1 -> NN4B1 , 
  pip INT_X5Y24 WW4E1 -> SR1B1 , 
  pip INT_X5Y28 NN4E1 -> NN4B1 , 
  pip INT_X5Y32 NN4E1 -> NR1B1 , 
  pip INT_X5Y33 NR1E1 -> LOGICIN_B48 , 
  pip INT_X7Y14 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X7Y14 LOGICOUT5 -> NE4B1 , 
  pip INT_X7Y14 LOGICOUT5 -> NW4B1 , 
  pip INT_X7Y14 LOGICOUT5 -> SE4B1 , 
  pip INT_X7Y20 EE2E1 -> ER1B2 , 
  pip INT_X7Y41 WL1E3 -> LOGICIN_B50 , 
  pip INT_X8Y20 ER1E2 -> LOGICIN_B49 , 
  pip INT_X8Y20 ER1E2 -> LOGICIN_B52 , 
  pip INT_X8Y41 NW2E1 -> WL1B3 , 
  pip INT_X9Y12 SE4E1 -> EE2B1 , 
  pip INT_X9Y16 NE4E1 -> NN4B1 , 
  pip INT_X9Y20 NN4E1 -> EE4B1 , 
  pip INT_X9Y20 NN4E1 -> NN4B1 , 
  pip INT_X9Y24 NN4E1 -> NN4B1 , 
  pip INT_X9Y24 NN4E1 -> WW4B1 , 
  pip INT_X9Y28 NN4E1 -> NN2B1 , 
  pip INT_X9Y30 NN2E1 -> NN4B1 , 
  pip INT_X9Y34 NN4E1 -> NN4B1 , 
  pip INT_X9Y38 NN4E1 -> NN2B1 , 
  pip INT_X9Y40 NN2E1 -> NW2B1 , 
  ;
net "data<30>" , 
  outpin "data<30>" DQ ,
  inpin "data<30>" C1 ,
  inpin "sum10<31>" C6 ,
  inpin "sum10<31>" CX ,
  inpin "sum1<31>" C6 ,
  inpin "sum2<31>" C6 ,
  inpin "sum3<31>" C6 ,
  inpin "sum4<31>" C5 ,
  inpin "sum4<31>" CX ,
  inpin "sum7<31>" C5 ,
  inpin "sum7<31>" CX ,
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X13Y19 XX_DQ -> CLEXL_LOGICOUT11 , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B52 -> M_CX , 
  pip INT_X11Y21 NW4E3 -> NN4B3 , 
  pip INT_X11Y25 NN4E3 -> NE2B3 , 
  pip INT_X11Y25 NN4E3 -> NN4B3 , 
  pip INT_X11Y25 NN4E3 -> NW4B3 , 
  pip INT_X11Y29 NN4E3 -> NN4B3 , 
  pip INT_X11Y29 NN4E3 -> WW4B3 , 
  pip INT_X11Y33 NN4E3 -> NN4B3 , 
  pip INT_X11Y37 NN4E3 -> NN4B3 , 
  pip INT_X11Y41 NN4E3 -> NW4B3 , 
  pip INT_X11Y41 NN4E3 -> WW4B3 , 
  pip INT_X12Y26 NE2E3 -> EE4B3 , 
  pip INT_X13Y19 LOGICIN_B61 -> LOGICIN_B49 , 
  pip INT_X13Y19 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X13Y19 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X13Y19 LOGICOUT11 -> LOGICIN_B61 , 
  pip INT_X13Y19 LOGICOUT11 -> NW4B3 , 
  pip INT_X16Y26 EE4E3 -> NR1B3 , 
  pip INT_X16Y27 NR1E3 -> LOGICIN_B50 , 
  pip INT_X5Y27 WW4E3 -> NL1B2 , 
  pip INT_X5Y28 NL1E2 -> NR1B2 , 
  pip INT_X5Y29 NR1E2 -> NR1B2 , 
  pip INT_X5Y30 NR1E2 -> LOGICIN_B52 , 
  pip INT_X5Y30 SR1E3 -> LOGICIN_B50 , 
  pip INT_X5Y31 NW4E3 -> SR1B3 , 
  pip INT_X5Y40 SR1E3 -> LOGICIN_B50 , 
  pip INT_X5Y41 WW2E2 -> SR1B3 , 
  pip INT_X7Y29 WW4E3 -> NW4B3 , 
  pip INT_X7Y41 WW4E3 -> WW2B2 , 
  pip INT_X7Y45 NW4E3 -> NN2B3 , 
  pip INT_X7Y47 NN2E3 -> NR1B3 , 
  pip INT_X7Y48 NR1E3 -> LOGICIN_B50 , 
  pip INT_X8Y27 LOGICIN_B13 -> LOGICIN_B49 , 
  pip INT_X8Y27 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X8Y27 WL1E1 -> LOGICIN_B13 , 
  pip INT_X9Y27 NW4E3 -> WL1B1 , 
  pip INT_X9Y27 NW4E3 -> WW4B3 , 
  pip INT_X9Y43 NW4E3 -> NW4B3 , 
  ;
net "data<31>" , 
  outpin "data<30>" DMUX ,
  inpin "data<30>" DX ,
  inpin "sum10<31>" D5 ,
  inpin "sum1<31>" D4 ,
  inpin "sum2<31>" D5 ,
  inpin "sum3<31>" D4 ,
  inpin "sum4<31>" D4 ,
  inpin "sum7<31>" D4 ,
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B28 -> XX_DX , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X13Y19 XX_DMUX -> CLEXL_LOGICOUT10 , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXM_X16Y27 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X5Y30 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip INT_X13Y19 LOGICOUT10 -> LOGICIN_B57 , 
  pip INT_X13Y19 LOGICOUT10 -> NL1B0 , 
  pip INT_X13Y19 LOGICOUT10 -> NN4B1 , 
  pip INT_X13Y19 LOGICOUT10 -> WW4B1 , 
  pip INT_X13Y19 NL1E_S0 -> LOGICIN_B28 , 
  pip INT_X13Y23 NN4E1 -> NE4B1 , 
  pip INT_X15Y25 NE4E1 -> NE2B1 , 
  pip INT_X16Y26 NE2E1 -> NR1B1 , 
  pip INT_X16Y27 NR1E1 -> LOGICIN_B57 , 
  pip INT_X5Y30 WR1E2 -> LOGICIN_B58 , 
  pip INT_X5Y40 WR1E2 -> LOGICIN_B58 , 
  pip INT_X6Y30 NW4E1 -> WR1B2 , 
  pip INT_X6Y40 NW4E1 -> WR1B2 , 
  pip INT_X7Y45 NW2E1 -> NN2B1 , 
  pip INT_X7Y47 NN2E1 -> NR1B1 , 
  pip INT_X7Y48 NR1E1 -> LOGICIN_B57 , 
  pip INT_X8Y24 NW2E1 -> NN2B1 , 
  pip INT_X8Y24 NW2E1 -> NN4B1 , 
  pip INT_X8Y26 NN2E1 -> NR1B1 , 
  pip INT_X8Y27 NR1E1 -> LOGICIN_B57 , 
  pip INT_X8Y28 NN4E1 -> NN4B1 , 
  pip INT_X8Y28 NN4E1 -> NW4B1 , 
  pip INT_X8Y32 NN4E1 -> NN4B1 , 
  pip INT_X8Y36 NN4E1 -> NN2B1 , 
  pip INT_X8Y36 NN4E1 -> NN4B1 , 
  pip INT_X8Y38 NN2E1 -> NW4B1 , 
  pip INT_X8Y40 NN4E1 -> NN4B1 , 
  pip INT_X8Y44 NN4E1 -> NW2B1 , 
  pip INT_X9Y19 WW4E1 -> NN4B1 , 
  pip INT_X9Y23 NN4E1 -> NW2B1 , 
  ;
net "data<32>" , 
  outpin "data<38>" AQ ,
  inpin "Msub_sum11_cy<3>" A4 ,
  inpin "Msub_sum11_cy<3>" AX ,
  inpin "Msub_sum1_cy<3>" A6 ,
  inpin "Msub_sum1_cy<3>" AX ,
  inpin "Msub_sum4_cy<3>" A6 ,
  inpin "Msub_sum5_cy<3>" A6 ,
  inpin "Msub_sum6_cy<3>" A4 ,
  inpin "Msub_sum8_cy<3>" A3 ,
  inpin "Msub_sum8_cy<3>" AX ,
  inpin "data<30>" D4 ,
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X12Y27 X_AQ -> CLEXM_LOGICOUT2 , 
  pip INT_X12Y27 LOGICOUT2 -> EE2B0 , 
  pip INT_X12Y27 LOGICOUT2 -> NE4B0 , 
  pip INT_X12Y27 LOGICOUT2 -> WW4B0 , 
  pip INT_X13Y12 SW2E0 -> LOGICIN_B34 , 
  pip INT_X13Y19 SW2E1 -> LOGICIN_B25 , 
  pip INT_X13Y39 WR1E1 -> LOGICIN_B34 , 
  pip INT_X14Y13 SS2E0 -> SW2B0 , 
  pip INT_X14Y15 SS4E0 -> SS2B0 , 
  pip INT_X14Y19 SS4E0 -> SS4B0 , 
  pip INT_X14Y20 SR1E1 -> SW2B1 , 
  pip INT_X14Y21 SS2E0 -> SR1B1 , 
  pip INT_X14Y23 SS4E0 -> SS2B0 , 
  pip INT_X14Y23 SS4E0 -> SS4B0 , 
  pip INT_X14Y27 EE2E0 -> NE2B0 , 
  pip INT_X14Y27 EE2E0 -> SS4B0 , 
  pip INT_X14Y29 NE4E0 -> EL1B3 , 
  pip INT_X14Y29 NE4E0 -> NE2B0 , 
  pip INT_X14Y29 NE4E0 -> NN2B0 , 
  pip INT_X14Y31 NN2E0 -> NN4B0 , 
  pip INT_X14Y35 NN4E0 -> NN4B0 , 
  pip INT_X14Y39 NN4E0 -> WR1B1 , 
  pip INT_X15Y28 NE2E0 -> NR1B0 , 
  pip INT_X15Y29 EL1E3 -> LOGICIN_B32 , 
  pip INT_X15Y29 NR1E0 -> LOGICIN_B35 , 
  pip INT_X15Y30 NE2E0 -> NE4B0 , 
  pip INT_X17Y32 NE4E0 -> NN2B0 , 
  pip INT_X17Y34 NN2E0 -> NN2B0 , 
  pip INT_X17Y36 NN2E0 -> NL1B3 , 
  pip INT_X17Y37 NL1E3 -> LOGICIN_B32 , 
  pip INT_X7Y19 SS2E0 -> LOGICIN_B35 , 
  pip INT_X7Y19 WL1E3 -> LOGICIN_B31 , 
  pip INT_X7Y21 SL1E0 -> SS2B0 , 
  pip INT_X7Y22 SW4E0 -> SL1B0 , 
  pip INT_X7Y32 NW2E0 -> NN4B0 , 
  pip INT_X7Y36 NN4E0 -> NN4B0 , 
  pip INT_X7Y40 NN4E0 -> NR1B0 , 
  pip INT_X7Y41 NR1E0 -> LOGICIN_B34 , 
  pip INT_X7Y41 NR1E0 -> LOGICIN_B35 , 
  pip INT_X8Y19 SW2E0 -> WL1B3 , 
  pip INT_X8Y25 SR1E0 -> SE2B0 , 
  pip INT_X8Y26 WW4E_S0 -> SR1B0 , 
  pip INT_X8Y27 WW4E0 -> NN4B0 , 
  pip INT_X8Y31 NN4E0 -> NW2B0 , 
  pip INT_X9Y20 SS4E0 -> SW2B0 , 
  pip INT_X9Y24 SE2E0 -> SS4B0 , 
  pip INT_X9Y24 SE2E0 -> SW4B0 , 
  ;
net "data<33>" , 
  outpin "data<38>" AMUX ,
  inpin "Msub_sum11_cy<3>" B5 ,
  inpin "Msub_sum11_cy<3>" BX ,
  inpin "Msub_sum1_cy<3>" B6 ,
  inpin "Msub_sum1_cy<3>" BX ,
  inpin "Msub_sum4_cy<3>" B4 ,
  inpin "Msub_sum5_cy<3>" B6 ,
  inpin "Msub_sum6_cy<3>" B5 ,
  inpin "Msub_sum8_cy<3>" B5 ,
  inpin "Msub_sum8_cy<3>" BX ,
  inpin "data<38>" AX ,
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X12Y27 CLEXM_LOGICIN_B6 -> X_AX , 
  pip CLEXM_X12Y27 X_AMUX -> CLEXM_LOGICOUT1 , 
  pip INT_X10Y25 SW4E2 -> SW4B2 , 
  pip INT_X10Y29 NW4E2 -> NN2B2 , 
  pip INT_X10Y31 NN2E2 -> NN4B2 , 
  pip INT_X10Y35 NN4E2 -> NN4B2 , 
  pip INT_X10Y39 NN4E2 -> NL1B1 , 
  pip INT_X10Y39 NN4E2 -> NW4B2 , 
  pip INT_X10Y40 NL1E1 -> NW2B1 , 
  pip INT_X12Y13 SW4E2 -> SE2B2 , 
  pip INT_X12Y27 LOGICOUT1 -> EE2B2 , 
  pip INT_X12Y27 LOGICOUT1 -> NN2B2 , 
  pip INT_X12Y27 LOGICOUT1 -> NW4B2 , 
  pip INT_X12Y27 LOGICOUT1 -> SR1B3 , 
  pip INT_X12Y27 LOGICOUT1 -> SW4B2 , 
  pip INT_X12Y27 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X12Y29 NN2E2 -> NE2B2 , 
  pip INT_X13Y12 SE2E2 -> LOGICIN_B40 , 
  pip INT_X13Y30 NE2E2 -> NN4B2 , 
  pip INT_X13Y34 NN4E2 -> NN4B2 , 
  pip INT_X13Y38 NN4E2 -> NR1B2 , 
  pip INT_X13Y39 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X13Y39 NR1E2 -> LOGICIN_B51 , 
  pip INT_X14Y15 SS4E2 -> SW4B2 , 
  pip INT_X14Y19 SS4E2 -> SS4B2 , 
  pip INT_X14Y23 SS4E2 -> SS4B2 , 
  pip INT_X14Y27 EE2E2 -> NE2B2 , 
  pip INT_X14Y27 EE2E2 -> NE4B2 , 
  pip INT_X14Y27 EE2E2 -> SS4B2 , 
  pip INT_X15Y28 NE2E2 -> NL1B1 , 
  pip INT_X15Y29 NL1E1 -> LOGICIN_B41 , 
  pip INT_X15Y29 NL1E1 -> LOGICIN_B43 , 
  pip INT_X16Y29 NE4E2 -> NN4B2 , 
  pip INT_X16Y33 NN4E2 -> NN2B2 , 
  pip INT_X16Y35 NN2E2 -> NE2B2 , 
  pip INT_X17Y36 NE2E2 -> NL1B1 , 
  pip INT_X17Y37 NL1E1 -> LOGICIN_B41 , 
  pip INT_X7Y19 WL1E1 -> LOGICIN_B41 , 
  pip INT_X7Y19 WL1E1 -> LOGICIN_B43 , 
  pip INT_X7Y41 WL1E0 -> LOGICIN_B42 , 
  pip INT_X7Y41 WW2E0 -> LOGICIN_B43 , 
  pip INT_X8Y19 SS4E2 -> WL1B1 , 
  pip INT_X8Y23 SW4E2 -> SS4B2 , 
  pip INT_X8Y41 NW4E2 -> WL1B0 , 
  pip INT_X9Y41 NW2E1 -> WW2B0 , 
  ;
net "data<34>" , 
  outpin "data<38>" BQ ,
  inpin "Msub_sum11_cy<3>" C5 ,
  inpin "Msub_sum11_cy<3>" CX ,
  inpin "Msub_sum1_cy<3>" C5 ,
  inpin "Msub_sum1_cy<3>" CX ,
  inpin "Msub_sum4_cy<3>" C5 ,
  inpin "Msub_sum5_cy<3>" C6 ,
  inpin "Msub_sum6_cy<3>" C4 ,
  inpin "Msub_sum8_cy<3>" C3 ,
  inpin "Msub_sum8_cy<3>" CX ,
  inpin "data<38>" A1 ,
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X12Y27 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip CLEXM_X12Y27 X_BQ -> CLEXM_LOGICOUT5 , 
  pip INT_X10Y29 NW4E1 -> NW4B1 , 
  pip INT_X12Y27 LOGICOUT5 -> EE2B1 , 
  pip INT_X12Y27 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X12Y27 LOGICOUT5 -> NE4B1 , 
  pip INT_X12Y27 LOGICOUT5 -> NN2B1 , 
  pip INT_X12Y27 LOGICOUT5 -> NN4B1 , 
  pip INT_X12Y27 LOGICOUT5 -> NW4B1 , 
  pip INT_X12Y29 NN2E1 -> EE2B1 , 
  pip INT_X12Y31 NN4E1 -> NN4B1 , 
  pip INT_X12Y35 NN4E1 -> NL1B0 , 
  pip INT_X12Y36 NL1E0 -> NL1B3 , 
  pip INT_X12Y37 NL1E3 -> NE2B3 , 
  pip INT_X13Y12 SW2E2 -> LOGICIN_B49 , 
  pip INT_X13Y38 NE2E3 -> NR1B3 , 
  pip INT_X13Y39 NR1E3 -> LOGICIN_B50 , 
  pip INT_X14Y13 SR1E2 -> SW2B2 , 
  pip INT_X14Y14 SL1E1 -> SR1B2 , 
  pip INT_X14Y15 SS4E1 -> SL1B1 , 
  pip INT_X14Y19 SS4E1 -> SS4B1 , 
  pip INT_X14Y23 SS4E1 -> SS4B1 , 
  pip INT_X14Y27 EE2E1 -> NE4B1 , 
  pip INT_X14Y27 EE2E1 -> SS4B1 , 
  pip INT_X14Y29 EE2E1 -> ER1B2 , 
  pip INT_X14Y29 NE4E1 -> NE4B1 , 
  pip INT_X15Y29 ER1E2 -> LOGICIN_B52 , 
  pip INT_X15Y29 WR1E2 -> LOGICIN_B49 , 
  pip INT_X16Y29 NE4E1 -> WR1B2 , 
  pip INT_X16Y31 NE4E1 -> NN2B1 , 
  pip INT_X16Y33 NN2E1 -> NN2B1 , 
  pip INT_X16Y35 NN2E1 -> NR1B1 , 
  pip INT_X16Y36 NR1E1 -> NE2B1 , 
  pip INT_X17Y37 NE2E1 -> LOGICIN_B48 , 
  pip INT_X7Y19 GFAN1 -> LOGICIN_B52 , 
  pip INT_X7Y19 SL1E0 -> LOGICIN_B47 , 
  pip INT_X7Y19 SR1E1 -> GFAN1 , 
  pip INT_X7Y20 SS4E0 -> SL1B0 , 
  pip INT_X7Y20 SS4E0 -> SR1B1 , 
  pip INT_X7Y24 SW2E0 -> SS4B0 , 
  pip INT_X7Y41 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X7Y41 WR1E2 -> LOGICIN_B13 , 
  pip INT_X7Y41 WR1E2 -> LOGICIN_B49 , 
  pip INT_X8Y25 SS2E0 -> SW2B0 , 
  pip INT_X8Y27 SS4E0 -> SS2B0 , 
  pip INT_X8Y31 NW4E1 -> NN4B1 , 
  pip INT_X8Y31 NW4E1 -> SS4B0 , 
  pip INT_X8Y35 NN4E1 -> NN4B1 , 
  pip INT_X8Y39 NN4E1 -> NN2B1 , 
  pip INT_X8Y41 NN2E1 -> WR1B2 , 
  ;
net "data<35>" , 
  outpin "data<38>" BMUX ,
  inpin "Msub_sum11_cy<3>" D5 ,
  inpin "Msub_sum11_cy<3>" DX ,
  inpin "Msub_sum1_cy<3>" D6 ,
  inpin "Msub_sum1_cy<3>" DX ,
  inpin "Msub_sum4_cy<3>" D6 ,
  inpin "Msub_sum5_cy<3>" D6 ,
  inpin "Msub_sum6_cy<3>" D5 ,
  inpin "Msub_sum8_cy<3>" D3 ,
  inpin "Msub_sum8_cy<3>" DX ,
  inpin "data<38>" BX ,
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X12Y27 CLEXM_LOGICIN_B13 -> X_BX , 
  pip CLEXM_X12Y27 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip INT_X10Y21 SS4E3 -> SW4B3 , 
  pip INT_X10Y21 SS4E3 -> WL1B2 , 
  pip INT_X10Y25 SW4E3 -> SS4B3 , 
  pip INT_X12Y13 SW4E3 -> SE2B3 , 
  pip INT_X12Y26 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X12Y26 SL1E3 -> LOGICIN_B28 , 
  pip INT_X12Y27 LOGICIN_N28 -> LOGICIN_B13 , 
  pip INT_X12Y27 LOGICOUT4 -> EE2B3 , 
  pip INT_X12Y27 LOGICOUT4 -> NN4B3 , 
  pip INT_X12Y27 LOGICOUT4 -> SL1B3 , 
  pip INT_X12Y27 LOGICOUT4 -> SW4B3 , 
  pip INT_X12Y31 NN4E3 -> NE4B3 , 
  pip INT_X12Y31 NN4E3 -> WW4B3 , 
  pip INT_X13Y12 SE2E3 -> LOGICIN_B59 , 
  pip INT_X13Y39 NW2E3 -> LOGICIN_B59 , 
  pip INT_X14Y15 SS4E3 -> SW4B3 , 
  pip INT_X14Y19 SS4E3 -> SS4B3 , 
  pip INT_X14Y23 SS4E3 -> SS4B3 , 
  pip INT_X14Y27 EE2E3 -> NE2B3 , 
  pip INT_X14Y27 EE2E3 -> SS4B3 , 
  pip INT_X14Y33 NE4E3 -> NE2B3 , 
  pip INT_X14Y33 NE4E3 -> NN2B3 , 
  pip INT_X14Y35 NN2E3 -> NN2B3 , 
  pip INT_X14Y37 NN2E3 -> NR1B3 , 
  pip INT_X14Y38 NR1E3 -> NW2B3 , 
  pip INT_X15Y28 NE2E3 -> NL1B2 , 
  pip INT_X15Y28 NE2E3 -> NR1B3 , 
  pip INT_X15Y29 NL1E2 -> LOGICIN_B58 , 
  pip INT_X15Y29 NR1E3 -> LOGICIN_B60 , 
  pip INT_X15Y34 NE2E3 -> NE4B3 , 
  pip INT_X17Y36 NE4E3 -> NL1B2 , 
  pip INT_X17Y37 NL1E2 -> LOGICIN_B58 , 
  pip INT_X6Y33 NW4E3 -> NN4B3 , 
  pip INT_X6Y37 NN4E3 -> NE2B3 , 
  pip INT_X7Y19 SW2E3 -> LOGICIN_B60 , 
  pip INT_X7Y19 SW2E_N3 -> LOGICIN_B56 , 
  pip INT_X7Y38 NE2E3 -> NR1B3 , 
  pip INT_X7Y39 NR1E3 -> NN2B3 , 
  pip INT_X7Y41 NN2E3 -> LOGICIN_B59 , 
  pip INT_X7Y41 NN2E3 -> LOGICIN_B60 , 
  pip INT_X8Y19 SW4E3 -> SW2B3 , 
  pip INT_X8Y20 WR1E_S0 -> SW2B3 , 
  pip INT_X8Y31 WW4E3 -> NW4B3 , 
  pip INT_X9Y21 WL1E2 -> WR1B0 , 
  ;
net "data<36>" , 
  outpin "data<38>" CQ ,
  inpin "Msub_sum11_cy<7>" A5 ,
  inpin "Msub_sum11_cy<7>" AX ,
  inpin "Msub_sum1_cy<7>" A5 ,
  inpin "Msub_sum1_cy<7>" AX ,
  inpin "Msub_sum4_cy<7>" A6 ,
  inpin "Msub_sum5_cy<7>" A5 ,
  inpin "Msub_sum6_cy<7>" A5 ,
  inpin "Msub_sum8_cy<7>" A5 ,
  inpin "Msub_sum8_cy<7>" AX ,
  inpin "data<38>" B1 ,
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X12Y27 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip CLEXM_X12Y27 X_CQ -> CLEXM_LOGICOUT8 , 
  pip INT_X11Y32 NW2E2 -> NN4B2 , 
  pip INT_X11Y36 NN4E2 -> NL1B1 , 
  pip INT_X11Y37 NL1E1 -> NR1B1 , 
  pip INT_X11Y38 NR1E1 -> NN2B1 , 
  pip INT_X12Y27 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X12Y27 LOGICOUT8 -> EE4B2 , 
  pip INT_X12Y27 LOGICOUT8 -> LOGICIN_B51 , 
  pip INT_X12Y27 LOGICOUT8 -> NE4B2 , 
  pip INT_X12Y27 LOGICOUT8 -> NN4B2 , 
  pip INT_X12Y27 LOGICOUT8 -> SE4B2 , 
  pip INT_X12Y27 LOGICOUT8 -> WW4B2 , 
  pip INT_X12Y31 NN4E2 -> NE4B2 , 
  pip INT_X12Y31 NN4E2 -> NW2B2 , 
  pip INT_X13Y13 SW2E0 -> LOGICIN_B34 , 
  pip INT_X13Y40 NW2E2 -> LOGICIN_B33 , 
  pip INT_X14Y14 SR1E0 -> SW2B0 , 
  pip INT_X14Y15 SR1E3 -> SR1B0 , 
  pip INT_X14Y16 SL1E2 -> SR1B3 , 
  pip INT_X14Y17 SS4E2 -> SL1B2 , 
  pip INT_X14Y21 SS4E2 -> SS4B2 , 
  pip INT_X14Y25 SE4E2 -> SS4B2 , 
  pip INT_X14Y29 NE4E2 -> NE2B2 , 
  pip INT_X14Y29 NE4E2 -> NR1B2 , 
  pip INT_X14Y30 NR1E2 -> EL1B1 , 
  pip INT_X14Y33 NE4E2 -> NN4B2 , 
  pip INT_X14Y37 NN4E2 -> NN2B2 , 
  pip INT_X14Y39 NN2E2 -> NW2B2 , 
  pip INT_X15Y30 EL1E1 -> LOGICIN_B35 , 
  pip INT_X15Y30 NE2E2 -> LOGICIN_B33 , 
  pip INT_X16Y27 EE4E2 -> NE4B2 , 
  pip INT_X17Y38 NW2E2 -> LOGICIN_B33 , 
  pip INT_X18Y29 NE4E2 -> NN4B2 , 
  pip INT_X18Y33 NN4E2 -> NN4B2 , 
  pip INT_X18Y37 NN4E2 -> NW2B2 , 
  pip INT_X6Y39 NW4E2 -> NE4B2 , 
  pip INT_X7Y20 GFAN0 =- LOGICIN_B35 , 
  pip INT_X7Y20 LOGICIN_B51 -> GFAN0 , 
  pip INT_X7Y20 SW2E1 -> LOGICIN_B33 , 
  pip INT_X7Y20 SW2E1 -> LOGICIN_B51 , 
  pip INT_X7Y42 NW2E2 -> LOGICIN_B33 , 
  pip INT_X7Y42 WW2E0 -> LOGICIN_B35 , 
  pip INT_X8Y21 SS2E1 -> SW2B1 , 
  pip INT_X8Y23 SS4E1 -> SS2B1 , 
  pip INT_X8Y27 WW4E2 -> NN4B2 , 
  pip INT_X8Y27 WW4E2 -> SS4B1 , 
  pip INT_X8Y31 NN4E2 -> NN2B2 , 
  pip INT_X8Y33 NN2E2 -> NN4B2 , 
  pip INT_X8Y37 NN4E2 -> NW4B2 , 
  pip INT_X8Y41 NE4E2 -> NW2B2 , 
  pip INT_X9Y42 NW4E1 -> WW2B0 , 
  pip IOI_INT_X11Y40 NN2E1 -> NW4B1 , 
  ;
net "data<37>" , 
  outpin "data<38>" CMUX ,
  inpin "Msub_sum11_cy<7>" B6 ,
  inpin "Msub_sum11_cy<7>" BX ,
  inpin "Msub_sum1_cy<7>" B6 ,
  inpin "Msub_sum1_cy<7>" BX ,
  inpin "Msub_sum4_cy<7>" B6 ,
  inpin "Msub_sum5_cy<7>" B6 ,
  inpin "Msub_sum6_cy<7>" B6 ,
  inpin "Msub_sum8_cy<7>" B6 ,
  inpin "Msub_sum8_cy<7>" BX ,
  inpin "data<38>" CX ,
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X12Y27 CLEXM_LOGICIN_B21 -> X_CX , 
  pip CLEXM_X12Y27 X_CMUX -> CLEXM_LOGICOUT7 , 
  pip INT_X10Y25 SW4E0 -> SW4B0 , 
  pip INT_X10Y33 NW4E0 -> NN4B0 , 
  pip INT_X10Y37 NN4E0 -> NN4B0 , 
  pip INT_X10Y41 NN4E0 -> NW2B0 , 
  pip INT_X10Y41 NN4E0 -> NW4B0 , 
  pip INT_X12Y27 GFAN1 -> LOGICIN_B21 , 
  pip INT_X12Y27 LOGICIN_B35 -> GFAN1 , 
  pip INT_X12Y27 LOGICOUT7 -> EE4B0 , 
  pip INT_X12Y27 LOGICOUT7 -> LOGICIN_B35 , 
  pip INT_X12Y27 LOGICOUT7 -> NN2B0 , 
  pip INT_X12Y27 LOGICOUT7 -> NN4B0 , 
  pip INT_X12Y27 LOGICOUT7 -> SE4B0 , 
  pip INT_X12Y27 LOGICOUT7 -> SW4B0 , 
  pip INT_X12Y29 NN2E0 -> EE2B0 , 
  pip INT_X12Y31 NN4E0 -> EE2B0 , 
  pip INT_X12Y31 NN4E0 -> NN4B0 , 
  pip INT_X12Y31 NN4E0 -> NW4B0 , 
  pip INT_X12Y35 NN4E0 -> NN4B0 , 
  pip INT_X12Y39 NN4E0 -> NE2B0 , 
  pip INT_X13Y13 SL1E0 -> LOGICIN_B42 , 
  pip INT_X13Y14 SS2E0 -> SL1B0 , 
  pip INT_X13Y16 SW2E0 -> SS2B0 , 
  pip INT_X13Y40 NE2E0 -> LOGICIN_B42 , 
  pip INT_X14Y17 SS4E0 -> SW2B0 , 
  pip INT_X14Y21 SS4E0 -> SS4B0 , 
  pip INT_X14Y25 SE4E0 -> SS4B0 , 
  pip INT_X14Y29 EE2E0 -> ER1B1 , 
  pip INT_X14Y31 EE2E0 -> SE2B0 , 
  pip INT_X15Y29 ER1E1 -> NR1B1 , 
  pip INT_X15Y30 NR1E1 -> LOGICIN_B43 , 
  pip INT_X15Y30 SE2E0 -> LOGICIN_B42 , 
  pip INT_X16Y27 EE4E0 -> NE4B0 , 
  pip INT_X16Y31 NW4E0 -> NE4B0 , 
  pip INT_X17Y38 NW2E0 -> LOGICIN_B42 , 
  pip INT_X18Y29 NE4E0 -> NW4B0 , 
  pip INT_X18Y33 NE4E0 -> NN2B0 , 
  pip INT_X18Y35 NN2E0 -> NN2B0 , 
  pip INT_X18Y37 NN2E0 -> NW2B0 , 
  pip INT_X7Y20 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X7Y20 SW2E0 -> LOGICIN_B42 , 
  pip INT_X7Y20 SW2E0 -> LOGICIN_B6 , 
  pip INT_X7Y42 FAN_B =- LOGICIN_B43 , 
  pip INT_X7Y42 WL1E2 -> FAN_B , 
  pip INT_X7Y42 WW2E_N3 -> LOGICIN_B42 , 
  pip INT_X8Y21 SS2E0 -> SW2B0 , 
  pip INT_X8Y23 SW4E0 -> SS2B0 , 
  pip INT_X8Y42 NW4E_S0 -> WL1B2 , 
  pip INT_X9Y41 NW2E_S0 -> WW2B3 , 
  ;
net "data<38>" , 
  outpin "data<38>" DQ ,
  inpin "Msub_sum11_cy<7>" C6 ,
  inpin "Msub_sum11_cy<7>" CX ,
  inpin "Msub_sum1_cy<7>" C6 ,
  inpin "Msub_sum1_cy<7>" CX ,
  inpin "Msub_sum4_cy<7>" C6 ,
  inpin "Msub_sum5_cy<7>" C6 ,
  inpin "Msub_sum6_cy<7>" C6 ,
  inpin "Msub_sum8_cy<7>" C6 ,
  inpin "Msub_sum8_cy<7>" CX ,
  inpin "data<38>" C1 ,
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X12Y27 CLEXM_LOGICIN_B14 -> X_C1 , 
  pip CLEXM_X12Y27 X_DQ -> CLEXM_LOGICOUT11 , 
  pip INT_X12Y27 LOGICOUT11 -> EE4B3 , 
  pip INT_X12Y27 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X12Y27 LOGICOUT11 -> NE4B3 , 
  pip INT_X12Y27 LOGICOUT11 -> SE4B3 , 
  pip INT_X12Y27 LOGICOUT11 -> WW4B3 , 
  pip INT_X13Y13 SW2E3 -> LOGICIN_B50 , 
  pip INT_X13Y40 WR1E3 -> LOGICIN_B50 , 
  pip INT_X14Y14 SS2E3 -> SW2B3 , 
  pip INT_X14Y16 SL1E3 -> SS2B3 , 
  pip INT_X14Y17 SS4E3 -> SL1B3 , 
  pip INT_X14Y21 SS4E3 -> SS4B3 , 
  pip INT_X14Y25 SE4E3 -> SS4B3 , 
  pip INT_X14Y29 NE4E3 -> NE2B3 , 
  pip INT_X14Y29 NE4E3 -> NN2B3 , 
  pip INT_X14Y31 NN2E3 -> NN4B3 , 
  pip INT_X14Y35 NN4E3 -> NN4B3 , 
  pip INT_X14Y39 NN4E3 -> NL1B2 , 
  pip INT_X14Y40 NL1E2 -> WR1B3 , 
  pip INT_X15Y30 NE2E3 -> LOGICIN_B50 , 
  pip INT_X15Y30 NE2E3 -> LOGICIN_B52 , 
  pip INT_X16Y27 EE4E3 -> NN4B3 , 
  pip INT_X16Y31 NN4E3 -> NN2B3 , 
  pip INT_X16Y33 NN2E3 -> NN2B3 , 
  pip INT_X16Y35 NN2E3 -> NN2B3 , 
  pip INT_X16Y37 NN2E3 -> NE2B3 , 
  pip INT_X17Y38 NE2E3 -> LOGICIN_B50 , 
  pip INT_X7Y20 SL1E2 -> LOGICIN_B52 , 
  pip INT_X7Y20 SR1E3 -> LOGICIN_B50 , 
  pip INT_X7Y21 SW2E2 -> SL1B2 , 
  pip INT_X7Y21 SW2E2 -> SR1B3 , 
  pip INT_X7Y40 NW4E3 -> NN2B3 , 
  pip INT_X7Y42 NN2E3 -> LOGICIN_B50 , 
  pip INT_X7Y42 NN2E3 -> LOGICIN_B52 , 
  pip INT_X8Y22 SL1E2 -> SW2B2 , 
  pip INT_X8Y23 SS4E2 -> SL1B2 , 
  pip INT_X8Y27 WW4E3 -> NN2B3 , 
  pip INT_X8Y27 WW4E3 -> SS4B2 , 
  pip INT_X8Y29 NN2E3 -> NE2B3 , 
  pip INT_X9Y30 NE2E3 -> NN4B3 , 
  pip INT_X9Y34 NN4E3 -> NN4B3 , 
  pip INT_X9Y38 NN4E3 -> NW4B3 , 
  ;
net "data<39>" , 
  outpin "data<38>" DMUX ,
  inpin "Msub_sum11_cy<7>" D4 ,
  inpin "Msub_sum11_cy<7>" DX ,
  inpin "Msub_sum1_cy<7>" D4 ,
  inpin "Msub_sum1_cy<7>" DX ,
  inpin "Msub_sum4_cy<7>" D5 ,
  inpin "Msub_sum5_cy<7>" D4 ,
  inpin "Msub_sum6_cy<7>" D4 ,
  inpin "Msub_sum8_cy<7>" D5 ,
  inpin "Msub_sum8_cy<7>" DX ,
  inpin "data<38>" DX ,
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X15Y30 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X17Y38 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X12Y27 CLEXM_LOGICIN_B28 -> X_DX , 
  pip CLEXM_X12Y27 X_DMUX -> CLEXM_LOGICOUT10 , 
  pip INT_X12Y27 LOGICOUT10 -> EE4B1 , 
  pip INT_X12Y27 LOGICOUT10 -> EL1B0 , 
  pip INT_X12Y27 LOGICOUT10 -> NE2B1 , 
  pip INT_X12Y27 LOGICOUT10 -> NL1B0 , 
  pip INT_X12Y27 LOGICOUT10 -> SE4B1 , 
  pip INT_X12Y27 LOGICOUT10 -> WW4B1 , 
  pip INT_X12Y27 NL1E_S0 -> LOGICIN_B28 , 
  pip INT_X13Y13 SW2E1 -> LOGICIN_B58 , 
  pip INT_X13Y27 EL1E0 -> NE2B0 , 
  pip INT_X13Y28 NE2E1 -> NE2B1 , 
  pip INT_X13Y28 NE2E1 -> NN4B1 , 
  pip INT_X13Y32 NN4E1 -> NN4B1 , 
  pip INT_X13Y36 NN4E1 -> NE2B1 , 
  pip INT_X13Y40 NW2E1 -> LOGICIN_B57 , 
  pip INT_X14Y14 SS2E1 -> SW2B1 , 
  pip INT_X14Y16 SL1E1 -> SS2B1 , 
  pip INT_X14Y17 SS4E1 -> SL1B1 , 
  pip INT_X14Y21 SS4E1 -> SS4B1 , 
  pip INT_X14Y25 SE4E1 -> SS4B1 , 
  pip INT_X14Y28 NE2E0 -> NN2B0 , 
  pip INT_X14Y29 NE2E1 -> NE2B1 , 
  pip INT_X14Y30 NN2E0 -> EL1B3 , 
  pip INT_X14Y37 NE2E1 -> NN2B1 , 
  pip INT_X14Y39 NN2E1 -> NW2B1 , 
  pip INT_X15Y30 EL1E3 -> LOGICIN_B60 , 
  pip INT_X15Y30 NE2E1 -> LOGICIN_B57 , 
  pip INT_X16Y27 EE4E1 -> NE2B1 , 
  pip INT_X17Y28 NE2E1 -> NN4B1 , 
  pip INT_X17Y32 NN4E1 -> NE4B1 , 
  pip INT_X17Y36 NW4E1 -> NN2B1 , 
  pip INT_X17Y38 NN2E1 -> LOGICIN_B57 , 
  pip INT_X19Y34 NE4E1 -> NW4B1 , 
  pip INT_X7Y20 WW2E1 -> LOGICIN_B58 , 
  pip INT_X7Y20 WW2E2 -> LOGICIN_B60 , 
  pip INT_X7Y41 NW2E0 -> NL1B3 , 
  pip INT_X7Y42 NL1E3 -> LOGICIN_B60 , 
  pip INT_X7Y42 NW2E1 -> LOGICIN_B57 , 
  pip INT_X8Y26 SR1E1 -> SE2B1 , 
  pip INT_X8Y27 WW4E1 -> NN4B1 , 
  pip INT_X8Y27 WW4E1 -> SR1B1 , 
  pip INT_X8Y31 NN4E1 -> NN2B1 , 
  pip INT_X8Y33 NN2E1 -> NN4B1 , 
  pip INT_X8Y37 NN4E1 -> NN2B1 , 
  pip INT_X8Y37 NN4E1 -> NN4B1 , 
  pip INT_X8Y39 NN2E1 -> NL1B0 , 
  pip INT_X8Y40 NL1E0 -> NW2B0 , 
  pip INT_X8Y41 NN4E1 -> NW2B1 , 
  pip INT_X9Y20 SL1E1 -> WW2B1 , 
  pip INT_X9Y20 SR1E2 -> WW2B2 , 
  pip INT_X9Y21 SS4E1 -> SL1B1 , 
  pip INT_X9Y21 SS4E1 -> SR1B2 , 
  pip INT_X9Y25 SE2E1 -> SS4B1 , 
  ;
net "data<3>" , 
  outpin "data<6>" BMUX ,
  inpin "Msub_sum10_cy<3>" D5 ,
  inpin "Msub_sum10_cy<3>" DX ,
  inpin "Msub_sum1_cy<3>" D5 ,
  inpin "Msub_sum2_cy<3>" D6 ,
  inpin "Msub_sum3_cy<3>" D6 ,
  inpin "Msub_sum4_cy<3>" D4 ,
  inpin "Msub_sum4_cy<3>" DX ,
  inpin "Msub_sum7_cy<3>" D5 ,
  inpin "Msub_sum7_cy<3>" DX ,
  inpin "data<6>" BX ,
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X13Y12 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y14 CLEXL_LOGICIN_B13 -> XX_BX , 
  pip CLEXL_X7Y14 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B60 -> M_DX , 
  pip INT_X11Y12 EE2E3 -> EE2B3 , 
  pip INT_X12Y15 EE4E3 -> NN4B3 , 
  pip INT_X12Y19 NN4E3 -> EE4B3 , 
  pip INT_X13Y12 EE2E3 -> FAN_B , 
  pip INT_X13Y12 EE2E3 -> LOGICIN_B60 , 
  pip INT_X13Y12 FAN_B -> LOGICIN_B57 , 
  pip INT_X16Y19 EE4E3 -> NR1B3 , 
  pip INT_X16Y20 NR1E3 -> LOGICIN_B59 , 
  pip INT_X5Y16 NW4E3 -> NN4B3 , 
  pip INT_X5Y20 NN4E3 -> EE2B3 , 
  pip INT_X5Y20 NN4E3 -> NN2B3 , 
  pip INT_X5Y20 NN4E3 -> NN4B3 , 
  pip INT_X5Y22 NN2E3 -> NL1B2 , 
  pip INT_X5Y22 NN2E3 -> NR1B3 , 
  pip INT_X5Y23 NL1E2 -> LOGICIN_B58 , 
  pip INT_X5Y23 NR1E3 -> LOGICIN_B60 , 
  pip INT_X5Y24 NN4E3 -> NN4B3 , 
  pip INT_X5Y28 NN4E3 -> NN4B3 , 
  pip INT_X5Y32 NN4E3 -> NN4B3 , 
  pip INT_X5Y32 NN4E3 -> NR1B3 , 
  pip INT_X5Y33 NR1E3 -> LOGICIN_B59 , 
  pip INT_X5Y36 NN4E3 -> NE4B3 , 
  pip INT_X7Y14 LOGICOUT4 -> NE2B3 , 
  pip INT_X7Y14 LOGICOUT4 -> NW4B3 , 
  pip INT_X7Y14 LOGICOUT4 -> SE4B3 , 
  pip INT_X7Y14 WL1E1 -> LOGICIN_B13 , 
  pip INT_X7Y20 EE2E3 -> SE2B3 , 
  pip INT_X7Y38 NE4E3 -> NN2B3 , 
  pip INT_X7Y40 NN2E3 -> NL1B2 , 
  pip INT_X7Y41 NL1E2 -> LOGICIN_B58 , 
  pip INT_X8Y14 NW2E3 -> WL1B1 , 
  pip INT_X8Y15 NE2E3 -> EE4B3 , 
  pip INT_X8Y19 SE2E3 -> NR1B3 , 
  pip INT_X8Y20 FAN_B -> LOGICIN_B58 , 
  pip INT_X8Y20 NR1E3 -> FAN_B , 
  pip INT_X8Y20 NR1E3 -> LOGICIN_B60 , 
  pip INT_X9Y12 SE4E3 -> EE2B3 , 
  pip INT_X9Y12 SE4E3 -> NR1B3 , 
  pip INT_X9Y13 NR1E3 -> NW2B3 , 
  ;
net "data<40>" , 
  outpin "data<46>" AQ ,
  inpin "Msub_sum11_cy<11>" A5 ,
  inpin "Msub_sum11_cy<11>" AX ,
  inpin "Msub_sum1_cy<11>" A4 ,
  inpin "Msub_sum1_cy<11>" AX ,
  inpin "Msub_sum4_cy<11>" A6 ,
  inpin "Msub_sum5_cy<11>" A6 ,
  inpin "Msub_sum6_cy<11>" A5 ,
  inpin "Msub_sum8_cy<11>" A6 ,
  inpin "Msub_sum8_cy<11>" AX ,
  inpin "data<38>" D3 ,
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X7Y16 L_AQ -> CLEXL_LOGICOUT14 , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X12Y27 CLEXM_LOGICIN_B24 -> X_D3 , 
  pip INT_X10Y27 NE2E0 -> EE2B0 , 
  pip INT_X10Y27 NE2E0 -> NN4B0 , 
  pip INT_X10Y31 NN4E0 -> NN4B0 , 
  pip INT_X10Y35 NN4E0 -> NN4B0 , 
  pip INT_X10Y37 NE2E0 -> NE4B0 , 
  pip INT_X10Y39 NN4E0 -> NN4B0 , 
  pip INT_X10Y39 NN4E0 -> NW4B0 , 
  pip INT_X10Y43 NN4E0 -> WR1B1 , 
  pip INT_X12Y27 EE2E0 -> LOGICIN_B24 , 
  pip INT_X12Y39 NE4E0 -> EE4B0 , 
  pip INT_X13Y14 SW2E0 -> LOGICIN_B34 , 
  pip INT_X13Y18 EE4E0 -> NN4B0 , 
  pip INT_X13Y18 EE4E0 -> SE2B0 , 
  pip INT_X13Y22 NN4E0 -> NN4B0 , 
  pip INT_X13Y26 NN4E0 -> NE4B0 , 
  pip INT_X13Y26 NN4E0 -> NN4B0 , 
  pip INT_X13Y30 NN4E0 -> NN4B0 , 
  pip INT_X13Y30 NN4E0 -> NR1B0 , 
  pip INT_X13Y31 NR1E0 -> EE2B0 , 
  pip INT_X13Y34 NN4E0 -> NN2B0 , 
  pip INT_X13Y36 NN2E0 -> NN4B0 , 
  pip INT_X13Y40 NN4E0 -> NR1B0 , 
  pip INT_X13Y41 NR1E0 -> LOGICIN_B34 , 
  pip INT_X14Y15 SS2E0 -> SW2B0 , 
  pip INT_X14Y17 SE2E0 -> SS2B0 , 
  pip INT_X15Y28 NE4E0 -> NN2B0 , 
  pip INT_X15Y30 NN2E0 -> NL1B3 , 
  pip INT_X15Y31 EE2E0 -> LOGICIN_B35 , 
  pip INT_X15Y31 LOGICIN_B53 -> LOGICIN_B33 , 
  pip INT_X15Y31 NL1E3 -> LOGICIN_B53 , 
  pip INT_X16Y39 EE4E0 -> ER1B1 , 
  pip INT_X17Y39 ER1E1 -> LOGICIN_B33 , 
  pip INT_X7Y16 LOGICOUT14 -> NE4B0 , 
  pip INT_X7Y16 LOGICOUT14 -> NN4B0 , 
  pip INT_X7Y20 NN4E0 -> NN4B0 , 
  pip INT_X7Y20 NN4E0 -> NR1B0 , 
  pip INT_X7Y21 NR1E0 -> LOGICIN_B34 , 
  pip INT_X7Y21 NR1E0 -> LOGICIN_B35 , 
  pip INT_X7Y24 NN4E0 -> NE4B0 , 
  pip INT_X7Y42 NW2E0 -> NL1B3 , 
  pip INT_X7Y43 NL1E3 -> LOGICIN_B32 , 
  pip INT_X7Y43 WW2E0 -> LOGICIN_B35 , 
  pip INT_X8Y41 NW4E0 -> NW2B0 , 
  pip INT_X9Y18 NE4E0 -> EE4B0 , 
  pip INT_X9Y26 NE4E0 -> NE2B0 , 
  pip INT_X9Y26 NE4E0 -> NN2B0 , 
  pip INT_X9Y28 NN2E0 -> NN4B0 , 
  pip INT_X9Y32 NN4E0 -> NN4B0 , 
  pip INT_X9Y36 NN4E0 -> NE2B0 , 
  pip INT_X9Y43 WR1E1 -> WW2B0 , 
  ;
net "data<41>" , 
  outpin "data<46>" AMUX ,
  inpin "Msub_sum11_cy<11>" B5 ,
  inpin "Msub_sum11_cy<11>" BX ,
  inpin "Msub_sum1_cy<11>" B5 ,
  inpin "Msub_sum1_cy<11>" BX ,
  inpin "Msub_sum4_cy<11>" B4 ,
  inpin "Msub_sum5_cy<11>" B6 ,
  inpin "Msub_sum6_cy<11>" B5 ,
  inpin "Msub_sum8_cy<11>" B4 ,
  inpin "Msub_sum8_cy<11>" BX ,
  inpin "data<46>" AX ,
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X7Y16 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y16 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B43 -> L_BX , 
  pip INT_X12Y15 SS2E2 -> SE2B2 , 
  pip INT_X12Y17 EE4E2 -> NN4B2 , 
  pip INT_X12Y17 EE4E2 -> SS2B2 , 
  pip INT_X12Y21 NN4E2 -> NN4B2 , 
  pip INT_X12Y25 NN4E2 -> NN4B2 , 
  pip INT_X12Y29 NN4E2 -> NE4B2 , 
  pip INT_X12Y29 NN4E2 -> NN2B2 , 
  pip INT_X12Y31 NN2E2 -> NN4B2 , 
  pip INT_X12Y35 NN4E2 -> NN4B2 , 
  pip INT_X12Y39 NN4E2 -> NE2B2 , 
  pip INT_X13Y14 SE2E2 -> LOGICIN_B40 , 
  pip INT_X13Y40 LOGICIN_B21 -> LOGICIN21 , 
  pip INT_X13Y40 NE2E2 -> LOGICIN_B21 , 
  pip INT_X13Y41 LOGICIN_N21 -> LOGICIN_B42 , 
  pip INT_X14Y31 NE4E2 -> EL1B1 , 
  pip INT_X14Y31 NE4E2 -> NN4B2 , 
  pip INT_X14Y35 NN4E2 -> NE4B2 , 
  pip INT_X15Y31 EL1E1 -> LOGICIN_B41 , 
  pip INT_X15Y31 EL1E1 -> LOGICIN_B43 , 
  pip INT_X16Y37 NE4E2 -> NE2B2 , 
  pip INT_X17Y38 NE2E2 -> NL1B1 , 
  pip INT_X17Y39 NL1E1 -> LOGICIN_B41 , 
  pip INT_X4Y33 NW4E2 -> NN4B2 , 
  pip INT_X4Y37 NN4E2 -> NN4B2 , 
  pip INT_X4Y41 NN4E2 -> NE4B2 , 
  pip INT_X6Y27 NW4E2 -> NN4B2 , 
  pip INT_X6Y31 NN4E2 -> NW4B2 , 
  pip INT_X6Y43 NE4E2 -> EL1B1 , 
  pip INT_X7Y16 GFAN0 =- LOGICIN_B35 , 
  pip INT_X7Y16 LOGICIN_B51 -> GFAN0 , 
  pip INT_X7Y16 LOGICOUT13 -> LOGICIN_B51 , 
  pip INT_X7Y16 LOGICOUT13 -> NE2B2 , 
  pip INT_X7Y16 LOGICOUT13 -> NN4B2 , 
  pip INT_X7Y20 NN4E2 -> NE2B2 , 
  pip INT_X7Y20 NN4E2 -> NE4B2 , 
  pip INT_X7Y20 NN4E2 -> NL1B1 , 
  pip INT_X7Y20 NN4E2 -> NR1B2 , 
  pip INT_X7Y21 NL1E1 -> LOGICIN_B43 , 
  pip INT_X7Y21 NR1E2 -> LOGICIN_B40 , 
  pip INT_X7Y24 NW4E2 -> NN4B2 , 
  pip INT_X7Y28 NN4E2 -> NN2B2 , 
  pip INT_X7Y30 NN2E2 -> NL1B1 , 
  pip INT_X7Y31 NL1E1 -> NN2B1 , 
  pip INT_X7Y33 NN2E1 -> NN4B1 , 
  pip INT_X7Y37 NN4E1 -> NN4B1 , 
  pip INT_X7Y41 NN4E1 -> NN2B1 , 
  pip INT_X7Y43 EL1E1 -> LOGICIN_B41 , 
  pip INT_X7Y43 NN2E1 -> LOGICIN_B43 , 
  pip INT_X8Y17 NE2E2 -> EE4B2 , 
  pip INT_X8Y21 NE2E2 -> NN4B2 , 
  pip INT_X8Y25 NN4E2 -> NW4B2 , 
  pip INT_X9Y22 NE4E2 -> NW4B2 , 
  ;
net "data<42>" , 
  outpin "data<46>" BQ ,
  inpin "Msub_sum11_cy<11>" C5 ,
  inpin "Msub_sum11_cy<11>" CX ,
  inpin "Msub_sum1_cy<11>" C5 ,
  inpin "Msub_sum1_cy<11>" CX ,
  inpin "Msub_sum4_cy<11>" C4 ,
  inpin "Msub_sum5_cy<11>" C6 ,
  inpin "Msub_sum6_cy<11>" C5 ,
  inpin "Msub_sum8_cy<11>" C6 ,
  inpin "Msub_sum8_cy<11>" CX ,
  inpin "data<46>" A2 ,
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X7Y16 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip CLEXL_X7Y16 L_BQ -> CLEXL_LOGICOUT17 , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B52 -> L_CX , 
  pip INT_BRAM_BRK_X3Y32 NN4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y20 NW4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y24 NN4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y28 NN4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y36 NN4E1 -> NE4B1 , 
  pip INT_X10Y27 NE2E1 -> NN4B1 , 
  pip INT_X10Y31 NN4E1 -> NN4B1 , 
  pip INT_X10Y35 NN4E1 -> NN4B1 , 
  pip INT_X10Y39 NN4E1 -> NW4B1 , 
  pip INT_X11Y16 EE4E1 -> SE2B1 , 
  pip INT_X11Y28 NE4E1 -> NN2B1 , 
  pip INT_X11Y30 NN2E1 -> NE2B1 , 
  pip INT_X12Y15 SE2E1 -> SE2B1 , 
  pip INT_X12Y31 NE2E1 -> EE2B1 , 
  pip INT_X13Y14 SE2E1 -> LOGICIN_B48 , 
  pip INT_X13Y18 EE4E1 -> NN4B1 , 
  pip INT_X13Y22 NN4E1 -> NN4B1 , 
  pip INT_X13Y26 NN4E1 -> NE4B1 , 
  pip INT_X13Y26 NN4E1 -> NN4B1 , 
  pip INT_X13Y30 NN4E1 -> NN4B1 , 
  pip INT_X13Y34 NN4E1 -> NN4B1 , 
  pip INT_X13Y38 NN4E1 -> EE4B1 , 
  pip INT_X13Y38 NN4E1 -> NN2B1 , 
  pip INT_X13Y40 NN2E1 -> NR1B1 , 
  pip INT_X13Y41 LOGICIN_B13 -> LOGICIN_B50 , 
  pip INT_X13Y41 NR1E1 -> LOGICIN_B13 , 
  pip INT_X14Y31 EE2E1 -> ER1B2 , 
  pip INT_X15Y28 NE4E1 -> NN2B1 , 
  pip INT_X15Y30 NN2E1 -> NR1B1 , 
  pip INT_X15Y31 ER1E2 -> LOGICIN_B52 , 
  pip INT_X15Y31 LOGICIN_B13 -> LOGICIN_B49 , 
  pip INT_X15Y31 NR1E1 -> LOGICIN_B13 , 
  pip INT_X17Y38 EE4E1 -> NR1B1 , 
  pip INT_X17Y39 LOGICIN_B13 -> LOGICIN_B49 , 
  pip INT_X17Y39 NR1E1 -> LOGICIN_B13 , 
  pip INT_X5Y18 NW4E1 -> NW4B1 , 
  pip INT_X5Y38 NE4E1 -> NN2B1 , 
  pip INT_X5Y40 NN2E1 -> NE4B1 , 
  pip INT_X7Y16 LOGICOUT17 -> EE4B1 , 
  pip INT_X7Y16 LOGICOUT17 -> LOGICIN_B30 , 
  pip INT_X7Y16 LOGICOUT17 -> NE4B1 , 
  pip INT_X7Y16 LOGICOUT17 -> NW4B1 , 
  pip INT_X7Y21 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X7Y21 WL1E3 -> LOGICIN_B50 , 
  pip INT_X7Y21 WL1E3 -> LOGICIN_B61 , 
  pip INT_X7Y42 NE4E1 -> NR1B1 , 
  pip INT_X7Y43 GFAN1 -> LOGICIN_B52 , 
  pip INT_X7Y43 NR1E1 -> GFAN1 , 
  pip INT_X7Y43 WR1E2 -> LOGICIN_B49 , 
  pip INT_X8Y21 NW2E1 -> WL1B3 , 
  pip INT_X8Y41 NW4E1 -> NN2B1 , 
  pip INT_X8Y43 NN2E1 -> WR1B2 , 
  pip INT_X9Y18 NE4E1 -> EE4B1 , 
  pip INT_X9Y18 NE4E1 -> NN2B1 , 
  pip INT_X9Y18 NE4E1 -> NN4B1 , 
  pip INT_X9Y20 NN2E1 -> NW2B1 , 
  pip INT_X9Y22 NN4E1 -> NN4B1 , 
  pip INT_X9Y26 NN4E1 -> NE2B1 , 
  pip INT_X9Y26 NN4E1 -> NE4B1 , 
  ;
net "data<43>" , 
  outpin "data<46>" BMUX ,
  inpin "Msub_sum11_cy<11>" D5 ,
  inpin "Msub_sum11_cy<11>" DX ,
  inpin "Msub_sum1_cy<11>" D5 ,
  inpin "Msub_sum1_cy<11>" DX ,
  inpin "Msub_sum4_cy<11>" D6 ,
  inpin "Msub_sum5_cy<11>" D6 ,
  inpin "Msub_sum6_cy<11>" D5 ,
  inpin "Msub_sum8_cy<11>" D5 ,
  inpin "Msub_sum8_cy<11>" DX ,
  inpin "data<46>" BX ,
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X15Y31 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X17Y39 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X7Y16 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y16 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B60 -> L_DX , 
  pip INT_X10Y31 NE4E3 -> NN4B3 , 
  pip INT_X10Y35 NN4E3 -> NN4B3 , 
  pip INT_X10Y39 NN4E3 -> NW4B3 , 
  pip INT_X11Y28 NE4E3 -> NE4B3 , 
  pip INT_X12Y15 SS2E3 -> SE2B3 , 
  pip INT_X12Y17 EE4E3 -> SS2B3 , 
  pip INT_X13Y14 SE2E3 -> LOGICIN_B59 , 
  pip INT_X13Y30 NE4E3 -> NE2B3 , 
  pip INT_X13Y30 NE4E3 -> NN4B3 , 
  pip INT_X13Y30 NE4E3 -> NR1B3 , 
  pip INT_X13Y31 NR1E3 -> EE2B3 , 
  pip INT_X13Y34 NN4E3 -> NE4B3 , 
  pip INT_X13Y34 NN4E3 -> NN2B3 , 
  pip INT_X13Y36 NN2E3 -> NN4B3 , 
  pip INT_X13Y40 NN4E3 -> NR1B3 , 
  pip INT_X13Y41 NR1E3 -> LOGICIN_B59 , 
  pip INT_X14Y31 NE2E3 -> EL1B2 , 
  pip INT_X15Y31 EE2E3 -> LOGICIN_B60 , 
  pip INT_X15Y31 EL1E2 -> LOGICIN_B58 , 
  pip INT_X15Y36 NE4E3 -> NE4B3 , 
  pip INT_X17Y38 NE4E3 -> NL1B2 , 
  pip INT_X17Y39 NL1E2 -> LOGICIN_B58 , 
  pip INT_X7Y16 LOGICOUT16 -> NE2B3 , 
  pip INT_X7Y16 LOGICOUT16 -> NN4B3 , 
  pip INT_X7Y16 SR1E0 -> LOGICIN_B43 , 
  pip INT_X7Y17 SR1E3 -> SR1B0 , 
  pip INT_X7Y18 NW2E3 -> SR1B3 , 
  pip INT_X7Y20 NN4E3 -> NL1B2 , 
  pip INT_X7Y20 NN4E3 -> NN4B3 , 
  pip INT_X7Y20 NN4E3 -> NR1B3 , 
  pip INT_X7Y21 NL1E2 -> LOGICIN_B58 , 
  pip INT_X7Y21 NR1E3 -> LOGICIN_B60 , 
  pip INT_X7Y24 NN4E3 -> NE2B3 , 
  pip INT_X7Y24 NN4E3 -> NE4B3 , 
  pip INT_X7Y42 NW2E3 -> NL1B2 , 
  pip INT_X7Y43 NL1E2 -> LOGICIN_B58 , 
  pip INT_X7Y43 NW2E3 -> LOGICIN_B60 , 
  pip INT_X8Y17 NE2E3 -> EE4B3 , 
  pip INT_X8Y17 NE2E3 -> NW2B3 , 
  pip INT_X8Y25 NE2E3 -> NN4B3 , 
  pip INT_X8Y29 NN4E3 -> NE4B3 , 
  pip INT_X8Y29 NN4E3 -> NN4B3 , 
  pip INT_X8Y33 NN4E3 -> NN4B3 , 
  pip INT_X8Y37 NN4E3 -> NN4B3 , 
  pip INT_X8Y41 NN4E3 -> NR1B3 , 
  pip INT_X8Y41 NW4E3 -> NW2B3 , 
  pip INT_X8Y42 NR1E3 -> NW2B3 , 
  pip INT_X9Y26 NE4E3 -> NE4B3 , 
  ;
net "data<44>" , 
  outpin "data<46>" CQ ,
  inpin "Msub_sum11_cy<15>" A5 ,
  inpin "Msub_sum11_cy<15>" AX ,
  inpin "Msub_sum1_cy<15>" A6 ,
  inpin "Msub_sum1_cy<15>" AX ,
  inpin "Msub_sum4_cy<15>" A6 ,
  inpin "Msub_sum5_cy<15>" A6 ,
  inpin "Msub_sum6_cy<15>" A5 ,
  inpin "Msub_sum8_cy<15>" A5 ,
  inpin "Msub_sum8_cy<15>" AX ,
  inpin "data<46>" B2 ,
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X7Y16 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip CLEXL_X7Y16 L_CQ -> CLEXL_LOGICOUT20 , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B35 -> L_AX , 
  pip INT_X10Y25 NW2E2 -> NN4B2 , 
  pip INT_X10Y29 NN4E2 -> NN4B2 , 
  pip INT_X10Y33 NN4E2 -> NN4B2 , 
  pip INT_X10Y37 NN4E2 -> NN4B2 , 
  pip INT_X10Y37 NN4E2 -> NW4B2 , 
  pip INT_X10Y41 NN4E2 -> NL1B1 , 
  pip INT_X10Y42 NL1E1 -> NR1B1 , 
  pip INT_X10Y43 NR1E1 -> NW2B1 , 
  pip INT_X11Y16 EE4E2 -> SE2B2 , 
  pip INT_X11Y20 NE4E2 -> NN4B2 , 
  pip INT_X11Y28 NN4E2 -> NN4B2 , 
  pip INT_X11Y32 NN4E2 -> NE4B2 , 
  pip INT_X12Y15 SE2E2 -> EL1B1 , 
  pip INT_X13Y15 EL1E1 -> LOGICIN_B34 , 
  pip INT_X13Y18 EE4E2 -> NE4B2 , 
  pip INT_X13Y34 NE4E2 -> NN2B2 , 
  pip INT_X13Y36 NN2E2 -> NN4B2 , 
  pip INT_X13Y40 NN4E2 -> NN2B2 , 
  pip INT_X13Y42 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X13Y42 NN2E2 -> LOGICIN_B53 , 
  pip INT_X15Y20 NE4E2 -> NN4B2 , 
  pip INT_X15Y24 NN4E2 -> NN4B2 , 
  pip INT_X15Y28 NN4E2 -> NE4B2 , 
  pip INT_X15Y28 NN4E2 -> NN2B2 , 
  pip INT_X15Y28 NN4E2 -> NR1B2 , 
  pip INT_X15Y29 NR1E2 -> NN2B2 , 
  pip INT_X15Y30 NN2E2 -> NN2B2 , 
  pip INT_X15Y31 NN2E2 -> NL1B1 , 
  pip INT_X15Y32 NL1E1 -> LOGICIN_B35 , 
  pip INT_X15Y32 NN2E2 -> LOGICIN_B33 , 
  pip INT_X17Y30 NE4E2 -> NN4B2 , 
  pip INT_X17Y34 NN4E2 -> NN4B2 , 
  pip INT_X17Y38 NN4E2 -> NN2B2 , 
  pip INT_X17Y40 NN2E2 -> LOGICIN_B33 , 
  pip INT_X7Y16 LOGICIN_B53 -> LOGICIN_B38 , 
  pip INT_X7Y16 LOGICOUT20 -> EE4B2 , 
  pip INT_X7Y16 LOGICOUT20 -> LOGICIN_B53 , 
  pip INT_X7Y16 LOGICOUT20 -> NE4B2 , 
  pip INT_X7Y20 NW4E2 -> NN2B2 , 
  pip INT_X7Y22 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X7Y22 NN2E2 -> LOGICIN_B33 , 
  pip INT_X7Y22 NN2E2 -> LOGICIN_B53 , 
  pip INT_X7Y44 NW2E1 -> LOGICIN_B34 , 
  pip INT_X7Y44 WW2E0 -> LOGICIN_B35 , 
  pip INT_X8Y39 NW4E2 -> NL1B1 , 
  pip INT_X8Y40 NL1E1 -> NN2B1 , 
  pip INT_X8Y42 NN2E1 -> NR1B1 , 
  pip INT_X8Y43 NR1E1 -> NW2B1 , 
  pip INT_X9Y18 NE4E2 -> EE4B2 , 
  pip INT_X9Y18 NE4E2 -> NE4B2 , 
  pip INT_X9Y18 NE4E2 -> NW4B2 , 
  pip INT_X9Y44 NW2E1 -> WW2B0 , 
  pip IOI_INT_X11Y24 NN4E2 -> NN4B2 , 
  pip IOI_INT_X11Y24 NN4E2 -> NW2B2 , 
  ;
net "data<45>" , 
  outpin "data<46>" CMUX ,
  inpin "Msub_sum11_cy<15>" B6 ,
  inpin "Msub_sum11_cy<15>" BX ,
  inpin "Msub_sum1_cy<15>" B5 ,
  inpin "Msub_sum1_cy<15>" BX ,
  inpin "Msub_sum4_cy<15>" B5 ,
  inpin "Msub_sum5_cy<15>" B6 ,
  inpin "Msub_sum6_cy<15>" B6 ,
  inpin "Msub_sum8_cy<15>" B6 ,
  inpin "Msub_sum8_cy<15>" BX ,
  inpin "data<46>" CX ,
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y16 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y16 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B43 -> L_BX , 
  pip INT_X10Y19 NE4E0 -> NN2B0 , 
  pip INT_X10Y21 NN2E0 -> NE4B0 , 
  pip INT_X11Y16 EE4E0 -> NN4B0 , 
  pip INT_X11Y16 EE4E0 -> SE2B0 , 
  pip INT_X11Y20 NN4E0 -> NN2B0 , 
  pip INT_X11Y20 NN4E0 -> NN4B0 , 
  pip INT_X11Y22 NN2E0 -> EE4B0 , 
  pip INT_X11Y28 NN4E0 -> NN4B0 , 
  pip INT_X11Y32 NN4E0 -> NE4B0 , 
  pip INT_X12Y15 SE2E0 -> ER1B1 , 
  pip INT_X12Y23 NE4E0 -> NE4B0 , 
  pip INT_X13Y15 ER1E1 -> LOGICIN_B41 , 
  pip INT_X13Y34 NE4E0 -> NN4B0 , 
  pip INT_X13Y38 NN4E0 -> NN2B0 , 
  pip INT_X13Y40 NN2E0 -> NN2B0 , 
  pip INT_X13Y42 NN2E0 -> LOGICIN_B42 , 
  pip INT_X14Y25 NE4E0 -> NE4B0 , 
  pip INT_X15Y22 EE4E0 -> NN4B0 , 
  pip INT_X15Y26 NN4E0 -> NN4B0 , 
  pip INT_X15Y30 NN4E0 -> NN2B0 , 
  pip INT_X15Y32 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X15Y32 NN2E0 -> LOGICIN_B6 , 
  pip INT_X15Y32 NW2E0 -> LOGICIN_B42 , 
  pip INT_X16Y27 NE4E0 -> NN4B0 , 
  pip INT_X16Y31 NN4E0 -> NN4B0 , 
  pip INT_X16Y31 NN4E0 -> NW2B0 , 
  pip INT_X16Y35 NN4E0 -> NN4B0 , 
  pip INT_X16Y39 NN4E0 -> NE2B0 , 
  pip INT_X17Y40 NE2E0 -> LOGICIN_B42 , 
  pip INT_X2Y27 NW4E1 -> NN4B1 , 
  pip INT_X2Y31 NN4E1 -> NN4B1 , 
  pip INT_X2Y35 NN4E1 -> NN4B1 , 
  pip INT_X2Y39 NN4E1 -> NN4B1 , 
  pip INT_X2Y43 NN4E1 -> EE4B1 , 
  pip INT_X4Y17 NW2E1 -> NN4B1 , 
  pip INT_X4Y21 NN4E1 -> EE2B1 , 
  pip INT_X4Y21 NN4E1 -> NN4B1 , 
  pip INT_X4Y25 NN4E1 -> NW4B1 , 
  pip INT_X5Y16 WW2E0 -> NW2B1 , 
  pip INT_X5Y18 NW4E0 -> NE4B0 , 
  pip INT_X6Y21 EE2E1 -> NE2B1 , 
  pip INT_X6Y43 EE4E1 -> NE2B1 , 
  pip INT_X7Y16 GFAN1 -> LOGICIN_B52 , 
  pip INT_X7Y16 LOGICIN_B6 -> GFAN1 , 
  pip INT_X7Y16 LOGICOUT19 -> EE4B0 , 
  pip INT_X7Y16 LOGICOUT19 -> LOGICIN_B6 , 
  pip INT_X7Y16 LOGICOUT19 -> NE2B0 , 
  pip INT_X7Y16 LOGICOUT19 -> NW4B0 , 
  pip INT_X7Y16 LOGICOUT19 -> WW2B0 , 
  pip INT_X7Y20 NE4E0 -> NN2B0 , 
  pip INT_X7Y22 NE2E1 -> LOGICIN_B43 , 
  pip INT_X7Y22 NN2E0 -> LOGICIN_B42 , 
  pip INT_X7Y44 NE2E1 -> LOGICIN_B41 , 
  pip INT_X7Y44 NE2E1 -> LOGICIN_B43 , 
  pip INT_X8Y17 NE2E0 -> NE4B0 , 
  pip IOI_INT_X11Y24 NN4E0 -> NN4B0 , 
  ;
net "data<46>" , 
  outpin "data<46>" DQ ,
  inpin "Msub_sum11_cy<15>" C6 ,
  inpin "Msub_sum11_cy<15>" CX ,
  inpin "Msub_sum1_cy<15>" C5 ,
  inpin "Msub_sum1_cy<15>" CX ,
  inpin "Msub_sum4_cy<15>" C5 ,
  inpin "Msub_sum5_cy<15>" C5 ,
  inpin "Msub_sum6_cy<15>" C6 ,
  inpin "Msub_sum8_cy<15>" C6 ,
  inpin "Msub_sum8_cy<15>" CX ,
  inpin "data<46>" C2 ,
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X7Y16 CLEXL_LOGICIN_B46 -> L_C2 , 
  pip CLEXL_X7Y16 L_DQ -> CLEXL_LOGICOUT23 , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B52 -> L_CX , 
  pip INT_BRAM_BRK_X3Y32 NN4E3 -> NE2B3 , 
  pip INT_BRAM_X3Y20 NW4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y24 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y28 NN4E3 -> NN4B3 , 
  pip INT_X11Y16 EE4E3 -> SE2B3 , 
  pip INT_X12Y15 SE2E3 -> EL1B2 , 
  pip INT_X12Y39 EE4E3 -> NE4B3 , 
  pip INT_X13Y15 EL1E2 -> LOGICIN_B49 , 
  pip INT_X13Y18 EE4E3 -> NE4B3 , 
  pip INT_X13Y42 NW2E3 -> LOGICIN_B49 , 
  pip INT_X14Y41 NE4E3 -> NW2B3 , 
  pip INT_X15Y20 NE4E3 -> NN4B3 , 
  pip INT_X15Y24 NN4E3 -> NN4B3 , 
  pip INT_X15Y28 NN4E3 -> NN2B3 , 
  pip INT_X15Y28 NN4E3 -> NN4B3 , 
  pip INT_X15Y30 NN2E3 -> NN2B3 , 
  pip INT_X15Y32 NN2E3 -> LOGICIN_B50 , 
  pip INT_X15Y32 NN2E3 -> LOGICIN_B52 , 
  pip INT_X15Y32 NN4E3 -> NN4B3 , 
  pip INT_X15Y36 NN4E3 -> NN4B3 , 
  pip INT_X15Y40 NN4E3 -> EE2B3 , 
  pip INT_X17Y40 EE2E3 -> LOGICIN_B50 , 
  pip INT_X4Y33 NE2E3 -> NN4B3 , 
  pip INT_X4Y37 NN4E3 -> NN4B3 , 
  pip INT_X4Y41 NN4E3 -> NE4B3 , 
  pip INT_X5Y18 NW4E3 -> NW4B3 , 
  pip INT_X6Y43 NE4E3 -> NE2B3 , 
  pip INT_X7Y16 LOGICOUT23 -> EE4B3 , 
  pip INT_X7Y16 LOGICOUT23 -> LOGICIN_B46 , 
  pip INT_X7Y16 LOGICOUT23 -> NE4B3 , 
  pip INT_X7Y16 LOGICOUT23 -> NW4B3 , 
  pip INT_X7Y20 NW4E3 -> NN2B3 , 
  pip INT_X7Y22 NN2E3 -> LOGICIN_B50 , 
  pip INT_X7Y22 NN2E3 -> LOGICIN_B52 , 
  pip INT_X7Y44 LOGICIN_B61 -> LOGICIN_B49 , 
  pip INT_X7Y44 NE2E3 -> LOGICIN_B61 , 
  pip INT_X7Y44 NW2E3 -> LOGICIN_B52 , 
  pip INT_X8Y31 NW2E3 -> NN4B3 , 
  pip INT_X8Y35 NN4E3 -> NN4B3 , 
  pip INT_X8Y39 NN4E3 -> EE4B3 , 
  pip INT_X8Y39 NN4E3 -> NN4B3 , 
  pip INT_X8Y43 NN4E3 -> NW2B3 , 
  pip INT_X9Y18 NE4E3 -> EE4B3 , 
  pip INT_X9Y18 NE4E3 -> NN4B3 , 
  pip INT_X9Y18 NE4E3 -> NW4B3 , 
  pip INT_X9Y22 NN4E3 -> NN4B3 , 
  pip INT_X9Y26 NN4E3 -> NN4B3 , 
  pip INT_X9Y30 NN4E3 -> NW2B3 , 
  ;
net "data<47>" , 
  outpin "data<46>" DMUX ,
  inpin "Msub_sum11_cy<15>" D4 ,
  inpin "Msub_sum11_cy<15>" DX ,
  inpin "Msub_sum1_cy<15>" D6 ,
  inpin "Msub_sum1_cy<15>" DX ,
  inpin "Msub_sum4_cy<15>" D6 ,
  inpin "Msub_sum5_cy<15>" D6 ,
  inpin "Msub_sum6_cy<15>" D4 ,
  inpin "Msub_sum8_cy<15>" D4 ,
  inpin "Msub_sum8_cy<15>" DX ,
  inpin "data<46>" DX ,
  pip CLEXL_X13Y15 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X15Y32 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X7Y16 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y16 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B60 -> L_DX , 
  pip INT_X11Y22 EE2E1 -> NE4B1 , 
  pip INT_X11Y28 NN4E1 -> NE4B1 , 
  pip INT_X11Y28 NN4E1 -> NN4B1 , 
  pip INT_X11Y32 NN4E1 -> NE4B1 , 
  pip INT_X12Y15 SS2E1 -> ER1B2 , 
  pip INT_X12Y17 EE4E1 -> SS2B1 , 
  pip INT_X13Y15 ER1E2 -> LOGICIN_B59 , 
  pip INT_X13Y24 NE4E1 -> NE4B1 , 
  pip INT_X13Y30 NE4E1 -> NL1B0 , 
  pip INT_X13Y31 NL1E0 -> EL1B3 , 
  pip INT_X13Y34 NE4E1 -> NE4B1 , 
  pip INT_X13Y34 NE4E1 -> NN2B1 , 
  pip INT_X13Y36 NN2E1 -> NN4B1 , 
  pip INT_X13Y40 NN4E1 -> NL1B0 , 
  pip INT_X13Y41 NL1E0 -> NL1B3 , 
  pip INT_X13Y42 NL1E3 -> LOGICIN_B59 , 
  pip INT_X14Y31 EL1E3 -> NE2B3 , 
  pip INT_X15Y26 NE4E1 -> NN4B1 , 
  pip INT_X15Y30 NN4E1 -> NN2B1 , 
  pip INT_X15Y32 NE2E3 -> LOGICIN_B60 , 
  pip INT_X15Y32 NN2E1 -> LOGICIN_B57 , 
  pip INT_X15Y36 NE4E1 -> NE4B1 , 
  pip INT_X17Y38 NE4E1 -> NN2B1 , 
  pip INT_X17Y40 NN2E1 -> LOGICIN_B57 , 
  pip INT_X4Y17 NW2E2 -> NN4B2 , 
  pip INT_X4Y21 NN4E2 -> NN4B2 , 
  pip INT_X4Y25 NN4E2 -> NN4B2 , 
  pip INT_X4Y29 NN4E2 -> NN2B2 , 
  pip INT_X4Y31 NN2E2 -> NE4B2 , 
  pip INT_X5Y16 WW2E1 -> NW2B2 , 
  pip INT_X6Y33 NE4E2 -> NN4B2 , 
  pip INT_X6Y37 NN4E2 -> NE4B2 , 
  pip INT_X7Y16 LOGICOUT22 -> NE2B1 , 
  pip INT_X7Y16 LOGICOUT22 -> NN4B1 , 
  pip INT_X7Y16 LOGICOUT22 -> WW2B1 , 
  pip INT_X7Y16 SR1E2 -> LOGICIN_B60 , 
  pip INT_X7Y17 WR1E2 -> SR1B2 , 
  pip INT_X7Y20 NN4E1 -> NE4B1 , 
  pip INT_X7Y20 NN4E1 -> NL1B0 , 
  pip INT_X7Y20 NN4E1 -> NN2B1 , 
  pip INT_X7Y21 NL1E0 -> NL1B3 , 
  pip INT_X7Y22 NL1E3 -> LOGICIN_B60 , 
  pip INT_X7Y22 NN2E1 -> LOGICIN_B57 , 
  pip INT_X7Y44 WR1E3 -> LOGICIN_B59 , 
  pip INT_X7Y44 WR1E3 -> LOGICIN_B60 , 
  pip INT_X8Y17 NE2E1 -> EE4B1 , 
  pip INT_X8Y17 NE2E1 -> WR1B2 , 
  pip INT_X8Y39 NE4E2 -> NN4B2 , 
  pip INT_X8Y43 NN4E2 -> NR1B2 , 
  pip INT_X8Y44 NR1E2 -> WR1B3 , 
  pip INT_X9Y22 NE4E1 -> EE2B1 , 
  pip INT_X9Y22 NE4E1 -> NE4B1 , 
  pip IOI_INT_X11Y24 NE4E1 -> NN4B1 , 
  ;
net "data<48>" , 
  outpin "data<54>" AQ ,
  inpin "Msub_sum11_cy<19>" A6 ,
  inpin "Msub_sum11_cy<19>" AX ,
  inpin "Msub_sum1_cy<19>" A5 ,
  inpin "Msub_sum1_cy<19>" AX ,
  inpin "Msub_sum4_cy<19>" A5 ,
  inpin "Msub_sum5_cy<19>" A6 ,
  inpin "Msub_sum6_cy<19>" A6 ,
  inpin "Msub_sum8_cy<19>" A4 ,
  inpin "Msub_sum8_cy<19>" AX ,
  inpin "data<46>" D5 ,
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X7Y16 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X12Y24 X_AQ -> CLEXM_LOGICOUT2 , 
  pip INT_X10Y41 NW4E_S0 -> WW2B3 , 
  pip INT_X11Y43 NN4E0 -> NW4B0 , 
  pip INT_X12Y16 SS4E0 -> ER1B1 , 
  pip INT_X12Y16 SS4E0 -> WW4B1 , 
  pip INT_X12Y20 SS4E0 -> SS4B0 , 
  pip INT_X12Y24 LOGICOUT2 -> NN4B0 , 
  pip INT_X12Y24 LOGICOUT2 -> SS4B0 , 
  pip INT_X12Y24 LOGICOUT2 -> WW4B0 , 
  pip INT_X12Y28 NN4E0 -> NN4B0 , 
  pip INT_X12Y32 NN4E0 -> NE2B0 , 
  pip INT_X12Y32 NN4E0 -> NN4B0 , 
  pip INT_X12Y36 NN4E0 -> NN2B0 , 
  pip INT_X12Y36 NN4E0 -> NN4B0 , 
  pip INT_X12Y38 NN2E0 -> NE2B0 , 
  pip INT_X12Y38 NN2E0 -> NW2B0 , 
  pip INT_X12Y40 NN4E0 -> NE2B0 , 
  pip INT_X12Y40 NN4E0 -> NW4B0 , 
  pip INT_X13Y16 ER1E1 -> LOGICIN_B33 , 
  pip INT_X13Y33 NE2E0 -> EE2B0 , 
  pip INT_X13Y39 NE2E0 -> NE4B0 , 
  pip INT_X13Y41 NE2E0 -> NR1B0 , 
  pip INT_X13Y42 NR1E0 -> NR1B0 , 
  pip INT_X13Y43 NR1E0 -> LOGICIN_B34 , 
  pip INT_X15Y33 EE2E0 -> LOGICIN_B34 , 
  pip INT_X15Y33 EE2E0 -> LOGICIN_B35 , 
  pip INT_X15Y41 NE4E0 -> EE2B0 , 
  pip INT_X17Y41 EE2E0 -> LOGICIN_B34 , 
  pip INT_X7Y16 WR1E2 -> LOGICIN_B58 , 
  pip INT_X7Y23 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X7Y23 WL1E2 -> LOGICIN_B32 , 
  pip INT_X7Y23 WL1E2 -> LOGICIN_B53 , 
  pip INT_X7Y45 WR1E1 -> LOGICIN_B35 , 
  pip INT_X7Y45 WR1E2 -> LOGICIN_B33 , 
  pip INT_X8Y16 WW4E1 -> WR1B2 , 
  pip INT_X8Y23 WW4E_S0 -> WL1B2 , 
  pip INT_X8Y42 WW2E_N3 -> NN2B0 , 
  pip INT_X8Y44 NN2E0 -> NR1B0 , 
  pip INT_X8Y45 NR1E0 -> WR1B1 , 
  pip INT_X8Y45 WR1E1 -> WR1B2 , 
  pip INT_X9Y45 NW4E0 -> WR1B1 , 
  pip IOI_INT_X11Y39 NW2E0 -> NN4B0 , 
  ;
net "data<49>" , 
  outpin "data<54>" AMUX ,
  inpin "Msub_sum11_cy<19>" B5 ,
  inpin "Msub_sum11_cy<19>" BX ,
  inpin "Msub_sum1_cy<19>" B4 ,
  inpin "Msub_sum1_cy<19>" BX ,
  inpin "Msub_sum4_cy<19>" B6 ,
  inpin "Msub_sum5_cy<19>" B4 ,
  inpin "Msub_sum6_cy<19>" B6 ,
  inpin "Msub_sum8_cy<19>" B6 ,
  inpin "Msub_sum8_cy<19>" BX ,
  inpin "data<54>" AX ,
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X12Y24 CLEXM_LOGICIN_B6 -> X_AX , 
  pip CLEXM_X12Y24 X_AMUX -> CLEXM_LOGICOUT1 , 
  pip INT_X10Y46 NW4E2 -> WW2B1 , 
  pip INT_X12Y23 SR1E3 -> SE2B3 , 
  pip INT_X12Y24 LOGICOUT1 -> NN4B2 , 
  pip INT_X12Y24 LOGICOUT1 -> SR1B3 , 
  pip INT_X12Y24 LOGICOUT1 -> WW4B2 , 
  pip INT_X12Y24 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X12Y28 NN4E2 -> NN4B2 , 
  pip INT_X12Y32 NN4E2 -> EE2B2 , 
  pip INT_X12Y32 NN4E2 -> NN4B2 , 
  pip INT_X12Y36 NN4E2 -> NN4B2 , 
  pip INT_X12Y40 NN4E2 -> EE4B2 , 
  pip INT_X12Y40 NN4E2 -> NN2B2 , 
  pip INT_X12Y40 NN4E2 -> NN4B2 , 
  pip INT_X12Y40 NN4E2 -> WW4B2 , 
  pip INT_X12Y42 NN2E2 -> NE2B2 , 
  pip INT_X12Y44 NN4E2 -> NW4B2 , 
  pip INT_X13Y16 SL1E0 -> LOGICIN_B42 , 
  pip INT_X13Y17 SR1E0 -> SL1B0 , 
  pip INT_X13Y18 SS4E3 -> SR1B0 , 
  pip INT_X13Y22 SE2E3 -> SS4B3 , 
  pip INT_X13Y43 NE2E2 -> LOGICIN_B40 , 
  pip INT_X14Y32 EE2E2 -> NR1B2 , 
  pip INT_X14Y33 NR1E2 -> EL1B1 , 
  pip INT_X15Y33 EL1E1 -> LOGICIN_B41 , 
  pip INT_X15Y33 EL1E1 -> LOGICIN_B43 , 
  pip INT_X16Y40 EE4E2 -> NE2B2 , 
  pip INT_X17Y41 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X17Y41 NE2E2 -> LOGICIN_B51 , 
  pip INT_X7Y23 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X7Y23 SW2E1 -> LOGICIN_B43 , 
  pip INT_X7Y23 SW2E1 -> LOGICIN_B51 , 
  pip INT_X7Y45 NW2E2 -> LOGICIN_B40 , 
  pip INT_X7Y45 SW2E1 -> LOGICIN_B43 , 
  pip INT_X8Y24 WW4E2 -> SW2B1 , 
  pip INT_X8Y40 WW4E2 -> NN4B2 , 
  pip INT_X8Y44 NN4E2 -> NW2B2 , 
  pip INT_X8Y46 WW2E1 -> SW2B1 , 
  ;
net "data<4>" , 
  outpin "data<6>" CQ ,
  inpin "Msub_sum10_cy<7>" A6 ,
  inpin "Msub_sum10_cy<7>" AX ,
  inpin "Msub_sum1_cy<7>" A6 ,
  inpin "Msub_sum2_cy<7>" A5 ,
  inpin "Msub_sum3_cy<7>" A6 ,
  inpin "Msub_sum4_cy<7>" A4 ,
  inpin "Msub_sum4_cy<7>" AX ,
  inpin "Msub_sum7_cy<7>" A5 ,
  inpin "Msub_sum7_cy<7>" AX ,
  inpin "data<6>" B4 ,
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y14 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip CLEXL_X7Y14 XX_CQ -> CLEXL_LOGICOUT8 , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_X10Y14 EE2E3 -> EE4B3 , 
  pip INT_X10Y26 NE4E1 -> NW4B1 , 
  pip INT_X10Y30 NE4E1 -> NN4B1 , 
  pip INT_X10Y34 NN4E1 -> NN4B1 , 
  pip INT_X10Y38 NN4E1 -> NR1B1 , 
  pip INT_X10Y39 NR1E1 -> NN2B1 , 
  pip INT_X10Y41 NN2E1 -> NW4B1 , 
  pip INT_X13Y13 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X13Y13 WL1E2 -> LOGICIN_B32 , 
  pip INT_X13Y13 WL1E2 -> LOGICIN_B53 , 
  pip INT_X14Y13 SL1E3 -> WL1B2 , 
  pip INT_X14Y14 EE4E3 -> NE4B3 , 
  pip INT_X14Y14 EE4E3 -> SL1B3 , 
  pip INT_X16Y16 NE4E3 -> NL1B2 , 
  pip INT_X16Y17 NL1E2 -> NN2B2 , 
  pip INT_X16Y19 NN2E2 -> NR1B2 , 
  pip INT_X16Y20 NR1E2 -> NL1B1 , 
  pip INT_X16Y21 NL1E1 -> LOGICIN_B34 , 
  pip INT_X5Y14 WW2E2 -> NN4B3 , 
  pip INT_X5Y18 NN4E3 -> NN4B3 , 
  pip INT_X5Y22 NN4E3 -> NN2B3 , 
  pip INT_X5Y24 NN2E3 -> NE2B3 , 
  pip INT_X5Y24 NW2E1 -> LOGICIN_B34 , 
  pip INT_X5Y24 NW2E1 -> LOGICIN_B35 , 
  pip INT_X5Y34 LOGICIN_B53 -> LOGICIN_B33 , 
  pip INT_X5Y34 NW2E3 -> LOGICIN_B53 , 
  pip INT_X6Y18 NW2E1 -> NE4B1 , 
  pip INT_X6Y18 NW2E1 -> NN4B1 , 
  pip INT_X6Y22 NN4E1 -> NR1B1 , 
  pip INT_X6Y23 NR1E1 -> NW2B1 , 
  pip INT_X6Y25 NE2E3 -> NN4B3 , 
  pip INT_X6Y29 NN4E3 -> NN4B3 , 
  pip INT_X6Y33 NN4E3 -> NW2B3 , 
  pip INT_X7Y14 LOGICOUT8 -> ER1B3 , 
  pip INT_X7Y14 LOGICOUT8 -> NL1B1 , 
  pip INT_X7Y14 LOGICOUT8 -> SE2B2 , 
  pip INT_X7Y14 LOGICOUT8 -> WW2B2 , 
  pip INT_X7Y14 WR1E3 -> LOGICIN_B10 , 
  pip INT_X7Y15 NL1E1 -> NE2B1 , 
  pip INT_X7Y15 NL1E1 -> NN2B1 , 
  pip INT_X7Y17 NN2E1 -> NW2B1 , 
  pip INT_X7Y42 SW2E0 -> LOGICIN_B34 , 
  pip INT_X8Y13 SE2E2 -> NR1B2 , 
  pip INT_X8Y14 ER1E3 -> EE2B3 , 
  pip INT_X8Y14 NR1E2 -> WR1B3 , 
  pip INT_X8Y16 NE2E1 -> NN4B1 , 
  pip INT_X8Y20 NE4E1 -> NR1B1 , 
  pip INT_X8Y20 NN4E1 -> NN4B1 , 
  pip INT_X8Y21 GFAN0 =- LOGICIN_B35 , 
  pip INT_X8Y21 NR1E1 -> GFAN0 , 
  pip INT_X8Y21 NR1E1 -> LOGICIN_B33 , 
  pip INT_X8Y24 NN4E1 -> NE4B1 , 
  pip INT_X8Y28 NW4E1 -> NE4B1 , 
  pip INT_X8Y43 NW4E1 -> SW2B0 , 
  ;
net "data<50>" , 
  outpin "data<54>" BQ ,
  inpin "Msub_sum11_cy<19>" C6 ,
  inpin "Msub_sum11_cy<19>" CX ,
  inpin "Msub_sum1_cy<19>" C4 ,
  inpin "Msub_sum1_cy<19>" CX ,
  inpin "Msub_sum4_cy<19>" C6 ,
  inpin "Msub_sum5_cy<19>" C4 ,
  inpin "Msub_sum6_cy<19>" C6 ,
  inpin "Msub_sum8_cy<19>" C3 ,
  inpin "Msub_sum8_cy<19>" CX ,
  inpin "data<54>" A1 ,
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X12Y24 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip CLEXM_X12Y24 X_BQ -> CLEXM_LOGICOUT5 , 
  pip INT_X10Y26 NW4E1 -> NN4B1 , 
  pip INT_X10Y30 NN4E1 -> NW4B1 , 
  pip INT_X12Y16 SL1E2 -> ER1B3 , 
  pip INT_X12Y17 SR1E2 -> SL1B2 , 
  pip INT_X12Y18 SS4E1 -> SR1B2 , 
  pip INT_X12Y22 SS2E1 -> SS4B1 , 
  pip INT_X12Y24 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X12Y24 LOGICOUT5 -> NE4B1 , 
  pip INT_X12Y24 LOGICOUT5 -> NW4B1 , 
  pip INT_X12Y24 LOGICOUT5 -> SS2B1 , 
  pip INT_X12Y24 LOGICOUT5 -> WW4B1 , 
  pip INT_X13Y16 ER1E3 -> LOGICIN_B50 , 
  pip INT_X13Y43 WR1E1 -> LOGICIN_B48 , 
  pip INT_X14Y26 NE4E1 -> NN4B1 , 
  pip INT_X14Y30 NN4E1 -> NN2B1 , 
  pip INT_X14Y30 NN4E1 -> NN4B1 , 
  pip INT_X14Y32 NN2E1 -> NL1B0 , 
  pip INT_X14Y33 NL1E0 -> EL1B3 , 
  pip INT_X14Y34 NN4E1 -> NN4B1 , 
  pip INT_X14Y38 NN4E1 -> NE2B1 , 
  pip INT_X14Y38 NN4E1 -> NN4B1 , 
  pip INT_X14Y42 NN4E1 -> NL1B0 , 
  pip INT_X14Y43 NL1E0 -> WR1B1 , 
  pip INT_X15Y33 EL1E3 -> LOGICIN_B50 , 
  pip INT_X15Y33 EL1E3 -> LOGICIN_B52 , 
  pip INT_X15Y39 NE2E1 -> NE4B1 , 
  pip INT_X17Y41 NE4E1 -> NL1B0 , 
  pip INT_X17Y41 NL1E_S0 -> LOGICIN_B50 , 
  pip INT_X6Y34 NW4E1 -> NN4B1 , 
  pip INT_X6Y38 NN4E1 -> NN4B1 , 
  pip INT_X6Y42 NN4E1 -> NE2B1 , 
  pip INT_X7Y23 GFAN1 -> LOGICIN_B52 , 
  pip INT_X7Y23 LOGICIN_B6 -> GFAN1 , 
  pip INT_X7Y23 SW2E0 -> LOGICIN_B47 , 
  pip INT_X7Y23 SW2E0 -> LOGICIN_B6 , 
  pip INT_X7Y43 NE2E1 -> NL1B0 , 
  pip INT_X7Y43 NE2E1 -> NN2B1 , 
  pip INT_X7Y44 NL1E0 -> NL1B3 , 
  pip INT_X7Y45 NL1E3 -> LOGICIN_B52 , 
  pip INT_X7Y45 NN2E1 -> LOGICIN_B48 , 
  pip INT_X8Y24 WW4E1 -> SW2B0 , 
  pip INT_X8Y32 NW4E1 -> NW4B1 , 
  ;
net "data<51>" , 
  outpin "data<54>" BMUX ,
  inpin "Msub_sum11_cy<19>" D6 ,
  inpin "Msub_sum11_cy<19>" DX ,
  inpin "Msub_sum1_cy<19>" D6 ,
  inpin "Msub_sum1_cy<19>" DX ,
  inpin "Msub_sum4_cy<19>" D5 ,
  inpin "Msub_sum5_cy<19>" D5 ,
  inpin "Msub_sum6_cy<19>" D6 ,
  inpin "Msub_sum8_cy<19>" D4 ,
  inpin "Msub_sum8_cy<19>" DX ,
  inpin "data<54>" BX ,
  pip CLEXL_X13Y16 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X15Y33 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X7Y45 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X12Y24 CLEXM_LOGICIN_B13 -> X_BX , 
  pip CLEXM_X12Y24 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip INT_X10Y23 SW4E_N3 -> NW4B0 , 
  pip INT_X10Y36 NW4E3 -> NN4B3 , 
  pip INT_X10Y38 WW4E3 -> NW4B3 , 
  pip INT_X10Y40 NN4E3 -> NN4B3 , 
  pip INT_X10Y44 NN4E3 -> NW2B3 , 
  pip INT_X12Y16 SS4E3 -> ER1B0 , 
  pip INT_X12Y20 SS4E3 -> SS4B3 , 
  pip INT_X12Y21 SS4E_N3 -> WW4B0 , 
  pip INT_X12Y23 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X12Y23 SL1E3 -> LOGICIN_B28 , 
  pip INT_X12Y24 LOGICIN_N28 -> LOGICIN_B13 , 
  pip INT_X12Y24 LOGICOUT4 -> NN4B3 , 
  pip INT_X12Y24 LOGICOUT4 -> SL1B3 , 
  pip INT_X12Y24 LOGICOUT4 -> SS4B3 , 
  pip INT_X12Y24 LOGICOUT4 -> SW4B3 , 
  pip INT_X12Y28 NN4E3 -> NN4B3 , 
  pip INT_X12Y32 NN4E3 -> NE2B3 , 
  pip INT_X12Y32 NN4E3 -> NE4B3 , 
  pip INT_X12Y32 NN4E3 -> NN2B3 , 
  pip INT_X12Y34 NN2E3 -> NW4B3 , 
  pip INT_X13Y16 ER1E0 -> LOGICIN_B6 , 
  pip INT_X13Y16 LOGICIN_B6 -> LOGICIN_B58 , 
  pip INT_X13Y33 NE2E3 -> EE2B3 , 
  pip INT_X13Y43 FAN_B -> LOGICIN_B58 , 
  pip INT_X13Y43 NW2E3 -> FAN_B , 
  pip INT_X14Y34 NE4E3 -> NN4B3 , 
  pip INT_X14Y38 NN4E3 -> NE4B3 , 
  pip INT_X14Y38 NN4E3 -> NN4B3 , 
  pip INT_X14Y38 NN4E3 -> WW4B3 , 
  pip INT_X14Y42 NN4E3 -> NW2B3 , 
  pip INT_X15Y33 EE2E3 -> LOGICIN_B59 , 
  pip INT_X15Y33 EE2E3 -> LOGICIN_B60 , 
  pip INT_X16Y40 NE4E3 -> NE2B3 , 
  pip INT_X17Y41 NE2E3 -> LOGICIN_B59 , 
  pip INT_X7Y21 WR1E1 -> NN2B1 , 
  pip INT_X7Y23 NN2E1 -> LOGICIN_B57 , 
  pip INT_X7Y23 SW2E3 -> LOGICIN_B60 , 
  pip INT_X7Y45 NW2E3 -> LOGICIN_B59 , 
  pip INT_X7Y45 WW2E2 -> LOGICIN_B60 , 
  pip INT_X8Y21 WW4E0 -> WR1B1 , 
  pip INT_X8Y24 NW4E_S0 -> SW2B3 , 
  pip INT_X8Y40 NW4E3 -> NN4B3 , 
  pip INT_X8Y44 NN4E3 -> NW2B3 , 
  pip INT_X9Y45 NW2E3 -> WW2B2 , 
  ;
net "data<52>" , 
  outpin "data<54>" CQ ,
  inpin "Msub_sum11_cy<23>" A6 ,
  inpin "Msub_sum11_cy<23>" AX ,
  inpin "Msub_sum1_cy<23>" A6 ,
  inpin "Msub_sum1_cy<23>" AX ,
  inpin "Msub_sum4_cy<23>" A4 ,
  inpin "Msub_sum5_cy<23>" A5 ,
  inpin "Msub_sum6_cy<23>" A6 ,
  inpin "Msub_sum8_cy<23>" A6 ,
  inpin "Msub_sum8_cy<23>" AX ,
  inpin "data<54>" B1 ,
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X12Y24 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip CLEXM_X12Y24 X_CQ -> CLEXM_LOGICOUT8 , 
  pip INT_X10Y24 WL1E1 -> WW2B1 , 
  pip INT_X10Y38 WW4E2 -> NN2B2 , 
  pip INT_X10Y40 NN2E2 -> NN4B2 , 
  pip INT_X10Y44 NN4E2 -> NW4B2 , 
  pip INT_X10Y46 WW4E2 -> WL1B0 , 
  pip INT_X12Y24 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X12Y24 LOGICOUT8 -> LOGICIN_B51 , 
  pip INT_X12Y24 LOGICOUT8 -> NE2B2 , 
  pip INT_X12Y24 LOGICOUT8 -> NE4B2 , 
  pip INT_X12Y24 LOGICOUT8 -> SE2B2 , 
  pip INT_X12Y24 LOGICOUT8 -> WR1B3 , 
  pip INT_X13Y17 SS2E2 -> LOGICIN_B32 , 
  pip INT_X13Y19 SS4E2 -> SS2B2 , 
  pip INT_X13Y23 SE2E2 -> SS4B2 , 
  pip INT_X13Y25 NE2E2 -> NN4B2 , 
  pip INT_X13Y29 NN4E2 -> NN4B2 , 
  pip INT_X13Y33 NN4E2 -> NN4B2 , 
  pip INT_X13Y37 NN4E2 -> NN4B2 , 
  pip INT_X13Y41 NN4E2 -> NR1B2 , 
  pip INT_X13Y42 NR1E2 -> NN2B2 , 
  pip INT_X13Y44 NN2E2 -> LOGICIN_B33 , 
  pip INT_X14Y26 NE4E2 -> NN4B2 , 
  pip INT_X14Y30 NN4E2 -> NN4B2 , 
  pip INT_X14Y34 NN4E2 -> EL1B1 , 
  pip INT_X14Y34 NN4E2 -> NN4B2 , 
  pip INT_X14Y38 NN4E2 -> NE4B2 , 
  pip INT_X14Y38 NN4E2 -> NN4B2 , 
  pip INT_X14Y38 NN4E2 -> WW4B2 , 
  pip INT_X14Y42 NN4E2 -> NN4B2 , 
  pip INT_X14Y46 NN4E2 -> WW4B2 , 
  pip INT_X15Y34 EL1E1 -> LOGICIN_B34 , 
  pip INT_X15Y34 EL1E1 -> LOGICIN_B35 , 
  pip INT_X16Y40 NE4E2 -> NN2B2 , 
  pip INT_X16Y42 NN2E2 -> EL1B1 , 
  pip INT_X17Y42 EL1E1 -> LOGICIN_B34 , 
  pip INT_X7Y24 WL1E0 -> LOGICIN_B34 , 
  pip INT_X7Y24 WL1E0 -> LOGICIN_B35 , 
  pip INT_X7Y46 WL1E0 -> LOGICIN_B34 , 
  pip INT_X7Y46 WW2E0 -> LOGICIN_B35 , 
  pip INT_X8Y24 WW2E1 -> WL1B0 , 
  pip INT_X8Y46 NW4E2 -> WL1B0 , 
  pip INT_X9Y46 WL1E0 -> WW2B0 , 
  pip IOI_INT_X11Y24 WR1E3 -> WL1B1 , 
  ;
net "data<53>" , 
  outpin "data<54>" CMUX ,
  inpin "Msub_sum11_cy<23>" B6 ,
  inpin "Msub_sum11_cy<23>" BX ,
  inpin "Msub_sum1_cy<23>" B5 ,
  inpin "Msub_sum1_cy<23>" BX ,
  inpin "Msub_sum4_cy<23>" B5 ,
  inpin "Msub_sum5_cy<23>" B6 ,
  inpin "Msub_sum6_cy<23>" B6 ,
  inpin "Msub_sum8_cy<23>" B5 ,
  inpin "Msub_sum8_cy<23>" BX ,
  inpin "data<54>" CX ,
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X12Y24 CLEXM_LOGICIN_B21 -> X_CX , 
  pip CLEXM_X12Y24 X_CMUX -> CLEXM_LOGICOUT7 , 
  pip INT_X10Y24 WW2E0 -> SW2B0 , 
  pip INT_X10Y26 NW4E0 -> NW4B0 , 
  pip INT_X10Y36 NE4E0 -> NW4B0 , 
  pip INT_X10Y40 NE4E0 -> NN4B0 , 
  pip INT_X10Y44 NN4E0 -> NW4B0 , 
  pip INT_X12Y17 SL1E0 -> ER1B1 , 
  pip INT_X12Y18 SS4E0 -> SL1B0 , 
  pip INT_X12Y22 SS2E0 -> SS4B0 , 
  pip INT_X12Y24 GFAN1 -> LOGICIN_B21 , 
  pip INT_X12Y24 LOGICIN_B35 -> GFAN1 , 
  pip INT_X12Y24 LOGICOUT7 -> LOGICIN_B35 , 
  pip INT_X12Y24 LOGICOUT7 -> NE4B0 , 
  pip INT_X12Y24 LOGICOUT7 -> NW4B0 , 
  pip INT_X12Y24 LOGICOUT7 -> SS2B0 , 
  pip INT_X12Y24 LOGICOUT7 -> WW2B0 , 
  pip INT_X13Y17 ER1E1 -> LOGICIN_B41 , 
  pip INT_X13Y44 NW2E0 -> LOGICIN_B42 , 
  pip INT_X14Y26 NE4E0 -> NN4B0 , 
  pip INT_X14Y30 NN4E0 -> NE4B0 , 
  pip INT_X14Y30 NN4E0 -> NN4B0 , 
  pip INT_X14Y34 NN4E0 -> EL1B3 , 
  pip INT_X14Y34 NN4E0 -> NN4B0 , 
  pip INT_X14Y38 NN4E0 -> NN4B0 , 
  pip INT_X14Y42 NN4E0 -> NR1B0 , 
  pip INT_X14Y43 NR1E0 -> NW2B0 , 
  pip INT_X15Y34 EL1E3 -> FAN_B , 
  pip INT_X15Y34 FAN_B -> LOGICIN_B51 , 
  pip INT_X15Y34 FAN_B =- LOGICIN_B43 , 
  pip INT_X15Y34 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X16Y32 NE4E0 -> NN4B0 , 
  pip INT_X16Y36 NN4E0 -> NN4B0 , 
  pip INT_X16Y40 NN4E0 -> NE2B0 , 
  pip INT_X17Y41 NE2E0 -> NR1B0 , 
  pip INT_X17Y42 NR1E0 -> LOGICIN_B42 , 
  pip INT_X4Y34 NW4E0 -> NN4B0 , 
  pip INT_X4Y38 NN4E0 -> NN4B0 , 
  pip INT_X4Y42 NN4E0 -> NN4B0 , 
  pip INT_X4Y46 NN4E0 -> EE2B0 , 
  pip INT_X6Y32 NW4E0 -> NW4B0 , 
  pip INT_X6Y46 EE2E0 -> ER1B1 , 
  pip INT_X7Y24 WR1E1 -> LOGICIN_B41 , 
  pip INT_X7Y24 WR1E1 -> LOGICIN_B43 , 
  pip INT_X7Y46 ER1E1 -> LOGICIN_B43 , 
  pip INT_X7Y46 WR1E1 -> LOGICIN_B41 , 
  pip INT_X8Y24 WL1E_N3 -> WR1B1 , 
  pip INT_X8Y28 NW4E0 -> NN2B0 , 
  pip INT_X8Y30 NN2E0 -> NN2B0 , 
  pip INT_X8Y30 NN2E0 -> NW4B0 , 
  pip INT_X8Y32 NN2E0 -> NN2B0 , 
  pip INT_X8Y34 NN2E0 -> NE4B0 , 
  pip INT_X8Y38 NW4E0 -> NE4B0 , 
  pip INT_X8Y46 NW4E0 -> WR1B1 , 
  pip INT_X9Y23 SW2E0 -> WL1B3 , 
  ;
net "data<54>" , 
  outpin "data<54>" DQ ,
  inpin "Msub_sum11_cy<23>" C6 ,
  inpin "Msub_sum11_cy<23>" CX ,
  inpin "Msub_sum1_cy<23>" C5 ,
  inpin "Msub_sum1_cy<23>" CX ,
  inpin "Msub_sum4_cy<23>" C5 ,
  inpin "Msub_sum5_cy<23>" C6 ,
  inpin "Msub_sum6_cy<23>" C6 ,
  inpin "Msub_sum8_cy<23>" C4 ,
  inpin "Msub_sum8_cy<23>" CX ,
  inpin "data<54>" C1 ,
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X12Y24 CLEXM_LOGICIN_B14 -> X_C1 , 
  pip CLEXM_X12Y24 X_DQ -> CLEXM_LOGICOUT11 , 
  pip INT_X12Y24 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X12Y24 LOGICOUT11 -> NE4B3 , 
  pip INT_X12Y24 LOGICOUT11 -> SE4B3 , 
  pip INT_X12Y24 LOGICOUT11 -> WW4B3 , 
  pip INT_X13Y17 WL1E2 -> LOGICIN_B49 , 
  pip INT_X13Y35 NW2E3 -> NN4B3 , 
  pip INT_X13Y39 NN4E3 -> NN4B3 , 
  pip INT_X13Y43 NN4E3 -> EE4B3 , 
  pip INT_X13Y43 NN4E3 -> NR1B3 , 
  pip INT_X13Y44 NR1E3 -> LOGICIN_B50 , 
  pip INT_X14Y17 SL1E3 -> WL1B2 , 
  pip INT_X14Y18 SS4E3 -> SL1B3 , 
  pip INT_X14Y22 SE4E3 -> SS4B3 , 
  pip INT_X14Y26 NE4E3 -> NN4B3 , 
  pip INT_X14Y30 NN4E3 -> NN4B3 , 
  pip INT_X14Y34 NN4E3 -> EL1B2 , 
  pip INT_X14Y34 NN4E3 -> NW2B3 , 
  pip INT_X15Y34 EL1E2 -> LOGICIN_B13 , 
  pip INT_X15Y34 LOGICIN_B13 -> LOGICIN_B50 , 
  pip INT_X15Y34 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X17Y42 SL1E3 -> LOGICIN_B50 , 
  pip INT_X17Y43 EE4E3 -> SL1B3 , 
  pip INT_X6Y42 NW4E3 -> NN4B3 , 
  pip INT_X6Y46 NN4E3 -> EL1B2 , 
  pip INT_X7Y24 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X7Y24 WL1E1 -> LOGICIN_B13 , 
  pip INT_X7Y24 WL1E1 -> LOGICIN_B48 , 
  pip INT_X7Y46 EL1E2 -> LOGICIN_B49 , 
  pip INT_X7Y46 NW2E3 -> LOGICIN_B52 , 
  pip INT_X8Y24 WW4E3 -> NN4B3 , 
  pip INT_X8Y24 WW4E3 -> WL1B1 , 
  pip INT_X8Y28 NN4E3 -> NN4B3 , 
  pip INT_X8Y32 NN4E3 -> NN4B3 , 
  pip INT_X8Y36 NN4E3 -> NN4B3 , 
  pip INT_X8Y40 NN4E3 -> NN2B3 , 
  pip INT_X8Y40 NN4E3 -> NW4B3 , 
  pip INT_X8Y42 NN2E3 -> NN2B3 , 
  pip INT_X8Y44 NN2E3 -> NR1B3 , 
  pip INT_X8Y45 NR1E3 -> NW2B3 , 
  ;
net "data<55>" , 
  outpin "data<54>" DMUX ,
  inpin "Msub_sum11_cy<23>" D4 ,
  inpin "Msub_sum11_cy<23>" DX ,
  inpin "Msub_sum1_cy<23>" D5 ,
  inpin "Msub_sum1_cy<23>" DX ,
  inpin "Msub_sum4_cy<23>" D5 ,
  inpin "Msub_sum5_cy<23>" D4 ,
  inpin "Msub_sum6_cy<23>" D4 ,
  inpin "Msub_sum8_cy<23>" D5 ,
  inpin "Msub_sum8_cy<23>" DX ,
  inpin "data<54>" DX ,
  pip CLEXL_X13Y17 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X15Y34 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X17Y42 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X7Y46 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X12Y24 CLEXM_LOGICIN_B28 -> X_DX , 
  pip CLEXM_X12Y24 X_DMUX -> CLEXM_LOGICOUT10 , 
  pip INT_X10Y38 NW4E1 -> NN4B1 , 
  pip INT_X10Y42 NN4E1 -> NW4B1 , 
  pip INT_X12Y24 LOGICOUT10 -> NL1B0 , 
  pip INT_X12Y24 LOGICOUT10 -> NN4B1 , 
  pip INT_X12Y24 LOGICOUT10 -> SE2B1 , 
  pip INT_X12Y24 LOGICOUT10 -> WR1B2 , 
  pip INT_X12Y24 NL1E_S0 -> LOGICIN_B28 , 
  pip INT_X12Y28 NN4E1 -> NN4B1 , 
  pip INT_X12Y32 NN4E1 -> EE2B1 , 
  pip INT_X12Y32 NN4E1 -> NN4B1 , 
  pip INT_X12Y36 NN4E1 -> NE2B1 , 
  pip INT_X12Y36 NN4E1 -> NE4B1 , 
  pip INT_X12Y36 NN4E1 -> NW4B1 , 
  pip INT_X13Y17 SS2E1 -> LOGICIN_B58 , 
  pip INT_X13Y19 SS4E1 -> SS2B1 , 
  pip INT_X13Y23 SE2E1 -> SS4B1 , 
  pip INT_X13Y37 NE2E1 -> NN4B1 , 
  pip INT_X13Y41 NN4E1 -> NN2B1 , 
  pip INT_X13Y43 NN2E1 -> NR1B1 , 
  pip INT_X13Y44 NR1E1 -> LOGICIN_B57 , 
  pip INT_X14Y32 EE2E1 -> NE2B1 , 
  pip INT_X14Y38 NE4E1 -> NE4B1 , 
  pip INT_X15Y33 NE2E1 -> NR1B1 , 
  pip INT_X15Y34 GFAN1 -> LOGICIN_B60 , 
  pip INT_X15Y34 NR1E1 -> GFAN1 , 
  pip INT_X15Y34 NR1E1 -> LOGICIN_B57 , 
  pip INT_X16Y40 NE4E1 -> NE2B1 , 
  pip INT_X17Y41 NE2E1 -> NR1B1 , 
  pip INT_X17Y42 NR1E1 -> LOGICIN_B57 , 
  pip INT_X7Y24 WL1E3 -> LOGICIN_B60 , 
  pip INT_X7Y24 WW2E1 -> LOGICIN_B58 , 
  pip INT_X7Y45 WL1E_N3 -> NL1B3 , 
  pip INT_X7Y46 NL1E3 -> LOGICIN_B60 , 
  pip INT_X7Y46 WR1E2 -> LOGICIN_B58 , 
  pip INT_X8Y24 WL1E0 -> WL1B3 , 
  pip INT_X8Y44 NW4E1 -> NN2B1 , 
  pip INT_X8Y44 NW4E1 -> WL1B3 , 
  pip INT_X8Y46 NN2E1 -> WR1B2 , 
  pip INT_X9Y24 WW2E1 -> WL1B0 , 
  pip INT_X9Y24 WW2E1 -> WW2B1 , 
  pip IOI_INT_X11Y24 WR1E2 -> WW2B1 , 
  ;
net "data<56>" , 
  outpin "data<62>" AQ ,
  inpin "Msub_sum11_cy<27>" A6 ,
  inpin "Msub_sum11_cy<27>" AX ,
  inpin "Msub_sum1_cy<27>" A5 ,
  inpin "Msub_sum1_cy<27>" AX ,
  inpin "Msub_sum4_cy<27>" A6 ,
  inpin "Msub_sum5_cy<27>" A6 ,
  inpin "Msub_sum6_cy<27>" A6 ,
  inpin "Msub_sum8_cy<27>" A6 ,
  inpin "Msub_sum8_cy<27>" AX ,
  inpin "data<54>" D3 ,
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X12Y24 CLEXM_LOGICIN_B24 -> X_D3 , 
  pip CLEXM_X12Y46 M_AQ -> CLEXM_LOGICOUT14 , 
  pip INT_X10Y44 SW4E0 -> NW4B1 , 
  pip INT_X10Y44 SW4E0 -> SW4B0 , 
  pip INT_X11Y46 NW2E_S0 -> WW2B3 , 
  pip INT_X12Y24 SS2E0 -> LOGICIN_B24 , 
  pip INT_X12Y24 SS4E0 -> SE2B0 , 
  pip INT_X12Y26 EE4E0 -> SS2B0 , 
  pip INT_X12Y28 SS4E0 -> SS4B0 , 
  pip INT_X12Y32 SS4E0 -> SS4B0 , 
  pip INT_X12Y36 SS4E0 -> SS4B0 , 
  pip INT_X12Y40 SS4E0 -> SS4B0 , 
  pip INT_X12Y44 SS2E0 -> EE4B0 , 
  pip INT_X12Y44 SS2E0 -> SS4B0 , 
  pip INT_X12Y46 LOGICOUT14 -> NW2B0 , 
  pip INT_X12Y46 LOGICOUT14 -> SE2B0 , 
  pip INT_X12Y46 LOGICOUT14 -> SS2B0 , 
  pip INT_X12Y46 LOGICOUT14 -> SW4B0 , 
  pip INT_X13Y18 SL1E0 -> LOGICIN_B34 , 
  pip INT_X13Y19 SS4E0 -> SL1B0 , 
  pip INT_X13Y23 SE2E0 -> SS4B0 , 
  pip INT_X13Y45 SE2E0 -> LOGICIN_B34 , 
  pip INT_X15Y35 SS2E0 -> LOGICIN_B34 , 
  pip INT_X15Y35 SS2E0 -> LOGICIN_B35 , 
  pip INT_X15Y37 SS4E0 -> SS2B0 , 
  pip INT_X15Y41 SW4E0 -> SS4B0 , 
  pip INT_X16Y44 EE4E0 -> SE2B0 , 
  pip INT_X17Y43 SE2E0 -> LOGICIN_B34 , 
  pip INT_X17Y43 SE2E0 -> SW4B0 , 
  pip INT_X7Y25 SW2E0 -> LOGICIN_B34 , 
  pip INT_X7Y25 SW2E0 -> LOGICIN_B35 , 
  pip INT_X7Y47 NW2E1 -> LOGICIN_B35 , 
  pip INT_X7Y47 WR1E2 -> LOGICIN_B33 , 
  pip INT_X8Y26 SS4E0 -> EE4B0 , 
  pip INT_X8Y26 SS4E0 -> SW2B0 , 
  pip INT_X8Y30 SS4E0 -> SS4B0 , 
  pip INT_X8Y34 SS4E0 -> SS4B0 , 
  pip INT_X8Y38 SS4E0 -> SS4B0 , 
  pip INT_X8Y42 SW4E0 -> SS4B0 , 
  pip INT_X8Y46 NW4E1 -> NW2B1 , 
  pip INT_X8Y47 WR1E1 -> WR1B2 , 
  pip INT_X9Y47 WW2E_N3 -> WR1B1 , 
  ;
net "data<57>" , 
  outpin "data<62>" AMUX ,
  inpin "Msub_sum11_cy<27>" B4 ,
  inpin "Msub_sum11_cy<27>" BX ,
  inpin "Msub_sum1_cy<27>" B4 ,
  inpin "Msub_sum1_cy<27>" BX ,
  inpin "Msub_sum4_cy<27>" B6 ,
  inpin "Msub_sum5_cy<27>" B4 ,
  inpin "Msub_sum6_cy<27>" B4 ,
  inpin "Msub_sum8_cy<27>" B4 ,
  inpin "Msub_sum8_cy<27>" BX ,
  inpin "data<62>" AX ,
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X12Y46 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X12Y46 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X12Y18 SL1E3 -> ER1B0 , 
  pip INT_X12Y19 SR1E3 -> SL1B3 , 
  pip INT_X12Y20 SS2E2 -> SR1B3 , 
  pip INT_X12Y22 SS4E2 -> SS2B2 , 
  pip INT_X12Y26 SS4E2 -> SS4B2 , 
  pip INT_X12Y30 SS4E2 -> SS4B2 , 
  pip INT_X12Y34 SS4E2 -> SS4B2 , 
  pip INT_X12Y38 SS4E2 -> SS4B2 , 
  pip INT_X12Y42 SS4E2 -> SS4B2 , 
  pip INT_X12Y44 SS2E2 -> EE4B2 , 
  pip INT_X12Y46 GFAN0 =- LOGICIN_B35 , 
  pip INT_X12Y46 LOGICIN_B51 -> GFAN0 , 
  pip INT_X12Y46 LOGICOUT13 -> LOGICIN_B51 , 
  pip INT_X12Y46 LOGICOUT13 -> SE2B2 , 
  pip INT_X12Y46 LOGICOUT13 -> SS2B2 , 
  pip INT_X12Y46 LOGICOUT13 -> SS4B2 , 
  pip INT_X12Y46 LOGICOUT13 -> WW4B2 , 
  pip INT_X13Y18 ER1E0 -> LOGICIN_B42 , 
  pip INT_X13Y45 SE2E2 -> LOGICIN_B40 , 
  pip INT_X15Y35 FAN_B =- LOGICIN_B43 , 
  pip INT_X15Y35 SW2E2 -> FAN_B , 
  pip INT_X15Y35 SW2E2 -> LOGICIN_B40 , 
  pip INT_X16Y36 SS4E2 -> SW2B2 , 
  pip INT_X16Y40 SS4E2 -> SS4B2 , 
  pip INT_X16Y44 EE4E2 -> SE2B2 , 
  pip INT_X16Y44 EE4E2 -> SS4B2 , 
  pip INT_X17Y43 SE2E2 -> LOGICIN_B40 , 
  pip INT_X7Y25 SS2E1 -> LOGICIN_B43 , 
  pip INT_X7Y25 WW2E1 -> LOGICIN_B40 , 
  pip INT_X7Y27 SS4E1 -> SS2B1 , 
  pip INT_X7Y31 SW2E1 -> SS4B1 , 
  pip INT_X7Y47 LOGICIN_B51 =- LOGICIN_B43 , 
  pip INT_X7Y47 NW2E2 -> LOGICIN_B40 , 
  pip INT_X7Y47 NW2E2 -> LOGICIN_B51 , 
  pip INT_X8Y30 SS4E1 -> SE2B1 , 
  pip INT_X8Y32 SS2E1 -> SW2B1 , 
  pip INT_X8Y34 SS4E1 -> SS2B1 , 
  pip INT_X8Y34 SS4E1 -> SS4B1 , 
  pip INT_X8Y38 SS4E1 -> SS4B1 , 
  pip INT_X8Y42 SS4E1 -> SS4B1 , 
  pip INT_X8Y46 WW4E2 -> NW2B2 , 
  pip INT_X8Y46 WW4E2 -> SS4B1 , 
  pip INT_X9Y25 SS4E1 -> WW2B1 , 
  pip INT_X9Y29 SE2E1 -> SS4B1 , 
  ;
net "data<58>" , 
  outpin "data<62>" BQ ,
  inpin "Msub_sum11_cy<27>" C5 ,
  inpin "Msub_sum11_cy<27>" CX ,
  inpin "Msub_sum1_cy<27>" C3 ,
  inpin "Msub_sum1_cy<27>" CX ,
  inpin "Msub_sum4_cy<27>" C6 ,
  inpin "Msub_sum5_cy<27>" C4 ,
  inpin "Msub_sum6_cy<27>" C6 ,
  inpin "Msub_sum8_cy<27>" C6 ,
  inpin "Msub_sum8_cy<27>" CX ,
  inpin "data<62>" A2 ,
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X12Y46 CLEXM_LOGICIN_B30 -> M_A2 , 
  pip CLEXM_X12Y46 M_BQ -> CLEXM_LOGICOUT17 , 
  pip INT_X10Y26 WW2E1 -> WR1B3 , 
  pip INT_X11Y47 NW2E1 -> WW2B0 , 
  pip INT_X12Y18 SL1E2 -> ER1B3 , 
  pip INT_X12Y19 SR1E2 -> SL1B2 , 
  pip INT_X12Y20 SS2E1 -> SR1B2 , 
  pip INT_X12Y22 SS4E1 -> SS2B1 , 
  pip INT_X12Y26 SS4E1 -> SS4B1 , 
  pip INT_X12Y26 SS4E1 -> WW2B1 , 
  pip INT_X12Y26 SS4E1 -> WW4B2 , 
  pip INT_X12Y30 SS4E1 -> SS4B1 , 
  pip INT_X12Y34 SS4E1 -> SS4B1 , 
  pip INT_X12Y38 SS4E1 -> SS4B1 , 
  pip INT_X12Y42 SS4E1 -> SS4B1 , 
  pip INT_X12Y46 LOGICOUT17 -> LOGICIN_B30 , 
  pip INT_X12Y46 LOGICOUT17 -> NW2B1 , 
  pip INT_X12Y46 LOGICOUT17 -> SE2B1 , 
  pip INT_X12Y46 LOGICOUT17 -> SS4B1 , 
  pip INT_X13Y18 ER1E3 -> LOGICIN_B50 , 
  pip INT_X13Y45 SE2E1 -> LOGICIN_B48 , 
  pip INT_X13Y45 SE2E1 -> SE4B1 , 
  pip INT_X15Y35 SL1E2 -> LOGICIN_B49 , 
  pip INT_X15Y35 SL1E2 -> LOGICIN_B52 , 
  pip INT_X15Y36 SR1E2 -> SL1B2 , 
  pip INT_X15Y37 SS4E1 -> SR1B2 , 
  pip INT_X15Y41 SS2E1 -> SS4B1 , 
  pip INT_X15Y43 SE4E1 -> ER1B2 , 
  pip INT_X15Y43 SE4E1 -> SS2B1 , 
  pip INT_X16Y43 ER1E2 -> ER1B3 , 
  pip INT_X17Y43 ER1E3 -> LOGICIN_B50 , 
  pip INT_X7Y25 SR1E3 -> LOGICIN_B50 , 
  pip INT_X7Y25 WL1E2 -> LOGICIN_B52 , 
  pip INT_X7Y26 WR1E3 -> SR1B3 , 
  pip INT_X7Y47 WR1E3 -> LOGICIN_B52 , 
  pip INT_X7Y47 WW2E0 -> LOGICIN_B47 , 
  pip INT_X8Y25 WR1E_S0 -> WL1B2 , 
  pip INT_X8Y26 WW4E2 -> WR1B3 , 
  pip INT_X8Y47 WR1E2 -> WR1B3 , 
  pip INT_X9Y26 WR1E3 -> WR1B0 , 
  pip INT_X9Y47 WW2E0 -> WR1B2 , 
  pip INT_X9Y47 WW2E0 -> WW2B0 , 
  ;
net "data<59>" , 
  outpin "data<62>" BMUX ,
  inpin "Msub_sum11_cy<27>" D6 ,
  inpin "Msub_sum11_cy<27>" DX ,
  inpin "Msub_sum1_cy<27>" D4 ,
  inpin "Msub_sum1_cy<27>" DX ,
  inpin "Msub_sum4_cy<27>" D6 ,
  inpin "Msub_sum5_cy<27>" D5 ,
  inpin "Msub_sum6_cy<27>" D6 ,
  inpin "Msub_sum8_cy<27>" D6 ,
  inpin "Msub_sum8_cy<27>" DX ,
  inpin "data<62>" BX ,
  pip CLEXL_X13Y18 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X15Y35 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X17Y43 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X7Y47 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X12Y46 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X12Y46 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X10Y32 SS4E3 -> SW4B3 , 
  pip INT_X10Y36 SW4E3 -> SS4B3 , 
  pip INT_X12Y18 SS4E3 -> SE2B3 , 
  pip INT_X12Y22 SS4E3 -> SS4B3 , 
  pip INT_X12Y26 SS4E3 -> SS4B3 , 
  pip INT_X12Y30 SS4E3 -> SS4B3 , 
  pip INT_X12Y34 SS4E3 -> SS4B3 , 
  pip INT_X12Y38 SS4E3 -> SE4B3 , 
  pip INT_X12Y38 SS4E3 -> SS4B3 , 
  pip INT_X12Y38 SS4E3 -> SW4B3 , 
  pip INT_X12Y42 SS4E3 -> SS4B3 , 
  pip INT_X12Y44 SS2E3 -> EE4B3 , 
  pip INT_X12Y46 LOGICOUT16 -> SE2B3 , 
  pip INT_X12Y46 LOGICOUT16 -> SS2B3 , 
  pip INT_X12Y46 LOGICOUT16 -> SS4B3 , 
  pip INT_X12Y46 LOGICOUT16 -> WW4B3 , 
  pip INT_X12Y46 WR1E1 -> LOGICIN_B43 , 
  pip INT_X13Y17 SE2E3 -> NR1B3 , 
  pip INT_X13Y18 NR1E3 -> LOGICIN_B59 , 
  pip INT_X13Y45 FAN_B -> LOGICIN_B58 , 
  pip INT_X13Y45 SE2E3 -> FAN_B , 
  pip INT_X13Y45 SE2E3 -> NE2B3 , 
  pip INT_X13Y46 WR1E0 -> WR1B1 , 
  pip INT_X14Y36 SE4E3 -> SE2B3 , 
  pip INT_X14Y46 NE2E3 -> WR1B0 , 
  pip INT_X15Y35 SE2E3 -> LOGICIN_B59 , 
  pip INT_X15Y35 SE2E3 -> LOGICIN_B60 , 
  pip INT_X16Y44 EE4E3 -> SE2B3 , 
  pip INT_X17Y43 SE2E3 -> LOGICIN_B59 , 
  pip INT_X6Y26 SW4E3 -> SE2B3 , 
  pip INT_X7Y25 SE2E3 -> LOGICIN_B59 , 
  pip INT_X7Y25 SW2E3 -> LOGICIN_B60 , 
  pip INT_X7Y47 FAN_B -> LOGICIN_B57 , 
  pip INT_X7Y47 NW2E3 -> FAN_B , 
  pip INT_X7Y47 NW2E3 -> LOGICIN_B60 , 
  pip INT_X8Y26 SS4E3 -> SW2B3 , 
  pip INT_X8Y28 SS2E3 -> SW4B3 , 
  pip INT_X8Y30 SW4E3 -> SS2B3 , 
  pip INT_X8Y30 SW4E3 -> SS4B3 , 
  pip INT_X8Y46 WW4E3 -> NW2B3 , 
  ;
net "data<5>" , 
  outpin "data<6>" CMUX ,
  inpin "Msub_sum10_cy<7>" B6 ,
  inpin "Msub_sum10_cy<7>" BX ,
  inpin "Msub_sum1_cy<7>" B5 ,
  inpin "Msub_sum2_cy<7>" B6 ,
  inpin "Msub_sum3_cy<7>" B5 ,
  inpin "Msub_sum4_cy<7>" B5 ,
  inpin "Msub_sum4_cy<7>" BX ,
  inpin "Msub_sum7_cy<7>" B6 ,
  inpin "Msub_sum7_cy<7>" BX ,
  inpin "data<6>" CX ,
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y14 CLEXL_LOGICIN_B21 -> XX_CX , 
  pip CLEXL_X7Y14 XX_CMUX -> CLEXL_LOGICOUT7 , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B43 -> M_BX , 
  pip INT_X11Y14 EE4E0 -> EE4B0 , 
  pip INT_X11Y14 EE4E0 -> SE2B0 , 
  pip INT_X12Y13 SE2E0 -> ER1B1 , 
  pip INT_X13Y13 ER1E1 -> LOGICIN_B41 , 
  pip INT_X13Y13 ER1E1 -> LOGICIN_B43 , 
  pip INT_X15Y14 EE4E0 -> NE4B0 , 
  pip INT_X16Y21 WR1E1 -> LOGICIN_B41 , 
  pip INT_X17Y16 NE4E0 -> NN4B0 , 
  pip INT_X17Y20 NN4E0 -> NR1B0 , 
  pip INT_X17Y21 NR1E0 -> WR1B1 , 
  pip INT_X5Y24 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X5Y24 NW2E0 -> LOGICIN_B42 , 
  pip INT_X5Y24 NW2E0 -> LOGICIN_B6 , 
  pip INT_X5Y32 NW2E0 -> NN2B0 , 
  pip INT_X5Y34 NN2E0 -> LOGICIN_B42 , 
  pip INT_X6Y15 NW2E0 -> NN4B0 , 
  pip INT_X6Y19 NN4E0 -> NN2B0 , 
  pip INT_X6Y19 NN4E0 -> NN4B0 , 
  pip INT_X6Y21 NN2E0 -> EE2B0 , 
  pip INT_X6Y23 NN4E0 -> NN4B0 , 
  pip INT_X6Y23 NN4E0 -> NW2B0 , 
  pip INT_X6Y27 NN4E0 -> NN4B0 , 
  pip INT_X6Y31 NN4E0 -> NN4B0 , 
  pip INT_X6Y31 NN4E0 -> NW2B0 , 
  pip INT_X6Y35 NN4E0 -> NE4B0 , 
  pip INT_X7Y14 LOGICOUT7 -> EE4B0 , 
  pip INT_X7Y14 LOGICOUT7 -> NE2B0 , 
  pip INT_X7Y14 LOGICOUT7 -> NW2B0 , 
  pip INT_X7Y14 SR1E1 -> LOGICIN_B21 , 
  pip INT_X7Y15 WR1E1 -> SR1B1 , 
  pip INT_X7Y42 WR1E1 -> LOGICIN_B41 , 
  pip INT_X8Y15 NE2E0 -> WR1B1 , 
  pip INT_X8Y21 EE2E0 -> LOGICIN_B42 , 
  pip INT_X8Y21 EE2E0 -> LOGICIN_B6 , 
  pip INT_X8Y21 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X8Y37 NE4E0 -> NN2B0 , 
  pip INT_X8Y39 NN2E0 -> NN2B0 , 
  pip INT_X8Y41 NN2E0 -> NR1B0 , 
  pip INT_X8Y42 NR1E0 -> WR1B1 , 
  ;
net "data<60>" , 
  outpin "data<62>" CQ ,
  inpin "data<62>" B2 ,
  inpin "sum11<31>" A4 ,
  inpin "sum11<31>" AX ,
  inpin "sum1<31>" A4 ,
  inpin "sum1<31>" AX ,
  inpin "sum4<31>" A4 ,
  inpin "sum5<31>" A6 ,
  inpin "sum6<31>" A6 ,
  inpin "sum8<31>" A5 ,
  inpin "sum8<31>" AX ,
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X12Y46 CLEXM_LOGICIN_B38 -> M_B2 , 
  pip CLEXM_X12Y46 M_CQ -> CLEXM_LOGICOUT20 , 
  pip INT_X10Y48 NW4E2 -> WW2B1 , 
  pip INT_X11Y25 SS4E2 -> SE4B2 , 
  pip INT_X11Y25 SS4E2 -> WW4B3 , 
  pip INT_X11Y29 SS4E2 -> SS4B2 , 
  pip INT_X11Y29 SS4E2 -> WW2B2 , 
  pip INT_X11Y33 SS4E2 -> SS4B2 , 
  pip INT_X11Y37 SS4E2 -> SS4B2 , 
  pip INT_X11Y41 SS4E2 -> SS4B2 , 
  pip INT_X11Y45 SW2E2 -> SS4B2 , 
  pip INT_X12Y46 LOGICIN_B53 -> LOGICIN_B38 , 
  pip INT_X12Y46 LOGICOUT20 -> EL1B1 , 
  pip INT_X12Y46 LOGICOUT20 -> LOGICIN_B53 , 
  pip INT_X12Y46 LOGICOUT20 -> NW4B2 , 
  pip INT_X12Y46 LOGICOUT20 -> SE4B2 , 
  pip INT_X12Y46 LOGICOUT20 -> SW2B2 , 
  pip INT_X13Y19 SS2E2 -> LOGICIN_B32 , 
  pip INT_X13Y21 SS2E2 -> SS2B2 , 
  pip INT_X13Y23 SE4E2 -> SS2B2 , 
  pip INT_X13Y46 EL1E1 -> LOGICIN_B34 , 
  pip INT_X14Y44 SE4E2 -> SE2B2 , 
  pip INT_X15Y36 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X15Y36 SL1E2 -> LOGICIN_B32 , 
  pip INT_X15Y36 SL1E2 -> LOGICIN_B53 , 
  pip INT_X15Y37 SS2E2 -> SL1B2 , 
  pip INT_X15Y39 SS4E2 -> SS2B2 , 
  pip INT_X15Y43 SE2E2 -> EL1B1 , 
  pip INT_X15Y43 SE2E2 -> SS4B2 , 
  pip INT_X16Y43 EL1E1 -> NE2B1 , 
  pip INT_X17Y44 NE2E1 -> LOGICIN_B34 , 
  pip INT_X7Y25 WW4E3 -> NL1B2 , 
  pip INT_X7Y26 NL1E2 -> LOGICIN_B33 , 
  pip INT_X7Y26 SR1E0 -> LOGICIN_B35 , 
  pip INT_X7Y27 SW2E3 -> SR1B0 , 
  pip INT_X7Y48 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X7Y48 WL1E0 -> LOGICIN_B35 , 
  pip INT_X8Y28 WR1E_S0 -> SW2B3 , 
  pip INT_X8Y48 WW2E1 -> WL1B0 , 
  pip INT_X9Y29 WW2E2 -> WR1B0 , 
  ;
net "data<61>" , 
  outpin "data<62>" CMUX ,
  inpin "data<62>" CX ,
  inpin "sum11<31>" B6 ,
  inpin "sum11<31>" BX ,
  inpin "sum1<31>" B5 ,
  inpin "sum1<31>" BX ,
  inpin "sum4<31>" B6 ,
  inpin "sum5<31>" B5 ,
  inpin "sum6<31>" B6 ,
  inpin "sum8<31>" B6 ,
  inpin "sum8<31>" BX ,
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X12Y46 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X12Y46 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X10Y46 WW2E0 -> SW4B0 , 
  pip INT_X10Y47 NW4E_S0 -> WW2B3 , 
  pip INT_X12Y42 SS4E0 -> SE2B0 , 
  pip INT_X12Y46 GFAN1 -> LOGICIN_B52 , 
  pip INT_X12Y46 LOGICIN_B6 -> GFAN1 , 
  pip INT_X12Y46 LOGICOUT19 -> EE4B0 , 
  pip INT_X12Y46 LOGICOUT19 -> ER1B1 , 
  pip INT_X12Y46 LOGICOUT19 -> LOGICIN_B6 , 
  pip INT_X12Y46 LOGICOUT19 -> NW4B0 , 
  pip INT_X12Y46 LOGICOUT19 -> SS4B0 , 
  pip INT_X12Y46 LOGICOUT19 -> WW2B0 , 
  pip INT_X12Y46 LOGICOUT19 -> WW4B0 , 
  pip INT_X13Y19 SS2E0 -> LOGICIN_B42 , 
  pip INT_X13Y21 SS4E0 -> SS2B0 , 
  pip INT_X13Y25 SS4E0 -> SS4B0 , 
  pip INT_X13Y29 SS4E0 -> SS4B0 , 
  pip INT_X13Y33 SS4E0 -> SS4B0 , 
  pip INT_X13Y37 SS4E0 -> SS4B0 , 
  pip INT_X13Y41 SE2E0 -> SS4B0 , 
  pip INT_X13Y46 ER1E1 -> LOGICIN_B41 , 
  pip INT_X14Y36 SW4E0 -> ER1B1 , 
  pip INT_X15Y36 ER1E1 -> LOGICIN_B43 , 
  pip INT_X15Y36 SL1E0 -> LOGICIN_B42 , 
  pip INT_X15Y37 SW2E0 -> SL1B0 , 
  pip INT_X16Y38 SS4E0 -> SW2B0 , 
  pip INT_X16Y38 SS4E0 -> SW4B0 , 
  pip INT_X16Y42 SS4E0 -> SS4B0 , 
  pip INT_X16Y46 EE4E0 -> SE2B0 , 
  pip INT_X16Y46 EE4E0 -> SS4B0 , 
  pip INT_X17Y44 SL1E0 -> LOGICIN_B42 , 
  pip INT_X17Y45 SE2E0 -> SL1B0 , 
  pip INT_X6Y27 SS4E3 -> SE2B3 , 
  pip INT_X6Y31 SS4E3 -> SS4B3 , 
  pip INT_X6Y35 SS4E3 -> SS4B3 , 
  pip INT_X6Y39 SS4E3 -> SS4B3 , 
  pip INT_X6Y43 SW4E3 -> SS4B3 , 
  pip INT_X7Y26 FAN_B =- LOGICIN_B43 , 
  pip INT_X7Y26 SE2E3 -> FAN_B , 
  pip INT_X7Y26 SL1E0 -> LOGICIN_B42 , 
  pip INT_X7Y27 SW2E0 -> SL1B0 , 
  pip INT_X7Y48 WR1E1 -> LOGICIN_B41 , 
  pip INT_X7Y48 WR1E1 -> LOGICIN_B43 , 
  pip INT_X8Y28 SS4E0 -> SW2B0 , 
  pip INT_X8Y32 SS4E0 -> SS4B0 , 
  pip INT_X8Y36 SS4E0 -> SS4B0 , 
  pip INT_X8Y40 SS4E0 -> SS4B0 , 
  pip INT_X8Y44 SW4E0 -> SS4B0 , 
  pip INT_X8Y45 WW4E_S0 -> SW4B3 , 
  pip INT_X8Y48 WW2E_N3 -> WR1B1 , 
  ;
net "data<62>" , 
  outpin "data<62>" DQ ,
  inpin "data<62>" C2 ,
  inpin "sum11<31>" C6 ,
  inpin "sum11<31>" CX ,
  inpin "sum1<31>" C5 ,
  inpin "sum1<31>" CX ,
  inpin "sum4<31>" C6 ,
  inpin "sum5<31>" C5 ,
  inpin "sum6<31>" C5 ,
  inpin "sum8<31>" C5 ,
  inpin "sum8<31>" CX ,
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X12Y46 CLEXM_LOGICIN_B46 -> M_C2 , 
  pip CLEXM_X12Y46 M_DQ -> CLEXM_LOGICOUT23 , 
  pip INT_X10Y46 WW2E3 -> SW4B3 , 
  pip INT_X10Y47 WW2E_N3 -> NW4B0 , 
  pip INT_X12Y46 LOGICOUT23 -> EE2B3 , 
  pip INT_X12Y46 LOGICOUT23 -> EL1B2 , 
  pip INT_X12Y46 LOGICOUT23 -> LOGICIN_B46 , 
  pip INT_X12Y46 LOGICOUT23 -> SE4B3 , 
  pip INT_X12Y46 LOGICOUT23 -> WW2B3 , 
  pip INT_X13Y19 SW2E3 -> LOGICIN_B50 , 
  pip INT_X13Y46 EL1E2 -> LOGICIN_B49 , 
  pip INT_X14Y20 SS4E3 -> SW2B3 , 
  pip INT_X14Y24 SS4E3 -> SS4B3 , 
  pip INT_X14Y28 SS4E3 -> SS4B3 , 
  pip INT_X14Y32 SS4E3 -> SS4B3 , 
  pip INT_X14Y36 SS4E3 -> SS4B3 , 
  pip INT_X14Y38 SS4E3 -> SE2B3 , 
  pip INT_X14Y40 SS4E3 -> SS4B3 , 
  pip INT_X14Y42 SS4E3 -> SS4B3 , 
  pip INT_X14Y44 SE4E3 -> SS4B3 , 
  pip INT_X14Y46 EE2E3 -> SE4B3 , 
  pip INT_X14Y46 EE2E3 -> SS4B3 , 
  pip INT_X15Y36 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X15Y36 SL1E3 -> LOGICIN_B50 , 
  pip INT_X15Y36 SL1E3 -> LOGICIN_B61 , 
  pip INT_X15Y37 SE2E3 -> SL1B3 , 
  pip INT_X16Y44 SE4E3 -> EL1B2 , 
  pip INT_X17Y44 EL1E2 -> LOGICIN_B49 , 
  pip INT_X7Y26 WL1E2 -> LOGICIN_B49 , 
  pip INT_X7Y26 WL1E2 -> LOGICIN_B52 , 
  pip INT_X7Y48 WL1E2 -> LOGICIN_B49 , 
  pip INT_X7Y48 WL1E2 -> LOGICIN_B52 , 
  pip INT_X8Y26 SS2E3 -> WL1B2 , 
  pip INT_X8Y28 SS4E3 -> SS2B3 , 
  pip INT_X8Y32 SS4E3 -> SS4B3 , 
  pip INT_X8Y36 SS4E3 -> SS4B3 , 
  pip INT_X8Y40 SS4E3 -> SS4B3 , 
  pip INT_X8Y44 SW4E3 -> SS4B3 , 
  pip INT_X8Y48 NW4E_S0 -> WL1B2 , 
  ;
net "data<63>" , 
  outpin "data<62>" DMUX ,
  inpin "data<62>" DX ,
  inpin "sum11<31>" D5 ,
  inpin "sum1<31>" D6 ,
  inpin "sum4<31>" D6 ,
  inpin "sum5<31>" D6 ,
  inpin "sum6<31>" D6 ,
  inpin "sum8<31>" D4 ,
  pip CLEXL_X13Y19 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X15Y36 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X7Y48 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXM_X12Y46 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X12Y46 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X10Y26 SS4E1 -> WW2B1 , 
  pip INT_X10Y30 SS4E1 -> SS4B1 , 
  pip INT_X10Y34 SS4E1 -> SS4B1 , 
  pip INT_X10Y38 SS4E1 -> SS4B1 , 
  pip INT_X10Y42 SS4E1 -> SS4B1 , 
  pip INT_X10Y46 WW2E1 -> NW4B2 , 
  pip INT_X10Y46 WW2E1 -> SS4B1 , 
  pip INT_X12Y19 SL1E1 -> ER1B2 , 
  pip INT_X12Y20 SS4E1 -> SL1B1 , 
  pip INT_X12Y24 SS4E1 -> SS4B1 , 
  pip INT_X12Y28 SS4E1 -> SS4B1 , 
  pip INT_X12Y32 SS4E1 -> SS4B1 , 
  pip INT_X12Y36 SS4E1 -> SS4B1 , 
  pip INT_X12Y40 SS4E1 -> SS4B1 , 
  pip INT_X12Y44 SS2E1 -> SS4B1 , 
  pip INT_X12Y46 LOGICOUT22 -> EE4B1 , 
  pip INT_X12Y46 LOGICOUT22 -> ER1B2 , 
  pip INT_X12Y46 LOGICOUT22 -> NE2B1 , 
  pip INT_X12Y46 LOGICOUT22 -> SS2B1 , 
  pip INT_X12Y46 LOGICOUT22 -> WW2B1 , 
  pip INT_X12Y46 SR1E2 -> LOGICIN_B60 , 
  pip INT_X12Y47 WR1E2 -> SR1B2 , 
  pip INT_X13Y19 ER1E2 -> LOGICIN_B59 , 
  pip INT_X13Y46 ER1E2 -> LOGICIN_B59 , 
  pip INT_X13Y47 NE2E1 -> WR1B2 , 
  pip INT_X15Y36 LOGICIN_B6 -> LOGICIN_B58 , 
  pip INT_X15Y36 WL1E0 -> LOGICIN_B6 , 
  pip INT_X16Y36 SS4E1 -> WL1B0 , 
  pip INT_X16Y40 SS4E1 -> SS4B1 , 
  pip INT_X16Y44 SS2E1 -> ER1B2 , 
  pip INT_X16Y44 SS2E1 -> SS4B1 , 
  pip INT_X16Y46 EE4E1 -> SS2B1 , 
  pip INT_X17Y44 ER1E2 -> LOGICIN_B59 , 
  pip INT_X7Y26 WL1E0 -> LOGICIN_B57 , 
  pip INT_X7Y48 WR1E3 -> LOGICIN_B59 , 
  pip INT_X8Y26 WW2E1 -> WL1B0 , 
  pip INT_X8Y48 NW4E2 -> WR1B3 , 
  ;
net "data<64>" , 
  outpin "data<70>" AQ ,
  inpin "Msub_sum12_cy<3>" A6 ,
  inpin "Msub_sum12_cy<3>" AX ,
  inpin "Msub_sum2_cy<3>" A5 ,
  inpin "Msub_sum2_cy<3>" AX ,
  inpin "Msub_sum5_cy<3>" A5 ,
  inpin "Msub_sum5_cy<3>" AX ,
  inpin "Msub_sum7_cy<3>" A5 ,
  inpin "Msub_sum8_cy<3>" A6 ,
  inpin "Msub_sum9_cy<3>" A6 ,
  inpin "data<62>" D3 ,
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXM_X12Y46 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip CLEXM_X5Y21 X_AQ -> CLEXM_LOGICOUT2 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip INT_X11Y31 NE4E0 -> NN4B0 , 
  pip INT_X11Y35 NN4E0 -> NE4B0 , 
  pip INT_X11Y35 NN4E0 -> NN4B0 , 
  pip INT_X12Y46 NW2E0 -> LOGICIN_B56 , 
  pip INT_X13Y25 EE4E0 -> NR1B0 , 
  pip INT_X13Y26 NR1E0 -> LOGICIN_B34 , 
  pip INT_X13Y26 NR1E0 -> LOGICIN_B35 , 
  pip INT_X13Y37 NE4E0 -> NL1B3 , 
  pip INT_X13Y37 NE4E0 -> NN4B0 , 
  pip INT_X13Y38 NL1E3 -> NL1B2 , 
  pip INT_X13Y39 EE2E0 -> LOGICIN_B35 , 
  pip INT_X13Y39 NL1E2 -> LOGICIN_B33 , 
  pip INT_X13Y41 NN4E0 -> NN2B0 , 
  pip INT_X13Y43 NN2E0 -> NN2B0 , 
  pip INT_X13Y45 NN2E0 -> NW2B0 , 
  pip INT_X5Y21 LOGICOUT2 -> EE4B0 , 
  pip INT_X5Y21 LOGICOUT2 -> NE4B0 , 
  pip INT_X5Y21 LOGICOUT2 -> NN2B0 , 
  pip INT_X5Y21 LOGICOUT2 -> SE4B0 , 
  pip INT_X5Y23 NN2E0 -> NE4B0 , 
  pip INT_X5Y31 NW4E0 -> NL1B3 , 
  pip INT_X5Y32 LOGICIN_B52 -> LOGICIN52 , 
  pip INT_X5Y32 NL1E3 -> LOGICIN_B52 , 
  pip INT_X5Y32 NL1E3 -> NL1B2 , 
  pip INT_X5Y33 LOGICIN_N52 -> LOGICIN_B35 , 
  pip INT_X5Y33 NL1E2 -> LOGICIN_B33 , 
  pip INT_X7Y19 SE4E0 -> ER1B1 , 
  pip INT_X7Y19 WW2E0 -> LOGICIN_B34 , 
  pip INT_X7Y23 NE4E0 -> NN4B0 , 
  pip INT_X7Y25 NE4E0 -> EE2B0 , 
  pip INT_X7Y27 NN4E0 -> NE4B0 , 
  pip INT_X7Y27 NN4E0 -> NN2B0 , 
  pip INT_X7Y29 NN2E0 -> EE2B0 , 
  pip INT_X7Y29 NN2E0 -> NW4B0 , 
  pip INT_X8Y19 ER1E1 -> NR1B1 , 
  pip INT_X8Y20 NR1E1 -> LOGICIN_B33 , 
  pip INT_X9Y19 SS2E0 -> WW2B0 , 
  pip INT_X9Y21 EE4E0 -> SS2B0 , 
  pip INT_X9Y25 EE2E0 -> EE4B0 , 
  pip INT_X9Y29 EE2E0 -> LOGICIN_B34 , 
  pip INT_X9Y29 NE4E0 -> NE4B0 , 
  pip IOI_INT_X11Y39 NN4E0 -> EE2B0 , 
  ;
net "data<65>" , 
  outpin "data<70>" AMUX ,
  inpin "Msub_sum12_cy<3>" B6 ,
  inpin "Msub_sum12_cy<3>" BX ,
  inpin "Msub_sum2_cy<3>" B6 ,
  inpin "Msub_sum2_cy<3>" BX ,
  inpin "Msub_sum5_cy<3>" B4 ,
  inpin "Msub_sum5_cy<3>" BX ,
  inpin "Msub_sum7_cy<3>" B6 ,
  inpin "Msub_sum8_cy<3>" B4 ,
  inpin "Msub_sum9_cy<3>" B6 ,
  inpin "data<70>" AX ,
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X5Y21 CLEXM_LOGICIN_B6 -> X_AX , 
  pip CLEXM_X5Y21 X_AMUX -> CLEXM_LOGICOUT1 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip INT_X11Y23 EE2E2 -> NE4B2 , 
  pip INT_X11Y25 NE4E2 -> EL1B1 , 
  pip INT_X11Y35 NE4E2 -> NE4B2 , 
  pip INT_X12Y25 EL1E1 -> NR1B1 , 
  pip INT_X12Y26 NR1E1 -> EL1B0 , 
  pip INT_X13Y25 NE4E2 -> NL1B1 , 
  pip INT_X13Y26 EL1E0 -> LOGICIN_B42 , 
  pip INT_X13Y26 NL1E1 -> LOGICIN_B43 , 
  pip INT_X13Y37 NE4E2 -> NN2B2 , 
  pip INT_X13Y37 NE4E2 -> NR1B2 , 
  pip INT_X13Y38 NR1E2 -> NL1B1 , 
  pip INT_X13Y39 NL1E1 -> LOGICIN_B43 , 
  pip INT_X13Y39 NN2E2 -> LOGICIN_B40 , 
  pip INT_X5Y21 LOGICOUT1 -> NN2B2 , 
  pip INT_X5Y21 LOGICOUT1 -> NN4B2 , 
  pip INT_X5Y21 LOGICOUT1 -> SE2B2 , 
  pip INT_X5Y21 LOGICOUT1 -> SR1B3 , 
  pip INT_X5Y21 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X5Y23 NN2E2 -> EE4B2 , 
  pip INT_X5Y23 NN2E2 -> NN4B2 , 
  pip INT_X5Y25 NN4E2 -> NN4B2 , 
  pip INT_X5Y27 NN4E2 -> NE4B2 , 
  pip INT_X5Y27 NN4E2 -> NN4B2 , 
  pip INT_X5Y29 NN4E2 -> NE4B2 , 
  pip INT_X5Y31 NN4E2 -> NL1B1 , 
  pip INT_X5Y31 NN4E2 -> NR1B2 , 
  pip INT_X5Y32 NL1E1 -> NL1B0 , 
  pip INT_X5Y32 NR1E2 -> NL1B1 , 
  pip INT_X5Y33 NL1E0 -> LOGICIN_B42 , 
  pip INT_X5Y33 NL1E1 -> LOGICIN_B43 , 
  pip INT_X6Y20 SE2E2 -> ER1B3 , 
  pip INT_X6Y20 SE2E2 -> SE2B2 , 
  pip INT_X7Y19 SE2E2 -> LOGICIN_B40 , 
  pip INT_X7Y20 ER1E3 -> ER1B0 , 
  pip INT_X7Y29 NE4E2 -> EL1B1 , 
  pip INT_X7Y31 NE4E2 -> NE4B2 , 
  pip INT_X8Y20 ER1E0 -> LOGICIN_B42 , 
  pip INT_X8Y29 EL1E1 -> EL1B0 , 
  pip INT_X9Y23 EE4E2 -> EE2B2 , 
  pip INT_X9Y23 EE4E2 -> NE4B2 , 
  pip INT_X9Y29 EL1E0 -> LOGICIN_B42 , 
  pip INT_X9Y33 NE4E2 -> NE4B2 , 
  ;
net "data<66>" , 
  outpin "data<70>" BQ ,
  inpin "Msub_sum12_cy<3>" C5 ,
  inpin "Msub_sum12_cy<3>" CX ,
  inpin "Msub_sum2_cy<3>" C6 ,
  inpin "Msub_sum2_cy<3>" CX ,
  inpin "Msub_sum5_cy<3>" C4 ,
  inpin "Msub_sum5_cy<3>" CX ,
  inpin "Msub_sum7_cy<3>" C6 ,
  inpin "Msub_sum8_cy<3>" C6 ,
  inpin "Msub_sum9_cy<3>" C4 ,
  inpin "data<70>" A1 ,
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXM_X5Y21 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip CLEXM_X5Y21 X_BQ -> CLEXM_LOGICOUT5 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_X10Y26 EE4E1 -> EE2B1 , 
  pip INT_X11Y35 EE4E1 -> NE4B1 , 
  pip INT_X12Y26 EE2E1 -> ER1B2 , 
  pip INT_X13Y26 ER1E2 -> LOGICIN_B49 , 
  pip INT_X13Y26 ER1E2 -> LOGICIN_B52 , 
  pip INT_X13Y37 NE4E1 -> NL1B0 , 
  pip INT_X13Y37 NE4E1 -> NN2B1 , 
  pip INT_X13Y38 NL1E0 -> NL1B3 , 
  pip INT_X13Y39 NL1E3 -> LOGICIN_B52 , 
  pip INT_X13Y39 NN2E1 -> LOGICIN_B48 , 
  pip INT_X5Y19 SS2E1 -> ER1B2 , 
  pip INT_X5Y21 LOGICOUT5 -> EL1B0 , 
  pip INT_X5Y21 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X5Y21 LOGICOUT5 -> NN4B1 , 
  pip INT_X5Y21 LOGICOUT5 -> SS2B1 , 
  pip INT_X5Y25 NN4E1 -> NE2B1 , 
  pip INT_X5Y25 NN4E1 -> NN4B1 , 
  pip INT_X5Y29 NN4E1 -> EE2B1 , 
  pip INT_X5Y29 NN4E1 -> NN4B1 , 
  pip INT_X5Y33 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X5Y33 NL1E_S0 -> LOGICIN_B50 , 
  pip INT_X5Y33 NL1E_S0 -> LOGICIN_B61 , 
  pip INT_X5Y33 NN4E1 -> NE4B1 , 
  pip INT_X5Y33 NN4E1 -> NL1B0 , 
  pip INT_X6Y19 ER1E2 -> ER1B3 , 
  pip INT_X6Y21 EL1E0 -> SE2B0 , 
  pip INT_X6Y26 NE2E1 -> EE4B1 , 
  pip INT_X7Y19 ER1E3 -> LOGICIN_B50 , 
  pip INT_X7Y20 SE2E0 -> EL1B3 , 
  pip INT_X7Y29 EE2E1 -> EE2B1 , 
  pip INT_X7Y35 NE4E1 -> EE4B1 , 
  pip INT_X8Y20 EL1E3 -> LOGICIN_B50 , 
  pip INT_X9Y29 EE2E1 -> LOGICIN_B48 , 
  ;
net "data<67>" , 
  outpin "data<70>" BMUX ,
  inpin "Msub_sum12_cy<3>" D6 ,
  inpin "Msub_sum12_cy<3>" DX ,
  inpin "Msub_sum2_cy<3>" D5 ,
  inpin "Msub_sum2_cy<3>" DX ,
  inpin "Msub_sum5_cy<3>" D5 ,
  inpin "Msub_sum5_cy<3>" DX ,
  inpin "Msub_sum7_cy<3>" D6 ,
  inpin "Msub_sum8_cy<3>" D6 ,
  inpin "Msub_sum9_cy<3>" D6 ,
  inpin "data<70>" BX ,
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X13Y39 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y19 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXM_X5Y21 CLEXM_LOGICIN_B13 -> X_BX , 
  pip CLEXM_X5Y21 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X8Y20 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X11Y33 NE4E3 -> NE4B3 , 
  pip INT_X13Y25 EE4E3 -> NR1B3 , 
  pip INT_X13Y26 NR1E3 -> LOGICIN_B59 , 
  pip INT_X13Y26 NR1E3 -> LOGICIN_B60 , 
  pip INT_X13Y35 NE4E3 -> NN2B3 , 
  pip INT_X13Y37 NN2E3 -> NN2B3 , 
  pip INT_X13Y39 FAN_B -> LOGICIN_B58 , 
  pip INT_X13Y39 NN2E3 -> FAN_B , 
  pip INT_X13Y39 NN2E3 -> LOGICIN_B60 , 
  pip INT_X5Y21 FAN_B -> LOGICIN_B51 , 
  pip INT_X5Y21 GFAN0 -> LOGICIN_B13 , 
  pip INT_X5Y21 LOGICIN_B51 -> GFAN0 , 
  pip INT_X5Y21 LOGICOUT4 -> FAN_B , 
  pip INT_X5Y21 LOGICOUT4 -> NN2B3 , 
  pip INT_X5Y21 LOGICOUT4 -> SE2B3 , 
  pip INT_X5Y23 NN2E3 -> NE4B3 , 
  pip INT_X5Y23 NN2E3 -> NN4B3 , 
  pip INT_X5Y27 NN4E3 -> NE4B3 , 
  pip INT_X5Y27 NN4E3 -> NN4B3 , 
  pip INT_X5Y31 NN4E3 -> EE4B3 , 
  pip INT_X5Y31 NN4E3 -> NN2B3 , 
  pip INT_X5Y33 FAN_B -> LOGICIN_B58 , 
  pip INT_X5Y33 NN2E3 -> FAN_B , 
  pip INT_X5Y33 NN2E3 -> LOGICIN_B60 , 
  pip INT_X6Y20 SE2E3 -> EE2B3 , 
  pip INT_X6Y20 SE2E3 -> SE2B3 , 
  pip INT_X7Y19 SE2E3 -> LOGICIN_B59 , 
  pip INT_X7Y25 NE4E3 -> EE2B3 , 
  pip INT_X7Y29 NE4E3 -> EE2B3 , 
  pip INT_X8Y20 EE2E3 -> LOGICIN_B59 , 
  pip INT_X9Y25 EE2E3 -> EE4B3 , 
  pip INT_X9Y29 EE2E3 -> LOGICIN_B59 , 
  pip INT_X9Y31 EE4E3 -> NE4B3 , 
  ;
net "data<68>" , 
  outpin "data<70>" CQ ,
  inpin "Msub_sum12_cy<7>" A5 ,
  inpin "Msub_sum12_cy<7>" AX ,
  inpin "Msub_sum2_cy<7>" A6 ,
  inpin "Msub_sum2_cy<7>" AX ,
  inpin "Msub_sum5_cy<7>" A6 ,
  inpin "Msub_sum5_cy<7>" AX ,
  inpin "Msub_sum7_cy<7>" A6 ,
  inpin "Msub_sum8_cy<7>" A6 ,
  inpin "Msub_sum9_cy<7>" A5 ,
  inpin "data<70>" B1 ,
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXM_X5Y21 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip CLEXM_X5Y21 X_CQ -> CLEXM_LOGICOUT8 , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip INT_X10Y29 NW2E2 -> NW2B2 , 
  pip INT_X11Y27 NE4E2 -> EE2B2 , 
  pip INT_X11Y27 NE4E2 -> NN4B2 , 
  pip INT_X11Y27 NE4E2 -> NR1B2 , 
  pip INT_X11Y28 NR1E2 -> NW2B2 , 
  pip INT_X11Y31 NN4E2 -> NN4B2 , 
  pip INT_X11Y35 NN4E2 -> NN2B2 , 
  pip INT_X11Y35 NN4E2 -> WW4B2 , 
  pip INT_X11Y37 NN2E2 -> NE4B2 , 
  pip INT_X13Y27 EE2E2 -> LOGICIN_B53 , 
  pip INT_X13Y27 LOGICIN_B53 -> LOGICIN_B33 , 
  pip INT_X13Y27 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X13Y39 NE4E2 -> NL1B1 , 
  pip INT_X13Y40 NL1E1 -> LOGICIN_B34 , 
  pip INT_X13Y40 NL1E1 -> LOGICIN_B35 , 
  pip INT_X4Y20 SW2E2 -> ER1B3 , 
  pip INT_X5Y21 ER1E_N3 -> LOGICIN_B7 , 
  pip INT_X5Y21 LOGICOUT8 -> EE2B2 , 
  pip INT_X5Y21 LOGICOUT8 -> ER1B3 , 
  pip INT_X5Y21 LOGICOUT8 -> NE4B2 , 
  pip INT_X5Y21 LOGICOUT8 -> SW2B2 , 
  pip INT_X5Y34 WL1E0 -> LOGICIN_B34 , 
  pip INT_X5Y34 WL1E0 -> LOGICIN_B35 , 
  pip INT_X6Y21 ER1E3 -> ER1B0 , 
  pip INT_X6Y34 SW2E1 -> WL1B0 , 
  pip INT_X7Y20 SL1E0 -> LOGICIN_B34 , 
  pip INT_X7Y21 EE2E2 -> EL1B1 , 
  pip INT_X7Y21 ER1E0 -> SL1B0 , 
  pip INT_X7Y23 NE4E2 -> NE4B2 , 
  pip INT_X7Y35 WW4E2 -> SW2B1 , 
  pip INT_X8Y21 EL1E1 -> LOGICIN_B34 , 
  pip INT_X9Y25 NE4E2 -> NE4B2 , 
  pip INT_X9Y30 NW2E2 -> LOGICIN_B33 , 
  ;
net "data<69>" , 
  outpin "data<70>" CMUX ,
  inpin "Msub_sum12_cy<7>" B6 ,
  inpin "Msub_sum12_cy<7>" BX ,
  inpin "Msub_sum2_cy<7>" B5 ,
  inpin "Msub_sum2_cy<7>" BX ,
  inpin "Msub_sum5_cy<7>" B5 ,
  inpin "Msub_sum5_cy<7>" BX ,
  inpin "Msub_sum7_cy<7>" B5 ,
  inpin "Msub_sum8_cy<7>" B5 ,
  inpin "Msub_sum9_cy<7>" B6 ,
  inpin "data<70>" CX ,
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X5Y21 CLEXM_LOGICIN_B21 -> X_CX , 
  pip CLEXM_X5Y21 X_CMUX -> CLEXM_LOGICOUT7 , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_X10Y38 NE2E0 -> NE4B0 , 
  pip INT_X11Y27 NE4E0 -> EE2B0 , 
  pip INT_X12Y40 NE4E0 -> EL1B3 , 
  pip INT_X13Y27 EE2E0 -> LOGICIN_B42 , 
  pip INT_X13Y27 EE2E0 -> LOGICIN_B6 , 
  pip INT_X13Y27 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X13Y40 EL1E3 -> FAN_B , 
  pip INT_X13Y40 FAN_B -> LOGICIN_B41 , 
  pip INT_X13Y40 FAN_B =- LOGICIN_B43 , 
  pip INT_X5Y21 GFAN1 -> LOGICIN_B21 , 
  pip INT_X5Y21 LOGICIN_B35 -> GFAN1 , 
  pip INT_X5Y21 LOGICOUT7 -> EE2B0 , 
  pip INT_X5Y21 LOGICOUT7 -> LOGICIN_B35 , 
  pip INT_X5Y21 LOGICOUT7 -> NN4B0 , 
  pip INT_X5Y21 LOGICOUT7 -> SE2B0 , 
  pip INT_X5Y25 NN4E0 -> EE4B0 , 
  pip INT_X5Y25 NN4E0 -> NN4B0 , 
  pip INT_X5Y29 NN4E0 -> EE4B0 , 
  pip INT_X5Y29 NN4E0 -> NN4B0 , 
  pip INT_X5Y33 NN4E0 -> NE4B0 , 
  pip INT_X5Y33 NN4E0 -> NL1B3 , 
  pip INT_X5Y34 FAN_B -> LOGICIN_B41 , 
  pip INT_X5Y34 FAN_B =- LOGICIN_B43 , 
  pip INT_X5Y34 NL1E3 -> FAN_B , 
  pip INT_X6Y20 SE2E0 -> ER1B1 , 
  pip INT_X7Y20 ER1E1 -> LOGICIN_B41 , 
  pip INT_X7Y21 EE2E0 -> ER1B1 , 
  pip INT_X7Y35 NE4E0 -> NE4B0 , 
  pip INT_X8Y21 ER1E1 -> LOGICIN_B41 , 
  pip INT_X9Y25 EE4E0 -> NE4B0 , 
  pip INT_X9Y29 EE4E0 -> NR1B0 , 
  pip INT_X9Y30 NR1E0 -> LOGICIN_B42 , 
  pip INT_X9Y37 NE4E0 -> NE2B0 , 
  ;
net "data<6>" , 
  outpin "data<6>" DQ ,
  inpin "Msub_sum10_cy<7>" C5 ,
  inpin "Msub_sum10_cy<7>" CX ,
  inpin "Msub_sum1_cy<7>" C5 ,
  inpin "Msub_sum2_cy<7>" C6 ,
  inpin "Msub_sum3_cy<7>" C5 ,
  inpin "Msub_sum4_cy<7>" C5 ,
  inpin "Msub_sum4_cy<7>" CX ,
  inpin "Msub_sum7_cy<7>" C6 ,
  inpin "Msub_sum7_cy<7>" CX ,
  inpin "data<6>" C1 ,
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y14 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip CLEXL_X7Y14 XX_DQ -> CLEXL_LOGICOUT11 , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B52 -> M_CX , 
  pip INT_X11Y14 SE4E3 -> SE2B3 , 
  pip INT_X11Y18 NE4E3 -> EE4B3 , 
  pip INT_X12Y13 SE2E3 -> EL1B2 , 
  pip INT_X13Y13 EL1E2 -> LOGICIN_B13 , 
  pip INT_X13Y13 EL1E2 -> LOGICIN_B49 , 
  pip INT_X13Y13 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X15Y18 EE4E3 -> NE4B3 , 
  pip INT_X16Y21 NW2E3 -> LOGICIN_B49 , 
  pip INT_X17Y20 NE4E3 -> NW2B3 , 
  pip INT_X4Y25 NW4E3 -> NN4B3 , 
  pip INT_X4Y29 NN4E3 -> NN4B3 , 
  pip INT_X4Y33 NN4E3 -> NE2B3 , 
  pip INT_X5Y24 NW2E3 -> LOGICIN_B49 , 
  pip INT_X5Y24 NW2E3 -> LOGICIN_B52 , 
  pip INT_X5Y34 NE2E3 -> LOGICIN_B50 , 
  pip INT_X5Y34 NE2E3 -> NE2B3 , 
  pip INT_X6Y15 NW2E3 -> NN4B3 , 
  pip INT_X6Y19 NN4E3 -> NN2B3 , 
  pip INT_X6Y19 NN4E3 -> NN4B3 , 
  pip INT_X6Y21 NN2E3 -> EE2B3 , 
  pip INT_X6Y23 NN4E3 -> NW2B3 , 
  pip INT_X6Y23 NN4E3 -> NW4B3 , 
  pip INT_X6Y35 NE2E3 -> NN4B3 , 
  pip INT_X6Y39 NN4E3 -> NL1B2 , 
  pip INT_X6Y40 NL1E2 -> NE2B2 , 
  pip INT_X7Y14 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X7Y14 LOGICOUT11 -> NE4B3 , 
  pip INT_X7Y14 LOGICOUT11 -> NW2B3 , 
  pip INT_X7Y41 NE2E2 -> NR1B2 , 
  pip INT_X7Y42 NR1E2 -> LOGICIN_B49 , 
  pip INT_X8Y21 EE2E3 -> LOGICIN_B50 , 
  pip INT_X8Y21 NW2E3 -> LOGICIN_B52 , 
  pip INT_X9Y16 NE4E3 -> NE4B3 , 
  pip INT_X9Y16 NE4E3 -> NN4B3 , 
  pip INT_X9Y16 NE4E3 -> SE4B3 , 
  pip INT_X9Y20 NN4E3 -> NW2B3 , 
  ;
net "data<70>" , 
  outpin "data<70>" DQ ,
  inpin "Msub_sum12_cy<7>" C6 ,
  inpin "Msub_sum12_cy<7>" CX ,
  inpin "Msub_sum2_cy<7>" C5 ,
  inpin "Msub_sum2_cy<7>" CX ,
  inpin "Msub_sum5_cy<7>" C5 ,
  inpin "Msub_sum5_cy<7>" CX ,
  inpin "Msub_sum7_cy<7>" C5 ,
  inpin "Msub_sum8_cy<7>" C5 ,
  inpin "Msub_sum9_cy<7>" C6 ,
  inpin "data<70>" C1 ,
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X5Y21 CLEXM_LOGICIN_B14 -> X_C1 , 
  pip CLEXM_X5Y21 X_DQ -> CLEXM_LOGICOUT11 , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip INT_X10Y38 NE2E3 -> NE4B3 , 
  pip INT_X11Y23 EE4E3 -> NE4B3 , 
  pip INT_X11Y30 SR1E3 -> WW2B3 , 
  pip INT_X11Y31 NW4E3 -> SR1B3 , 
  pip INT_X12Y40 NE4E3 -> EL1B2 , 
  pip INT_X13Y25 NE4E3 -> NL1B2 , 
  pip INT_X13Y25 NE4E3 -> NN2B3 , 
  pip INT_X13Y25 NE4E3 -> NN4B3 , 
  pip INT_X13Y26 NL1E2 -> NR1B2 , 
  pip INT_X13Y27 NN2E3 -> LOGICIN_B50 , 
  pip INT_X13Y27 NR1E2 -> LOGICIN_B52 , 
  pip INT_X13Y29 NN4E3 -> NN4B3 , 
  pip INT_X13Y29 NN4E3 -> NW4B3 , 
  pip INT_X13Y33 NN4E3 -> NN4B3 , 
  pip INT_X13Y37 NN4E3 -> NE2B3 , 
  pip INT_X13Y40 EL1E2 -> LOGICIN_B49 , 
  pip INT_X13Y40 NW2E3 -> LOGICIN_B52 , 
  pip INT_X14Y38 NE2E3 -> NR1B3 , 
  pip INT_X14Y39 NR1E3 -> NW2B3 , 
  pip INT_X4Y26 NW2E3 -> NN4B3 , 
  pip INT_X4Y30 NN4E3 -> NN4B3 , 
  pip INT_X4Y34 NN4E3 -> EL1B2 , 
  pip INT_X5Y21 LOGICOUT11 -> EE2B3 , 
  pip INT_X5Y21 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X5Y21 LOGICOUT11 -> NE4B3 , 
  pip INT_X5Y21 LOGICOUT11 -> NN4B3 , 
  pip INT_X5Y25 NN4E3 -> NE4B3 , 
  pip INT_X5Y25 NW4E3 -> NW2B3 , 
  pip INT_X5Y34 EL1E2 -> LOGICIN_B13 , 
  pip INT_X5Y34 EL1E2 -> LOGICIN_B49 , 
  pip INT_X5Y34 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X7Y20 LOGICIN_B61 -> LOGICIN_B49 , 
  pip INT_X7Y20 SL1E3 -> LOGICIN_B61 , 
  pip INT_X7Y21 EE2E3 -> EL1B2 , 
  pip INT_X7Y21 EE2E3 -> SL1B3 , 
  pip INT_X7Y23 NE4E3 -> EE4B3 , 
  pip INT_X7Y23 NE4E3 -> NW4B3 , 
  pip INT_X7Y27 NE4E3 -> NN4B3 , 
  pip INT_X7Y31 NN4E3 -> NN4B3 , 
  pip INT_X7Y35 NN4E3 -> NE4B3 , 
  pip INT_X8Y21 EL1E2 -> LOGICIN_B49 , 
  pip INT_X9Y30 WW2E3 -> LOGICIN_B50 , 
  pip INT_X9Y37 NE4E3 -> NE2B3 , 
  ;
net "data<71>" , 
  outpin "data<70>" DMUX ,
  inpin "Msub_sum12_cy<7>" D4 ,
  inpin "Msub_sum12_cy<7>" DX ,
  inpin "Msub_sum2_cy<7>" D6 ,
  inpin "Msub_sum2_cy<7>" DX ,
  inpin "Msub_sum5_cy<7>" D6 ,
  inpin "Msub_sum5_cy<7>" DX ,
  inpin "Msub_sum7_cy<7>" D5 ,
  inpin "Msub_sum8_cy<7>" D6 ,
  inpin "Msub_sum9_cy<7>" D4 ,
  inpin "data<70>" DX ,
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X13Y27 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y40 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y20 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X9Y30 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXM_X5Y21 CLEXM_LOGICIN_B28 -> X_DX , 
  pip CLEXM_X5Y21 X_DMUX -> CLEXM_LOGICOUT10 , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip INT_X11Y23 EE4E1 -> NE4B1 , 
  pip INT_X11Y25 EE4E1 -> NE2B1 , 
  pip INT_X12Y26 NE2E1 -> NE2B1 , 
  pip INT_X13Y25 NE4E1 -> NL1B0 , 
  pip INT_X13Y25 NE4E1 -> NN4B1 , 
  pip INT_X13Y26 NL1E0 -> NL1B3 , 
  pip INT_X13Y27 NE2E1 -> LOGICIN_B57 , 
  pip INT_X13Y27 NL1E3 -> LOGICIN_B60 , 
  pip INT_X13Y29 NN4E1 -> NN4B1 , 
  pip INT_X13Y33 NN4E1 -> NN4B1 , 
  pip INT_X13Y37 NN4E1 -> NR1B1 , 
  pip INT_X13Y38 NR1E1 -> NL1B0 , 
  pip INT_X13Y39 NL1E0 -> NL1B3 , 
  pip INT_X13Y40 NL1E3 -> LOGICIN_B59 , 
  pip INT_X13Y40 NL1E3 -> LOGICIN_B60 , 
  pip INT_X5Y21 LOGICOUT10 -> EE2B1 , 
  pip INT_X5Y21 LOGICOUT10 -> NE4B1 , 
  pip INT_X5Y21 LOGICOUT10 -> NL1B0 , 
  pip INT_X5Y21 LOGICOUT10 -> NN2B1 , 
  pip INT_X5Y21 LOGICOUT10 -> SE2B1 , 
  pip INT_X5Y21 NL1E_S0 -> LOGICIN_B28 , 
  pip INT_X5Y23 NN2E1 -> NE4B1 , 
  pip INT_X5Y23 NN2E1 -> NN4B1 , 
  pip INT_X5Y27 NN4E1 -> NN4B1 , 
  pip INT_X5Y31 NN4E1 -> EE4B1 , 
  pip INT_X5Y31 NN4E1 -> NL1B0 , 
  pip INT_X5Y32 NL1E0 -> NL1B3 , 
  pip INT_X5Y33 NL1E3 -> NR1B3 , 
  pip INT_X5Y34 NR1E3 -> LOGICIN_B59 , 
  pip INT_X5Y34 NR1E3 -> LOGICIN_B60 , 
  pip INT_X6Y20 SE2E1 -> ER1B2 , 
  pip INT_X7Y20 ER1E2 -> LOGICIN_B59 , 
  pip INT_X7Y21 EE2E1 -> ER1B2 , 
  pip INT_X7Y23 NE4E1 -> EE4B1 , 
  pip INT_X7Y25 NE4E1 -> EE4B1 , 
  pip INT_X8Y21 ER1E2 -> FAN_B , 
  pip INT_X8Y21 FAN_B -> LOGICIN_B58 , 
  pip INT_X9Y30 SL1E1 -> LOGICIN_B57 , 
  pip INT_X9Y31 EE4E1 -> SL1B1 , 
  ;
net "data<72>" , 
  outpin "data<78>" AQ ,
  inpin "Msub_sum12_cy<11>" A6 ,
  inpin "Msub_sum12_cy<11>" AX ,
  inpin "Msub_sum2_cy<11>" A5 ,
  inpin "Msub_sum2_cy<11>" AX ,
  inpin "Msub_sum5_cy<11>" A5 ,
  inpin "Msub_sum5_cy<11>" AX ,
  inpin "Msub_sum7_cy<11>" A5 ,
  inpin "Msub_sum8_cy<11>" A5 ,
  inpin "Msub_sum9_cy<11>" A6 ,
  inpin "data<70>" D4 ,
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXM_X5Y21 CLEXM_LOGICIN_B25 -> X_D4 , 
  pip CLEXM_X5Y22 M_AQ -> CLEXM_LOGICOUT14 , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip INT_BRAM_X3Y22 WW2E0 -> NN4B1 , 
  pip INT_BRAM_X3Y26 NN4E1 -> NN4B1 , 
  pip INT_BRAM_X3Y30 NN4E1 -> NE4B1 , 
  pip INT_X10Y39 NE2E0 -> NE4B0 , 
  pip INT_X11Y41 NR1E0 -> EE2B0 , 
  pip INT_X12Y41 NE4E0 -> EL1B3 , 
  pip INT_X13Y26 NE4E0 -> NR1B0 , 
  pip INT_X13Y27 NR1E0 -> NR1B0 , 
  pip INT_X13Y28 NR1E0 -> LOGICIN_B34 , 
  pip INT_X13Y28 NR1E0 -> LOGICIN_B35 , 
  pip INT_X13Y41 EE2E0 -> LOGICIN_B35 , 
  pip INT_X13Y41 EL1E3 -> LOGICIN_B61 , 
  pip INT_X13Y41 LOGICIN_B61 -> LOGICIN_B33 , 
  pip INT_X5Y21 SR1E1 -> LOGICIN_B25 , 
  pip INT_X5Y22 LOGICOUT14 -> EE2B0 , 
  pip INT_X5Y22 LOGICOUT14 -> NE4B0 , 
  pip INT_X5Y22 LOGICOUT14 -> SE2B0 , 
  pip INT_X5Y22 LOGICOUT14 -> SR1B1 , 
  pip INT_X5Y22 LOGICOUT14 -> WW2B0 , 
  pip INT_X5Y32 NE4E1 -> EE2B1 , 
  pip INT_X5Y32 NE4E1 -> NN2B1 , 
  pip INT_X5Y34 NN2E1 -> NR1B1 , 
  pip INT_X5Y35 GFAN0 =- LOGICIN_B35 , 
  pip INT_X5Y35 NR1E1 -> GFAN0 , 
  pip INT_X5Y35 NR1E1 -> LOGICIN_B33 , 
  pip INT_X6Y21 SE2E0 -> ER1B1 , 
  pip INT_X7Y21 ER1E1 -> LOGICIN_B33 , 
  pip INT_X7Y22 EE2E0 -> ER1B1 , 
  pip INT_X7Y24 NE4E0 -> EE4B0 , 
  pip INT_X7Y24 NE4E0 -> NN4B0 , 
  pip INT_X7Y28 NN4E0 -> NE4B0 , 
  pip INT_X7Y32 EE2E1 -> EL1B0 , 
  pip INT_X8Y22 ER1E1 -> LOGICIN_B33 , 
  pip INT_X8Y32 EL1E0 -> SE2B0 , 
  pip INT_X9Y30 NE4E0 -> NN4B0 , 
  pip INT_X9Y31 SE2E0 -> LOGICIN_B34 , 
  pip INT_X9Y34 NN4E0 -> NN4B0 , 
  pip INT_X9Y38 NN4E0 -> NE2B0 , 
  pip INT_X9Y38 NN4E0 -> NE4B0 , 
  pip IOI_INT_X11Y24 EE4E0 -> NE4B0 , 
  pip IOI_INT_X11Y40 NE4E0 -> NR1B0 , 
  ;
net "data<73>" , 
  outpin "data<78>" AMUX ,
  inpin "Msub_sum12_cy<11>" B4 ,
  inpin "Msub_sum12_cy<11>" BX ,
  inpin "Msub_sum2_cy<11>" B4 ,
  inpin "Msub_sum2_cy<11>" BX ,
  inpin "Msub_sum5_cy<11>" B5 ,
  inpin "Msub_sum5_cy<11>" BX ,
  inpin "Msub_sum7_cy<11>" B5 ,
  inpin "Msub_sum8_cy<11>" B5 ,
  inpin "Msub_sum9_cy<11>" B6 ,
  inpin "data<78>" AX ,
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X5Y22 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y22 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_X10Y27 EE4E2 -> EE2B2 , 
  pip INT_X10Y39 NE2E2 -> NE4B2 , 
  pip INT_X11Y28 EE4E2 -> EE2B2 , 
  pip INT_X12Y27 EE2E2 -> NE2B2 , 
  pip INT_X12Y41 NE4E2 -> EL1B1 , 
  pip INT_X13Y28 EE2E2 -> LOGICIN_B51 , 
  pip INT_X13Y28 LOGICIN_B51 =- LOGICIN_B43 , 
  pip INT_X13Y28 NE2E2 -> LOGICIN_B40 , 
  pip INT_X13Y41 EL1E1 -> LOGICIN_B41 , 
  pip INT_X13Y41 EL1E1 -> LOGICIN_B43 , 
  pip INT_X5Y22 GFAN0 =- LOGICIN_B35 , 
  pip INT_X5Y22 LOGICIN_B51 -> GFAN0 , 
  pip INT_X5Y22 LOGICOUT13 -> EE2B2 , 
  pip INT_X5Y22 LOGICOUT13 -> LOGICIN_B51 , 
  pip INT_X5Y22 LOGICOUT13 -> NN4B2 , 
  pip INT_X5Y22 LOGICOUT13 -> SE2B2 , 
  pip INT_X5Y26 NN4E2 -> NE2B2 , 
  pip INT_X5Y26 NN4E2 -> NE4B2 , 
  pip INT_X5Y26 NN4E2 -> NN4B2 , 
  pip INT_X5Y30 NN4E2 -> EE4B2 , 
  pip INT_X5Y30 NN4E2 -> NN4B2 , 
  pip INT_X5Y34 NN4E2 -> NE4B2 , 
  pip INT_X5Y34 NN4E2 -> NL1B1 , 
  pip INT_X5Y34 NN4E2 -> NR1B2 , 
  pip INT_X5Y35 NL1E1 -> LOGICIN_B43 , 
  pip INT_X5Y35 NR1E2 -> LOGICIN_B40 , 
  pip INT_X6Y21 SE2E2 -> EL1B1 , 
  pip INT_X6Y27 NE2E2 -> EE4B2 , 
  pip INT_X7Y21 EL1E1 -> LOGICIN_B41 , 
  pip INT_X7Y22 EE2E2 -> EL1B1 , 
  pip INT_X7Y28 NE4E2 -> EE4B2 , 
  pip INT_X7Y36 NE4E2 -> NE4B2 , 
  pip INT_X8Y22 EL1E1 -> LOGICIN_B41 , 
  pip INT_X9Y30 EE4E2 -> NR1B2 , 
  pip INT_X9Y31 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X9Y31 NR1E2 -> LOGICIN_B51 , 
  pip INT_X9Y38 NE4E2 -> NE2B2 , 
  ;
net "data<74>" , 
  outpin "data<78>" BQ ,
  inpin "Msub_sum12_cy<11>" C6 ,
  inpin "Msub_sum12_cy<11>" CX ,
  inpin "Msub_sum2_cy<11>" C4 ,
  inpin "Msub_sum2_cy<11>" CX ,
  inpin "Msub_sum5_cy<11>" C5 ,
  inpin "Msub_sum5_cy<11>" CX ,
  inpin "Msub_sum7_cy<11>" C5 ,
  inpin "Msub_sum8_cy<11>" C5 ,
  inpin "Msub_sum9_cy<11>" C6 ,
  inpin "data<78>" A2 ,
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X5Y22 CLEXM_LOGICIN_B30 -> M_A2 , 
  pip CLEXM_X5Y22 M_BQ -> CLEXM_LOGICOUT17 , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip INT_X11Y28 EE4E1 -> EL1B0 , 
  pip INT_X12Y28 EL1E0 -> EL1B3 , 
  pip INT_X12Y40 ER1E2 -> NE2B2 , 
  pip INT_X12Y41 EE4E1 -> ER1B2 , 
  pip INT_X13Y28 EL1E3 -> LOGICIN_B50 , 
  pip INT_X13Y28 EL1E3 -> LOGICIN_B52 , 
  pip INT_X13Y41 ER1E2 -> LOGICIN_B52 , 
  pip INT_X13Y41 NE2E2 -> LOGICIN_B49 , 
  pip INT_X5Y22 LOGICOUT17 -> EE2B1 , 
  pip INT_X5Y22 LOGICOUT17 -> LOGICIN_B30 , 
  pip INT_X5Y22 LOGICOUT17 -> NN4B1 , 
  pip INT_X5Y22 LOGICOUT17 -> SE2B1 , 
  pip INT_X5Y26 NN4E1 -> NE4B1 , 
  pip INT_X5Y26 NN4E1 -> NN4B1 , 
  pip INT_X5Y30 NN4E1 -> EE4B1 , 
  pip INT_X5Y30 NN4E1 -> NN4B1 , 
  pip INT_X5Y34 NN4E1 -> EL1B0 , 
  pip INT_X5Y34 NN4E1 -> NE4B1 , 
  pip INT_X5Y35 GFAN1 -> LOGICIN_B52 , 
  pip INT_X5Y35 WR1E1 -> GFAN1 , 
  pip INT_X5Y35 WR1E1 -> LOGICIN_B48 , 
  pip INT_X6Y21 SE2E1 -> ER1B2 , 
  pip INT_X6Y34 EL1E0 -> NR1B0 , 
  pip INT_X6Y35 NR1E0 -> WR1B1 , 
  pip INT_X7Y21 ER1E2 -> LOGICIN_B49 , 
  pip INT_X7Y22 EE2E1 -> ER1B2 , 
  pip INT_X7Y28 NE4E1 -> EE4B1 , 
  pip INT_X7Y36 NE4E1 -> NN4B1 , 
  pip INT_X7Y40 NN4E1 -> EE4B1 , 
  pip INT_X7Y40 NN4E1 -> NE2B1 , 
  pip INT_X8Y22 ER1E2 -> LOGICIN_B49 , 
  pip INT_X8Y41 NE2E1 -> EE4B1 , 
  pip INT_X9Y30 EE4E1 -> NR1B1 , 
  pip INT_X9Y31 LOGICIN_B13 -> LOGICIN_B50 , 
  pip INT_X9Y31 NR1E1 -> LOGICIN_B13 , 
  pip IOI_INT_X11Y40 EE4E1 -> ER1B2 , 
  ;
net "data<75>" , 
  outpin "data<78>" BMUX ,
  inpin "Msub_sum12_cy<11>" D6 ,
  inpin "Msub_sum12_cy<11>" DX ,
  inpin "Msub_sum2_cy<11>" D5 ,
  inpin "Msub_sum2_cy<11>" DX ,
  inpin "Msub_sum5_cy<11>" D5 ,
  inpin "Msub_sum5_cy<11>" DX ,
  inpin "Msub_sum7_cy<11>" D5 ,
  inpin "Msub_sum8_cy<11>" D6 ,
  inpin "Msub_sum9_cy<11>" D6 ,
  inpin "data<78>" BX ,
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y28 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X13Y41 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y21 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X9Y31 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXM_X5Y22 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y22 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip INT_X10Y27 EE4E3 -> EE2B3 , 
  pip INT_X10Y35 NE2E3 -> NE4B3 , 
  pip INT_X12Y27 EE2E3 -> NE2B3 , 
  pip INT_X12Y37 NE4E3 -> NN4B3 , 
  pip INT_X12Y37 NE4E3 -> NR1B3 , 
  pip INT_X12Y38 NR1E3 -> NE2B3 , 
  pip INT_X12Y41 NN4E3 -> EL1B2 , 
  pip INT_X13Y26 NE4E3 -> NN2B3 , 
  pip INT_X13Y28 NE2E3 -> LOGICIN_B59 , 
  pip INT_X13Y28 NN2E3 -> LOGICIN_B60 , 
  pip INT_X13Y39 NE2E3 -> NN2B3 , 
  pip INT_X13Y41 EL1E2 -> LOGICIN_B58 , 
  pip INT_X13Y41 NN2E3 -> LOGICIN_B60 , 
  pip INT_X5Y21 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X5Y21 SL1E3 -> LOGICIN_B60 , 
  pip INT_X5Y22 LOGICIN_N60 -> LOGICIN_B43 , 
  pip INT_X5Y22 LOGICOUT16 -> EE2B3 , 
  pip INT_X5Y22 LOGICOUT16 -> EE4B3 , 
  pip INT_X5Y22 LOGICOUT16 -> NN4B3 , 
  pip INT_X5Y22 LOGICOUT16 -> SL1B3 , 
  pip INT_X5Y26 NN4E3 -> NE2B3 , 
  pip INT_X5Y26 NN4E3 -> NN4B3 , 
  pip INT_X5Y30 NN4E3 -> EE4B3 , 
  pip INT_X5Y30 NN4E3 -> NN4B3 , 
  pip INT_X5Y34 NN4E3 -> EE4B3 , 
  pip INT_X5Y34 NN4E3 -> NL1B2 , 
  pip INT_X5Y34 NN4E3 -> NR1B3 , 
  pip INT_X5Y35 NL1E2 -> LOGICIN_B58 , 
  pip INT_X5Y35 NR1E3 -> LOGICIN_B60 , 
  pip INT_X6Y27 NE2E3 -> EE4B3 , 
  pip INT_X7Y21 SL1E3 -> LOGICIN_B59 , 
  pip INT_X7Y22 EE2E3 -> EL1B2 , 
  pip INT_X7Y22 EE2E3 -> SL1B3 , 
  pip INT_X8Y22 EL1E2 -> LOGICIN_B58 , 
  pip INT_X9Y22 EE4E3 -> NE4B3 , 
  pip INT_X9Y30 EE4E3 -> NR1B3 , 
  pip INT_X9Y31 NR1E3 -> LOGICIN_B59 , 
  pip INT_X9Y34 EE4E3 -> NE2B3 , 
  pip IOI_INT_X11Y24 NE4E3 -> NE4B3 , 
  ;
net "data<76>" , 
  outpin "data<78>" CQ ,
  inpin "Msub_sum12_cy<15>" A6 ,
  inpin "Msub_sum12_cy<15>" AX ,
  inpin "Msub_sum2_cy<15>" A6 ,
  inpin "Msub_sum2_cy<15>" AX ,
  inpin "Msub_sum5_cy<15>" A5 ,
  inpin "Msub_sum5_cy<15>" AX ,
  inpin "Msub_sum7_cy<15>" A5 ,
  inpin "Msub_sum8_cy<15>" A4 ,
  inpin "Msub_sum9_cy<15>" A5 ,
  inpin "data<78>" B2 ,
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXM_X5Y22 CLEXM_LOGICIN_B38 -> M_B2 , 
  pip CLEXM_X5Y22 M_CQ -> CLEXM_LOGICOUT20 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip INT_X10Y27 NE2E2 -> NE4B2 , 
  pip INT_X12Y29 NE4E2 -> NN4B2 , 
  pip INT_X12Y33 NN4E2 -> NN4B2 , 
  pip INT_X12Y37 NN4E2 -> NN4B2 , 
  pip INT_X12Y41 NN4E2 -> NE2B2 , 
  pip INT_X12Y41 NN4E2 -> NR1B2 , 
  pip INT_X12Y42 NR1E2 -> EL1B1 , 
  pip INT_X13Y24 EE4E2 -> NN4B2 , 
  pip INT_X13Y28 NN4E2 -> NL1B1 , 
  pip INT_X13Y29 NL1E1 -> LOGICIN_B34 , 
  pip INT_X13Y29 NL1E1 -> LOGICIN_B35 , 
  pip INT_X13Y42 EL1E1 -> LOGICIN_B35 , 
  pip INT_X13Y42 NE2E2 -> LOGICIN_B33 , 
  pip INT_X4Y23 NW2E2 -> NN4B2 , 
  pip INT_X4Y27 NN4E2 -> NN4B2 , 
  pip INT_X4Y31 NN4E2 -> EE4B2 , 
  pip INT_X4Y31 NN4E2 -> NN4B2 , 
  pip INT_X4Y35 NN4E2 -> NR1B2 , 
  pip INT_X4Y36 NR1E2 -> EL1B1 , 
  pip INT_X5Y22 LOGICIN_B53 -> LOGICIN_B38 , 
  pip INT_X5Y22 LOGICOUT20 -> LOGICIN_B53 , 
  pip INT_X5Y22 LOGICOUT20 -> NE2B2 , 
  pip INT_X5Y22 LOGICOUT20 -> NE4B2 , 
  pip INT_X5Y22 LOGICOUT20 -> NW2B2 , 
  pip INT_X5Y36 EL1E1 -> LOGICIN_B34 , 
  pip INT_X5Y36 EL1E1 -> LOGICIN_B35 , 
  pip INT_X6Y23 NE2E2 -> EE2B2 , 
  pip INT_X7Y22 WW2E2 -> LOGICIN_B32 , 
  pip INT_X7Y24 NE4E2 -> EE2B2 , 
  pip INT_X7Y24 NE4E2 -> NE4B2 , 
  pip INT_X8Y23 EE2E2 -> LOGICIN_B53 , 
  pip INT_X8Y23 LOGICIN_B53 -> LOGICIN_B33 , 
  pip INT_X8Y31 EE4E2 -> NE2B2 , 
  pip INT_X9Y22 SS2E2 -> WW2B2 , 
  pip INT_X9Y24 EE2E2 -> EE4B2 , 
  pip INT_X9Y24 EE2E2 -> SS2B2 , 
  pip INT_X9Y26 NE4E2 -> NE2B2 , 
  pip INT_X9Y32 NE2E2 -> LOGICIN_B33 , 
  ;
net "data<77>" , 
  outpin "data<78>" CMUX ,
  inpin "Msub_sum12_cy<15>" B5 ,
  inpin "Msub_sum12_cy<15>" BX ,
  inpin "Msub_sum2_cy<15>" B5 ,
  inpin "Msub_sum2_cy<15>" BX ,
  inpin "Msub_sum5_cy<15>" B5 ,
  inpin "Msub_sum5_cy<15>" BX ,
  inpin "Msub_sum7_cy<15>" B5 ,
  inpin "Msub_sum8_cy<15>" B5 ,
  inpin "Msub_sum9_cy<15>" B6 ,
  inpin "data<78>" CX ,
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X5Y22 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y22 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_X11Y28 NE4E0 -> NE2B0 , 
  pip INT_X12Y29 NE2E0 -> EL1B3 , 
  pip INT_X12Y41 EE4E0 -> ER1B1 , 
  pip INT_X13Y29 EL1E3 -> FAN_B , 
  pip INT_X13Y29 FAN_B -> LOGICIN_B41 , 
  pip INT_X13Y29 FAN_B =- LOGICIN_B43 , 
  pip INT_X13Y41 ER1E1 -> NR1B1 , 
  pip INT_X13Y42 NR1E1 -> LOGICIN_B41 , 
  pip INT_X13Y42 NR1E1 -> LOGICIN_B43 , 
  pip INT_X5Y22 GFAN1 -> LOGICIN_B52 , 
  pip INT_X5Y22 LOGICIN_B6 -> GFAN1 , 
  pip INT_X5Y22 LOGICOUT19 -> EE4B0 , 
  pip INT_X5Y22 LOGICOUT19 -> LOGICIN_B6 , 
  pip INT_X5Y22 LOGICOUT19 -> NN4B0 , 
  pip INT_X5Y26 NN4E0 -> EE4B0 , 
  pip INT_X5Y26 NN4E0 -> NN4B0 , 
  pip INT_X5Y30 NN4E0 -> NE4B0 , 
  pip INT_X5Y30 NN4E0 -> NN4B0 , 
  pip INT_X5Y34 NN4E0 -> NN4B0 , 
  pip INT_X5Y34 NN4E0 -> NR1B0 , 
  pip INT_X5Y35 NR1E0 -> NL1B3 , 
  pip INT_X5Y36 FAN_B -> LOGICIN_B41 , 
  pip INT_X5Y36 FAN_B =- LOGICIN_B43 , 
  pip INT_X5Y36 NL1E3 -> FAN_B , 
  pip INT_X5Y38 NN4E0 -> NE2B0 , 
  pip INT_X6Y39 NE2E0 -> NE4B0 , 
  pip INT_X7Y22 WW2E0 -> LOGICIN_B41 , 
  pip INT_X7Y32 NE4E0 -> EE2B0 , 
  pip INT_X8Y23 WR1E1 -> LOGICIN_B41 , 
  pip INT_X8Y41 NE4E0 -> EE4B0 , 
  pip INT_X9Y22 EE4E0 -> NR1B0 , 
  pip INT_X9Y22 SS4E0 -> WW2B0 , 
  pip INT_X9Y23 NR1E0 -> WR1B1 , 
  pip INT_X9Y26 EE4E0 -> NE4B0 , 
  pip INT_X9Y26 EE4E0 -> SS4B0 , 
  pip INT_X9Y32 EE2E0 -> LOGICIN_B42 , 
  ;
net "data<78>" , 
  outpin "data<78>" DQ ,
  inpin "Msub_sum12_cy<15>" C5 ,
  inpin "Msub_sum12_cy<15>" CX ,
  inpin "Msub_sum2_cy<15>" C5 ,
  inpin "Msub_sum2_cy<15>" CX ,
  inpin "Msub_sum5_cy<15>" C6 ,
  inpin "Msub_sum5_cy<15>" CX ,
  inpin "Msub_sum7_cy<15>" C5 ,
  inpin "Msub_sum8_cy<15>" C5 ,
  inpin "Msub_sum9_cy<15>" C6 ,
  inpin "data<78>" C2 ,
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X5Y22 CLEXM_LOGICIN_B46 -> M_C2 , 
  pip CLEXM_X5Y22 M_DQ -> CLEXM_LOGICOUT23 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip INT_X10Y28 EL1E2 -> NE2B2 , 
  pip INT_X10Y39 NE2E3 -> NE4B3 , 
  pip INT_X11Y28 EE4E3 -> NE2B3 , 
  pip INT_X11Y29 NE2E2 -> EE2B2 , 
  pip INT_X12Y29 NE2E3 -> EL1B2 , 
  pip INT_X12Y41 NE4E3 -> NE2B3 , 
  pip INT_X13Y29 EE2E2 -> LOGICIN_B52 , 
  pip INT_X13Y29 EL1E2 -> LOGICIN_B49 , 
  pip INT_X13Y42 NE2E3 -> LOGICIN_B50 , 
  pip INT_X13Y42 NE2E3 -> LOGICIN_B52 , 
  pip INT_X5Y22 LOGICOUT23 -> LOGICIN_B46 , 
  pip INT_X5Y22 LOGICOUT23 -> NE2B3 , 
  pip INT_X5Y22 LOGICOUT23 -> NE4B3 , 
  pip INT_X5Y36 NW2E3 -> LOGICIN_B49 , 
  pip INT_X5Y36 NW2E3 -> LOGICIN_B52 , 
  pip INT_X6Y23 NE2E3 -> EL1B2 , 
  pip INT_X6Y23 NE2E3 -> NN4B3 , 
  pip INT_X6Y27 NN4E3 -> NN4B3 , 
  pip INT_X6Y31 NN4E3 -> NN4B3 , 
  pip INT_X6Y35 NN4E3 -> NW2B3 , 
  pip INT_X7Y22 SL1E2 -> LOGICIN_B49 , 
  pip INT_X7Y23 EL1E2 -> SL1B2 , 
  pip INT_X7Y24 NE4E3 -> EL1B2 , 
  pip INT_X7Y24 NE4E3 -> NN4B3 , 
  pip INT_X7Y28 NN4E3 -> EE2B3 , 
  pip INT_X7Y28 NN4E3 -> EE4B3 , 
  pip INT_X7Y28 NN4E3 -> NN4B3 , 
  pip INT_X7Y32 NN4E3 -> EE2B3 , 
  pip INT_X7Y32 NN4E3 -> NN4B3 , 
  pip INT_X7Y36 NN4E3 -> NE4B3 , 
  pip INT_X8Y23 SL1E2 -> LOGICIN_B49 , 
  pip INT_X8Y24 EL1E2 -> SL1B2 , 
  pip INT_X9Y28 EE2E3 -> EL1B2 , 
  pip INT_X9Y32 EE2E3 -> LOGICIN_B50 , 
  pip INT_X9Y38 NE4E3 -> NE2B3 , 
  ;
net "data<79>" , 
  outpin "data<78>" DMUX ,
  inpin "Msub_sum12_cy<15>" D6 ,
  inpin "Msub_sum12_cy<15>" DX ,
  inpin "Msub_sum2_cy<15>" D4 ,
  inpin "Msub_sum2_cy<15>" DX ,
  inpin "Msub_sum5_cy<15>" D4 ,
  inpin "Msub_sum5_cy<15>" DX ,
  inpin "Msub_sum7_cy<15>" D6 ,
  inpin "Msub_sum8_cy<15>" D6 ,
  inpin "Msub_sum9_cy<15>" D4 ,
  inpin "data<78>" DX ,
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y29 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X13Y42 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X9Y32 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXM_X5Y22 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y22 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X8Y23 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X10Y23 NE2E1 -> NN2B1 , 
  pip INT_X10Y25 NN2E1 -> NN4B1 , 
  pip INT_X10Y29 NN4E1 -> EE2B1 , 
  pip INT_X10Y31 NE2E1 -> NE4B1 , 
  pip INT_X12Y29 EE2E1 -> ER1B2 , 
  pip INT_X12Y33 NE4E1 -> NN4B1 , 
  pip INT_X12Y37 NN4E1 -> NN4B1 , 
  pip INT_X12Y41 NN4E1 -> NE2B1 , 
  pip INT_X12Y41 NN4E1 -> NL1B0 , 
  pip INT_X12Y42 NL1E0 -> EL1B3 , 
  pip INT_X13Y22 EE4E1 -> NE4B1 , 
  pip INT_X13Y29 ER1E2 -> LOGICIN_B59 , 
  pip INT_X13Y29 WL1E3 -> LOGICIN_B60 , 
  pip INT_X13Y42 EL1E3 -> LOGICIN_B60 , 
  pip INT_X13Y42 NE2E1 -> LOGICIN_B57 , 
  pip INT_X14Y29 NW2E1 -> WL1B3 , 
  pip INT_X15Y24 NE4E1 -> NN4B1 , 
  pip INT_X15Y28 NN4E1 -> NW2B1 , 
  pip INT_X5Y22 LOGICOUT22 -> EE4B1 , 
  pip INT_X5Y22 LOGICOUT22 -> EL1B0 , 
  pip INT_X5Y22 LOGICOUT22 -> NE2B1 , 
  pip INT_X5Y22 LOGICOUT22 -> NE4B1 , 
  pip INT_X5Y22 SR1E2 -> LOGICIN_B60 , 
  pip INT_X5Y23 WR1E2 -> SR1B2 , 
  pip INT_X5Y36 GFAN1 -> LOGICIN_B60 , 
  pip INT_X5Y36 NW2E1 -> LOGICIN_B57 , 
  pip INT_X5Y36 WR1E1 -> GFAN1 , 
  pip INT_X6Y22 EL1E0 -> EL1B3 , 
  pip INT_X6Y23 NE2E1 -> EL1B0 , 
  pip INT_X6Y23 NE2E1 -> NN4B1 , 
  pip INT_X6Y23 NE2E1 -> WR1B2 , 
  pip INT_X6Y27 NN4E1 -> NN4B1 , 
  pip INT_X6Y31 NN4E1 -> NE2B1 , 
  pip INT_X6Y31 NN4E1 -> NN4B1 , 
  pip INT_X6Y35 NN4E1 -> NL1B0 , 
  pip INT_X6Y35 NN4E1 -> NW2B1 , 
  pip INT_X6Y36 NL1E0 -> WR1B1 , 
  pip INT_X7Y22 EL1E3 -> LOGICIN_B59 , 
  pip INT_X7Y23 EL1E0 -> EL1B3 , 
  pip INT_X7Y24 NE4E1 -> NE4B1 , 
  pip INT_X7Y32 NE2E1 -> EE2B1 , 
  pip INT_X8Y23 EL1E3 -> LOGICIN_B59 , 
  pip INT_X9Y22 EE4E1 -> EE4B1 , 
  pip INT_X9Y22 EE4E1 -> NE2B1 , 
  pip INT_X9Y26 NE4E1 -> NN4B1 , 
  pip INT_X9Y30 NN4E1 -> NE2B1 , 
  pip INT_X9Y32 EE2E1 -> LOGICIN_B57 , 
  ;
net "data<7>" , 
  outpin "data<6>" DMUX ,
  inpin "Msub_sum10_cy<7>" D5 ,
  inpin "Msub_sum10_cy<7>" DX ,
  inpin "Msub_sum1_cy<7>" D6 ,
  inpin "Msub_sum2_cy<7>" D4 ,
  inpin "Msub_sum3_cy<7>" D6 ,
  inpin "Msub_sum4_cy<7>" D4 ,
  inpin "Msub_sum4_cy<7>" DX ,
  inpin "Msub_sum7_cy<7>" D6 ,
  inpin "Msub_sum7_cy<7>" DX ,
  inpin "data<6>" DX ,
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X13Y13 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y14 CLEXL_LOGICIN_B28 -> XX_DX , 
  pip CLEXL_X7Y14 XX_DMUX -> CLEXL_LOGICOUT10 , 
  pip CLEXL_X7Y42 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXM_X16Y21 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y24 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y34 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X8Y21 CLEXM_LOGICIN_B60 -> M_DX , 
  pip INT_X11Y14 EE4E1 -> EE2B1 , 
  pip INT_X11Y14 EE4E1 -> NE2B1 , 
  pip INT_X12Y15 NE2E1 -> NE4B1 , 
  pip INT_X13Y13 LOGICIN_S44 -> LOGICIN_B60 , 
  pip INT_X13Y13 SL1E1 -> LOGICIN_B57 , 
  pip INT_X13Y14 EE2E1 -> LOGICIN_B44 , 
  pip INT_X13Y14 EE2E1 -> SL1B1 , 
  pip INT_X13Y14 LOGICIN_B44 -> LOGICIN44 , 
  pip INT_X14Y17 NE4E1 -> NN4B1 , 
  pip INT_X14Y21 NN4E1 -> EL1B0 , 
  pip INT_X15Y21 EL1E0 -> EL1B3 , 
  pip INT_X16Y21 EL1E3 -> LOGICIN_B59 , 
  pip INT_X5Y14 WW2E1 -> NN4B2 , 
  pip INT_X5Y18 NN4E2 -> NN4B2 , 
  pip INT_X5Y22 NN4E2 -> NN2B2 , 
  pip INT_X5Y22 NN4E2 -> SE4B2 , 
  pip INT_X5Y24 GFAN1 -> LOGICIN_B60 , 
  pip INT_X5Y24 GFAN1 =- LOGICIN_B53 , 
  pip INT_X5Y24 NN2E2 -> LOGICIN_B53 , 
  pip INT_X5Y24 NN2E2 -> LOGICIN_B58 , 
  pip INT_X5Y24 NN2E2 -> NE2B2 , 
  pip INT_X5Y34 LOGICIN_B51 -> LOGICIN_B57 , 
  pip INT_X5Y34 NW2E2 -> LOGICIN_B51 , 
  pip INT_X6Y25 NE2E2 -> NN4B2 , 
  pip INT_X6Y29 NN4E2 -> NN4B2 , 
  pip INT_X6Y33 NN4E2 -> NE4B2 , 
  pip INT_X6Y33 NN4E2 -> NW2B2 , 
  pip INT_X7Y14 LOGICOUT10 -> EE4B1 , 
  pip INT_X7Y14 LOGICOUT10 -> NL1B0 , 
  pip INT_X7Y14 LOGICOUT10 -> WW2B1 , 
  pip INT_X7Y14 NL1E_S0 -> LOGICIN_B28 , 
  pip INT_X7Y20 SE4E2 -> ER1B3 , 
  pip INT_X7Y42 WR1E3 -> LOGICIN_B59 , 
  pip INT_X8Y20 ER1E3 -> NR1B3 , 
  pip INT_X8Y21 NR1E3 -> LOGICIN_B59 , 
  pip INT_X8Y21 NR1E3 -> LOGICIN_B60 , 
  pip INT_X8Y35 NE4E2 -> NN2B2 , 
  pip INT_X8Y37 NN2E2 -> NN4B2 , 
  pip INT_X8Y41 NN4E2 -> NR1B2 , 
  pip INT_X8Y42 NR1E2 -> WR1B3 , 
  ;
net "data<80>" , 
  outpin "data<86>" AQ ,
  inpin "Msub_sum12_cy<19>" A5 ,
  inpin "Msub_sum12_cy<19>" AX ,
  inpin "Msub_sum2_cy<19>" A5 ,
  inpin "Msub_sum2_cy<19>" AX ,
  inpin "Msub_sum5_cy<19>" A5 ,
  inpin "Msub_sum5_cy<19>" AX ,
  inpin "Msub_sum7_cy<19>" A6 ,
  inpin "Msub_sum8_cy<19>" A6 ,
  inpin "Msub_sum9_cy<19>" A6 ,
  inpin "data<78>" D5 ,
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXM_X5Y22 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y33 X_AQ -> CLEXM_LOGICOUT2 , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip INT_BRAM_X3Y33 WW2E0 -> NE4B1 , 
  pip INT_BRAM_X3Y33 WW2E0 -> NN4B1 , 
  pip INT_BRAM_X3Y37 NN4E1 -> EE2B1 , 
  pip INT_X10Y36 NE2E0 -> NE4B0 , 
  pip INT_X11Y31 EE4E0 -> SE2B0 , 
  pip INT_X11Y43 NE4E0 -> EE2B0 , 
  pip INT_X12Y30 SE2E0 -> ER1B1 , 
  pip INT_X12Y38 NE4E0 -> NN4B0 , 
  pip INT_X12Y42 NN4E0 -> NL1B3 , 
  pip INT_X12Y43 NL1E3 -> EL1B2 , 
  pip INT_X13Y30 ER1E1 -> GFAN0 , 
  pip INT_X13Y30 ER1E1 -> LOGICIN_B33 , 
  pip INT_X13Y30 GFAN0 =- LOGICIN_B35 , 
  pip INT_X13Y43 EE2E0 -> LOGICIN_B35 , 
  pip INT_X13Y43 EL1E2 -> LOGICIN_B33 , 
  pip INT_X5Y22 SR1E1 -> LOGICIN_B58 , 
  pip INT_X5Y23 SS4E0 -> SR1B1 , 
  pip INT_X5Y27 SS4E0 -> SE4B0 , 
  pip INT_X5Y27 SS4E0 -> SS4B0 , 
  pip INT_X5Y31 SS2E0 -> SS4B0 , 
  pip INT_X5Y33 LOGICOUT2 -> EE2B0 , 
  pip INT_X5Y33 LOGICOUT2 -> NN2B0 , 
  pip INT_X5Y33 LOGICOUT2 -> SE4B0 , 
  pip INT_X5Y33 LOGICOUT2 -> SS2B0 , 
  pip INT_X5Y33 LOGICOUT2 -> WW2B0 , 
  pip INT_X5Y35 NE4E1 -> NN2B1 , 
  pip INT_X5Y35 NN2E0 -> NE4B0 , 
  pip INT_X5Y37 EE2E1 -> LOGICIN_B33 , 
  pip INT_X5Y37 NN2E1 -> LOGICIN_B35 , 
  pip INT_X7Y23 SS2E0 -> LOGICIN_B34 , 
  pip INT_X7Y25 SE4E0 -> SE2B0 , 
  pip INT_X7Y25 SE4E0 -> SS2B0 , 
  pip INT_X7Y31 SE4E0 -> EE4B0 , 
  pip INT_X7Y33 EE2E0 -> EE2B0 , 
  pip INT_X7Y33 EE2E0 -> NE4B0 , 
  pip INT_X7Y37 NE4E0 -> NE4B0 , 
  pip INT_X8Y24 SE2E0 -> LOGICIN_B34 , 
  pip INT_X9Y33 EE2E0 -> LOGICIN_B34 , 
  pip INT_X9Y35 NE4E0 -> NE2B0 , 
  pip INT_X9Y39 NE4E0 -> NN2B0 , 
  pip INT_X9Y41 NN2E0 -> NE4B0 , 
  ;
net "data<81>" , 
  outpin "data<86>" AMUX ,
  inpin "Msub_sum12_cy<19>" B5 ,
  inpin "Msub_sum12_cy<19>" BX ,
  inpin "Msub_sum2_cy<19>" B6 ,
  inpin "Msub_sum2_cy<19>" BX ,
  inpin "Msub_sum5_cy<19>" B6 ,
  inpin "Msub_sum5_cy<19>" BX ,
  inpin "Msub_sum7_cy<19>" B5 ,
  inpin "Msub_sum8_cy<19>" B5 ,
  inpin "Msub_sum9_cy<19>" B6 ,
  inpin "data<86>" AX ,
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B6 -> X_AX , 
  pip CLEXM_X5Y33 X_AMUX -> CLEXM_LOGICOUT1 , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_X11Y31 EE4E2 -> SE2B2 , 
  pip INT_X11Y33 EE4E2 -> NE4B2 , 
  pip INT_X12Y30 SE2E2 -> EL1B1 , 
  pip INT_X13Y30 EL1E1 -> LOGICIN_B41 , 
  pip INT_X13Y30 EL1E1 -> LOGICIN_B43 , 
  pip INT_X13Y35 NE4E2 -> NN4B2 , 
  pip INT_X13Y39 NN4E2 -> NN2B2 , 
  pip INT_X13Y41 NN2E2 -> NN2B2 , 
  pip INT_X13Y43 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X13Y43 LOGICIN_B51 =- LOGICIN_B43 , 
  pip INT_X13Y43 NN2E2 -> LOGICIN_B51 , 
  pip INT_X5Y33 LOGICOUT1 -> EE2B2 , 
  pip INT_X5Y33 LOGICOUT1 -> NN2B2 , 
  pip INT_X5Y33 LOGICOUT1 -> SE2B2 , 
  pip INT_X5Y33 LOGICOUT1 -> SE4B2 , 
  pip INT_X5Y33 LOGICOUT1 -> SR1B3 , 
  pip INT_X5Y33 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X5Y35 NN2E2 -> NL1B1 , 
  pip INT_X5Y35 NN2E2 -> NN2B2 , 
  pip INT_X5Y36 NL1E1 -> NR1B1 , 
  pip INT_X5Y37 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X5Y37 NN2E2 -> LOGICIN_B51 , 
  pip INT_X5Y37 NR1E1 -> LOGICIN_B43 , 
  pip INT_X6Y28 SS4E2 -> SE4B2 , 
  pip INT_X6Y32 SE2E2 -> SS4B2 , 
  pip INT_X7Y23 FAN_B -> LOGICIN_B41 , 
  pip INT_X7Y23 SW2E2 -> FAN_B , 
  pip INT_X7Y31 SE4E2 -> EE4B2 , 
  pip INT_X7Y33 EE2E2 -> EE4B2 , 
  pip INT_X7Y33 EE2E2 -> ER1B3 , 
  pip INT_X8Y24 FAN_B -> LOGICIN_B41 , 
  pip INT_X8Y24 SS2E2 -> FAN_B , 
  pip INT_X8Y24 SS2E2 -> SW2B2 , 
  pip INT_X8Y26 SE4E2 -> SS2B2 , 
  pip INT_X8Y33 ER1E3 -> ER1B0 , 
  pip INT_X9Y33 ER1E0 -> LOGICIN_B42 , 
  ;
net "data<82>" , 
  outpin "data<86>" BQ ,
  inpin "Msub_sum12_cy<19>" C3 ,
  inpin "Msub_sum12_cy<19>" CX ,
  inpin "Msub_sum2_cy<19>" C4 ,
  inpin "Msub_sum2_cy<19>" CX ,
  inpin "Msub_sum5_cy<19>" C6 ,
  inpin "Msub_sum5_cy<19>" CX ,
  inpin "Msub_sum7_cy<19>" C5 ,
  inpin "Msub_sum8_cy<19>" C6 ,
  inpin "Msub_sum9_cy<19>" C6 ,
  inpin "data<86>" A1 ,
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip CLEXM_X5Y33 X_BQ -> CLEXM_LOGICOUT5 , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip INT_BRAM_X3Y33 WW2E1 -> NN4B2 , 
  pip INT_BRAM_X3Y37 NN4E2 -> EE2B2 , 
  pip INT_X10Y43 EL1E0 -> EE2B0 , 
  pip INT_X11Y29 EE4E1 -> NE2B1 , 
  pip INT_X12Y30 NE2E1 -> EL1B0 , 
  pip INT_X12Y43 EE2E0 -> ER1B1 , 
  pip INT_X13Y30 EL1E0 -> LOGICIN_B47 , 
  pip INT_X13Y30 EL1E0 -> LOGICIN_B6 , 
  pip INT_X13Y30 GFAN1 -> LOGICIN_B52 , 
  pip INT_X13Y30 LOGICIN_B6 -> GFAN1 , 
  pip INT_X13Y35 EE4E1 -> NE4B1 , 
  pip INT_X13Y43 ER1E1 -> GFAN1 , 
  pip INT_X13Y43 GFAN1 -> LOGICIN_B52 , 
  pip INT_X13Y43 NL1E_S0 -> LOGICIN_B50 , 
  pip INT_X13Y43 NW4E1 -> NL1B0 , 
  pip INT_X15Y37 NE4E1 -> NN4B1 , 
  pip INT_X15Y41 NN4E1 -> NW4B1 , 
  pip INT_X4Y34 NW2E1 -> NN2B1 , 
  pip INT_X4Y36 NN2E1 -> NE2B1 , 
  pip INT_X5Y31 SS2E1 -> SE4B1 , 
  pip INT_X5Y33 LOGICOUT5 -> EE2B1 , 
  pip INT_X5Y33 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X5Y33 LOGICOUT5 -> NW2B1 , 
  pip INT_X5Y33 LOGICOUT5 -> SS2B1 , 
  pip INT_X5Y33 LOGICOUT5 -> WW2B1 , 
  pip INT_X5Y37 EE2E2 -> LOGICIN_B52 , 
  pip INT_X5Y37 NE2E1 -> LOGICIN_B48 , 
  pip INT_X7Y23 SR1E3 -> LOGICIN_B50 , 
  pip INT_X7Y24 SR1E2 -> SR1B3 , 
  pip INT_X7Y25 SS4E1 -> ER1B2 , 
  pip INT_X7Y25 SS4E1 -> SR1B2 , 
  pip INT_X7Y29 SE4E1 -> EE4B1 , 
  pip INT_X7Y29 SE4E1 -> SS4B1 , 
  pip INT_X7Y33 EE2E1 -> ER1B2 , 
  pip INT_X7Y33 EE2E1 -> NE4B1 , 
  pip INT_X8Y24 SL1E2 -> LOGICIN_B49 , 
  pip INT_X8Y25 ER1E2 -> SL1B2 , 
  pip INT_X8Y33 ER1E2 -> ER1B3 , 
  pip INT_X9Y33 ER1E3 -> LOGICIN_B50 , 
  pip INT_X9Y35 NE4E1 -> EE4B1 , 
  pip INT_X9Y35 NE4E1 -> NN4B1 , 
  pip INT_X9Y39 NN4E1 -> NN4B1 , 
  pip INT_X9Y43 NN4E1 -> EL1B0 , 
  ;
net "data<83>" , 
  outpin "data<86>" BMUX ,
  inpin "Msub_sum12_cy<19>" D6 ,
  inpin "Msub_sum12_cy<19>" DX ,
  inpin "Msub_sum2_cy<19>" D5 ,
  inpin "Msub_sum2_cy<19>" DX ,
  inpin "Msub_sum5_cy<19>" D6 ,
  inpin "Msub_sum5_cy<19>" DX ,
  inpin "Msub_sum7_cy<19>" D6 ,
  inpin "Msub_sum8_cy<19>" D6 ,
  inpin "Msub_sum9_cy<19>" D6 ,
  inpin "data<86>" BX ,
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y30 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y43 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y23 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X9Y33 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B13 -> X_BX , 
  pip CLEXM_X5Y33 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y37 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X8Y24 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X10Y36 NE2E3 -> NE4B3 , 
  pip INT_X12Y38 NE4E3 -> NN4B3 , 
  pip INT_X12Y42 NN4E3 -> NE2B3 , 
  pip INT_X13Y30 SL1E3 -> LOGICIN_B59 , 
  pip INT_X13Y30 SL1E3 -> LOGICIN_B60 , 
  pip INT_X13Y31 EE4E3 -> SL1B3 , 
  pip INT_X13Y43 NE2E3 -> LOGICIN_B59 , 
  pip INT_X13Y43 NE2E3 -> LOGICIN_B60 , 
  pip INT_X4Y33 SR1E0 -> ER1B1 , 
  pip INT_X4Y34 WR1E_S0 -> SR1B0 , 
  pip INT_X5Y27 SS4E3 -> SE4B3 , 
  pip INT_X5Y31 SS2E3 -> SS4B3 , 
  pip INT_X5Y33 ER1E1 -> LOGICIN_B13 , 
  pip INT_X5Y33 LOGICOUT4 -> EE2B3 , 
  pip INT_X5Y33 LOGICOUT4 -> NN2B3 , 
  pip INT_X5Y33 LOGICOUT4 -> SE4B3 , 
  pip INT_X5Y33 LOGICOUT4 -> SS2B3 , 
  pip INT_X5Y35 NN2E3 -> EE4B3 , 
  pip INT_X5Y35 NN2E3 -> NN2B3 , 
  pip INT_X5Y35 NN2E3 -> WR1B0 , 
  pip INT_X5Y37 FAN_B -> LOGICIN_B58 , 
  pip INT_X5Y37 NN2E3 -> FAN_B , 
  pip INT_X5Y37 NN2E3 -> LOGICIN_B60 , 
  pip INT_X7Y23 WW2E2 -> LOGICIN_B59 , 
  pip INT_X7Y25 SE4E3 -> SE2B3 , 
  pip INT_X7Y31 SE4E3 -> EE2B3 , 
  pip INT_X7Y33 EE2E3 -> EE2B3 , 
  pip INT_X8Y24 SE2E3 -> EL1B2 , 
  pip INT_X8Y24 SE2E3 -> LOGICIN_B59 , 
  pip INT_X9Y23 SL1E2 -> WW2B2 , 
  pip INT_X9Y24 EL1E2 -> SL1B2 , 
  pip INT_X9Y31 EE2E3 -> EE4B3 , 
  pip INT_X9Y33 EE2E3 -> LOGICIN_B59 , 
  pip INT_X9Y35 EE4E3 -> NE2B3 , 
  ;
net "data<84>" , 
  outpin "data<86>" CQ ,
  inpin "Msub_sum12_cy<23>" A5 ,
  inpin "Msub_sum12_cy<23>" AX ,
  inpin "Msub_sum2_cy<23>" A6 ,
  inpin "Msub_sum2_cy<23>" AX ,
  inpin "Msub_sum5_cy<23>" A6 ,
  inpin "Msub_sum5_cy<23>" AX ,
  inpin "Msub_sum7_cy<23>" A4 ,
  inpin "Msub_sum8_cy<23>" A4 ,
  inpin "Msub_sum9_cy<23>" A4 ,
  inpin "data<86>" B1 ,
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip CLEXM_X5Y33 X_CQ -> CLEXM_LOGICOUT8 , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip INT_BRAM_X3Y35 NW4E2 -> NE4B2 , 
  pip INT_X10Y32 SE2E2 -> SE4B2 , 
  pip INT_X12Y30 SE4E2 -> NE2B2 , 
  pip INT_X13Y31 LOGICIN_B53 =- LOGICIN_B35 , 
  pip INT_X13Y31 NE2E2 -> LOGICIN_B33 , 
  pip INT_X13Y31 NE2E2 -> LOGICIN_B53 , 
  pip INT_X13Y33 EE4E2 -> NE4B2 , 
  pip INT_X13Y39 NW4E2 -> NN4B2 , 
  pip INT_X13Y43 NN4E2 -> NL1B1 , 
  pip INT_X13Y44 NL1E1 -> LOGICIN_B34 , 
  pip INT_X13Y44 NL1E1 -> LOGICIN_B35 , 
  pip INT_X15Y35 NE4E2 -> NN2B2 , 
  pip INT_X15Y37 NN2E2 -> NW4B2 , 
  pip INT_X5Y29 SS4E2 -> SE4B2 , 
  pip INT_X5Y33 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X5Y33 LOGICOUT8 -> EE4B2 , 
  pip INT_X5Y33 LOGICOUT8 -> ER1B3 , 
  pip INT_X5Y33 LOGICOUT8 -> LOGICIN_B51 , 
  pip INT_X5Y33 LOGICOUT8 -> NW4B2 , 
  pip INT_X5Y33 LOGICOUT8 -> SS4B2 , 
  pip INT_X5Y37 NE4E2 -> NL1B1 , 
  pip INT_X5Y38 NL1E1 -> LOGICIN_B34 , 
  pip INT_X5Y38 NL1E1 -> LOGICIN_B35 , 
  pip INT_X6Y33 ER1E3 -> EE2B3 , 
  pip INT_X7Y24 SL1E2 -> LOGICIN_B32 , 
  pip INT_X7Y25 SS2E2 -> SL1B2 , 
  pip INT_X7Y27 SE4E2 -> SE2B2 , 
  pip INT_X7Y27 SE4E2 -> SS2B2 , 
  pip INT_X8Y25 SL1E2 -> LOGICIN_B32 , 
  pip INT_X8Y26 SE2E2 -> SL1B2 , 
  pip INT_X8Y33 EE2E3 -> NE2B3 , 
  pip INT_X9Y33 EE4E2 -> EE4B2 , 
  pip INT_X9Y33 EE4E2 -> SE2B2 , 
  pip INT_X9Y34 NE2E3 -> LOGICIN_B32 , 
  ;
net "data<85>" , 
  outpin "data<86>" CMUX ,
  inpin "Msub_sum12_cy<23>" B6 ,
  inpin "Msub_sum12_cy<23>" BX ,
  inpin "Msub_sum2_cy<23>" B5 ,
  inpin "Msub_sum2_cy<23>" BX ,
  inpin "Msub_sum5_cy<23>" B5 ,
  inpin "Msub_sum5_cy<23>" BX ,
  inpin "Msub_sum7_cy<23>" B6 ,
  inpin "Msub_sum8_cy<23>" B6 ,
  inpin "Msub_sum9_cy<23>" B6 ,
  inpin "data<86>" CX ,
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B21 -> X_CX , 
  pip CLEXM_X5Y33 X_CMUX -> CLEXM_LOGICOUT7 , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip INT_X10Y32 EE4E0 -> EE2B0 , 
  pip INT_X12Y32 EE2E0 -> NE4B0 , 
  pip INT_X12Y32 EE2E0 -> SE2B0 , 
  pip INT_X13Y31 LOGICIN_B6 -> LOGICIN_B43 , 
  pip INT_X13Y31 SE2E0 -> LOGICIN_B42 , 
  pip INT_X13Y31 SE2E0 -> LOGICIN_B6 , 
  pip INT_X13Y44 WR1E1 -> LOGICIN_B41 , 
  pip INT_X13Y44 WR1E1 -> LOGICIN_B43 , 
  pip INT_X14Y34 NE4E0 -> NN2B0 , 
  pip INT_X14Y36 NN2E0 -> NN4B0 , 
  pip INT_X14Y40 NN4E0 -> NN4B0 , 
  pip INT_X14Y44 NN4E0 -> WR1B1 , 
  pip INT_X4Y36 NW4E0 -> NE4B0 , 
  pip INT_X5Y29 SS4E0 -> SE4B0 , 
  pip INT_X5Y33 LOGICOUT7 -> EE4B0 , 
  pip INT_X5Y33 LOGICOUT7 -> NE2B0 , 
  pip INT_X5Y33 LOGICOUT7 -> SE2B0 , 
  pip INT_X5Y33 LOGICOUT7 -> SS4B0 , 
  pip INT_X5Y33 SR1E1 -> LOGICIN_B21 , 
  pip INT_X5Y34 WR1E1 -> SR1B1 , 
  pip INT_X5Y38 WR1E1 -> LOGICIN_B41 , 
  pip INT_X5Y38 WR1E1 -> LOGICIN_B43 , 
  pip INT_X6Y32 SE2E0 -> EE4B0 , 
  pip INT_X6Y34 NE2E0 -> NW4B0 , 
  pip INT_X6Y34 NE2E0 -> WR1B1 , 
  pip INT_X6Y38 NE4E0 -> WR1B1 , 
  pip INT_X7Y24 SL1E0 -> LOGICIN_B42 , 
  pip INT_X7Y25 SS2E0 -> SL1B0 , 
  pip INT_X7Y27 SE4E0 -> SE2B0 , 
  pip INT_X7Y27 SE4E0 -> SS2B0 , 
  pip INT_X8Y25 SL1E0 -> LOGICIN_B42 , 
  pip INT_X8Y26 SE2E0 -> SL1B0 , 
  pip INT_X9Y33 EE4E0 -> NR1B0 , 
  pip INT_X9Y34 NR1E0 -> LOGICIN_B42 , 
  ;
net "data<86>" , 
  outpin "data<86>" DQ ,
  inpin "Msub_sum12_cy<23>" C6 ,
  inpin "Msub_sum12_cy<23>" CX ,
  inpin "Msub_sum2_cy<23>" C4 ,
  inpin "Msub_sum2_cy<23>" CX ,
  inpin "Msub_sum5_cy<23>" C5 ,
  inpin "Msub_sum5_cy<23>" CX ,
  inpin "Msub_sum7_cy<23>" C6 ,
  inpin "Msub_sum8_cy<23>" C6 ,
  inpin "Msub_sum9_cy<23>" C5 ,
  inpin "data<86>" C1 ,
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B14 -> X_C1 , 
  pip CLEXM_X5Y33 X_DQ -> CLEXM_LOGICOUT11 , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_BRAM_X3Y35 NW4E3 -> NE4B3 , 
  pip INT_X10Y32 EE4E3 -> EE2B3 , 
  pip INT_X12Y32 EE2E3 -> NN4B3 , 
  pip INT_X12Y32 EE2E3 -> SE2B3 , 
  pip INT_X12Y36 NN4E3 -> NN4B3 , 
  pip INT_X12Y40 NN4E3 -> NE2B3 , 
  pip INT_X12Y40 NN4E3 -> NN4B3 , 
  pip INT_X12Y44 NN4E3 -> EL1B2 , 
  pip INT_X13Y31 LOGICIN_B61 -> LOGICIN_B52 , 
  pip INT_X13Y31 SE2E3 -> LOGICIN_B50 , 
  pip INT_X13Y31 SE2E3 -> LOGICIN_B61 , 
  pip INT_X13Y41 NE2E3 -> NR1B3 , 
  pip INT_X13Y42 NR1E3 -> NN2B3 , 
  pip INT_X13Y44 EL1E2 -> LOGICIN_B49 , 
  pip INT_X13Y44 NN2E3 -> LOGICIN_B52 , 
  pip INT_X5Y29 SS4E3 -> SE4B3 , 
  pip INT_X5Y33 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X5Y33 LOGICOUT11 -> NW4B3 , 
  pip INT_X5Y33 LOGICOUT11 -> SE2B3 , 
  pip INT_X5Y33 LOGICOUT11 -> SS4B3 , 
  pip INT_X5Y37 NE4E3 -> NL1B2 , 
  pip INT_X5Y38 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X5Y38 NL1E2 -> LOGICIN_B13 , 
  pip INT_X5Y38 NL1E2 -> LOGICIN_B48 , 
  pip INT_X6Y32 SE2E3 -> EE4B3 , 
  pip INT_X6Y32 SE2E3 -> NE4B3 , 
  pip INT_X7Y24 SL1E3 -> LOGICIN_B50 , 
  pip INT_X7Y25 SS2E3 -> SL1B3 , 
  pip INT_X7Y27 SE4E3 -> SE2B3 , 
  pip INT_X7Y27 SE4E3 -> SS2B3 , 
  pip INT_X8Y25 SL1E3 -> LOGICIN_B50 , 
  pip INT_X8Y26 SE2E3 -> SL1B3 , 
  pip INT_X8Y34 NE4E3 -> EL1B2 , 
  pip INT_X9Y34 EL1E2 -> LOGICIN_B49 , 
  ;
net "data<87>" , 
  outpin "data<86>" DMUX ,
  inpin "Msub_sum12_cy<23>" D6 ,
  inpin "Msub_sum12_cy<23>" DX ,
  inpin "Msub_sum2_cy<23>" D6 ,
  inpin "Msub_sum2_cy<23>" DX ,
  inpin "Msub_sum5_cy<23>" D6 ,
  inpin "Msub_sum5_cy<23>" DX ,
  inpin "Msub_sum7_cy<23>" D5 ,
  inpin "Msub_sum8_cy<23>" D4 ,
  inpin "Msub_sum9_cy<23>" D4 ,
  inpin "data<86>" DX ,
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y31 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y44 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y24 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B28 -> X_DX , 
  pip CLEXM_X5Y33 X_DMUX -> CLEXM_LOGICOUT10 , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X5Y38 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X8Y25 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip INT_X10Y32 EE4E1 -> EE2B1 , 
  pip INT_X10Y32 EE4E1 -> NR1B1 , 
  pip INT_X10Y32 EE4E1 -> SE2B1 , 
  pip INT_X10Y33 NR1E1 -> NW2B1 , 
  pip INT_X11Y31 SE2E1 -> ER1B2 , 
  pip INT_X11Y43 NN4E1 -> EL1B0 , 
  pip INT_X12Y31 ER1E2 -> ER1B3 , 
  pip INT_X12Y31 SL1E1 -> ER1B2 , 
  pip INT_X12Y32 EE2E1 -> SL1B1 , 
  pip INT_X12Y43 EL1E0 -> NR1B0 , 
  pip INT_X12Y44 NR1E0 -> EL1B3 , 
  pip INT_X13Y31 ER1E2 -> LOGICIN_B59 , 
  pip INT_X13Y31 ER1E3 -> LOGICIN_B60 , 
  pip INT_X13Y44 EL1E3 -> LOGICIN_B59 , 
  pip INT_X13Y44 EL1E3 -> LOGICIN_B60 , 
  pip INT_X4Y33 WR1E2 -> NL1B1 , 
  pip INT_X4Y34 NL1E1 -> EL1B0 , 
  pip INT_X5Y33 EL1E_S0 -> LOGICIN_B28 , 
  pip INT_X5Y33 LOGICOUT10 -> EE4B1 , 
  pip INT_X5Y33 LOGICOUT10 -> NN2B1 , 
  pip INT_X5Y33 LOGICOUT10 -> SE2B1 , 
  pip INT_X5Y33 LOGICOUT10 -> WR1B2 , 
  pip INT_X5Y35 NN2E1 -> NL1B0 , 
  pip INT_X5Y36 NL1E0 -> NL1B3 , 
  pip INT_X5Y37 NL1E3 -> NR1B3 , 
  pip INT_X5Y38 NR1E3 -> LOGICIN_B59 , 
  pip INT_X5Y38 NR1E3 -> LOGICIN_B60 , 
  pip INT_X6Y32 SE2E1 -> EE4B1 , 
  pip INT_X6Y32 SE2E1 -> SE4B1 , 
  pip INT_X7Y24 SL1E1 -> LOGICIN_B57 , 
  pip INT_X7Y25 SW2E1 -> SL1B1 , 
  pip INT_X8Y25 FAN_B -> LOGICIN_B58 , 
  pip INT_X8Y25 SR1E2 -> FAN_B , 
  pip INT_X8Y26 SS4E1 -> SR1B2 , 
  pip INT_X8Y26 SS4E1 -> SW2B1 , 
  pip INT_X8Y30 SE4E1 -> SS4B1 , 
  pip INT_X9Y33 EE4E1 -> NN4B1 , 
  pip INT_X9Y34 NW2E1 -> LOGICIN_B57 , 
  pip INT_X9Y37 NN4E1 -> NE4B1 , 
  pip IOI_INT_X11Y39 NE4E1 -> NN4B1 , 
  ;
net "data<88>" , 
  outpin "data<94>" AQ ,
  inpin "Msub_sum12_cy<27>" A6 ,
  inpin "Msub_sum12_cy<27>" AX ,
  inpin "Msub_sum2_cy<27>" A4 ,
  inpin "Msub_sum2_cy<27>" AX ,
  inpin "Msub_sum5_cy<27>" A5 ,
  inpin "Msub_sum5_cy<27>" AX ,
  inpin "Msub_sum7_cy<27>" A6 ,
  inpin "Msub_sum8_cy<27>" A5 ,
  inpin "Msub_sum9_cy<27>" A6 ,
  inpin "data<86>" D3 ,
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXM_X5Y33 CLEXM_LOGICIN_B24 -> X_D3 , 
  pip CLEXM_X5Y36 X_AQ -> CLEXM_LOGICOUT2 , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip INT_X11Y34 EE4E0 -> EE2B0 , 
  pip INT_X11Y34 EE4E0 -> SE2B0 , 
  pip INT_X11Y38 NE4E0 -> NE4B0 , 
  pip INT_X11Y38 NE4E0 -> NN4B0 , 
  pip INT_X11Y42 NN4E0 -> NR1B0 , 
  pip INT_X11Y43 NR1E0 -> NN2B0 , 
  pip INT_X11Y45 NN2E0 -> EE2B0 , 
  pip INT_X12Y33 SE2E0 -> SE2B0 , 
  pip INT_X13Y32 SE2E0 -> LOGICIN_B34 , 
  pip INT_X13Y32 SS2E0 -> LOGICIN_B35 , 
  pip INT_X13Y34 EE2E0 -> SS2B0 , 
  pip INT_X13Y40 NE4E0 -> NN4B0 , 
  pip INT_X13Y44 NN4E0 -> NL1B3 , 
  pip INT_X13Y45 EE2E0 -> LOGICIN_B35 , 
  pip INT_X13Y45 LOGICIN_B53 -> LOGICIN_B33 , 
  pip INT_X13Y45 NL1E3 -> LOGICIN_B53 , 
  pip INT_X5Y33 SL1E0 -> LOGICIN_B24 , 
  pip INT_X5Y34 SS2E0 -> SL1B0 , 
  pip INT_X5Y36 LOGICOUT2 -> EE4B0 , 
  pip INT_X5Y36 LOGICOUT2 -> NN2B0 , 
  pip INT_X5Y36 LOGICOUT2 -> SE2B0 , 
  pip INT_X5Y36 LOGICOUT2 -> SE4B0 , 
  pip INT_X5Y36 LOGICOUT2 -> SS2B0 , 
  pip INT_X5Y38 NN2E0 -> NR1B0 , 
  pip INT_X5Y39 LOGICIN_B35 -> LOGICIN_B32 , 
  pip INT_X5Y39 NR1E0 -> LOGICIN_B35 , 
  pip INT_X6Y31 SS4E0 -> SE4B0 , 
  pip INT_X6Y35 SE2E0 -> SS4B0 , 
  pip INT_X7Y25 SR1E1 -> LOGICIN_B33 , 
  pip INT_X7Y26 SW2E0 -> SR1B1 , 
  pip INT_X7Y34 SE4E0 -> EE4B0 , 
  pip INT_X8Y26 SL1E0 -> LOGICIN_B34 , 
  pip INT_X8Y27 SS2E0 -> SL1B0 , 
  pip INT_X8Y27 SS2E0 -> SW2B0 , 
  pip INT_X8Y29 SE4E0 -> SS2B0 , 
  pip INT_X9Y35 SL1E0 -> LOGICIN_B34 , 
  pip INT_X9Y36 EE4E0 -> NE4B0 , 
  pip INT_X9Y36 EE4E0 -> SL1B0 , 
  ;
net "data<89>" , 
  outpin "data<94>" AMUX ,
  inpin "Msub_sum12_cy<27>" B4 ,
  inpin "Msub_sum12_cy<27>" BX ,
  inpin "Msub_sum2_cy<27>" B5 ,
  inpin "Msub_sum2_cy<27>" BX ,
  inpin "Msub_sum5_cy<27>" B6 ,
  inpin "Msub_sum5_cy<27>" BX ,
  inpin "Msub_sum7_cy<27>" B6 ,
  inpin "Msub_sum8_cy<27>" B6 ,
  inpin "Msub_sum9_cy<27>" B4 ,
  inpin "data<94>" AX ,
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B6 -> X_AX , 
  pip CLEXM_X5Y36 X_AMUX -> CLEXM_LOGICOUT1 , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip INT_X11Y44 EE2E2 -> ER1B3 , 
  pip INT_X12Y44 ER1E3 -> ER1B0 , 
  pip INT_X13Y32 SR1E0 -> LOGICIN_B43 , 
  pip INT_X13Y32 SS2E2 -> LOGICIN_B40 , 
  pip INT_X13Y33 SR1E3 -> SR1B0 , 
  pip INT_X13Y34 EE4E2 -> SS2B2 , 
  pip INT_X13Y34 SS2E2 -> SR1B3 , 
  pip INT_X13Y36 EE4E2 -> SS2B2 , 
  pip INT_X13Y42 NE4E2 -> NL1B1 , 
  pip INT_X13Y43 NL1E1 -> NN2B1 , 
  pip INT_X13Y44 ER1E0 -> NR1B0 , 
  pip INT_X13Y45 NN2E1 -> LOGICIN_B43 , 
  pip INT_X13Y45 NR1E0 -> LOGICIN_B42 , 
  pip INT_X5Y36 LOGICOUT1 -> EE4B2 , 
  pip INT_X5Y36 LOGICOUT1 -> NN2B2 , 
  pip INT_X5Y36 LOGICOUT1 -> SE2B2 , 
  pip INT_X5Y36 LOGICOUT1 -> SR1B3 , 
  pip INT_X5Y36 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X5Y38 NN2E2 -> NE4B2 , 
  pip INT_X5Y38 NN2E2 -> NL1B1 , 
  pip INT_X5Y39 NL1E1 -> LOGICIN_B41 , 
  pip INT_X5Y39 NL1E1 -> LOGICIN_B43 , 
  pip INT_X6Y25 SR1E3 -> ER1B0 , 
  pip INT_X6Y26 SL1E2 -> ER1B3 , 
  pip INT_X6Y26 SL1E2 -> SR1B3 , 
  pip INT_X6Y27 SS4E2 -> SL1B2 , 
  pip INT_X6Y31 SS4E2 -> SS4B2 , 
  pip INT_X6Y35 SE2E2 -> SS4B2 , 
  pip INT_X7Y25 ER1E0 -> LOGICIN_B42 , 
  pip INT_X7Y26 ER1E3 -> ER1B0 , 
  pip INT_X7Y40 NE4E2 -> EE4B2 , 
  pip INT_X8Y26 ER1E0 -> LOGICIN_B42 , 
  pip INT_X9Y34 SS2E2 -> EE4B2 , 
  pip INT_X9Y35 SL1E2 -> LOGICIN_B40 , 
  pip INT_X9Y36 EE4E2 -> EE4B2 , 
  pip INT_X9Y36 EE4E2 -> NN4B2 , 
  pip INT_X9Y36 EE4E2 -> SL1B2 , 
  pip INT_X9Y36 EE4E2 -> SS2B2 , 
  pip INT_X9Y40 NN4E2 -> NN4B2 , 
  pip INT_X9Y44 NN4E2 -> EE2B2 , 
  pip IOI_INT_X11Y40 EE4E2 -> NE4B2 , 
  ;
net "data<8>" , 
  outpin "data<14>" AQ ,
  inpin "Msub_sum10_cy<11>" A6 ,
  inpin "Msub_sum10_cy<11>" AX ,
  inpin "Msub_sum1_cy<11>" A6 ,
  inpin "Msub_sum2_cy<11>" A6 ,
  inpin "Msub_sum3_cy<11>" A5 ,
  inpin "Msub_sum4_cy<11>" A5 ,
  inpin "Msub_sum4_cy<11>" AX ,
  inpin "Msub_sum7_cy<11>" A6 ,
  inpin "Msub_sum7_cy<11>" AX ,
  inpin "data<6>" D4 ,
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y14 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X5Y15 X_AQ -> CLEXM_LOGICOUT2 , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B35 -> M_AX , 
  pip INT_BRAM_X3Y31 NW2E0 -> NN4B0 , 
  pip INT_BRAM_X3Y35 NN4E0 -> EE2B0 , 
  pip INT_X10Y14 EE4E0 -> EE2B0 , 
  pip INT_X11Y17 EE4E0 -> EE4B0 , 
  pip INT_X12Y14 EE2E0 -> ER1B1 , 
  pip INT_X13Y14 ER1E1 -> GFAN0 , 
  pip INT_X13Y14 ER1E1 -> LOGICIN_B33 , 
  pip INT_X13Y14 GFAN0 =- LOGICIN_B35 , 
  pip INT_X15Y17 EE4E0 -> NN4B0 , 
  pip INT_X15Y21 NN4E0 -> NL1B3 , 
  pip INT_X15Y22 NL1E3 -> EL1B2 , 
  pip INT_X16Y22 EL1E2 -> LOGICIN_B33 , 
  pip INT_X4Y16 NW2E0 -> NN4B0 , 
  pip INT_X4Y20 NN4E0 -> NN4B0 , 
  pip INT_X4Y24 NN4E0 -> NN2B0 , 
  pip INT_X4Y26 NN2E0 -> NN4B0 , 
  pip INT_X4Y30 NN4E0 -> NW2B0 , 
  pip INT_X5Y15 LOGICOUT2 -> NE4B0 , 
  pip INT_X5Y15 LOGICOUT2 -> NW2B0 , 
  pip INT_X5Y15 LOGICOUT2 -> SE2B0 , 
  pip INT_X5Y25 SR1E0 -> LOGICIN_B34 , 
  pip INT_X5Y25 SR1E0 -> LOGICIN_B35 , 
  pip INT_X5Y26 NW2E_S0 -> SR1B0 , 
  pip INT_X5Y35 EE2E0 -> LOGICIN_B34 , 
  pip INT_X6Y14 SE2E0 -> EE4B0 , 
  pip INT_X6Y14 SE2E0 -> ER1B1 , 
  pip INT_X6Y14 SE2E0 -> NN4B0 , 
  pip INT_X6Y18 NN4E0 -> NN4B0 , 
  pip INT_X6Y22 NN4E0 -> NN4B0 , 
  pip INT_X6Y22 NN4E0 -> SE4B0 , 
  pip INT_X6Y26 NN4E0 -> NE4B0 , 
  pip INT_X6Y26 NN4E0 -> NW2B0 , 
  pip INT_X7Y14 ER1E1 -> LOGICIN_B25 , 
  pip INT_X7Y17 NE4E0 -> EE4B0 , 
  pip INT_X7Y29 NW2E0 -> NN4B0 , 
  pip INT_X7Y33 NN4E0 -> NN4B0 , 
  pip INT_X7Y37 NN4E0 -> NN4B0 , 
  pip INT_X7Y41 NN4E0 -> NR1B0 , 
  pip INT_X7Y42 NR1E0 -> NR1B0 , 
  pip INT_X7Y43 NR1E0 -> LOGICIN_B34 , 
  pip INT_X8Y20 SE4E0 -> NR1B0 , 
  pip INT_X8Y21 NR1E0 -> NR1B0 , 
  pip INT_X8Y22 NR1E0 -> LOGICIN_B34 , 
  pip INT_X8Y22 NR1E0 -> LOGICIN_B35 , 
  pip INT_X8Y28 NE4E0 -> NW2B0 , 
  ;
net "data<90>" , 
  outpin "data<94>" BQ ,
  inpin "Msub_sum12_cy<27>" C6 ,
  inpin "Msub_sum12_cy<27>" CX ,
  inpin "Msub_sum2_cy<27>" C6 ,
  inpin "Msub_sum2_cy<27>" CX ,
  inpin "Msub_sum5_cy<27>" C6 ,
  inpin "Msub_sum5_cy<27>" CX ,
  inpin "Msub_sum7_cy<27>" C6 ,
  inpin "Msub_sum8_cy<27>" C4 ,
  inpin "Msub_sum9_cy<27>" C4 ,
  inpin "data<94>" A1 ,
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip CLEXM_X5Y36 X_BQ -> CLEXM_LOGICOUT5 , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_X10Y45 NE2E1 -> EE2B1 , 
  pip INT_X11Y32 EE2E1 -> EL1B0 , 
  pip INT_X11Y34 SE4E1 -> ER1B2 , 
  pip INT_X12Y32 EL1E0 -> EL1B3 , 
  pip INT_X12Y34 ER1E2 -> SE2B2 , 
  pip INT_X12Y45 EE2E1 -> ER1B2 , 
  pip INT_X13Y32 EL1E3 -> LOGICIN_B50 , 
  pip INT_X13Y32 SL1E2 -> LOGICIN_B52 , 
  pip INT_X13Y33 SE2E2 -> SL1B2 , 
  pip INT_X13Y44 EE4E1 -> NR1B1 , 
  pip INT_X13Y45 ER1E2 -> LOGICIN_B52 , 
  pip INT_X13Y45 LOGICIN_B13 -> LOGICIN_B50 , 
  pip INT_X13Y45 NR1E1 -> LOGICIN_B13 , 
  pip INT_X5Y28 SS4E1 -> SE2B1 , 
  pip INT_X5Y28 SS4E1 -> SE4B1 , 
  pip INT_X5Y32 SS4E1 -> EE4B1 , 
  pip INT_X5Y32 SS4E1 -> SS4B1 , 
  pip INT_X5Y36 LOGICOUT5 -> EE4B1 , 
  pip INT_X5Y36 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X5Y36 LOGICOUT5 -> SS4B1 , 
  pip INT_X5Y39 LOGICIN_B13 -> LOGICIN_B50 , 
  pip INT_X5Y39 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X5Y39 SR1E1 -> LOGICIN_B13 , 
  pip INT_X5Y40 WW4E1 -> SR1B1 , 
  pip INT_X6Y27 SE2E1 -> EL1B0 , 
  pip INT_X7Y25 SL1E1 -> LOGICIN_B48 , 
  pip INT_X7Y26 SE4E1 -> SL1B1 , 
  pip INT_X7Y27 EL1E0 -> EL1B3 , 
  pip INT_X8Y26 SL1E3 -> LOGICIN_B50 , 
  pip INT_X8Y27 EL1E3 -> SL1B3 , 
  pip INT_X9Y32 EE4E1 -> EE2B1 , 
  pip INT_X9Y35 SL1E1 -> LOGICIN_B48 , 
  pip INT_X9Y36 EE4E1 -> NN4B1 , 
  pip INT_X9Y36 EE4E1 -> SE4B1 , 
  pip INT_X9Y36 EE4E1 -> SL1B1 , 
  pip INT_X9Y40 NN4E1 -> NN4B1 , 
  pip INT_X9Y40 NN4E1 -> WW4B1 , 
  pip INT_X9Y44 NN4E1 -> EE4B1 , 
  pip INT_X9Y44 NN4E1 -> NE2B1 , 
  ;
net "data<91>" , 
  outpin "data<94>" BMUX ,
  inpin "Msub_sum12_cy<27>" D6 ,
  inpin "Msub_sum12_cy<27>" DX ,
  inpin "Msub_sum2_cy<27>" D5 ,
  inpin "Msub_sum2_cy<27>" DX ,
  inpin "Msub_sum5_cy<27>" D6 ,
  inpin "Msub_sum5_cy<27>" DX ,
  inpin "Msub_sum7_cy<27>" D6 ,
  inpin "Msub_sum8_cy<27>" D5 ,
  inpin "Msub_sum9_cy<27>" D3 ,
  inpin "data<94>" BX ,
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y32 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y45 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X7Y25 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X9Y35 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B13 -> X_BX , 
  pip CLEXM_X5Y36 X_BMUX -> CLEXM_LOGICOUT4 , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X5Y39 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X8Y26 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X11Y34 EE4E3 -> SE2B3 , 
  pip INT_X12Y33 SE2E3 -> SE2B3 , 
  pip INT_X13Y32 SE2E3 -> LOGICIN_B59 , 
  pip INT_X13Y32 SS2E3 -> LOGICIN_B60 , 
  pip INT_X13Y34 EE4E3 -> SS2B3 , 
  pip INT_X13Y40 EE4E3 -> NN4B3 , 
  pip INT_X13Y44 NN4E3 -> NR1B3 , 
  pip INT_X13Y45 NR1E3 -> LOGICIN_B59 , 
  pip INT_X13Y45 NR1E3 -> LOGICIN_B60 , 
  pip INT_X4Y36 SR1E0 -> ER1B1 , 
  pip INT_X4Y37 WR1E_S0 -> SR1B0 , 
  pip INT_X5Y28 SS4E3 -> SE4B3 , 
  pip INT_X5Y32 SS4E3 -> SS4B3 , 
  pip INT_X5Y36 ER1E1 -> LOGICIN_B13 , 
  pip INT_X5Y36 LOGICOUT4 -> EE4B3 , 
  pip INT_X5Y36 LOGICOUT4 -> NN2B3 , 
  pip INT_X5Y36 LOGICOUT4 -> SE4B3 , 
  pip INT_X5Y36 LOGICOUT4 -> SS4B3 , 
  pip INT_X5Y38 NN2E3 -> NE4B3 , 
  pip INT_X5Y38 NN2E3 -> NL1B2 , 
  pip INT_X5Y38 NN2E3 -> NR1B3 , 
  pip INT_X5Y38 NN2E3 -> WR1B0 , 
  pip INT_X5Y39 NL1E2 -> LOGICIN_B58 , 
  pip INT_X5Y39 NR1E3 -> LOGICIN_B60 , 
  pip INT_X7Y25 FAN_B -> LOGICIN_B58 , 
  pip INT_X7Y25 SL1E3 -> FAN_B , 
  pip INT_X7Y26 SE4E3 -> SE2B3 , 
  pip INT_X7Y26 SE4E3 -> SL1B3 , 
  pip INT_X7Y34 SE4E3 -> EE4B3 , 
  pip INT_X7Y40 NE4E3 -> EE2B3 , 
  pip INT_X8Y25 SE2E3 -> NR1B3 , 
  pip INT_X8Y26 NR1E3 -> LOGICIN_B59 , 
  pip INT_X9Y34 SS2E3 -> EE4B3 , 
  pip INT_X9Y35 SS2E_N3 -> LOGICIN_B56 , 
  pip INT_X9Y36 EE4E3 -> SS2B3 , 
  pip INT_X9Y40 EE2E3 -> EE4B3 , 
  ;
net "data<92>" , 
  outpin "data<94>" CQ ,
  inpin "data<94>" B1 ,
  inpin "sum12<31>" A6 ,
  inpin "sum12<31>" AX ,
  inpin "sum2<31>" A5 ,
  inpin "sum2<31>" AX ,
  inpin "sum5<31>" A5 ,
  inpin "sum5<31>" AX ,
  inpin "sum7<31>" A6 ,
  inpin "sum8<31>" A4 ,
  inpin "sum9<31>" A6 ,
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip CLEXM_X5Y36 X_CQ -> CLEXM_LOGICOUT8 , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip INT_X11Y34 EE4E2 -> SE2B2 , 
  pip INT_X11Y42 NE4E2 -> NE4B2 , 
  pip INT_X12Y33 SE2E2 -> EL1B1 , 
  pip INT_X13Y33 EL1E1 -> LOGICIN_B34 , 
  pip INT_X13Y33 EL1E1 -> LOGICIN_B35 , 
  pip INT_X13Y44 NE4E2 -> NN2B2 , 
  pip INT_X13Y44 NE4E2 -> NR1B2 , 
  pip INT_X13Y45 NR1E2 -> NL1B1 , 
  pip INT_X13Y46 NL1E1 -> LOGICIN_B35 , 
  pip INT_X13Y46 NN2E2 -> LOGICIN_B33 , 
  pip INT_X5Y28 SS4E2 -> SE2B2 , 
  pip INT_X5Y32 SS4E2 -> SS4B2 , 
  pip INT_X5Y36 LOGICIN_B51 -> LOGICIN_B7 , 
  pip INT_X5Y36 LOGICOUT8 -> EE2B2 , 
  pip INT_X5Y36 LOGICOUT8 -> LOGICIN_B51 , 
  pip INT_X5Y36 LOGICOUT8 -> NE4B2 , 
  pip INT_X5Y36 LOGICOUT8 -> NL1B1 , 
  pip INT_X5Y36 LOGICOUT8 -> SE4B2 , 
  pip INT_X5Y36 LOGICOUT8 -> SS4B2 , 
  pip INT_X5Y37 NL1E1 -> NN2B1 , 
  pip INT_X5Y39 NN2E1 -> NR1B1 , 
  pip INT_X5Y40 GFAN0 =- LOGICIN_B35 , 
  pip INT_X5Y40 NR1E1 -> GFAN0 , 
  pip INT_X5Y40 NR1E1 -> LOGICIN_B33 , 
  pip INT_X6Y27 SE2E2 -> ER1B3 , 
  pip INT_X6Y27 SE2E2 -> SE2B2 , 
  pip INT_X7Y26 SE2E2 -> LOGICIN_B32 , 
  pip INT_X7Y27 ER1E3 -> ER1B0 , 
  pip INT_X7Y34 SE4E2 -> EE4B2 , 
  pip INT_X7Y36 EE2E2 -> ER1B3 , 
  pip INT_X7Y38 NE4E2 -> NE4B2 , 
  pip INT_X8Y27 ER1E0 -> LOGICIN_B34 , 
  pip INT_X8Y36 ER1E3 -> ER1B0 , 
  pip INT_X9Y36 ER1E0 -> LOGICIN_B34 , 
  pip INT_X9Y40 NE4E2 -> NE4B2 , 
  ;
net "data<93>" , 
  outpin "data<94>" CMUX ,
  inpin "data<94>" CX ,
  inpin "sum12<31>" B5 ,
  inpin "sum12<31>" BX ,
  inpin "sum2<31>" B5 ,
  inpin "sum2<31>" BX ,
  inpin "sum5<31>" B6 ,
  inpin "sum5<31>" BX ,
  inpin "sum7<31>" B5 ,
  inpin "sum8<31>" B5 ,
  inpin "sum9<31>" B6 ,
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B21 -> X_CX , 
  pip CLEXM_X5Y36 X_CMUX -> CLEXM_LOGICOUT7 , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_BRAM_X3Y36 WW2E0 -> NN4B1 , 
  pip INT_BRAM_X3Y40 NN4E1 -> EE2B1 , 
  pip INT_X11Y32 EE4E0 -> NE2B0 , 
  pip INT_X12Y33 NE2E0 -> EL1B3 , 
  pip INT_X13Y33 EL1E3 -> FAN_B , 
  pip INT_X13Y33 FAN_B -> LOGICIN_B41 , 
  pip INT_X13Y33 FAN_B =- LOGICIN_B43 , 
  pip INT_X13Y36 EE4E0 -> NE2B0 , 
  pip INT_X13Y46 NW2E0 -> LOGICIN_B42 , 
  pip INT_X13Y46 WR1E1 -> LOGICIN_B43 , 
  pip INT_X14Y37 NE2E0 -> NN4B0 , 
  pip INT_X14Y41 NN4E0 -> NN4B0 , 
  pip INT_X14Y45 NN4E0 -> NR1B0 , 
  pip INT_X14Y45 NN4E0 -> NW2B0 , 
  pip INT_X14Y46 NR1E0 -> WR1B1 , 
  pip INT_X5Y36 LOGICOUT7 -> EE2B0 , 
  pip INT_X5Y36 LOGICOUT7 -> NE2B0 , 
  pip INT_X5Y36 LOGICOUT7 -> WW2B0 , 
  pip INT_X5Y36 SR1E1 -> LOGICIN_B21 , 
  pip INT_X5Y37 WR1E1 -> SR1B1 , 
  pip INT_X5Y40 EE2E1 -> LOGICIN_B41 , 
  pip INT_X5Y40 EE2E1 -> LOGICIN_B43 , 
  pip INT_X6Y37 NE2E0 -> WR1B1 , 
  pip INT_X7Y26 SL1E1 -> LOGICIN_B41 , 
  pip INT_X7Y27 SL1E0 -> ER1B1 , 
  pip INT_X7Y27 SR1E1 -> SL1B1 , 
  pip INT_X7Y28 SS4E0 -> SL1B0 , 
  pip INT_X7Y28 SS4E0 -> SR1B1 , 
  pip INT_X7Y32 SS4E0 -> EE4B0 , 
  pip INT_X7Y32 SS4E0 -> SS4B0 , 
  pip INT_X7Y36 EE2E0 -> EE2B0 , 
  pip INT_X7Y36 EE2E0 -> SS4B0 , 
  pip INT_X8Y27 ER1E1 -> LOGICIN_B41 , 
  pip INT_X9Y36 EE2E0 -> EE4B0 , 
  pip INT_X9Y36 EE2E0 -> LOGICIN_B42 , 
  ;
net "data<94>" , 
  outpin "data<94>" DQ ,
  inpin "data<94>" C1 ,
  inpin "sum12<31>" C5 ,
  inpin "sum12<31>" CX ,
  inpin "sum2<31>" C5 ,
  inpin "sum2<31>" CX ,
  inpin "sum5<31>" C6 ,
  inpin "sum5<31>" CX ,
  inpin "sum7<31>" C6 ,
  inpin "sum8<31>" C6 ,
  inpin "sum9<31>" C6 ,
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B14 -> X_C1 , 
  pip CLEXM_X5Y36 X_DQ -> CLEXM_LOGICOUT11 , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_X10Y33 EE4E3 -> EE2B3 , 
  pip INT_X11Y38 NE4E3 -> NE4B3 , 
  pip INT_X12Y33 EE2E3 -> EL1B2 , 
  pip INT_X12Y41 NW2E3 -> NN4B3 , 
  pip INT_X12Y45 NN4E3 -> NE2B3 , 
  pip INT_X13Y33 EL1E2 -> LOGICIN_B13 , 
  pip INT_X13Y33 EL1E2 -> LOGICIN_B49 , 
  pip INT_X13Y33 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X13Y40 NE4E3 -> NE2B3 , 
  pip INT_X13Y40 NE4E3 -> NW2B3 , 
  pip INT_X13Y46 NE2E3 -> LOGICIN_B50 , 
  pip INT_X13Y46 NW2E3 -> LOGICIN_B52 , 
  pip INT_X14Y41 NE2E3 -> NN4B3 , 
  pip INT_X14Y45 NN4E3 -> NW2B3 , 
  pip INT_X5Y30 SS4E3 -> SE4B3 , 
  pip INT_X5Y34 SS2E3 -> SE2B3 , 
  pip INT_X5Y34 SS2E3 -> SS4B3 , 
  pip INT_X5Y36 LOGICOUT11 -> EE2B3 , 
  pip INT_X5Y36 LOGICOUT11 -> LOGICIN_B14 , 
  pip INT_X5Y36 LOGICOUT11 -> NL1B2 , 
  pip INT_X5Y36 LOGICOUT11 -> SS2B3 , 
  pip INT_X5Y37 NL1E2 -> NR1B2 , 
  pip INT_X5Y38 NR1E2 -> NR1B2 , 
  pip INT_X5Y39 NR1E2 -> NR1B2 , 
  pip INT_X5Y40 NR1E2 -> LOGICIN_B49 , 
  pip INT_X5Y40 NR1E2 -> LOGICIN_B52 , 
  pip INT_X6Y33 SE2E3 -> EE4B3 , 
  pip INT_X7Y26 SS2E3 -> LOGICIN_B50 , 
  pip INT_X7Y28 SE4E3 -> SE2B3 , 
  pip INT_X7Y28 SE4E3 -> SS2B3 , 
  pip INT_X7Y36 EE2E3 -> EE2B3 , 
  pip INT_X8Y27 SE2E3 -> LOGICIN_B50 , 
  pip INT_X9Y36 EE2E3 -> LOGICIN_B50 , 
  pip INT_X9Y36 EE2E3 -> NE4B3 , 
  ;
net "data<95>" , 
  outpin "data<94>" DMUX ,
  inpin "data<94>" DX ,
  inpin "sum12<31>" D6 ,
  inpin "sum2<31>" D6 ,
  inpin "sum5<31>" D4 ,
  inpin "sum7<31>" D6 ,
  inpin "sum8<31>" D6 ,
  inpin "sum9<31>" D4 ,
  pip CLEXL_X13Y33 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X13Y46 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXL_X7Y26 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X9Y36 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B28 -> X_DX , 
  pip CLEXM_X5Y36 X_DMUX -> CLEXM_LOGICOUT10 , 
  pip CLEXM_X5Y40 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip CLEXM_X8Y27 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X11Y34 EE4E1 -> SE2B1 , 
  pip INT_X12Y33 SE2E1 -> ER1B2 , 
  pip INT_X13Y33 ER1E2 -> LOGICIN_B59 , 
  pip INT_X13Y40 EE4E1 -> NN4B1 , 
  pip INT_X13Y44 NN4E1 -> NN2B1 , 
  pip INT_X13Y46 NN2E1 -> LOGICIN_B57 , 
  pip INT_X5Y34 SS2E1 -> SE4B1 , 
  pip INT_X5Y36 LOGICOUT10 -> EE2B1 , 
  pip INT_X5Y36 LOGICOUT10 -> NL1B0 , 
  pip INT_X5Y36 LOGICOUT10 -> NN2B1 , 
  pip INT_X5Y36 LOGICOUT10 -> SE4B1 , 
  pip INT_X5Y36 LOGICOUT10 -> SS2B1 , 
  pip INT_X5Y36 NL1E_S0 -> LOGICIN_B28 , 
  pip INT_X5Y38 NN2E1 -> NE4B1 , 
  pip INT_X5Y38 NN2E1 -> NL1B0 , 
  pip INT_X5Y39 NL1E0 -> NL1B3 , 
  pip INT_X5Y40 NL1E3 -> LOGICIN_B59 , 
  pip INT_X7Y26 SR1E2 -> LOGICIN_B59 , 
  pip INT_X7Y27 SL1E1 -> ER1B2 , 
  pip INT_X7Y27 SL1E1 -> SR1B2 , 
  pip INT_X7Y28 SS4E1 -> SL1B1 , 
  pip INT_X7Y32 SE4E1 -> SS4B1 , 
  pip INT_X7Y34 SE4E1 -> EE4B1 , 
  pip INT_X7Y36 EE2E1 -> EE2B1 , 
  pip INT_X7Y40 NE4E1 -> EE2B1 , 
  pip INT_X8Y27 ER1E2 -> LOGICIN_B59 , 
  pip INT_X9Y36 EE2E1 -> LOGICIN_B57 , 
  pip INT_X9Y40 EE2E1 -> EE4B1 , 
  ;
net "data<96>" , 
  outpin "data<102>" AQ ,
  inpin "Msub_sum10_cy<3>" A6 ,
  inpin "Msub_sum11_cy<3>" A6 ,
  inpin "Msub_sum12_cy<3>" A5 ,
  inpin "Msub_sum3_cy<3>" A5 ,
  inpin "Msub_sum3_cy<3>" AX ,
  inpin "Msub_sum6_cy<3>" A6 ,
  inpin "Msub_sum6_cy<3>" AX ,
  inpin "Msub_sum9_cy<3>" A4 ,
  inpin "Msub_sum9_cy<3>" AX ,
  inpin "data<94>" D3 ,
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X17Y27 XX_AQ -> CLEXL_LOGICOUT2 , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B35 -> L_AX , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B35 -> M_AX , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip CLEXM_X5Y36 CLEXM_LOGICIN_B24 -> X_D3 , 
  pip INT_X13Y22 SS4E3 -> SE4B3 , 
  pip INT_X13Y26 SR1E1 -> LOGICIN_B33 , 
  pip INT_X13Y26 WW4E_S0 -> SS4B3 , 
  pip INT_X13Y27 WW2E0 -> SR1B1 , 
  pip INT_X13Y27 WW2E0 -> WW4B1 , 
  pip INT_X13Y27 WW4E0 -> WW4B0 , 
  pip INT_X15Y20 SE4E3 -> EL1B2 , 
  pip INT_X15Y20 SE4E3 -> ER1B0 , 
  pip INT_X15Y27 WW2E0 -> NN2B1 , 
  pip INT_X15Y27 WW2E0 -> WW2B0 , 
  pip INT_X15Y29 NN2E1 -> LOGICIN_B34 , 
  pip INT_X15Y33 NW4E0 -> NN4B0 , 
  pip INT_X15Y37 NN4E0 -> EE2B0 , 
  pip INT_X16Y20 EL1E2 -> LOGICIN_B33 , 
  pip INT_X16Y20 ER1E0 -> LOGICIN_B35 , 
  pip INT_X17Y27 LOGICOUT2 -> NN4B0 , 
  pip INT_X17Y27 LOGICOUT2 -> WW2B0 , 
  pip INT_X17Y27 LOGICOUT2 -> WW4B0 , 
  pip INT_X17Y31 NN4E0 -> NW4B0 , 
  pip INT_X17Y37 EE2E0 -> LOGICIN_B34 , 
  pip INT_X17Y37 EE2E0 -> LOGICIN_B35 , 
  pip INT_X5Y23 SR1E0 -> LOGICIN_B34 , 
  pip INT_X5Y24 SW4E3 -> SR1B0 , 
  pip INT_X5Y29 NW4E0 -> NN2B0 , 
  pip INT_X5Y31 NN2E0 -> NN2B0 , 
  pip INT_X5Y33 NN2E0 -> NR1B0 , 
  pip INT_X5Y34 NR1E0 -> NN2B0 , 
  pip INT_X5Y36 NN2E0 -> LOGICIN_B24 , 
  pip INT_X7Y26 WW2E3 -> SW4B3 , 
  pip INT_X7Y27 WW2E_N3 -> NW4B0 , 
  pip INT_X9Y26 WW4E_S0 -> WW2B3 , 
  pip INT_X9Y27 WW4E1 -> NL1B0 , 
  pip INT_X9Y27 WW4E1 -> NN2B1 , 
  pip INT_X9Y28 NL1E0 -> NL1B3 , 
  pip INT_X9Y29 NL1E3 -> LOGICIN_B32 , 
  pip INT_X9Y29 NN2E1 -> LOGICIN_B35 , 
  ;
net "data<97>" , 
  outpin "data<102>" AMUX ,
  inpin "Msub_sum10_cy<3>" B5 ,
  inpin "Msub_sum11_cy<3>" B6 ,
  inpin "Msub_sum12_cy<3>" B3 ,
  inpin "Msub_sum3_cy<3>" B4 ,
  inpin "Msub_sum3_cy<3>" BX ,
  inpin "Msub_sum6_cy<3>" B6 ,
  inpin "Msub_sum6_cy<3>" BX ,
  inpin "Msub_sum9_cy<3>" B5 ,
  inpin "Msub_sum9_cy<3>" BX ,
  inpin "data<102>" AX ,
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B6 -> XX_AX , 
  pip CLEXL_X17Y27 XX_AMUX -> CLEXL_LOGICOUT1 , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_X11Y27 WW2E1 -> WW2B1 , 
  pip INT_X11Y27 WW2E1 -> WW4B2 , 
  pip INT_X13Y26 SR1E2 -> LOGICIN_B39 , 
  pip INT_X13Y27 WW4E2 -> SR1B2 , 
  pip INT_X13Y27 WW4E2 -> WW2B1 , 
  pip INT_X15Y28 WL1E0 -> NL1B0 , 
  pip INT_X15Y29 NL1E0 -> LOGICIN_B42 , 
  pip INT_X16Y20 FAN_B =- LOGICIN_B43 , 
  pip INT_X16Y20 SW2E2 -> FAN_B , 
  pip INT_X16Y20 SW2E2 -> LOGICIN_B40 , 
  pip INT_X16Y28 NW2E2 -> WL1B0 , 
  pip INT_X17Y21 SS4E2 -> SW2B2 , 
  pip INT_X17Y25 SS2E2 -> SS4B2 , 
  pip INT_X17Y27 LOGICOUT1 -> NN4B2 , 
  pip INT_X17Y27 LOGICOUT1 -> NW2B2 , 
  pip INT_X17Y27 LOGICOUT1 -> SR1B3 , 
  pip INT_X17Y27 LOGICOUT1 -> SS2B2 , 
  pip INT_X17Y27 LOGICOUT1 -> WW4B2 , 
  pip INT_X17Y27 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X17Y31 NN4E2 -> NN4B2 , 
  pip INT_X17Y35 NN4E2 -> NL1B1 , 
  pip INT_X17Y36 NL1E1 -> NL1B0 , 
  pip INT_X17Y36 NL1E1 -> NR1B1 , 
  pip INT_X17Y37 NL1E0 -> LOGICIN_B42 , 
  pip INT_X17Y37 NR1E1 -> LOGICIN_B43 , 
  pip INT_X5Y23 SS2E1 -> LOGICIN_B41 , 
  pip INT_X5Y25 SW4E1 -> SS2B1 , 
  pip INT_X7Y27 WW4E2 -> SW4B1 , 
  pip INT_X9Y27 WW2E1 -> NL1B1 , 
  pip INT_X9Y28 NL1E1 -> NR1B1 , 
  pip INT_X9Y29 NR1E1 -> LOGICIN_B41 , 
  pip INT_X9Y29 NR1E1 -> LOGICIN_B43 , 
  ;
net "data<98>" , 
  outpin "data<102>" BQ ,
  inpin "Msub_sum10_cy<3>" C6 ,
  inpin "Msub_sum11_cy<3>" C6 ,
  inpin "Msub_sum12_cy<3>" C6 ,
  inpin "Msub_sum3_cy<3>" C4 ,
  inpin "Msub_sum3_cy<3>" CX ,
  inpin "Msub_sum6_cy<3>" C6 ,
  inpin "Msub_sum6_cy<3>" CX ,
  inpin "Msub_sum9_cy<3>" C6 ,
  inpin "Msub_sum9_cy<3>" CX ,
  inpin "data<102>" A1 ,
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X17Y27 XX_BQ -> CLEXL_LOGICOUT5 , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B52 -> L_CX , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B52 -> M_CX , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_X13Y25 WW2E1 -> WW4B2 , 
  pip INT_X13Y26 WL1E3 -> LOGICIN_B50 , 
  pip INT_X14Y26 SW4E0 -> WL1B3 , 
  pip INT_X15Y21 SS4E1 -> SE2B1 , 
  pip INT_X15Y25 SW4E1 -> SS4B1 , 
  pip INT_X15Y25 SW4E1 -> WW2B1 , 
  pip INT_X15Y29 NW2E_S0 -> LOGICIN_B50 , 
  pip INT_X16Y20 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X16Y20 SE2E1 -> LOGICIN_B13 , 
  pip INT_X16Y20 SE2E1 -> LOGICIN_B48 , 
  pip INT_X16Y28 NW2E1 -> NL1B0 , 
  pip INT_X16Y28 NW2E1 -> SW4B0 , 
  pip INT_X16Y29 NL1E0 -> NW2B0 , 
  pip INT_X16Y36 NW2E1 -> NL1B0 , 
  pip INT_X16Y37 NL1E0 -> EL1B3 , 
  pip INT_X17Y27 LOGICOUT5 -> LOGICIN_B0 , 
  pip INT_X17Y27 LOGICOUT5 -> NN4B1 , 
  pip INT_X17Y27 LOGICOUT5 -> NW2B1 , 
  pip INT_X17Y27 LOGICOUT5 -> SW4B1 , 
  pip INT_X17Y31 NN4E1 -> NN4B1 , 
  pip INT_X17Y35 NN4E1 -> NW2B1 , 
  pip INT_X17Y37 EL1E3 -> LOGICIN_B50 , 
  pip INT_X17Y37 EL1E3 -> LOGICIN_B52 , 
  pip INT_X5Y23 SR1E3 -> LOGICIN_B50 , 
  pip INT_X5Y24 SR1E2 -> SR1B3 , 
  pip INT_X5Y25 WW4E2 -> SR1B2 , 
  pip INT_X9Y25 WW4E2 -> NN2B2 , 
  pip INT_X9Y25 WW4E2 -> WW4B2 , 
  pip INT_X9Y27 NN2E2 -> NN2B2 , 
  pip INT_X9Y29 LOGICIN_B13 -> LOGICIN_B50 , 
  pip INT_X9Y29 LOGICIN_B13 -> LOGICIN_B52 , 
  pip INT_X9Y29 NN2E2 -> LOGICIN_B13 , 
  ;
net "data<99>" , 
  outpin "data<102>" BMUX ,
  inpin "Msub_sum10_cy<3>" D6 ,
  inpin "Msub_sum11_cy<3>" D6 ,
  inpin "Msub_sum12_cy<3>" D3 ,
  inpin "Msub_sum3_cy<3>" D5 ,
  inpin "Msub_sum3_cy<3>" DX ,
  inpin "Msub_sum6_cy<3>" D6 ,
  inpin "Msub_sum6_cy<3>" DX ,
  inpin "Msub_sum9_cy<3>" D5 ,
  inpin "Msub_sum9_cy<3>" DX ,
  inpin "data<102>" B2 ,
  pip CLEXL_X13Y26 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip CLEXL_X15Y29 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X17Y27 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip CLEXL_X17Y27 XX_BMUX -> CLEXL_LOGICOUT4 , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip CLEXL_X17Y37 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip CLEXL_X9Y29 CLEXL_LOGICIN_B60 -> L_DX , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X16Y20 CLEXM_LOGICIN_B60 -> M_DX , 
  pip CLEXM_X5Y23 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X10Y28 NW2E3 -> NW2B3 , 
  pip INT_X11Y27 WW2E2 -> NW2B3 , 
  pip INT_X11Y27 WW2E2 -> WW4B3 , 
  pip INT_X13Y26 WW2E_N3 -> LOGICIN_B56 , 
  pip INT_X13Y27 WW4E3 -> WW2B2 , 
  pip INT_X15Y20 SR1E0 -> ER1B1 , 
  pip INT_X15Y21 SS4E3 -> SE2B3 , 
  pip INT_X15Y21 SS4E3 -> SR1B0 , 
  pip INT_X15Y25 SW4E3 -> SS4B3 , 
  pip INT_X15Y25 SW4E3 -> WW2B3 , 
  pip INT_X15Y29 WR1E3 -> LOGICIN_B59 , 
  pip INT_X16Y20 ER1E1 -> LOGICIN_B58 , 
  pip INT_X16Y20 SE2E3 -> LOGICIN_B60 , 
  pip INT_X16Y29 NW2E2 -> WR1B3 , 
  pip INT_X17Y27 LOGICOUT4 -> LOGICIN_B8 , 
  pip INT_X17Y27 LOGICOUT4 -> NL1B2 , 
  pip INT_X17Y27 LOGICOUT4 -> NN4B3 , 
  pip INT_X17Y27 LOGICOUT4 -> SW4B3 , 
  pip INT_X17Y27 LOGICOUT4 -> WW4B3 , 
  pip INT_X17Y28 NL1E2 -> NW2B2 , 
  pip INT_X17Y31 NN4E3 -> NN4B3 , 
  pip INT_X17Y35 NN4E3 -> NN2B3 , 
  pip INT_X17Y37 NN2E3 -> LOGICIN_B59 , 
  pip INT_X17Y37 NN2E3 -> LOGICIN_B60 , 
  pip INT_X5Y23 SS2E2 -> LOGICIN_B59 , 
  pip INT_X5Y25 SW4E2 -> SS2B2 , 
  pip INT_X7Y27 WW4E3 -> SW4B2 , 
  pip INT_X9Y29 FAN_B -> LOGICIN_B58 , 
  pip INT_X9Y29 NW2E3 -> FAN_B , 
  pip INT_X9Y29 NW2E3 -> LOGICIN_B60 , 
  ;
net "data<9>" , 
  outpin "data<14>" AMUX ,
  inpin "Msub_sum10_cy<11>" B6 ,
  inpin "Msub_sum10_cy<11>" BX ,
  inpin "Msub_sum1_cy<11>" B6 ,
  inpin "Msub_sum2_cy<11>" B6 ,
  inpin "Msub_sum3_cy<11>" B5 ,
  inpin "Msub_sum4_cy<11>" B5 ,
  inpin "Msub_sum4_cy<11>" BX ,
  inpin "Msub_sum7_cy<11>" B6 ,
  inpin "Msub_sum7_cy<11>" BX ,
  inpin "data<14>" AX ,
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip CLEXL_X13Y14 CLEXL_LOGICIN_B43 -> L_BX , 
  pip CLEXL_X7Y43 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip CLEXM_X16Y22 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip CLEXM_X5Y15 CLEXM_LOGICIN_B6 -> X_AX , 
  pip CLEXM_X5Y15 X_AMUX -> CLEXM_LOGICOUT1 , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X5Y25 CLEXM_LOGICIN_B43 -> M_BX , 
  pip CLEXM_X5Y35 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip CLEXM_X8Y22 CLEXM_LOGICIN_B43 -> M_BX , 
  pip INT_BRAM_X3Y27 NW4E2 -> NN4B2 , 
  pip INT_BRAM_X3Y31 NN4E2 -> NN4B2 , 
  pip INT_BRAM_X3Y35 NN4E2 -> EL1B1 , 
  pip INT_X10Y14 EE4E2 -> EE2B2 , 
  pip INT_X11Y21 EE4E2 -> EE4B2 , 
  pip INT_X12Y14 EE2E2 -> EL1B1 , 
  pip INT_X13Y14 EL1E1 -> LOGICIN_B41 , 
  pip INT_X13Y14 EL1E1 -> LOGICIN_B43 , 
  pip INT_X15Y21 EE4E2 -> NR1B2 , 
  pip INT_X15Y22 NR1E2 -> EL1B1 , 
  pip INT_X16Y22 EL1E1 -> LOGICIN_B41 , 
  pip INT_X4Y35 EL1E1 -> EL1B0 , 
  pip INT_X5Y15 LOGICOUT1 -> NN4B2 , 
  pip INT_X5Y15 LOGICOUT1 -> SE2B2 , 
  pip INT_X5Y15 LOGICOUT1 -> SR1B3 , 
  pip INT_X5Y15 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X5Y19 NN4E2 -> NE4B2 , 
  pip INT_X5Y19 NN4E2 -> NN4B2 , 
  pip INT_X5Y23 NN4E2 -> NE4B2 , 
  pip INT_X5Y23 NN4E2 -> NL1B1 , 
  pip INT_X5Y23 NN4E2 -> NN2B2 , 
  pip INT_X5Y24 NL1E1 -> NL1B0 , 
  pip INT_X5Y24 NL1E1 -> NR1B1 , 
  pip INT_X5Y25 NL1E0 -> LOGICIN_B42 , 
  pip INT_X5Y25 NN2E2 -> NW4B2 , 
  pip INT_X5Y25 NR1E1 -> LOGICIN_B43 , 
  pip INT_X5Y35 EL1E0 -> LOGICIN_B42 , 
  pip INT_X6Y14 SE2E2 -> EE4B2 , 
  pip INT_X7Y21 NE4E2 -> EE4B2 , 
  pip INT_X7Y21 NE4E2 -> NL1B1 , 
  pip INT_X7Y22 NL1E1 -> EL1B0 , 
  pip INT_X7Y25 NE4E2 -> NN4B2 , 
  pip INT_X7Y29 NN4E2 -> NN4B2 , 
  pip INT_X7Y33 NN4E2 -> NN4B2 , 
  pip INT_X7Y37 NN4E2 -> NN4B2 , 
  pip INT_X7Y41 NN4E2 -> NN2B2 , 
  pip INT_X7Y43 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X7Y43 NN2E2 -> LOGICIN_B51 , 
  pip INT_X8Y22 EL1E0 -> LOGICIN_B42 , 
  pip INT_X8Y22 EL1E0 -> LOGICIN_B6 , 
  pip INT_X8Y22 LOGICIN_B6 -> LOGICIN_B43 , 
  ;
net "in" , cfg " _BELSIG:PAD,PAD,in:in",
  ;
net "in_IBUF" , 
  outpin "in" I ,
  inpin "d1/d_q" DX ,
  pip CLEXL_X7Y55 CLEXL_LOGICIN_B60 -> L_DX , 
  pip INT_X7Y55 GFAN1 -> LOGICIN_B60 , 
  pip INT_X7Y55 SR1E1 -> GFAN1 , 
  pip INT_X7Y56 SS4E0 -> SR1B1 , 
  pip INT_X7Y60 SE4E0 -> SS4B0 , 
  pip IOI_INT_X1Y62 LOGICOUT7 -> EE4B0 , 
  pip IOI_INT_X5Y62 EE4E0 -> SE4B0 , 
  pip TIOB_X1Y63 TIOB_IBUF3_PINW -> TIOB_IBUF3 , 
  pip TIOI_INNER_X1Y62 D_ILOGIC_IDATAIN_IODELAY_S -> D_ILOGIC_SITE_S , 
  pip TIOI_INNER_X1Y62 D_ILOGIC_SITE_S -> FABRICOUT_ILOGIC_SITE_S ,  #  _ROUTETHROUGH:D:FABRICOUT "XDL_DUMMY_TIOI_INNER_X1Y62_ILOGIC_X1Y60" D -> FABRICOUT
  pip TIOI_INNER_X1Y62 FABRICOUT_ILOGIC_SITE_S -> IOI_INTER_LOGICOUT7 , 
  pip TIOI_INNER_X1Y62 IOI_INTER_LOGICOUT7 -> IOI_LOGICOUT7 , 
  pip TIOI_INNER_X1Y62 TIOI_INNER_IBUF1 -> D_ILOGIC_IDATAIN_IODELAY_S , 
  ;
net "out" , cfg " _BELSIG:PAD,PAD,out:out",
  ;
net "prod1<0>" , 
  outpin "Mmult_prod1" P0 ,
  inpin "reduce_xor_311_xo<0>126" B2 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X6Y44 LOGICOUT14 -> NE2B0 , 
  pip INT_X7Y44 LOGICIN_S36 -> LOGICIN_B8 , 
  pip INT_X7Y45 LOGICIN_B36 -> LOGICIN36 , 
  pip INT_X7Y45 NE2E0 -> LOGICIN_B36 , 
  pip MACCSITE2_X6Y44 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod1<10>" , 
  outpin "Mmult_prod1" P10 ,
  inpin "reduce_xor_311_xo<0>126" B5 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y44 LOGICOUT16 -> SE2B3 , 
  pip INT_X7Y43 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X7Y43 SE2E3 -> LOGICIN_B28 , 
  pip INT_X7Y44 LOGICIN_N28 -> LOGICIN_B11 , 
  pip MACCSITE2_X6Y44 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod1<11>" , 
  outpin "Mmult_prod1" P11 ,
  inpin "reduce_xor_311_xo<0>126" B6 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y44 LOGICOUT9 -> ER1B0 , 
  pip INT_X7Y44 ER1E0 -> LOGICIN_B12 , 
  pip MACCSITE2_X6Y44 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod1<12>" , 
  outpin "Mmult_prod1" P12 ,
  inpin "reduce_xor_311_xo<0>126" B4 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y45 LOGICOUT2 -> ER1B1 , 
  pip INT_X7Y44 LOGICIN_B13 -> LOGICIN_B10 , 
  pip INT_X7Y44 SL1E1 -> LOGICIN_B13 , 
  pip INT_X7Y45 ER1E1 -> SL1B1 , 
  pip MACCSITE2_X6Y44 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod1<13>" , 
  outpin "Mmult_prod1" P13 ,
  inpin "reduce_xor_311_xo<0>126" B3 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y45 LOGICOUT7 -> EL1B3 , 
  pip INT_X7Y44 SL1E3 -> LOGICIN_B9 , 
  pip INT_X7Y45 EL1E3 -> SL1B3 , 
  pip MACCSITE2_X6Y44 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod1<14>" , 
  outpin "Mmult_prod1" P14 ,
  inpin "reduce_xor_311_xo<0>126" B1 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y45 LOGICOUT12 -> SE2B0 , 
  pip INT_X7Y44 SE2E0 -> LOGICIN_B7 , 
  pip MACCSITE2_X6Y44 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod1<15>" , 
  outpin "Mmult_prod1" P15 ,
  inpin "reduce_xor_311_xo<0>126" C1 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y45 LOGICOUT10 -> EL1B0 , 
  pip INT_X7Y44 EL1E_S0 -> LOGICIN_B14 , 
  pip MACCSITE2_X6Y44 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod1<16>" , 
  outpin "Mmult_prod1" P16 ,
  inpin "reduce_xor_311_xo<0>126" C4 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip INT_INTERFACE_X6Y45 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y45 LOGICOUT17 -> SE2B1 , 
  pip INT_X7Y44 SE2E1 -> LOGICIN_B17 , 
  pip MACCSITE2_X6Y44 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod1<17>" , 
  outpin "Mmult_prod12" P0 ,
  inpin "reduce_xor_311_xo<0>315" B2 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X6Y51 SR1E1 -> ER1B2 , 
  pip INT_X6Y52 LOGICOUT14 -> SR1B1 , 
  pip INT_X7Y51 ER1E2 -> LOGICIN_B8 , 
  pip MACCSITE2_X6Y52 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod1<18>" , 
  outpin "Mmult_prod12" P1 ,
  inpin "N8" A1 ,
  pip CLEXL_X7Y52 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y52 LOGICOUT7 -> ER1B1 , 
  pip INT_X7Y52 ER1E1 -> LOGICIN_B29 , 
  pip MACCSITE2_X6Y52 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod1<19>" , 
  outpin "Mmult_prod12" P2 ,
  inpin "N8" A3 ,
  pip CLEXL_X7Y52 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X6Y52 LOGICOUT0 -> NE2B0 , 
  pip INT_X7Y52 NE2E_S0 -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y52 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod1<1>" , 
  outpin "Mmult_prod1" P1 ,
  inpin "reduce_xor_311_xo<0>126" C6 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y44 LOGICOUT7 -> EL1B3 , 
  pip INT_X7Y44 EL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X6Y44 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod1<20>" , 
  outpin "Mmult_prod12" P3 ,
  inpin "N8" A5 ,
  pip CLEXL_X7Y52 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X6Y52 LOGICOUT5 -> SE2B1 , 
  pip INT_X7Y51 SE2E1 -> NR1B1 , 
  pip INT_X7Y52 NR1E1 -> LOGICIN_B33 , 
  pip MACCSITE2_X6Y52 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod1<21>" , 
  outpin "Mmult_prod12" P4 ,
  inpin "N8" A6 ,
  pip CLEXL_X7Y52 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y52 LOGICOUT22 -> EL1B0 , 
  pip INT_X7Y51 EL1E_S0 -> LOGICIN_B28 , 
  pip INT_X7Y51 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X7Y52 LOGICIN_N28 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y52 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod1<22>" , 
  outpin "Mmult_prod12" P5 ,
  inpin "N8" A4 ,
  pip CLEXL_X7Y52 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y52 LOGICOUT15 -> ER1B2 , 
  pip INT_X7Y52 ER1E2 -> LOGICIN_B32 , 
  pip MACCSITE2_X6Y52 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod1<23>" , 
  outpin "Mmult_prod12" P6 ,
  inpin "N8" A2 ,
  pip CLEXL_X7Y52 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y52 LOGICOUT1 -> EL1B1 , 
  pip INT_X7Y52 EL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X6Y52 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod1<24>" , 
  outpin "Mmult_prod12" P7 ,
  inpin "reduce_xor_311_xo<0>315" A4 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y51 SR1E3 -> ER1B0 , 
  pip INT_X6Y52 LOGICOUT18 -> SR1B3 , 
  pip INT_X7Y51 ER1E0 -> LOGICIN_B6 , 
  pip INT_X7Y51 LOGICIN_B6 -> LOGICIN_B3 , 
  pip MACCSITE2_X6Y52 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod1<25>" , 
  outpin "Mmult_prod12" P8 ,
  inpin "reduce_xor_311_xo<0>315" A2 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y52 LOGICOUT20 -> SE2B2 , 
  pip INT_X7Y51 SE2E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X6Y52 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod1<26>" , 
  outpin "Mmult_prod12" P9 ,
  inpin "reduce_xor_311_xo<0>315" D1 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y52 LOGICOUT4 -> SE2B3 , 
  pip INT_X7Y51 FAN_B -> LOGICIN_B22 , 
  pip INT_X7Y51 SE2E3 -> FAN_B , 
  pip MACCSITE2_X6Y52 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod1<27>" , 
  outpin "Mmult_prod12" P10 ,
  inpin "reduce_xor_311_xo<0>315" D4 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y52 LOGICOUT16 -> EL1B2 , 
  pip INT_X7Y51 LOGICIN_B53 -> LOGICIN_B25 , 
  pip INT_X7Y51 SL1E2 -> LOGICIN_B53 , 
  pip INT_X7Y52 EL1E2 -> SL1B2 , 
  pip MACCSITE2_X6Y52 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod1<28>" , 
  outpin "Mmult_prod12" P11 ,
  inpin "reduce_xor_311_xo<0>315" D2 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip INT_INTERFACE_X6Y52 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y52 LOGICOUT9 -> NE2B3 , 
  pip INT_X7Y51 WL1E1 -> LOGICIN_B23 , 
  pip INT_X7Y53 NE2E3 -> EL1B2 , 
  pip INT_X8Y51 SS2E2 -> WL1B1 , 
  pip INT_X8Y53 EL1E2 -> SS2B2 , 
  pip MACCSITE2_X6Y52 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod1<29>" , 
  outpin "Mmult_prod12" P12 ,
  inpin "reduce_xor_311_xo<0>315" D6 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X5Y52 SW2E0 -> SE2B0 , 
  pip INT_X6Y51 SE2E0 -> EL1B3 , 
  pip INT_X6Y53 LOGICOUT2 -> SW2B0 , 
  pip INT_X7Y51 EL1E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X6Y52 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod1<2>" , 
  outpin "Mmult_prod1" P2 ,
  inpin "reduce_xor_311_xo<0>126" C5 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X6Y44 LOGICOUT0 -> ER1B1 , 
  pip INT_X7Y44 ER1E1 -> LOGICIN_B18 , 
  pip MACCSITE2_X6Y44 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod1<30>" , 
  outpin "Mmult_prod12" P13 ,
  inpin "reduce_xor_311_xo<0>315" D3 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y53 LOGICOUT7 -> SE2B0 , 
  pip INT_X7Y51 SL1E0 -> LOGICIN_B24 , 
  pip INT_X7Y52 SE2E0 -> SL1B0 , 
  pip MACCSITE2_X6Y52 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod1<31>" , 
  outpin "Mmult_prod12" P14 ,
  inpin "reduce_xor_311_xo<0>315" D5 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y53 LOGICOUT12 -> ER1B1 , 
  pip INT_X7Y51 SR1E2 -> LOGICIN_B26 , 
  pip INT_X7Y52 SL1E1 -> SR1B2 , 
  pip INT_X7Y53 ER1E1 -> SL1B1 , 
  pip MACCSITE2_X6Y52 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod1<32>" , 
  outpin "Mmult_prod12" P15 ,
  inpin "reduce_xor_311_xo<0>315" C2 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B15 -> XX_C2 , 
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y53 LOGICOUT10 -> EL1B0 , 
  pip INT_X7Y51 SS2E0 -> LOGICIN_B15 , 
  pip INT_X7Y53 EL1E0 -> SS2B0 , 
  pip MACCSITE2_X6Y52 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod1<33>" , 
  outpin "Mmult_prod12" P16 ,
  inpin "reduce_xor_311_xo<0>315" C1 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip INT_INTERFACE_X6Y53 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y51 SL1E2 -> ER1B3 , 
  pip INT_X6Y52 SR1E2 -> SL1B2 , 
  pip INT_X6Y53 LOGICOUT17 -> SR1B2 , 
  pip INT_X7Y51 ER1E3 -> LOGICIN_B14 , 
  pip MACCSITE2_X6Y52 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod1<34>" , 
  outpin "Mmult_prod13" P0 ,
  inpin "N6" B5 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X6Y56 LOGICOUT14 -> EL1B3 , 
  pip INT_X7Y56 EL1E3 -> LOGICIN_B61 , 
  pip INT_X7Y56 LOGICIN_B61 -> LOGICIN_B11 , 
  pip MACCSITE2_X6Y56 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod1<35>" , 
  outpin "Mmult_prod13" P1 ,
  inpin "N6" D2 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y56 LOGICOUT7 -> ER1B1 , 
  pip INT_X7Y56 ER1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y56 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod1<36>" , 
  outpin "Mmult_prod13" P2 ,
  inpin "N6" D4 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X6Y56 LOGICOUT0 -> NE4B0 , 
  pip INT_X7Y56 SL1E1 -> LOGICIN_B25 , 
  pip INT_X7Y57 SR1E1 -> SL1B1 , 
  pip INT_X7Y58 WR1E1 -> SR1B1 , 
  pip INT_X8Y58 NE4E0 -> WR1B1 , 
  pip MACCSITE2_X6Y56 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod1<37>" , 
  outpin "Mmult_prod13" P3 ,
  inpin "N6" D3 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X6Y56 LOGICOUT5 -> EL1B0 , 
  pip INT_X7Y56 EL1E0 -> LOGICIN_B24 , 
  pip MACCSITE2_X6Y56 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod1<38>" , 
  outpin "Mmult_prod13" P4 ,
  inpin "N6" D6 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y56 LOGICOUT22 -> SE2B1 , 
  pip INT_X7Y55 SE2E1 -> NR1B1 , 
  pip INT_X7Y56 LOGICIN_B13 -> LOGICIN_B27 , 
  pip INT_X7Y56 NR1E1 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y56 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod1<39>" , 
  outpin "Mmult_prod13" P5 ,
  inpin "N6" D5 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y55 SL1E1 -> ER1B2 , 
  pip INT_X6Y56 LOGICOUT15 -> SL1B1 , 
  pip INT_X7Y55 ER1E2 -> NR1B2 , 
  pip INT_X7Y56 NR1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y56 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod1<3>" , 
  outpin "Mmult_prod1" P3 ,
  inpin "reduce_xor_311_xo<0>126" A6 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X6Y44 LOGICOUT5 -> NR1B1 , 
  pip INT_X6Y45 NR1E1 -> EE2B1 , 
  pip INT_X7Y44 WL1E0 -> LOGICIN_B5 , 
  pip INT_X8Y44 SL1E1 -> WL1B0 , 
  pip INT_X8Y45 EE2E1 -> SL1B1 , 
  pip MACCSITE2_X6Y44 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod1<40>" , 
  outpin "Mmult_prod13" P6 ,
  inpin "N6" A1 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y56 LOGICOUT1 -> EL1B1 , 
  pip INT_X7Y56 EL1E1 -> LOGICIN_B0 , 
  pip MACCSITE2_X6Y56 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod1<41>" , 
  outpin "Mmult_prod13" P7 ,
  inpin "N6" A3 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y56 LOGICOUT18 -> ER1B3 , 
  pip INT_X7Y56 ER1E3 -> LOGICIN_B2 , 
  pip MACCSITE2_X6Y56 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod1<42>" , 
  outpin "Mmult_prod13" P8 ,
  inpin "N6" A6 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y55 SR1E3 -> ER1B0 , 
  pip INT_X6Y56 LOGICOUT20 -> SR1B3 , 
  pip INT_X7Y55 ER1E0 -> NR1B0 , 
  pip INT_X7Y56 NR1E0 -> LOGICIN_B5 , 
  pip MACCSITE2_X6Y56 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod1<43>" , 
  outpin "Mmult_prod13" P9 ,
  inpin "N6" C5 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y56 LOGICOUT4 -> EL1B2 , 
  pip INT_X7Y56 EL1E2 -> LOGICIN_B18 , 
  pip MACCSITE2_X6Y56 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod1<44>" , 
  outpin "Mmult_prod13" P10 ,
  inpin "N6" C2 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B15 -> XX_C2 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y56 LOGICOUT16 -> ER1B0 , 
  pip INT_X7Y56 ER1E0 -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y56 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod1<45>" , 
  outpin "Mmult_prod13" P11 ,
  inpin "N6" C4 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip INT_INTERFACE_X6Y56 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y56 LOGICOUT9 -> NE4B3 , 
  pip INT_X7Y56 SR1E0 -> LOGICIN_B17 , 
  pip INT_X7Y57 WR1E_S0 -> SR1B0 , 
  pip INT_X8Y58 NE4E3 -> WR1B0 , 
  pip MACCSITE2_X6Y56 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod1<46>" , 
  outpin "Mmult_prod13" P12 ,
  inpin "N6" C6 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y56 SR1E1 -> ER1B2 , 
  pip INT_X6Y57 LOGICOUT2 -> SR1B1 , 
  pip INT_X7Y56 ER1E2 -> LOGICIN_B19 , 
  pip MACCSITE2_X6Y56 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod1<47>" , 
  outpin "Mmult_prod13" P13 ,
  inpin "N6" C1 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y57 LOGICOUT7 -> EL1B3 , 
  pip INT_X7Y56 SL1E3 -> LOGICIN_B14 , 
  pip INT_X7Y57 EL1E3 -> SL1B3 , 
  pip MACCSITE2_X6Y56 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod1<48>" , 
  outpin "Mmult_prod13" P14 ,
  inpin "N6" C3 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y57 LOGICOUT12 -> SE2B0 , 
  pip INT_X7Y56 SE2E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X6Y56 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod1<49>" , 
  outpin "Mmult_prod13" P15 ,
  inpin "reduce_xor_311_xo<0>650" D3 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y45 SS4E1 -> SE4B1 , 
  pip INT_X6Y49 SS4E1 -> SS4B1 , 
  pip INT_X6Y53 SS4E1 -> SS4B1 , 
  pip INT_X6Y57 LOGICOUT10 -> SS4B1 , 
  pip INT_X8Y43 SE4E1 -> EL1B0 , 
  pip INT_X9Y42 SL1E0 -> LOGICIN_B24 , 
  pip INT_X9Y43 EL1E0 -> SL1B0 , 
  pip MACCSITE2_X6Y56 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod1<4>" , 
  outpin "Mmult_prod1" P4 ,
  inpin "reduce_xor_311_xo<0>126" A4 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y44 LOGICOUT22 -> ER1B2 , 
  pip INT_X7Y44 ER1E2 -> LOGICIN_B3 , 
  pip MACCSITE2_X6Y44 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod1<50>" , 
  outpin "Mmult_prod13" P16 ,
  inpin "reduce_xor_311_xo<0>650" D4 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y55 SS2E1 -> SE2B1 , 
  pip INT_X6Y57 LOGICOUT17 -> SS2B1 , 
  pip INT_X7Y46 SS4E1 -> SE4B1 , 
  pip INT_X7Y50 SS4E1 -> SS4B1 , 
  pip INT_X7Y54 SE2E1 -> SS4B1 , 
  pip INT_X9Y42 SS2E1 -> LOGICIN_B25 , 
  pip INT_X9Y44 SE4E1 -> SS2B1 , 
  pip MACCSITE2_X6Y56 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod1<51>" , 
  outpin "Mmult_prod13" P17 ,
  inpin "reduce_xor_311_xo<0>650" D2 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y57 LOGICOUT22 -> SE4B1 , 
  pip INT_X8Y43 SS4E1 -> SE2B1 , 
  pip INT_X8Y47 SS4E1 -> SS4B1 , 
  pip INT_X8Y51 SS4E1 -> SS4B1 , 
  pip INT_X8Y55 SE4E1 -> SS4B1 , 
  pip INT_X9Y42 SE2E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y56 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  ;
net "prod1<52>" , 
  outpin "Mmult_prod13" P18 ,
  inpin "reduce_xor_311_xo<0>650" D6 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y47 SS4E2 -> SE4B2 , 
  pip INT_X6Y51 SS4E2 -> SS4B2 , 
  pip INT_X6Y55 SS2E2 -> SS4B2 , 
  pip INT_X6Y57 LOGICOUT8 -> SS2B2 , 
  pip INT_X8Y42 SL1E2 -> ER1B3 , 
  pip INT_X8Y43 SS2E2 -> SL1B2 , 
  pip INT_X8Y45 SE4E2 -> SS2B2 , 
  pip INT_X9Y42 ER1E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X6Y56 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  ;
net "prod1<53>" , 
  outpin "Mmult_prod13" P19 ,
  inpin "reduce_xor_311_xo<0>650" D5 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X10Y43 SS2E2 -> SW2B2 , 
  pip INT_X10Y45 SS4E2 -> SS2B2 , 
  pip INT_X10Y49 SS4E2 -> SS4B2 , 
  pip INT_X10Y53 SE4E2 -> SS4B2 , 
  pip INT_X6Y57 LOGICOUT1 -> SE4B2 , 
  pip INT_X8Y55 SE4E2 -> SE4B2 , 
  pip INT_X9Y42 SW2E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y56 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  ;
net "prod1<54>" , 
  outpin "Mmult_prod13" P20 ,
  inpin "reduce_xor_311_xo<0>650" D1 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X6Y45 SS4E2 -> SE4B2 , 
  pip INT_X6Y49 SS4E2 -> SS4B2 , 
  pip INT_X6Y53 SS4E2 -> SS4B2 , 
  pip INT_X6Y57 LOGICOUT13 -> SS4B2 , 
  pip INT_X8Y43 SE4E2 -> SE2B2 , 
  pip INT_X9Y42 SE2E2 -> LOGICIN_B22 , 
  pip MACCSITE2_X6Y56 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  ;
net "prod1<55>" , 
  outpin "Mmult_prod13" P21 ,
  inpin "reduce_xor_311_xo<0>655" A1 ,
  pip CLEXL_X7Y57 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y57 LOGICOUT4 -> EL1B2 , 
  pip INT_X7Y57 EL1E2 -> LOGICIN_B29 , 
  pip MACCSITE2_X6Y56 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  ;
net "prod1<56>" , 
  outpin "Mmult_prod13" P22 ,
  inpin "reduce_xor_311_xo<0>655" A2 ,
  pip CLEXL_X7Y57 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y57 LOGICOUT16 -> ER1B0 , 
  pip INT_X7Y57 ER1E0 -> LOGICIN_B30 , 
  pip MACCSITE2_X6Y56 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  ;
net "prod1<57>" , 
  outpin "Mmult_prod13" P23 ,
  inpin "reduce_xor_311_xo<0>655" A5 ,
  pip CLEXL_X7Y57 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip INT_INTERFACE_X6Y57 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X6Y57 LOGICOUT11 -> SE2B3 , 
  pip INT_X7Y56 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X7Y56 SE2E3 -> LOGICIN_B28 , 
  pip INT_X7Y57 LOGICIN_N28 -> LOGICIN_B33 , 
  pip MACCSITE2_X6Y56 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  ;
net "prod1<58>" , 
  outpin "Mmult_prod13" P24 ,
  inpin "reduce_xor_311_xo<0>655" A4 ,
  pip CLEXL_X7Y57 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip INT_INTERFACE_X6Y58 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y57 SR1E1 -> ER1B2 , 
  pip INT_X6Y58 LOGICOUT7 -> SR1B1 , 
  pip INT_X7Y57 ER1E2 -> LOGICIN_B32 , 
  pip MACCSITE2_X6Y56 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  ;
net "prod1<59>" , 
  outpin "Mmult_prod13" P25 ,
  inpin "reduce_xor_311_xo<0>655" A3 ,
  pip CLEXL_X7Y57 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip INT_INTERFACE_X6Y58 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y58 LOGICOUT10 -> SE2B1 , 
  pip INT_X7Y57 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X7Y57 SE2E1 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y56 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  ;
net "prod1<5>" , 
  outpin "Mmult_prod1" P5 ,
  inpin "reduce_xor_311_xo<0>126" D3 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y44 LOGICOUT15 -> EL1B0 , 
  pip INT_X7Y44 EL1E0 -> LOGICIN_B24 , 
  pip MACCSITE2_X6Y44 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod1<60>" , 
  outpin "Mmult_prod13" P26 ,
  inpin "reduce_xor_311_xo<0>655" A6 ,
  pip CLEXL_X7Y57 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_INTERFACE_X6Y58 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y58 LOGICOUT17 -> EL1B0 , 
  pip INT_X7Y57 SL1E0 -> LOGICIN_B34 , 
  pip INT_X7Y58 EL1E0 -> SL1B0 , 
  pip MACCSITE2_X6Y56 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  ;
net "prod1<61>" , 
  outpin "Mmult_prod13" P27 ,
  inpin "reduce_xor_311_xo<0>650" C5 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip INT_INTERFACE_X6Y58 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y50 SS4E1 -> SE2B1 , 
  pip INT_X6Y54 SS4E1 -> SS4B1 , 
  pip INT_X6Y58 LOGICOUT22 -> SS4B1 , 
  pip INT_X7Y49 SE2E1 -> SE4B1 , 
  pip INT_X9Y42 FAN_B -> LOGICIN_B18 , 
  pip INT_X9Y42 SR1E2 -> FAN_B , 
  pip INT_X9Y43 SS4E1 -> SR1B2 , 
  pip INT_X9Y47 SE4E1 -> SS4B1 , 
  pip MACCSITE2_X6Y56 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  ;
net "prod1<62>" , 
  outpin "Mmult_prod13" P28 ,
  inpin "reduce_xor_311_xo<0>650" C3 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip INT_INTERFACE_X6Y58 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y46 SS4E2 -> SE4B2 , 
  pip INT_X6Y50 SS4E2 -> SS4B2 , 
  pip INT_X6Y54 SS4E2 -> SS4B2 , 
  pip INT_X6Y58 LOGICOUT8 -> SS4B2 , 
  pip INT_X8Y44 SE4E2 -> SE2B2 , 
  pip INT_X9Y42 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X9Y42 SL1E2 -> LOGICIN_B51 , 
  pip INT_X9Y43 SE2E2 -> SL1B2 , 
  pip MACCSITE2_X6Y56 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  ;
net "prod1<63>" , 
  outpin "Mmult_prod13" P29 ,
  inpin "reduce_xor_311_xo<0>650" C4 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip INT_INTERFACE_X6Y58 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y44 SS4E2 -> SE4B2 , 
  pip INT_X6Y48 SS4E2 -> SS4B2 , 
  pip INT_X6Y52 SS4E2 -> SS4B2 , 
  pip INT_X6Y56 SS2E2 -> SS4B2 , 
  pip INT_X6Y58 LOGICOUT1 -> SS2B2 , 
  pip INT_X8Y42 SE4E2 -> EL1B1 , 
  pip INT_X9Y42 EL1E1 -> LOGICIN_B17 , 
  pip MACCSITE2_X6Y56 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  ;
net "prod1<6>" , 
  outpin "Mmult_prod1" P6 ,
  inpin "reduce_xor_311_xo<0>126" D6 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y44 LOGICOUT1 -> ER1B3 , 
  pip INT_X7Y44 ER1E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X6Y44 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod1<7>" , 
  outpin "Mmult_prod1" P7 ,
  inpin "reduce_xor_311_xo<0>126" D1 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y44 LOGICOUT18 -> SE2B2 , 
  pip INT_X7Y43 SE2E2 -> NR1B2 , 
  pip INT_X7Y44 NR1E2 -> LOGICIN_B22 , 
  pip MACCSITE2_X6Y44 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod1<8>" , 
  outpin "Mmult_prod1" P8 ,
  inpin "reduce_xor_311_xo<0>126" D2 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y44 LOGICOUT20 -> EL1B1 , 
  pip INT_X7Y44 EL1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y44 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod1<9>" , 
  outpin "Mmult_prod1" P9 ,
  inpin "reduce_xor_311_xo<0>126" D5 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X6Y44 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y44 LOGICOUT4 -> EL1B2 , 
  pip INT_X7Y44 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y44 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod2<0>" , 
  outpin "Mmult_prod2" P0 ,
  inpin "reduce_xor_311_xo<0>126" D4 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X10Y40 NW4E0 -> NN2B0 , 
  pip INT_X10Y42 NN2E0 -> NW4B0 , 
  pip INT_X12Y38 NW4E0 -> NW4B0 , 
  pip INT_X14Y12 WW4E0 -> NN4B0 , 
  pip INT_X14Y16 NN4E0 -> NN4B0 , 
  pip INT_X14Y20 NN4E0 -> NN4B0 , 
  pip INT_X14Y24 NN4E0 -> NN4B0 , 
  pip INT_X14Y28 NN4E0 -> NN4B0 , 
  pip INT_X14Y32 NN4E0 -> NN4B0 , 
  pip INT_X14Y36 NN4E0 -> NW4B0 , 
  pip INT_X18Y12 LOGICOUT14 -> WW4B0 , 
  pip INT_X7Y44 WR1E1 -> LOGICIN_B25 , 
  pip INT_X8Y44 NW4E0 -> WR1B1 , 
  pip MACCSITE2_X18Y12 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod2<10>" , 
  outpin "Mmult_prod2" P10 ,
  inpin "reduce_xor_311_xo<0>25" A6 ,
  pip CLEXL_X17Y13 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X17Y13 WR1E0 -> LOGICIN_B5 , 
  pip INT_X18Y12 LOGICOUT16 -> NR1B3 , 
  pip INT_X18Y13 NR1E3 -> WR1B0 , 
  pip MACCSITE2_X18Y12 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod2<11>" , 
  outpin "Mmult_prod2" P11 ,
  inpin "reduce_xor_311_xo<0>25" A4 ,
  pip CLEXL_X17Y13 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X17Y13 FAN_B -> LOGICIN_B3 , 
  pip INT_X17Y13 NW2E3 -> FAN_B , 
  pip INT_X18Y12 LOGICOUT9 -> NW2B3 , 
  pip MACCSITE2_X18Y12 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod2<12>" , 
  outpin "Mmult_prod2" P12 ,
  inpin "reduce_xor_311_xo<0>25" A3 ,
  pip CLEXL_X17Y13 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X17Y13 WL1E3 -> LOGICIN_B2 , 
  pip INT_X18Y13 LOGICOUT2 -> WL1B3 , 
  pip MACCSITE2_X18Y12 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod2<13>" , 
  outpin "Mmult_prod2" P13 ,
  inpin "reduce_xor_311_xo<0>25" A5 ,
  pip CLEXL_X17Y13 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y13 WR1E1 -> LOGICIN_B4 , 
  pip INT_X18Y13 LOGICOUT7 -> WR1B1 , 
  pip MACCSITE2_X18Y12 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod2<14>" , 
  outpin "Mmult_prod2" P14 ,
  inpin "reduce_xor_311_xo<0>25" A1 ,
  pip CLEXL_X17Y13 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X17Y13 LOGICIN_B61 -> LOGICIN_B0 , 
  pip INT_X17Y13 NW2E_S0 -> LOGICIN_B61 , 
  pip INT_X18Y13 LOGICOUT12 -> NW2B0 , 
  pip MACCSITE2_X18Y12 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod2<15>" , 
  outpin "Mmult_prod2" P15 ,
  inpin "reduce_xor_311_xo<0>25" A2 ,
  pip CLEXL_X17Y13 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X17Y13 WR1E2 -> LOGICIN_B1 , 
  pip INT_X18Y13 LOGICOUT10 -> WR1B2 , 
  pip MACCSITE2_X18Y12 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod2<16>" , 
  outpin "Mmult_prod2" P16 ,
  inpin "reduce_xor_311_xo<0>9" B1 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B37 -> L_B1 , 
  pip INT_INTERFACE_X18Y13 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X17Y23 WL1E3 -> LOGICIN_B37 , 
  pip INT_X18Y13 LOGICOUT17 -> NN4B1 , 
  pip INT_X18Y17 NN4E1 -> NN4B1 , 
  pip INT_X18Y21 NN4E1 -> NE2B1 , 
  pip INT_X18Y23 NW2E1 -> WL1B3 , 
  pip INT_X19Y22 NE2E1 -> NW2B1 , 
  pip MACCSITE2_X18Y12 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod2<17>" , 
  outpin "Mmult_prod22" P0 ,
  inpin "reduce_xor_311_xo<0>315" C3 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X11Y21 WW4E0 -> NW4B0 , 
  pip INT_X15Y21 WW2E_N3 -> WW4B0 , 
  pip INT_X17Y20 NW2E_S0 -> WW2B3 , 
  pip INT_X18Y20 LOGICOUT14 -> NW2B0 , 
  pip INT_X7Y41 NW4E0 -> NN4B0 , 
  pip INT_X7Y45 NN4E0 -> NN4B0 , 
  pip INT_X7Y49 NN4E0 -> NN2B0 , 
  pip INT_X7Y51 NN2E0 -> LOGICIN_B16 , 
  pip INT_X9Y23 NW4E0 -> NN4B0 , 
  pip INT_X9Y27 NN4E0 -> NN4B0 , 
  pip INT_X9Y31 NN4E0 -> NN4B0 , 
  pip INT_X9Y35 NN4E0 -> NN4B0 , 
  pip INT_X9Y39 NN4E0 -> NW4B0 , 
  pip MACCSITE2_X18Y20 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod2<18>" , 
  outpin "Mmult_prod22" P1 ,
  inpin "reduce_xor_311_xo<0>315" C6 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X10Y22 WW4E0 -> NN4B0 , 
  pip INT_X10Y26 NN4E0 -> NN4B0 , 
  pip INT_X10Y30 NN4E0 -> NN4B0 , 
  pip INT_X10Y34 NN4E0 -> NN4B0 , 
  pip INT_X10Y38 NN4E0 -> NN4B0 , 
  pip INT_X10Y42 NN4E0 -> NN4B0 , 
  pip INT_X10Y46 NN4E0 -> NN4B0 , 
  pip INT_X10Y50 NN4E0 -> NW4B0 , 
  pip INT_X14Y22 WW4E0 -> WW4B0 , 
  pip INT_X18Y20 LOGICOUT7 -> NN2B0 , 
  pip INT_X18Y22 NN2E0 -> WW4B0 , 
  pip INT_X7Y51 WL1E2 -> LOGICIN_B19 , 
  pip INT_X8Y51 NW4E_S0 -> WL1B2 , 
  pip MACCSITE2_X18Y20 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod2<19>" , 
  outpin "Mmult_prod22" P2 ,
  inpin "reduce_xor_311_xo<0>315" C5 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X10Y20 WW4E1 -> NW4B1 , 
  pip INT_X14Y20 WW2E0 -> WW4B1 , 
  pip INT_X16Y20 WW2E0 -> WW2B0 , 
  pip INT_X18Y20 LOGICOUT0 -> WW2B0 , 
  pip INT_X7Y51 WR1E2 -> LOGICIN_B18 , 
  pip INT_X8Y22 NW4E1 -> NN4B1 , 
  pip INT_X8Y26 NN4E1 -> NN4B1 , 
  pip INT_X8Y30 NN4E1 -> NN4B1 , 
  pip INT_X8Y34 NN4E1 -> NN4B1 , 
  pip INT_X8Y38 NN4E1 -> NN4B1 , 
  pip INT_X8Y42 NN4E1 -> NN4B1 , 
  pip INT_X8Y46 NN4E1 -> NN4B1 , 
  pip INT_X8Y50 NN4E1 -> NR1B1 , 
  pip INT_X8Y51 NR1E1 -> WR1B2 , 
  pip MACCSITE2_X18Y20 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod2<1>" , 
  outpin "Mmult_prod2" P1 ,
  inpin "reduce_xor_311_xo<0>9" B3 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y14 NW2E3 -> NN4B3 , 
  pip INT_X17Y18 NN4E3 -> NN4B3 , 
  pip INT_X17Y22 NN4E3 -> NR1B3 , 
  pip INT_X17Y23 NR1E3 -> LOGICIN_B39 , 
  pip INT_X18Y12 LOGICOUT7 -> NL1B3 , 
  pip INT_X18Y13 NL1E3 -> NW2B3 , 
  pip MACCSITE2_X18Y12 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod2<20>" , 
  outpin "Mmult_prod22" P3 ,
  inpin "reduce_xor_311_xo<0>315" C4 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X10Y32 NW4E1 -> NN4B1 , 
  pip INT_X10Y36 NN4E1 -> NW4B1 , 
  pip INT_X12Y30 NW4E1 -> NW4B1 , 
  pip INT_X14Y24 NW4E1 -> NN4B1 , 
  pip INT_X14Y28 NN4E1 -> NW4B1 , 
  pip INT_X16Y22 NW4E1 -> NW4B1 , 
  pip INT_X18Y20 LOGICOUT5 -> NW4B1 , 
  pip INT_X6Y42 NW4E1 -> NE4B1 , 
  pip INT_X7Y51 NW2E1 -> LOGICIN_B17 , 
  pip INT_X8Y38 NW4E1 -> NN2B1 , 
  pip INT_X8Y40 NN2E1 -> NW4B1 , 
  pip INT_X8Y44 NE4E1 -> NN4B1 , 
  pip INT_X8Y48 NN4E1 -> NN2B1 , 
  pip INT_X8Y50 NN2E1 -> NW2B1 , 
  pip MACCSITE2_X18Y20 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod2<21>" , 
  outpin "Mmult_prod22" P4 ,
  inpin "reduce_xor_311_xo<0>368" A4 ,
  pip CLEXL_X17Y20 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y20 WR1E2 -> LOGICIN_B3 , 
  pip INT_X18Y20 LOGICOUT22 -> WR1B2 , 
  pip MACCSITE2_X18Y20 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod2<22>" , 
  outpin "Mmult_prod22" P5 ,
  inpin "reduce_xor_311_xo<0>368" A6 ,
  pip CLEXL_X17Y20 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X17Y20 WL1E0 -> LOGICIN_B5 , 
  pip INT_X18Y20 LOGICOUT15 -> WL1B0 , 
  pip MACCSITE2_X18Y20 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod2<23>" , 
  outpin "Mmult_prod22" P6 ,
  inpin "reduce_xor_311_xo<0>368" A5 ,
  pip CLEXL_X17Y20 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y20 FAN_B -> LOGICIN_B4 , 
  pip INT_X17Y20 SR1E2 -> FAN_B , 
  pip INT_X17Y21 WR1E2 -> SR1B2 , 
  pip INT_X18Y20 LOGICOUT1 -> NL1B1 , 
  pip INT_X18Y21 NL1E1 -> WR1B2 , 
  pip MACCSITE2_X18Y20 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod2<24>" , 
  outpin "Mmult_prod22" P7 ,
  inpin "reduce_xor_311_xo<0>368" A3 ,
  pip CLEXL_X17Y20 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X17Y20 WR1E3 -> LOGICIN_B2 , 
  pip INT_X18Y20 LOGICOUT18 -> WR1B3 , 
  pip MACCSITE2_X18Y20 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod2<25>" , 
  outpin "Mmult_prod22" P8 ,
  inpin "reduce_xor_311_xo<0>368" A1 ,
  pip CLEXL_X17Y20 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X17Y20 WL1E1 -> LOGICIN_B0 , 
  pip INT_X18Y20 LOGICOUT20 -> WL1B1 , 
  pip MACCSITE2_X18Y20 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod2<26>" , 
  outpin "Mmult_prod22" P9 ,
  inpin "reduce_xor_311_xo<0>368" A2 ,
  pip CLEXL_X17Y20 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X17Y20 WL1E2 -> LOGICIN_B1 , 
  pip INT_X18Y20 LOGICOUT4 -> WL1B2 , 
  pip MACCSITE2_X18Y20 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod2<27>" , 
  outpin "Mmult_prod22" P10 ,
  inpin "reduce_xor_311_xo<0>345" B4 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X17Y21 NW2E3 -> NN4B3 , 
  pip INT_X17Y25 NN4E3 -> NN4B3 , 
  pip INT_X17Y29 NN4E3 -> NN4B3 , 
  pip INT_X17Y33 NN4E3 -> NN4B3 , 
  pip INT_X17Y37 NN4E3 -> NN4B3 , 
  pip INT_X17Y41 NN4E3 -> NN4B3 , 
  pip INT_X17Y45 NN4E3 -> NN4B3 , 
  pip INT_X17Y49 NN4E3 -> NN2B3 , 
  pip INT_X17Y51 NN2E3 -> NL1B2 , 
  pip INT_X17Y52 NL1E2 -> LOGICIN_B40 , 
  pip INT_X18Y20 LOGICOUT16 -> NW2B3 , 
  pip MACCSITE2_X18Y20 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod2<28>" , 
  outpin "Mmult_prod22" P11 ,
  inpin "reduce_xor_311_xo<0>345" B6 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip INT_INTERFACE_X18Y20 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X17Y52 WR1E0 -> LOGICIN_B42 , 
  pip INT_X18Y20 LOGICOUT9 -> NN4B3 , 
  pip INT_X18Y24 NN4E3 -> NN4B3 , 
  pip INT_X18Y28 NN4E3 -> NN4B3 , 
  pip INT_X18Y32 NN4E3 -> NN4B3 , 
  pip INT_X18Y36 NN4E3 -> NN4B3 , 
  pip INT_X18Y40 NN4E3 -> NN4B3 , 
  pip INT_X18Y44 NN4E3 -> NN4B3 , 
  pip INT_X18Y48 NN4E3 -> NN4B3 , 
  pip INT_X18Y52 NN4E3 -> WR1B0 , 
  pip MACCSITE2_X18Y20 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod2<29>" , 
  outpin "Mmult_prod22" P12 ,
  inpin "reduce_xor_311_xo<0>345" B1 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B37 -> L_B1 , 
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X17Y50 NW2E0 -> NL1B3 , 
  pip INT_X17Y51 NL1E3 -> NR1B3 , 
  pip INT_X17Y52 NR1E3 -> LOGICIN_B37 , 
  pip INT_X18Y21 LOGICOUT2 -> NN4B0 , 
  pip INT_X18Y25 NN4E0 -> NN4B0 , 
  pip INT_X18Y29 NN4E0 -> NN4B0 , 
  pip INT_X18Y33 NN4E0 -> NN4B0 , 
  pip INT_X18Y37 NN4E0 -> NN4B0 , 
  pip INT_X18Y41 NN4E0 -> NN4B0 , 
  pip INT_X18Y45 NN4E0 -> NN4B0 , 
  pip INT_X18Y49 NN4E0 -> NW2B0 , 
  pip MACCSITE2_X18Y20 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod2<2>" , 
  outpin "Mmult_prod2" P2 ,
  inpin "reduce_xor_311_xo<0>9" B2 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X16Y14 NW4E0 -> NN4B0 , 
  pip INT_X16Y18 NN4E0 -> NN4B0 , 
  pip INT_X16Y22 NN4E0 -> NE2B0 , 
  pip INT_X17Y23 NE2E0 -> LOGICIN_B38 , 
  pip INT_X18Y12 LOGICOUT0 -> NW4B0 , 
  pip MACCSITE2_X18Y12 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod2<30>" , 
  outpin "Mmult_prod22" P13 ,
  inpin "reduce_xor_311_xo<0>345" B2 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X16Y49 NW4E0 -> NN2B0 , 
  pip INT_X16Y51 NN2E0 -> NE2B0 , 
  pip INT_X17Y52 NE2E0 -> LOGICIN_B38 , 
  pip INT_X18Y21 LOGICOUT7 -> NN2B0 , 
  pip INT_X18Y23 NN2E0 -> NN4B0 , 
  pip INT_X18Y27 NN4E0 -> NN4B0 , 
  pip INT_X18Y31 NN4E0 -> NN4B0 , 
  pip INT_X18Y35 NN4E0 -> NN4B0 , 
  pip INT_X18Y39 NN4E0 -> NN4B0 , 
  pip INT_X18Y43 NN4E0 -> NN4B0 , 
  pip INT_X18Y47 NN4E0 -> NW4B0 , 
  pip MACCSITE2_X18Y20 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod2<31>" , 
  outpin "Mmult_prod22" P14 ,
  inpin "reduce_xor_311_xo<0>345" B3 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X16Y21 WW2E0 -> NN2B1 , 
  pip INT_X16Y23 NN2E1 -> NN4B1 , 
  pip INT_X16Y27 NN4E1 -> NN4B1 , 
  pip INT_X16Y31 NN4E1 -> NN4B1 , 
  pip INT_X16Y35 NN4E1 -> NN4B1 , 
  pip INT_X16Y39 NN4E1 -> NN4B1 , 
  pip INT_X16Y43 NN4E1 -> NN4B1 , 
  pip INT_X16Y47 NN4E1 -> NN4B1 , 
  pip INT_X16Y51 NN4E1 -> NL1B0 , 
  pip INT_X16Y52 NL1E0 -> EL1B3 , 
  pip INT_X17Y52 EL1E3 -> LOGICIN_B39 , 
  pip INT_X18Y21 LOGICOUT12 -> WW2B0 , 
  pip MACCSITE2_X18Y20 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod2<32>" , 
  outpin "Mmult_prod22" P15 ,
  inpin "reduce_xor_311_xo<0>345" B5 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X17Y42 NW2E1 -> NN4B1 , 
  pip INT_X17Y46 NN4E1 -> NN4B1 , 
  pip INT_X17Y50 NN4E1 -> NN2B1 , 
  pip INT_X17Y52 NN2E1 -> LOGICIN_B41 , 
  pip INT_X18Y21 LOGICOUT10 -> NN4B1 , 
  pip INT_X18Y25 NN4E1 -> NN4B1 , 
  pip INT_X18Y29 NN4E1 -> NN4B1 , 
  pip INT_X18Y33 NN4E1 -> NN4B1 , 
  pip INT_X18Y37 NN4E1 -> NN4B1 , 
  pip INT_X18Y41 NN4E1 -> NW2B1 , 
  pip MACCSITE2_X18Y20 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod2<33>" , 
  outpin "Mmult_prod22" P16 ,
  inpin "reduce_xor_311_xo<0>345" D4 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip INT_INTERFACE_X18Y21 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X17Y52 NW2E1 -> LOGICIN_B57 , 
  pip INT_X18Y21 LOGICOUT17 -> NN2B1 , 
  pip INT_X18Y23 NN2E1 -> NN4B1 , 
  pip INT_X18Y27 NN4E1 -> NN4B1 , 
  pip INT_X18Y31 NN4E1 -> NN4B1 , 
  pip INT_X18Y35 NN4E1 -> NN4B1 , 
  pip INT_X18Y39 NN4E1 -> NN4B1 , 
  pip INT_X18Y43 NN4E1 -> NN4B1 , 
  pip INT_X18Y47 NN4E1 -> NN4B1 , 
  pip INT_X18Y51 NN4E1 -> NW2B1 , 
  pip MACCSITE2_X18Y20 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod2<34>" , 
  outpin "Mmult_prod23" P0 ,
  inpin "reduce_xor_311_xo<0>650" C6 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X10Y31 WR1E1 -> NN2B1 , 
  pip INT_X10Y33 NN2E1 -> NN4B1 , 
  pip INT_X10Y37 NN4E1 -> NN4B1 , 
  pip INT_X10Y41 NN4E1 -> NW2B1 , 
  pip INT_X11Y31 NW4E0 -> WR1B1 , 
  pip INT_X13Y29 NW2E0 -> NW4B0 , 
  pip INT_X14Y28 NW4E0 -> NW2B0 , 
  pip INT_X16Y26 NW4E0 -> NW4B0 , 
  pip INT_X18Y24 LOGICOUT14 -> NW4B0 , 
  pip INT_X9Y42 LOGICIN_B43 -> LOGICIN_B19 , 
  pip INT_X9Y42 NW2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X18Y24 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod2<35>" , 
  outpin "Mmult_prod23" P1 ,
  inpin "reduce_xor_311_xo<0>650" B1 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X10Y28 WW4E0 -> NW2B0 , 
  pip INT_X14Y28 WW4E0 -> WW4B0 , 
  pip INT_X18Y24 LOGICOUT7 -> NN4B0 , 
  pip INT_X18Y28 NN4E0 -> WW4B0 , 
  pip INT_X9Y29 NW2E0 -> NN4B0 , 
  pip INT_X9Y33 NN4E0 -> NN4B0 , 
  pip INT_X9Y37 NN4E0 -> NN4B0 , 
  pip INT_X9Y41 NN4E0 -> NR1B0 , 
  pip INT_X9Y42 NR1E0 -> LOGICIN_B7 , 
  pip MACCSITE2_X18Y24 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod2<36>" , 
  outpin "Mmult_prod23" P2 ,
  inpin "reduce_xor_311_xo<0>650" B2 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X10Y24 WW4E0 -> NN4B0 , 
  pip INT_X10Y28 NN4E0 -> NN4B0 , 
  pip INT_X10Y32 NN4E0 -> NN4B0 , 
  pip INT_X10Y36 NN4E0 -> NN4B0 , 
  pip INT_X10Y40 NN4E0 -> NW2B0 , 
  pip INT_X14Y24 WW4E0 -> WW4B0 , 
  pip INT_X18Y24 LOGICOUT0 -> WW4B0 , 
  pip INT_X9Y41 NW2E0 -> NL1B3 , 
  pip INT_X9Y42 NL1E3 -> LOGICIN_B8 , 
  pip MACCSITE2_X18Y24 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod2<37>" , 
  outpin "Mmult_prod23" P3 ,
  inpin "reduce_xor_311_xo<0>650" B4 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X10Y36 WW4E1 -> WL1B3 , 
  pip INT_X14Y28 NW4E1 -> NN4B1 , 
  pip INT_X14Y32 NN4E1 -> NN4B1 , 
  pip INT_X14Y36 NN4E1 -> WW4B1 , 
  pip INT_X16Y26 NW4E1 -> NW4B1 , 
  pip INT_X18Y24 LOGICOUT5 -> NW4B1 , 
  pip INT_X8Y38 NW2E0 -> NN4B0 , 
  pip INT_X8Y42 NN4E0 -> EL1B3 , 
  pip INT_X9Y37 WL1E_N3 -> NW2B0 , 
  pip INT_X9Y42 EL1E3 -> LOGICIN_B10 , 
  pip MACCSITE2_X18Y24 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod2<38>" , 
  outpin "Mmult_prod23" P4 ,
  inpin "reduce_xor_311_xo<0>650" B3 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X10Y40 NW4E1 -> WL1B3 , 
  pip INT_X12Y26 NW4E1 -> NN4B1 , 
  pip INT_X12Y30 NN4E1 -> NN4B1 , 
  pip INT_X12Y34 NN4E1 -> NN4B1 , 
  pip INT_X12Y38 NN4E1 -> NW4B1 , 
  pip INT_X14Y24 WW4E1 -> NW4B1 , 
  pip INT_X18Y24 LOGICOUT22 -> WW4B1 , 
  pip INT_X9Y41 WL1E_N3 -> NN2B0 , 
  pip INT_X9Y42 NN2E_S0 -> LOGICIN_B9 , 
  pip MACCSITE2_X18Y24 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod2<39>" , 
  outpin "Mmult_prod23" P5 ,
  inpin "reduce_xor_311_xo<0>650" B6 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X10Y42 WL1E_N3 -> WR1B1 , 
  pip INT_X11Y41 WW2E0 -> WL1B3 , 
  pip INT_X13Y41 NW2E1 -> WW2B0 , 
  pip INT_X14Y36 NW4E1 -> NN4B1 , 
  pip INT_X14Y40 NN4E1 -> NW2B1 , 
  pip INT_X16Y34 NW4E1 -> NW4B1 , 
  pip INT_X18Y24 LOGICOUT15 -> NN4B1 , 
  pip INT_X18Y28 NN4E1 -> NN4B1 , 
  pip INT_X18Y32 NN4E1 -> NW4B1 , 
  pip INT_X9Y42 WR1E1 -> LOGICIN_B12 , 
  pip MACCSITE2_X18Y24 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod2<3>" , 
  outpin "Mmult_prod2" P3 ,
  inpin "reduce_xor_311_xo<0>9" B4 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X17Y23 LOGICIN_B43 -> LOGICIN_B40 , 
  pip INT_X17Y23 NW2E1 -> LOGICIN_B43 , 
  pip INT_X18Y12 LOGICOUT5 -> NN2B1 , 
  pip INT_X18Y14 NN2E1 -> NN4B1 , 
  pip INT_X18Y18 NN4E1 -> NN4B1 , 
  pip INT_X18Y22 NN4E1 -> NW2B1 , 
  pip MACCSITE2_X18Y12 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod2<40>" , 
  outpin "Mmult_prod23" P6 ,
  inpin "reduce_xor_311_xo<0>650" B5 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X10Y24 WW4E2 -> NN2B2 , 
  pip INT_X10Y26 NN2E2 -> NN2B2 , 
  pip INT_X10Y28 NN2E2 -> NN2B2 , 
  pip INT_X10Y30 NN2E2 -> NN2B2 , 
  pip INT_X10Y32 NN2E2 -> NN2B2 , 
  pip INT_X10Y34 NN2E2 -> NN4B2 , 
  pip INT_X10Y38 NN4E2 -> NR1B2 , 
  pip INT_X10Y39 NR1E2 -> NN2B2 , 
  pip INT_X10Y41 NN2E2 -> NW2B2 , 
  pip INT_X14Y24 WW4E2 -> WW4B2 , 
  pip INT_X18Y24 LOGICOUT1 -> WW4B2 , 
  pip INT_X9Y42 NW2E2 -> LOGICIN_B11 , 
  pip MACCSITE2_X18Y24 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod2<41>" , 
  outpin "Mmult_prod23" P7 ,
  inpin "reduce_xor_311_xo<0>650" A4 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X10Y28 WW4E2 -> NN4B2 , 
  pip INT_X10Y32 NN4E2 -> NN4B2 , 
  pip INT_X10Y36 NN4E2 -> NW2B2 , 
  pip INT_X14Y28 WW4E2 -> WW4B2 , 
  pip INT_X18Y24 LOGICOUT18 -> NN4B2 , 
  pip INT_X18Y28 NN4E2 -> WW4B2 , 
  pip INT_X9Y37 NW2E2 -> NN4B2 , 
  pip INT_X9Y41 NN4E2 -> NR1B2 , 
  pip INT_X9Y42 NR1E2 -> LOGICIN_B3 , 
  pip MACCSITE2_X18Y24 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod2<42>" , 
  outpin "Mmult_prod23" P8 ,
  inpin "reduce_xor_311_xo<0>650" A6 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X10Y42 NW4E2 -> WL1B0 , 
  pip INT_X12Y38 NW4E2 -> NN2B2 , 
  pip INT_X12Y40 NN2E2 -> NW4B2 , 
  pip INT_X14Y28 NW4E2 -> NN4B2 , 
  pip INT_X14Y32 NN4E2 -> NN4B2 , 
  pip INT_X14Y36 NN4E2 -> NW4B2 , 
  pip INT_X16Y26 NW4E2 -> NW4B2 , 
  pip INT_X18Y24 LOGICOUT20 -> NW4B2 , 
  pip INT_X9Y42 WL1E0 -> LOGICIN_B5 , 
  pip MACCSITE2_X18Y24 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod2<43>" , 
  outpin "Mmult_prod23" P9 ,
  inpin "reduce_xor_311_xo<0>714" D1 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X17Y25 NW2E3 -> NL1B2 , 
  pip INT_X17Y26 NL1E2 -> LOGICIN_B54 , 
  pip INT_X18Y24 LOGICOUT4 -> NW2B3 , 
  pip MACCSITE2_X18Y24 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod2<44>" , 
  outpin "Mmult_prod23" P10 ,
  inpin "reduce_xor_311_xo<0>714" D2 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B55 -> L_D2 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X17Y24 WL1E2 -> NL1B2 , 
  pip INT_X17Y25 NL1E2 -> NR1B2 , 
  pip INT_X17Y26 NR1E2 -> LOGICIN_B55 , 
  pip INT_X18Y24 LOGICOUT16 -> WL1B2 , 
  pip MACCSITE2_X18Y24 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod2<45>" , 
  outpin "Mmult_prod23" P11 ,
  inpin "reduce_xor_311_xo<0>714" D6 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_INTERFACE_X18Y24 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X17Y24 WR1E0 -> NL1B3 , 
  pip INT_X17Y25 NL1E3 -> NR1B3 , 
  pip INT_X17Y26 NR1E3 -> LOGICIN_B59 , 
  pip INT_X18Y24 LOGICOUT9 -> WR1B0 , 
  pip MACCSITE2_X18Y24 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod2<46>" , 
  outpin "Mmult_prod23" P12 ,
  inpin "reduce_xor_311_xo<0>714" D5 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X17Y26 LOGICIN_B6 -> LOGICIN_B58 , 
  pip INT_X17Y26 NW2E0 -> LOGICIN_B6 , 
  pip INT_X18Y25 LOGICOUT2 -> NW2B0 , 
  pip MACCSITE2_X18Y24 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod2<47>" , 
  outpin "Mmult_prod23" P13 ,
  inpin "reduce_xor_311_xo<0>714" D3 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y26 WL1E_N3 -> LOGICIN_B56 , 
  pip INT_X18Y25 LOGICOUT7 -> WL1B3 , 
  pip MACCSITE2_X18Y24 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod2<48>" , 
  outpin "Mmult_prod23" P14 ,
  inpin "reduce_xor_311_xo<0>714" D4 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X17Y24 WL1E0 -> NN2B1 , 
  pip INT_X17Y26 NN2E1 -> LOGICIN_B57 , 
  pip INT_X18Y24 SR1E1 -> WL1B0 , 
  pip INT_X18Y25 LOGICOUT12 -> SR1B1 , 
  pip MACCSITE2_X18Y24 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod2<49>" , 
  outpin "Mmult_prod23" P15 ,
  inpin "reduce_xor_311_xo<0>714" B6 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X17Y25 WL1E0 -> NL1B0 , 
  pip INT_X17Y26 NL1E0 -> LOGICIN_B42 , 
  pip INT_X18Y25 LOGICOUT10 -> WL1B0 , 
  pip MACCSITE2_X18Y24 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod2<4>" , 
  outpin "Mmult_prod2" P4 ,
  inpin "reduce_xor_311_xo<0>9" B6 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y21 NW2E1 -> NL1B0 , 
  pip INT_X17Y22 NL1E0 -> NR1B0 , 
  pip INT_X17Y23 NR1E0 -> LOGICIN_B42 , 
  pip INT_X18Y12 LOGICOUT22 -> NN4B1 , 
  pip INT_X18Y16 NN4E1 -> NN4B1 , 
  pip INT_X18Y20 NN4E1 -> NW2B1 , 
  pip MACCSITE2_X18Y12 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod2<50>" , 
  outpin "Mmult_prod23" P16 ,
  inpin "reduce_xor_311_xo<0>714" B2 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X17Y26 NW2E1 -> LOGICIN_B38 , 
  pip INT_X18Y25 LOGICOUT17 -> NW2B1 , 
  pip MACCSITE2_X18Y24 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod2<51>" , 
  outpin "Mmult_prod23" P17 ,
  inpin "reduce_xor_311_xo<0>714" B5 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y25 WR1E2 -> NL1B1 , 
  pip INT_X17Y26 NL1E1 -> LOGICIN_B41 , 
  pip INT_X18Y25 LOGICOUT22 -> WR1B2 , 
  pip MACCSITE2_X18Y24 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  ;
net "prod2<52>" , 
  outpin "Mmult_prod23" P18 ,
  inpin "reduce_xor_311_xo<0>714" B4 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X17Y26 NW2E2 -> LOGICIN_B40 , 
  pip INT_X18Y25 LOGICOUT8 -> NW2B2 , 
  pip MACCSITE2_X18Y24 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  ;
net "prod2<53>" , 
  outpin "Mmult_prod23" P19 ,
  inpin "reduce_xor_311_xo<0>714" B3 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y25 WW2E_N3 -> NL1B3 , 
  pip INT_X17Y26 NL1E3 -> LOGICIN_B39 , 
  pip INT_X18Y25 LOGICOUT1 -> ER1B3 , 
  pip INT_X19Y24 SL1E3 -> WW2B3 , 
  pip INT_X19Y25 ER1E3 -> SL1B3 , 
  pip MACCSITE2_X18Y24 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  ;
net "prod2<54>" , 
  outpin "Mmult_prod23" P20 ,
  inpin "reduce_xor_311_xo<0>714" B1 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B37 -> L_B1 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X17Y26 WR1E3 -> LOGICIN_B37 , 
  pip INT_X18Y25 LOGICOUT13 -> NR1B2 , 
  pip INT_X18Y26 NR1E2 -> WR1B3 , 
  pip MACCSITE2_X18Y24 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  ;
net "prod2<55>" , 
  outpin "Mmult_prod23" P21 ,
  inpin "reduce_xor_311_xo<0>691" D5 ,
  pip CLEXL_X17Y25 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X17Y25 WL1E2 -> LOGICIN_B26 , 
  pip INT_X18Y25 LOGICOUT4 -> WL1B2 , 
  pip MACCSITE2_X18Y24 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  ;
net "prod2<56>" , 
  outpin "Mmult_prod23" P22 ,
  inpin "reduce_xor_311_xo<0>691" D6 ,
  pip CLEXL_X17Y25 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X17Y25 SR1E3 -> LOGICIN_B27 , 
  pip INT_X17Y26 NW2E3 -> SR1B3 , 
  pip INT_X18Y25 LOGICOUT16 -> NW2B3 , 
  pip MACCSITE2_X18Y24 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  ;
net "prod2<57>" , 
  outpin "Mmult_prod23" P23 ,
  inpin "reduce_xor_311_xo<0>691" D3 ,
  pip CLEXL_X17Y25 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X18Y25 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X17Y25 WR1E0 -> LOGICIN_B24 , 
  pip INT_X18Y25 LOGICOUT11 -> WR1B0 , 
  pip MACCSITE2_X18Y24 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  ;
net "prod2<58>" , 
  outpin "Mmult_prod23" P24 ,
  inpin "reduce_xor_311_xo<0>691" D4 ,
  pip CLEXL_X17Y25 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X18Y26 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y25 SR1E1 -> LOGICIN_B25 , 
  pip INT_X17Y26 WR1E1 -> SR1B1 , 
  pip INT_X18Y26 LOGICOUT7 -> WR1B1 , 
  pip MACCSITE2_X18Y24 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  ;
net "prod2<59>" , 
  outpin "Mmult_prod23" P25 ,
  inpin "reduce_xor_311_xo<0>714" C5 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip INT_INTERFACE_X18Y26 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X17Y26 WR1E2 -> LOGICIN_B49 , 
  pip INT_X18Y26 LOGICOUT10 -> WR1B2 , 
  pip MACCSITE2_X18Y24 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  ;
net "prod2<5>" , 
  outpin "Mmult_prod2" P5 ,
  inpin "reduce_xor_311_xo<0>9" B5 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X17Y13 NW2E1 -> NN4B1 , 
  pip INT_X17Y17 NN4E1 -> NN4B1 , 
  pip INT_X17Y21 NN4E1 -> NN2B1 , 
  pip INT_X17Y23 NN2E1 -> LOGICIN_B41 , 
  pip INT_X18Y12 LOGICOUT15 -> NW2B1 , 
  pip MACCSITE2_X18Y12 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod2<60>" , 
  outpin "Mmult_prod23" P26 ,
  inpin "reduce_xor_311_xo<0>714" C1 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B45 -> L_C1 , 
  pip INT_INTERFACE_X18Y26 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X17Y26 WL1E0 -> LOGICIN_B45 , 
  pip INT_X18Y26 LOGICOUT17 -> WL1B0 , 
  pip MACCSITE2_X18Y24 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  ;
net "prod2<61>" , 
  outpin "Mmult_prod23" P27 ,
  inpin "reduce_xor_311_xo<0>714" C3 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip INT_INTERFACE_X18Y26 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y26 SR1E0 -> LOGICIN_B47 , 
  pip INT_X17Y27 NW2E_S0 -> SR1B0 , 
  pip INT_X18Y26 LOGICOUT22 -> NL1B0 , 
  pip INT_X18Y27 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X18Y24 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  ;
net "prod2<62>" , 
  outpin "Mmult_prod23" P28 ,
  inpin "reduce_xor_311_xo<0>714" C4 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip INT_INTERFACE_X18Y26 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X17Y26 WL1E1 -> LOGICIN_B48 , 
  pip INT_X18Y26 LOGICOUT8 -> WL1B1 , 
  pip MACCSITE2_X18Y24 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  ;
net "prod2<63>" , 
  outpin "Mmult_prod23" P29 ,
  inpin "reduce_xor_311_xo<0>714" C2 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B46 -> L_C2 , 
  pip INT_INTERFACE_X18Y26 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y26 SR1E2 -> LOGICIN_B46 , 
  pip INT_X17Y27 NW2E2 -> SR1B2 , 
  pip INT_X18Y26 LOGICOUT1 -> NW2B2 , 
  pip MACCSITE2_X18Y24 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  ;
net "prod2<6>" , 
  outpin "Mmult_prod2" P6 ,
  inpin "reduce_xor_311_xo<0>9" C6 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y23 WR1E3 -> LOGICIN_B50 , 
  pip INT_X18Y12 LOGICOUT1 -> NN2B2 , 
  pip INT_X18Y14 NN2E2 -> NN4B2 , 
  pip INT_X18Y18 NN4E2 -> NN4B2 , 
  pip INT_X18Y22 NN4E2 -> NR1B2 , 
  pip INT_X18Y23 NR1E2 -> WR1B3 , 
  pip MACCSITE2_X18Y12 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod2<7>" , 
  outpin "Mmult_prod2" P7 ,
  inpin "reduce_xor_311_xo<0>9" C3 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X17Y13 NW2E2 -> NN4B2 , 
  pip INT_X17Y17 NN4E2 -> NN4B2 , 
  pip INT_X17Y21 NN4E2 -> NR1B2 , 
  pip INT_X17Y22 NR1E2 -> NL1B1 , 
  pip INT_X17Y23 NL1E1 -> LOGICIN_B47 , 
  pip INT_X18Y12 LOGICOUT18 -> NW2B2 , 
  pip MACCSITE2_X18Y12 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod2<8>" , 
  outpin "Mmult_prod2" P8 ,
  inpin "reduce_xor_311_xo<0>9" C5 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X17Y21 NW2E2 -> NN2B2 , 
  pip INT_X17Y23 NN2E2 -> LOGICIN_B49 , 
  pip INT_X18Y12 LOGICOUT20 -> NN4B2 , 
  pip INT_X18Y16 NN4E2 -> NN4B2 , 
  pip INT_X18Y20 NN4E2 -> NW2B2 , 
  pip MACCSITE2_X18Y12 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod2<9>" , 
  outpin "Mmult_prod2" P9 ,
  inpin "reduce_xor_311_xo<0>9" C4 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip INT_INTERFACE_X18Y12 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X16Y22 NW4E3 -> NL1B2 , 
  pip INT_X16Y23 NL1E2 -> EL1B1 , 
  pip INT_X17Y23 EL1E1 -> LOGICIN_B48 , 
  pip INT_X18Y12 LOGICOUT4 -> NN4B3 , 
  pip INT_X18Y16 NN4E3 -> NN4B3 , 
  pip INT_X18Y20 NN4E3 -> NW4B3 , 
  pip MACCSITE2_X18Y12 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod3<0>" , 
  outpin "Mmult_prod3" P0 ,
  inpin "reduce_xor_311_xo<0>9" A6 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X16Y24 SS4E0 -> SE2B0 , 
  pip INT_X16Y28 SS4E0 -> SS4B0 , 
  pip INT_X16Y32 SS4E0 -> SS4B0 , 
  pip INT_X16Y36 SS4E0 -> SS4B0 , 
  pip INT_X16Y40 SW4E0 -> SS4B0 , 
  pip INT_X17Y23 SE2E0 -> LOGICIN_B34 , 
  pip INT_X18Y42 SS2E0 -> SW4B0 , 
  pip INT_X18Y44 LOGICOUT14 -> SS2B0 , 
  pip MACCSITE2_X18Y44 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod3<10>" , 
  outpin "Mmult_prod3" P10 ,
  inpin "reduce_xor_311_xo<0>9" A2 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X16Y23 SL1E3 -> ER1B0 , 
  pip INT_X16Y24 SW4E3 -> SL1B3 , 
  pip INT_X17Y23 ER1E0 -> LOGICIN_B30 , 
  pip INT_X18Y26 SS4E3 -> SW4B3 , 
  pip INT_X18Y30 SS4E3 -> SS4B3 , 
  pip INT_X18Y34 SS4E3 -> SS4B3 , 
  pip INT_X18Y38 SS4E3 -> SS4B3 , 
  pip INT_X18Y42 SS2E3 -> SS4B3 , 
  pip INT_X18Y44 LOGICOUT16 -> SS2B3 , 
  pip MACCSITE2_X18Y44 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod3<11>" , 
  outpin "Mmult_prod3" P11 ,
  inpin "reduce_xor_311_xo<0>9" D6 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X17Y23 WL1E2 -> LOGICIN_B59 , 
  pip INT_X18Y23 SL1E3 -> WL1B2 , 
  pip INT_X18Y24 SS4E3 -> SL1B3 , 
  pip INT_X18Y28 SS4E3 -> SS4B3 , 
  pip INT_X18Y32 SS4E3 -> SS4B3 , 
  pip INT_X18Y36 SS4E3 -> SS4B3 , 
  pip INT_X18Y40 SS4E3 -> SS4B3 , 
  pip INT_X18Y44 LOGICOUT9 -> SS4B3 , 
  pip MACCSITE2_X18Y44 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod3<12>" , 
  outpin "Mmult_prod3" P12 ,
  inpin "reduce_xor_311_xo<0>9" D3 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X17Y23 SL1E0 -> LOGICIN_B56 , 
  pip INT_X17Y24 SS4E0 -> SL1B0 , 
  pip INT_X17Y28 SS4E0 -> SS4B0 , 
  pip INT_X17Y32 SS4E0 -> SS4B0 , 
  pip INT_X17Y36 SS4E0 -> SS4B0 , 
  pip INT_X17Y40 SS4E0 -> SS4B0 , 
  pip INT_X17Y44 SW2E0 -> SS4B0 , 
  pip INT_X18Y45 LOGICOUT2 -> SW2B0 , 
  pip MACCSITE2_X18Y44 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod3<13>" , 
  outpin "Mmult_prod3" P13 ,
  inpin "reduce_xor_311_xo<0>9" D4 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y23 SR1E0 -> LOGICIN_B57 , 
  pip INT_X17Y24 SL1E3 -> SR1B0 , 
  pip INT_X17Y25 SS4E3 -> SL1B3 , 
  pip INT_X17Y29 SS4E3 -> SS4B3 , 
  pip INT_X17Y33 SS4E3 -> SS4B3 , 
  pip INT_X17Y37 SS4E3 -> SS4B3 , 
  pip INT_X17Y41 SS4E3 -> SS4B3 , 
  pip INT_X17Y45 NW2E_S0 -> SS4B3 , 
  pip INT_X18Y45 LOGICOUT7 -> NW2B0 , 
  pip MACCSITE2_X18Y44 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod3<14>" , 
  outpin "Mmult_prod3" P14 ,
  inpin "reduce_xor_311_xo<0>9" D2 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B55 -> L_D2 , 
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X17Y23 GFAN1 -> LOGICIN_B55 , 
  pip INT_X17Y23 SR1E1 -> GFAN1 , 
  pip INT_X17Y24 SW2E0 -> SR1B1 , 
  pip INT_X18Y25 SS4E0 -> SW2B0 , 
  pip INT_X18Y29 SS4E0 -> SS4B0 , 
  pip INT_X18Y33 SS4E0 -> SS4B0 , 
  pip INT_X18Y37 SS4E0 -> SS4B0 , 
  pip INT_X18Y41 SS4E0 -> SS4B0 , 
  pip INT_X18Y45 LOGICOUT12 -> SS4B0 , 
  pip MACCSITE2_X18Y44 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod3<15>" , 
  outpin "Mmult_prod3" P15 ,
  inpin "reduce_xor_311_xo<0>9" D1 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X17Y23 SL1E1 -> LOGICIN_B54 , 
  pip INT_X17Y24 SW2E1 -> SL1B1 , 
  pip INT_X18Y25 SS4E1 -> SW2B1 , 
  pip INT_X18Y29 SS4E1 -> SS4B1 , 
  pip INT_X18Y33 SS4E1 -> SS4B1 , 
  pip INT_X18Y37 SS4E1 -> SS4B1 , 
  pip INT_X18Y41 SS4E1 -> SS4B1 , 
  pip INT_X18Y45 LOGICOUT10 -> SS4B1 , 
  pip MACCSITE2_X18Y44 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod3<16>" , 
  outpin "Mmult_prod3" P16 ,
  inpin "reduce_xor_311_xo<0>9" D5 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip INT_INTERFACE_X18Y45 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X17Y23 FAN_B -> LOGICIN_B58 , 
  pip INT_X17Y23 SR1E2 -> FAN_B , 
  pip INT_X17Y24 SS4E1 -> SR1B2 , 
  pip INT_X17Y28 SS4E1 -> SS4B1 , 
  pip INT_X17Y32 SS4E1 -> SS4B1 , 
  pip INT_X17Y36 SS4E1 -> SS4B1 , 
  pip INT_X17Y40 SS4E1 -> SS4B1 , 
  pip INT_X17Y44 SW2E1 -> SS4B1 , 
  pip INT_X18Y45 LOGICOUT17 -> SW2B1 , 
  pip MACCSITE2_X18Y44 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod3<17>" , 
  outpin "Mmult_prod32" P0 ,
  inpin "reduce_xor_311_xo<0>345" D6 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X17Y51 WL1E_N3 -> NL1B3 , 
  pip INT_X17Y52 NL1E3 -> LOGICIN_B59 , 
  pip INT_X18Y50 SS2E0 -> WL1B3 , 
  pip INT_X18Y52 LOGICOUT14 -> SS2B0 , 
  pip MACCSITE2_X18Y52 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod3<18>" , 
  outpin "Mmult_prod32" P1 ,
  inpin "reduce_xor_311_xo<0>345" D3 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y52 GFAN1 =- LOGICIN_B51 , 
  pip INT_X17Y52 LOGICIN_B51 -> LOGICIN_B56 , 
  pip INT_X17Y52 WR1E1 -> GFAN1 , 
  pip INT_X18Y52 LOGICOUT7 -> WR1B1 , 
  pip MACCSITE2_X18Y52 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod3<19>" , 
  outpin "Mmult_prod32" P2 ,
  inpin "reduce_xor_311_xo<0>345" D5 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X16Y52 SR1E0 -> ER1B1 , 
  pip INT_X16Y53 NW4E_S0 -> SR1B0 , 
  pip INT_X17Y52 ER1E1 -> LOGICIN_B58 , 
  pip INT_X18Y52 LOGICOUT0 -> NW4B0 , 
  pip MACCSITE2_X18Y52 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod3<1>" , 
  outpin "Mmult_prod3" P1 ,
  inpin "reduce_xor_311_xo<0>78" D6 ,
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y44 WL1E3 -> LOGICIN_B27 , 
  pip INT_X18Y44 LOGICOUT7 -> WL1B3 , 
  pip MACCSITE2_X18Y44 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod3<20>" , 
  outpin "Mmult_prod32" P3 ,
  inpin "reduce_xor_311_xo<0>345" C3 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X17Y51 WL1E1 -> NL1B1 , 
  pip INT_X17Y52 NL1E1 -> LOGICIN_B47 , 
  pip INT_X18Y51 SR1E2 -> WL1B1 , 
  pip INT_X18Y52 LOGICOUT5 -> SR1B2 , 
  pip MACCSITE2_X18Y52 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod3<21>" , 
  outpin "Mmult_prod32" P4 ,
  inpin "reduce_xor_311_xo<0>345" C1 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B45 -> L_C1 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y52 WL1E0 -> LOGICIN_B45 , 
  pip INT_X18Y52 LOGICOUT22 -> WL1B0 , 
  pip MACCSITE2_X18Y52 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod3<22>" , 
  outpin "Mmult_prod32" P5 ,
  inpin "reduce_xor_311_xo<0>345" C5 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X17Y52 WR1E2 -> LOGICIN_B49 , 
  pip INT_X18Y52 LOGICOUT15 -> WR1B2 , 
  pip MACCSITE2_X18Y52 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod3<23>" , 
  outpin "Mmult_prod32" P6 ,
  inpin "reduce_xor_311_xo<0>345" C6 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y52 WR1E3 -> LOGICIN_B50 , 
  pip INT_X18Y52 LOGICOUT1 -> WR1B3 , 
  pip MACCSITE2_X18Y52 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod3<24>" , 
  outpin "Mmult_prod32" P7 ,
  inpin "reduce_xor_311_xo<0>345" C2 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B46 -> L_C2 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X17Y52 SR1E2 -> LOGICIN_B46 , 
  pip INT_X17Y53 NW2E2 -> SR1B2 , 
  pip INT_X18Y52 LOGICOUT18 -> NW2B2 , 
  pip MACCSITE2_X18Y52 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod3<25>" , 
  outpin "Mmult_prod32" P8 ,
  inpin "reduce_xor_311_xo<0>345" C4 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X17Y52 WL1E1 -> LOGICIN_B48 , 
  pip INT_X18Y52 LOGICOUT20 -> WL1B1 , 
  pip MACCSITE2_X18Y52 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod3<26>" , 
  outpin "Mmult_prod32" P9 ,
  inpin "reduce_xor_311_xo<0>345" A4 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X17Y52 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X17Y52 SR1E3 -> LOGICIN_B61 , 
  pip INT_X17Y53 NW2E3 -> SR1B3 , 
  pip INT_X18Y52 LOGICOUT4 -> NW2B3 , 
  pip MACCSITE2_X18Y52 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod3<27>" , 
  outpin "Mmult_prod32" P10 ,
  inpin "reduce_xor_311_xo<0>345" A2 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X17Y52 FAN_B -> LOGICIN_B30 , 
  pip INT_X17Y52 WL1E2 -> FAN_B , 
  pip INT_X18Y52 LOGICOUT16 -> WL1B2 , 
  pip MACCSITE2_X18Y52 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod3<28>" , 
  outpin "Mmult_prod32" P11 ,
  inpin "reduce_xor_311_xo<0>398" C2 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B15 -> XX_C2 , 
  pip INT_INTERFACE_X18Y52 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X11Y41 SW4E3 -> SW4B3 , 
  pip INT_X13Y43 SW2E3 -> SW4B3 , 
  pip INT_X14Y44 SS4E3 -> SW2B3 , 
  pip INT_X14Y48 SW4E3 -> SS4B3 , 
  pip INT_X16Y50 SW4E3 -> SW4B3 , 
  pip INT_X18Y52 LOGICOUT9 -> SW4B3 , 
  pip INT_X9Y34 SR1E0 -> LOGICIN_B15 , 
  pip INT_X9Y35 SS4E3 -> SR1B0 , 
  pip INT_X9Y39 SW4E3 -> SS4B3 , 
  pip MACCSITE2_X18Y52 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod3<29>" , 
  outpin "Mmult_prod32" P12 ,
  inpin "reduce_xor_311_xo<0>398" C4 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X10Y35 SW4E0 -> SW2B0 , 
  pip INT_X12Y37 SS2E0 -> SW4B0 , 
  pip INT_X12Y39 SS4E0 -> SS2B0 , 
  pip INT_X12Y43 SS4E0 -> SS4B0 , 
  pip INT_X12Y47 SW4E0 -> SS4B0 , 
  pip INT_X14Y49 SW4E0 -> SW4B0 , 
  pip INT_X16Y51 SW4E0 -> SW4B0 , 
  pip INT_X18Y53 LOGICOUT2 -> SW4B0 , 
  pip INT_X9Y34 SW2E0 -> LOGICIN_B17 , 
  pip MACCSITE2_X18Y52 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod3<2>" , 
  outpin "Mmult_prod3" P2 ,
  inpin "reduce_xor_311_xo<0>78" D2 ,
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X17Y44 WR1E1 -> LOGICIN_B23 , 
  pip INT_X18Y44 LOGICOUT0 -> WR1B1 , 
  pip MACCSITE2_X18Y44 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod3<30>" , 
  outpin "Mmult_prod32" P13 ,
  inpin "reduce_xor_311_xo<0>398" C6 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X10Y37 WW4E1 -> SW2B0 , 
  pip INT_X14Y37 SS4E0 -> WW4B1 , 
  pip INT_X14Y41 SS4E0 -> SS4B0 , 
  pip INT_X14Y45 SW4E0 -> SS4B0 , 
  pip INT_X16Y47 SW4E0 -> SW4B0 , 
  pip INT_X18Y49 SS4E0 -> SW4B0 , 
  pip INT_X18Y53 LOGICOUT7 -> SS4B0 , 
  pip INT_X9Y34 SR1E2 -> LOGICIN_B19 , 
  pip INT_X9Y35 SR1E1 -> SR1B2 , 
  pip INT_X9Y36 SW2E0 -> SR1B1 , 
  pip MACCSITE2_X18Y52 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod3<31>" , 
  outpin "Mmult_prod32" P14 ,
  inpin "reduce_xor_311_xo<0>398" C1 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X10Y36 SS4E3 -> SW2B3 , 
  pip INT_X10Y40 SS4E3 -> SS4B3 , 
  pip INT_X10Y44 SS4E3 -> SS4B3 , 
  pip INT_X10Y48 SS4E3 -> SS4B3 , 
  pip INT_X10Y52 WW4E_S0 -> SS4B3 , 
  pip INT_X14Y53 WW4E0 -> WW4B0 , 
  pip INT_X18Y53 LOGICOUT12 -> WW4B0 , 
  pip INT_X9Y34 SL1E3 -> LOGICIN_B14 , 
  pip INT_X9Y35 SW2E3 -> SL1B3 , 
  pip MACCSITE2_X18Y52 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod3<32>" , 
  outpin "Mmult_prod32" P15 ,
  inpin "reduce_xor_311_xo<0>398" C3 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X10Y37 SW4E1 -> SW2B1 , 
  pip INT_X12Y39 SS4E1 -> SW4B1 , 
  pip INT_X12Y43 SS4E1 -> SS4B1 , 
  pip INT_X12Y47 SW4E1 -> SS4B1 , 
  pip INT_X14Y49 SW4E1 -> SW4B1 , 
  pip INT_X16Y51 SW4E1 -> SW4B1 , 
  pip INT_X18Y53 LOGICOUT10 -> SW4B1 , 
  pip INT_X9Y34 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X9Y34 SS2E1 -> LOGICIN_B51 , 
  pip INT_X9Y36 SW2E1 -> SS2B1 , 
  pip MACCSITE2_X18Y52 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod3<33>" , 
  outpin "Mmult_prod32" P16 ,
  inpin "reduce_xor_311_xo<0>398" C5 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip INT_INTERFACE_X18Y53 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X10Y35 SS4E1 -> SW2B1 , 
  pip INT_X10Y39 SW4E1 -> SS4B1 , 
  pip INT_X12Y41 SS2E1 -> SW4B1 , 
  pip INT_X12Y43 SW4E1 -> SS2B1 , 
  pip INT_X14Y45 SW4E1 -> SW4B1 , 
  pip INT_X16Y47 SW4E1 -> SW4B1 , 
  pip INT_X18Y49 SS4E1 -> SW4B1 , 
  pip INT_X18Y53 LOGICOUT17 -> SS4B1 , 
  pip INT_X9Y34 SW2E1 -> LOGICIN_B18 , 
  pip MACCSITE2_X18Y52 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod3<34>" , 
  outpin "Mmult_prod33" P0 ,
  inpin "reduce_xor_311_xo<0>714" C6 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X17Y26 WL1E3 -> LOGICIN_B50 , 
  pip INT_X18Y26 SS2E0 -> WL1B3 , 
  pip INT_X18Y28 SS4E0 -> SS2B0 , 
  pip INT_X18Y32 SS4E0 -> SS4B0 , 
  pip INT_X18Y36 SS4E0 -> SS4B0 , 
  pip INT_X18Y40 SS4E0 -> SS4B0 , 
  pip INT_X18Y44 SS4E0 -> SS4B0 , 
  pip INT_X18Y48 SS4E0 -> SS4B0 , 
  pip INT_X18Y52 SS4E0 -> SS4B0 , 
  pip INT_X18Y56 LOGICOUT14 -> SS4B0 , 
  pip MACCSITE2_X18Y56 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod3<35>" , 
  outpin "Mmult_prod33" P1 ,
  inpin "reduce_xor_311_xo<0>714" A5 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X16Y40 SS4E0 -> SE2B0 , 
  pip INT_X16Y44 SS4E0 -> SS4B0 , 
  pip INT_X16Y48 SS4E0 -> SS4B0 , 
  pip INT_X16Y52 SS2E0 -> SS4B0 , 
  pip INT_X16Y54 SW4E0 -> SS2B0 , 
  pip INT_X17Y26 SR1E1 -> LOGICIN_B33 , 
  pip INT_X17Y27 SS4E0 -> SR1B1 , 
  pip INT_X17Y31 SS4E0 -> SS4B0 , 
  pip INT_X17Y35 SS4E0 -> SS4B0 , 
  pip INT_X17Y39 SE2E0 -> SS4B0 , 
  pip INT_X18Y56 LOGICOUT7 -> SW4B0 , 
  pip MACCSITE2_X18Y56 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod3<36>" , 
  outpin "Mmult_prod33" P2 ,
  inpin "reduce_xor_311_xo<0>714" A6 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X17Y26 SL1E0 -> LOGICIN_B34 , 
  pip INT_X17Y27 SS2E0 -> SL1B0 , 
  pip INT_X17Y29 SS4E0 -> SS2B0 , 
  pip INT_X17Y33 SS4E0 -> SS4B0 , 
  pip INT_X17Y37 SS4E0 -> SS4B0 , 
  pip INT_X17Y41 SS4E0 -> SS4B0 , 
  pip INT_X17Y45 SS4E0 -> SS4B0 , 
  pip INT_X17Y49 SS4E0 -> SS4B0 , 
  pip INT_X17Y53 SW2E0 -> SS4B0 , 
  pip INT_X18Y54 SS2E0 -> SW2B0 , 
  pip INT_X18Y56 LOGICOUT0 -> SS2B0 , 
  pip MACCSITE2_X18Y56 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod3<37>" , 
  outpin "Mmult_prod33" P3 ,
  inpin "reduce_xor_311_xo<0>767" A4 ,
  pip CLEXL_X17Y56 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X17Y56 SR1E1 -> LOGICIN_B3 , 
  pip INT_X17Y57 NW2E1 -> SR1B1 , 
  pip INT_X18Y56 LOGICOUT5 -> NW2B1 , 
  pip MACCSITE2_X18Y56 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod3<38>" , 
  outpin "Mmult_prod33" P4 ,
  inpin "reduce_xor_311_xo<0>767" A2 ,
  pip CLEXL_X17Y56 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y56 WR1E2 -> LOGICIN_B1 , 
  pip INT_X18Y56 LOGICOUT22 -> WR1B2 , 
  pip MACCSITE2_X18Y56 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod3<39>" , 
  outpin "Mmult_prod33" P5 ,
  inpin "reduce_xor_311_xo<0>767" A6 ,
  pip CLEXL_X17Y56 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X17Y56 WL1E0 -> LOGICIN_B5 , 
  pip INT_X18Y56 LOGICOUT15 -> WL1B0 , 
  pip MACCSITE2_X18Y56 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod3<3>" , 
  outpin "Mmult_prod3" P3 ,
  inpin "reduce_xor_311_xo<0>78" D3 ,
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X17Y44 WL1E0 -> LOGICIN_B24 , 
  pip INT_X18Y44 LOGICOUT5 -> WL1B0 , 
  pip MACCSITE2_X18Y44 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod3<40>" , 
  outpin "Mmult_prod33" P6 ,
  inpin "reduce_xor_311_xo<0>767" A5 ,
  pip CLEXL_X17Y56 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y56 FAN_B -> LOGICIN_B4 , 
  pip INT_X17Y56 SR1E2 -> FAN_B , 
  pip INT_X17Y57 NW2E2 -> SR1B2 , 
  pip INT_X18Y56 LOGICOUT1 -> NW2B2 , 
  pip MACCSITE2_X18Y56 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod3<41>" , 
  outpin "Mmult_prod33" P7 ,
  inpin "reduce_xor_311_xo<0>767" A1 ,
  pip CLEXL_X17Y56 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X17Y56 WL1E1 -> LOGICIN_B0 , 
  pip INT_X18Y56 LOGICOUT18 -> WL1B1 , 
  pip MACCSITE2_X18Y56 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod3<42>" , 
  outpin "Mmult_prod33" P8 ,
  inpin "reduce_xor_311_xo<0>767" A3 ,
  pip CLEXL_X17Y56 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X17Y56 WR1E3 -> LOGICIN_B2 , 
  pip INT_X18Y56 LOGICOUT20 -> WR1B3 , 
  pip MACCSITE2_X18Y56 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod3<43>" , 
  outpin "Mmult_prod33" P9 ,
  inpin "reduce_xor_311_xo<0>744" B4 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X17Y56 WL1E2 -> NL1B2 , 
  pip INT_X17Y57 NL1E2 -> LOGICIN_B40 , 
  pip INT_X18Y56 LOGICOUT4 -> WL1B2 , 
  pip MACCSITE2_X18Y56 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod3<44>" , 
  outpin "Mmult_prod33" P10 ,
  inpin "reduce_xor_311_xo<0>744" B5 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X17Y57 FAN_B -> LOGICIN_B41 , 
  pip INT_X17Y57 NW2E3 -> FAN_B , 
  pip INT_X18Y56 LOGICOUT16 -> NW2B3 , 
  pip MACCSITE2_X18Y56 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod3<45>" , 
  outpin "Mmult_prod33" P11 ,
  inpin "reduce_xor_311_xo<0>744" B6 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip INT_INTERFACE_X18Y56 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X16Y57 SR1E3 -> ER1B0 , 
  pip INT_X16Y58 NW4E3 -> SR1B3 , 
  pip INT_X17Y57 ER1E0 -> LOGICIN_B42 , 
  pip INT_X18Y56 LOGICOUT9 -> NW4B3 , 
  pip MACCSITE2_X18Y56 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod3<46>" , 
  outpin "Mmult_prod33" P12 ,
  inpin "reduce_xor_311_xo<0>744" B3 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X17Y57 WL1E3 -> LOGICIN_B39 , 
  pip INT_X18Y57 LOGICOUT2 -> WL1B3 , 
  pip MACCSITE2_X18Y56 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod3<47>" , 
  outpin "Mmult_prod33" P13 ,
  inpin "reduce_xor_311_xo<0>744" B2 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y57 GFAN0 -> LOGICIN_B38 , 
  pip INT_X17Y57 WR1E1 -> GFAN0 , 
  pip INT_X18Y57 LOGICOUT7 -> WR1B1 , 
  pip MACCSITE2_X18Y56 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod3<48>" , 
  outpin "Mmult_prod33" P14 ,
  inpin "reduce_xor_311_xo<0>744" B1 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B37 -> L_B1 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X17Y57 NW2E_S0 -> LOGICIN_B37 , 
  pip INT_X18Y57 LOGICOUT12 -> NW2B0 , 
  pip MACCSITE2_X18Y56 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod3<49>" , 
  outpin "Mmult_prod33" P15 ,
  inpin "reduce_xor_311_xo<0>744" D5 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X17Y57 WR1E2 -> LOGICIN_B58 , 
  pip INT_X18Y57 LOGICOUT10 -> WR1B2 , 
  pip MACCSITE2_X18Y56 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod3<4>" , 
  outpin "Mmult_prod3" P4 ,
  inpin "reduce_xor_311_xo<0>78" D5 ,
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y44 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X17Y44 SR1E1 -> LOGICIN_B13 , 
  pip INT_X17Y45 NW2E1 -> SR1B1 , 
  pip INT_X18Y44 LOGICOUT22 -> NW2B1 , 
  pip MACCSITE2_X18Y44 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod3<50>" , 
  outpin "Mmult_prod33" P16 ,
  inpin "reduce_xor_311_xo<0>744" D6 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X17Y57 LOGICIN_S44 -> LOGICIN_B59 , 
  pip INT_X17Y58 LOGICIN_B44 -> LOGICIN44 , 
  pip INT_X17Y58 NW2E1 -> LOGICIN_B44 , 
  pip INT_X18Y57 LOGICOUT17 -> NW2B1 , 
  pip MACCSITE2_X18Y56 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod3<51>" , 
  outpin "Mmult_prod33" P17 ,
  inpin "reduce_xor_311_xo<0>744" D4 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y57 WL1E0 -> LOGICIN_B57 , 
  pip INT_X18Y57 LOGICOUT22 -> WL1B0 , 
  pip MACCSITE2_X18Y56 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  ;
net "prod3<52>" , 
  outpin "Mmult_prod33" P18 ,
  inpin "reduce_xor_311_xo<0>744" D3 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X17Y56 LOGICIN_B21 -> LOGICIN21 , 
  pip INT_X17Y56 SW2E2 -> LOGICIN_B21 , 
  pip INT_X17Y57 LOGICIN_N21 -> LOGICIN_B56 , 
  pip INT_X18Y57 LOGICOUT8 -> SW2B2 , 
  pip MACCSITE2_X18Y56 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  ;
net "prod3<53>" , 
  outpin "Mmult_prod33" P19 ,
  inpin "reduce_xor_311_xo<0>744" C2 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B46 -> L_C2 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y57 WR1E3 -> LOGICIN_B46 , 
  pip INT_X18Y57 LOGICOUT1 -> WR1B3 , 
  pip MACCSITE2_X18Y56 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  ;
net "prod3<54>" , 
  outpin "Mmult_prod33" P20 ,
  inpin "reduce_xor_311_xo<0>744" C4 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X17Y57 WL1E1 -> LOGICIN_B48 , 
  pip INT_X18Y57 LOGICOUT13 -> WL1B1 , 
  pip MACCSITE2_X18Y56 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  ;
net "prod3<55>" , 
  outpin "Mmult_prod33" P21 ,
  inpin "reduce_xor_311_xo<0>744" C1 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B45 -> L_C1 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X17Y57 WR1E0 -> LOGICIN_B45 , 
  pip INT_X18Y57 LOGICOUT4 -> WR1B0 , 
  pip MACCSITE2_X18Y56 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  ;
net "prod3<56>" , 
  outpin "Mmult_prod33" P22 ,
  inpin "reduce_xor_311_xo<0>744" C5 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X17Y57 WL1E2 -> LOGICIN_B49 , 
  pip INT_X18Y57 LOGICOUT16 -> WL1B2 , 
  pip MACCSITE2_X18Y56 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  ;
net "prod3<57>" , 
  outpin "Mmult_prod33" P23 ,
  inpin "reduce_xor_311_xo<0>744" C3 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip INT_INTERFACE_X18Y57 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X17Y56 LOGICIN_B28 -> LOGICIN28 , 
  pip INT_X17Y56 SW2E3 -> LOGICIN_B28 , 
  pip INT_X17Y57 LOGICIN_N28 -> LOGICIN_B47 , 
  pip INT_X18Y57 LOGICOUT11 -> SW2B3 , 
  pip MACCSITE2_X18Y56 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  ;
net "prod3<58>" , 
  outpin "Mmult_prod33" P24 ,
  inpin "reduce_xor_311_xo<0>744" C6 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip INT_INTERFACE_X18Y58 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y57 LOGICIN_S20 -> LOGICIN_B50 , 
  pip INT_X17Y58 LOGICIN_B20 -> LOGICIN20 , 
  pip INT_X17Y58 WR1E1 -> LOGICIN_B20 , 
  pip INT_X18Y58 LOGICOUT7 -> WR1B1 , 
  pip MACCSITE2_X18Y56 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  ;
net "prod3<59>" , 
  outpin "Mmult_prod33" P25 ,
  inpin "reduce_xor_311_xo<0>744" A6 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_INTERFACE_X18Y58 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X17Y57 LOGICIN_B53 -> LOGICIN_B34 , 
  pip INT_X17Y57 SR1E2 -> LOGICIN_B53 , 
  pip INT_X17Y58 WR1E2 -> SR1B2 , 
  pip INT_X18Y58 LOGICOUT10 -> WR1B2 , 
  pip MACCSITE2_X18Y56 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  ;
net "prod3<5>" , 
  outpin "Mmult_prod3" P5 ,
  inpin "reduce_xor_311_xo<0>78" D1 ,
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X17Y44 WR1E2 -> LOGICIN_B22 , 
  pip INT_X18Y44 LOGICOUT15 -> WR1B2 , 
  pip MACCSITE2_X18Y44 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod3<60>" , 
  outpin "Mmult_prod33" P26 ,
  inpin "reduce_xor_311_xo<0>744" A2 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip INT_INTERFACE_X18Y58 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X17Y57 LOGICIN_B51 -> LOGICIN_B30 , 
  pip INT_X17Y57 SW2E1 -> LOGICIN_B51 , 
  pip INT_X18Y58 LOGICOUT17 -> SW2B1 , 
  pip MACCSITE2_X18Y56 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  ;
net "prod3<61>" , 
  outpin "Mmult_prod33" P27 ,
  inpin "reduce_xor_311_xo<0>842" D4 ,
  pip CLEXL_X9Y44 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X18Y58 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X10Y46 SS4E0 -> SW2B0 , 
  pip INT_X10Y50 SS4E0 -> SS4B0 , 
  pip INT_X10Y54 SS4E0 -> SS4B0 , 
  pip INT_X10Y58 WW4E1 -> SS4B0 , 
  pip INT_X14Y58 WW4E1 -> WW4B1 , 
  pip INT_X18Y58 LOGICOUT22 -> WW4B1 , 
  pip INT_X9Y44 SR1E1 -> LOGICIN_B25 , 
  pip INT_X9Y45 SW2E0 -> SR1B1 , 
  pip MACCSITE2_X18Y56 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  ;
net "prod3<62>" , 
  outpin "Mmult_prod33" P28 ,
  inpin "reduce_xor_311_xo<0>842" D6 ,
  pip CLEXL_X9Y44 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X18Y58 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X11Y55 WW4E3 -> SW4B2 , 
  pip INT_X15Y55 SW2E2 -> WW4B3 , 
  pip INT_X16Y56 SW4E2 -> SW2B2 , 
  pip INT_X18Y58 LOGICOUT8 -> SW4B2 , 
  pip INT_X9Y44 SR1E3 -> LOGICIN_B27 , 
  pip INT_X9Y45 SS4E2 -> SR1B3 , 
  pip INT_X9Y49 SS4E2 -> SS4B2 , 
  pip INT_X9Y53 SW4E2 -> SS4B2 , 
  pip MACCSITE2_X18Y56 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  ;
net "prod3<63>" , 
  outpin "Mmult_prod33" P29 ,
  inpin "reduce_xor_311_xo<0>842" D5 ,
  pip CLEXL_X9Y44 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X18Y58 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X10Y46 SS4E1 -> SW2B1 , 
  pip INT_X10Y50 SS4E1 -> SS4B1 , 
  pip INT_X10Y54 SS4E1 -> SS4B1 , 
  pip INT_X10Y58 WW4E2 -> SS4B1 , 
  pip INT_X14Y58 WW4E2 -> WW4B2 , 
  pip INT_X18Y58 LOGICOUT1 -> WW4B2 , 
  pip INT_X9Y44 SR1E2 -> LOGICIN_B26 , 
  pip INT_X9Y45 SW2E1 -> SR1B2 , 
  pip MACCSITE2_X18Y56 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  ;
net "prod3<6>" , 
  outpin "Mmult_prod3" P6 ,
  inpin "reduce_xor_311_xo<0>78" D4 ,
  pip CLEXL_X17Y44 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y44 WL1E1 -> LOGICIN_B25 , 
  pip INT_X18Y44 LOGICOUT1 -> WL1B1 , 
  pip MACCSITE2_X18Y44 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod3<7>" , 
  outpin "Mmult_prod3" P7 ,
  inpin "reduce_xor_311_xo<0>55" B6 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X13Y23 SS4E2 -> WW4B3 , 
  pip INT_X13Y27 SS4E2 -> SS4B2 , 
  pip INT_X13Y31 SS4E2 -> SS4B2 , 
  pip INT_X13Y35 SS4E2 -> SS4B2 , 
  pip INT_X13Y39 SS4E2 -> SS4B2 , 
  pip INT_X13Y43 WW4E3 -> SS4B2 , 
  pip INT_X17Y43 SW2E2 -> WW4B3 , 
  pip INT_X18Y44 LOGICOUT18 -> SW2B2 , 
  pip INT_X7Y22 SR1E0 -> LOGICIN_B12 , 
  pip INT_X7Y23 NW2E_S0 -> SR1B0 , 
  pip INT_X8Y23 WR1E0 -> NW2B0 , 
  pip INT_X9Y23 WW4E3 -> WR1B0 , 
  pip MACCSITE2_X18Y44 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod3<8>" , 
  outpin "Mmult_prod3" P8 ,
  inpin "reduce_xor_311_xo<0>55" B5 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X10Y44 WW4E3 -> SW4B2 , 
  pip INT_X14Y44 WW2E2 -> WW4B3 , 
  pip INT_X16Y44 WW2E2 -> WW2B2 , 
  pip INT_X18Y44 LOGICOUT20 -> WW2B2 , 
  pip INT_X7Y22 WL1E1 -> LOGICIN_B11 , 
  pip INT_X8Y22 SS4E2 -> WL1B1 , 
  pip INT_X8Y26 SS4E2 -> SS4B2 , 
  pip INT_X8Y30 SS4E2 -> SS4B2 , 
  pip INT_X8Y34 SS4E2 -> SS4B2 , 
  pip INT_X8Y38 SS4E2 -> SS4B2 , 
  pip INT_X8Y42 SW4E2 -> SS4B2 , 
  pip MACCSITE2_X18Y44 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod3<9>" , 
  outpin "Mmult_prod3" P9 ,
  inpin "reduce_xor_311_xo<0>55" B4 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip INT_INTERFACE_X18Y44 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X10Y22 SS4E3 -> WW2B3 , 
  pip INT_X10Y26 SS4E3 -> SS4B3 , 
  pip INT_X10Y30 SS4E3 -> SS4B3 , 
  pip INT_X10Y34 SS4E3 -> SS4B3 , 
  pip INT_X10Y38 SS4E3 -> SS4B3 , 
  pip INT_X10Y42 SW2E3 -> SS4B3 , 
  pip INT_X11Y43 WW4E_S0 -> SW2B3 , 
  pip INT_X15Y44 SW2E_N3 -> WW4B0 , 
  pip INT_X16Y44 WW2E3 -> SW2B3 , 
  pip INT_X18Y44 LOGICOUT4 -> WW2B3 , 
  pip INT_X7Y22 WL1E2 -> LOGICIN_B10 , 
  pip INT_X8Y22 WW2E3 -> WL1B2 , 
  pip MACCSITE2_X18Y44 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod4<0>" , 
  outpin "Mmult_prod4" P0 ,
  inpin "reduce_xor_311_xo<0>55" B1 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X6Y12 LOGICOUT14 -> NE2B0 , 
  pip INT_X7Y13 NE2E0 -> NN4B0 , 
  pip INT_X7Y17 NN4E0 -> NN4B0 , 
  pip INT_X7Y21 NN4E0 -> NR1B0 , 
  pip INT_X7Y22 NR1E0 -> LOGICIN_B7 , 
  pip MACCSITE2_X6Y12 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod4<10>" , 
  outpin "Mmult_prod4" P10 ,
  inpin "reduce_xor_311_xo<0>55" B2 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y12 LOGICOUT16 -> NN2B3 , 
  pip INT_X6Y14 NN2E3 -> NN4B3 , 
  pip INT_X6Y18 NN4E3 -> NN2B3 , 
  pip INT_X6Y20 NN2E3 -> NR1B3 , 
  pip INT_X6Y21 NR1E3 -> NE2B3 , 
  pip INT_X7Y22 NE2E3 -> LOGICIN_B8 , 
  pip MACCSITE2_X6Y12 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod4<11>" , 
  outpin "Mmult_prod4" P11 ,
  inpin "reduce_xor_311_xo<0>55" B3 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y12 LOGICOUT9 -> NE4B3 , 
  pip INT_X7Y22 SR1E3 -> LOGICIN_B9 , 
  pip INT_X7Y23 NW2E3 -> SR1B3 , 
  pip INT_X8Y14 NE4E3 -> NN4B3 , 
  pip INT_X8Y18 NN4E3 -> NN4B3 , 
  pip INT_X8Y22 NN4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y12 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod4<12>" , 
  outpin "Mmult_prod4" P12 ,
  inpin "reduce_xor_311_xo<0>55" D5 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X5Y14 NW2E0 -> NN4B0 , 
  pip INT_X5Y18 NN4E0 -> NN4B0 , 
  pip INT_X5Y22 NN4E0 -> EL1B3 , 
  pip INT_X6Y13 LOGICOUT2 -> NW2B0 , 
  pip INT_X6Y22 EL1E3 -> EL1B2 , 
  pip INT_X7Y22 EL1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y12 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod4<13>" , 
  outpin "Mmult_prod4" P13 ,
  inpin "reduce_xor_311_xo<0>55" D6 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y13 LOGICOUT7 -> NE4B0 , 
  pip INT_X7Y20 NW2E0 -> NL1B3 , 
  pip INT_X7Y21 NL1E3 -> NR1B3 , 
  pip INT_X7Y22 NR1E3 -> LOGICIN_B27 , 
  pip INT_X8Y15 NE4E0 -> NN4B0 , 
  pip INT_X8Y19 NN4E0 -> NW2B0 , 
  pip MACCSITE2_X6Y12 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod4<14>" , 
  outpin "Mmult_prod4" P14 ,
  inpin "reduce_xor_311_xo<0>55" D3 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y13 LOGICOUT12 -> NN4B0 , 
  pip INT_X6Y17 NN4E0 -> NE4B0 , 
  pip INT_X7Y22 WR1E0 -> LOGICIN_B24 , 
  pip INT_X8Y19 NE4E0 -> NL1B3 , 
  pip INT_X8Y20 NL1E3 -> NN2B3 , 
  pip INT_X8Y22 NN2E3 -> WR1B0 , 
  pip MACCSITE2_X6Y12 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod4<15>" , 
  outpin "Mmult_prod4" P15 ,
  inpin "reduce_xor_311_xo<0>55" D4 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y13 LOGICOUT10 -> NE4B1 , 
  pip INT_X7Y22 WR1E1 -> LOGICIN_B25 , 
  pip INT_X8Y15 NE4E1 -> NL1B0 , 
  pip INT_X8Y16 NL1E0 -> NN2B0 , 
  pip INT_X8Y18 NN2E0 -> NN4B0 , 
  pip INT_X8Y22 NN4E0 -> WR1B1 , 
  pip MACCSITE2_X6Y12 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod4<16>" , 
  outpin "Mmult_prod4" P16 ,
  inpin "reduce_xor_311_xo<0>55" A4 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X6Y13 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y13 LOGICOUT17 -> NN2B1 , 
  pip INT_X6Y15 NN2E1 -> NE4B1 , 
  pip INT_X7Y22 WR1E2 -> LOGICIN_B3 , 
  pip INT_X8Y17 NE4E1 -> NN4B1 , 
  pip INT_X8Y21 NN4E1 -> NR1B1 , 
  pip INT_X8Y22 NR1E1 -> WR1B2 , 
  pip MACCSITE2_X6Y12 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod4<17>" , 
  outpin "Mmult_prod42" P0 ,
  inpin "reduce_xor_311_xo<0>398" B4 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X10Y20 EE4E0 -> NN4B0 , 
  pip INT_X10Y24 NN4E0 -> NW2B0 , 
  pip INT_X6Y20 LOGICOUT14 -> EE4B0 , 
  pip INT_X9Y25 NW2E0 -> NN4B0 , 
  pip INT_X9Y29 NN4E0 -> NN2B0 , 
  pip INT_X9Y31 NN2E0 -> NN2B0 , 
  pip INT_X9Y33 NN2E0 -> NL1B3 , 
  pip INT_X9Y34 NL1E3 -> LOGICIN_B10 , 
  pip MACCSITE2_X6Y20 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod4<18>" , 
  outpin "Mmult_prod42" P1 ,
  inpin "reduce_xor_311_xo<0>398" B3 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y20 LOGICOUT7 -> NE4B0 , 
  pip INT_X8Y22 NE4E0 -> NN4B0 , 
  pip INT_X8Y26 NN4E0 -> NN4B0 , 
  pip INT_X8Y30 NN4E0 -> NN4B0 , 
  pip INT_X8Y34 NN4E0 -> NE2B0 , 
  pip INT_X9Y34 NE2E_S0 -> LOGICIN_B9 , 
  pip MACCSITE2_X6Y20 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod4<19>" , 
  outpin "Mmult_prod42" P2 ,
  inpin "reduce_xor_311_xo<0>398" B2 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X6Y20 LOGICOUT0 -> NN4B0 , 
  pip INT_X6Y24 NN4E0 -> NN4B0 , 
  pip INT_X6Y28 NN4E0 -> NN4B0 , 
  pip INT_X6Y32 NN4E0 -> NE4B0 , 
  pip INT_X8Y34 NE4E0 -> EL1B3 , 
  pip INT_X9Y34 EL1E3 -> LOGICIN_B8 , 
  pip MACCSITE2_X6Y20 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod4<1>" , 
  outpin "Mmult_prod4" P1 ,
  inpin "reduce_xor_311_xo<0>55" A3 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y12 LOGICOUT7 -> NE4B0 , 
  pip INT_X7Y22 NW2E3 -> LOGICIN_B2 , 
  pip INT_X8Y14 NE4E0 -> NN4B0 , 
  pip INT_X8Y18 NN4E0 -> NL1B3 , 
  pip INT_X8Y19 NL1E3 -> NN2B3 , 
  pip INT_X8Y21 NN2E3 -> NW2B3 , 
  pip MACCSITE2_X6Y12 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod4<20>" , 
  outpin "Mmult_prod42" P3 ,
  inpin "reduce_xor_311_xo<0>398" B5 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X6Y20 LOGICOUT5 -> NE4B1 , 
  pip INT_X8Y22 NE4E1 -> NE2B1 , 
  pip INT_X9Y23 NE2E1 -> NN4B1 , 
  pip INT_X9Y27 NN4E1 -> NN4B1 , 
  pip INT_X9Y31 NN4E1 -> NN2B1 , 
  pip INT_X9Y33 NN2E1 -> NR1B1 , 
  pip INT_X9Y34 NR1E1 -> LOGICIN_B11 , 
  pip MACCSITE2_X6Y20 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod4<21>" , 
  outpin "Mmult_prod42" P4 ,
  inpin "reduce_xor_311_xo<0>398" B6 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y20 LOGICOUT22 -> NE2B1 , 
  pip INT_X7Y21 NE2E1 -> NN4B1 , 
  pip INT_X7Y25 NN4E1 -> NN4B1 , 
  pip INT_X7Y29 NN4E1 -> NN4B1 , 
  pip INT_X7Y33 NN4E1 -> NL1B0 , 
  pip INT_X7Y34 NL1E0 -> EE2B0 , 
  pip INT_X9Y34 EE2E0 -> LOGICIN_B12 , 
  pip MACCSITE2_X6Y20 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod4<22>" , 
  outpin "Mmult_prod42" P5 ,
  inpin "reduce_xor_311_xo<0>398" B1 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y20 LOGICOUT15 -> NN4B1 , 
  pip INT_X6Y24 NN4E1 -> NN4B1 , 
  pip INT_X6Y28 NN4E1 -> NN4B1 , 
  pip INT_X6Y32 NN4E1 -> NE4B1 , 
  pip INT_X8Y34 NE4E1 -> EL1B0 , 
  pip INT_X9Y34 EL1E0 -> LOGICIN_B7 , 
  pip MACCSITE2_X6Y20 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod4<23>" , 
  outpin "Mmult_prod42" P6 ,
  inpin "reduce_xor_311_xo<0>398" D6 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y20 LOGICOUT1 -> NN2B2 , 
  pip INT_X6Y22 NN2E2 -> NN4B2 , 
  pip INT_X6Y26 NN4E2 -> NN4B2 , 
  pip INT_X6Y30 NN4E2 -> NN4B2 , 
  pip INT_X6Y34 NN4E2 -> EE2B2 , 
  pip INT_X8Y34 EE2E2 -> ER1B3 , 
  pip INT_X9Y34 ER1E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X6Y20 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod4<24>" , 
  outpin "Mmult_prod42" P7 ,
  inpin "reduce_xor_311_xo<0>398" D3 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y20 LOGICOUT18 -> NE2B2 , 
  pip INT_X7Y21 NE2E2 -> NN4B2 , 
  pip INT_X7Y25 NN4E2 -> NE4B2 , 
  pip INT_X9Y27 NE4E2 -> NN4B2 , 
  pip INT_X9Y31 NN4E2 -> NN2B2 , 
  pip INT_X9Y33 NN2E2 -> NL1B1 , 
  pip INT_X9Y34 NL1E1 -> LOGICIN_B24 , 
  pip MACCSITE2_X6Y20 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod4<25>" , 
  outpin "Mmult_prod42" P8 ,
  inpin "reduce_xor_311_xo<0>398" D5 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y20 LOGICOUT20 -> EE2B2 , 
  pip INT_X8Y20 EE2E2 -> NN4B2 , 
  pip INT_X8Y24 NN4E2 -> NN4B2 , 
  pip INT_X8Y28 NN4E2 -> NN4B2 , 
  pip INT_X8Y32 NN4E2 -> NE2B2 , 
  pip INT_X9Y33 NE2E2 -> NR1B2 , 
  pip INT_X9Y34 NR1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X6Y20 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod4<26>" , 
  outpin "Mmult_prod42" P9 ,
  inpin "reduce_xor_311_xo<0>398" D4 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y20 LOGICOUT4 -> NE2B3 , 
  pip INT_X7Y21 NE2E3 -> NE4B3 , 
  pip INT_X9Y23 NE4E3 -> NN4B3 , 
  pip INT_X9Y27 NN4E3 -> NN4B3 , 
  pip INT_X9Y31 NN4E3 -> NN2B3 , 
  pip INT_X9Y33 NN2E3 -> NL1B2 , 
  pip INT_X9Y34 NL1E2 -> LOGICIN_B25 , 
  pip MACCSITE2_X6Y20 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod4<27>" , 
  outpin "Mmult_prod42" P10 ,
  inpin "N22" D4 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y20 LOGICOUT16 -> NN4B3 , 
  pip INT_X6Y24 NN4E3 -> NN4B3 , 
  pip INT_X6Y28 NN4E3 -> EL1B2 , 
  pip INT_X7Y28 EL1E2 -> LOGICIN_B51 , 
  pip INT_X7Y28 LOGICIN_B51 -> LOGICIN_B57 , 
  pip MACCSITE2_X6Y20 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod4<28>" , 
  outpin "Mmult_prod42" P11 ,
  inpin "N22" D6 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_INTERFACE_X6Y20 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y20 LOGICOUT9 -> NN2B3 , 
  pip INT_X6Y22 NN2E3 -> NE2B3 , 
  pip INT_X7Y23 NE2E3 -> NN4B3 , 
  pip INT_X7Y27 NN4E3 -> NR1B3 , 
  pip INT_X7Y28 NR1E3 -> LOGICIN_B59 , 
  pip MACCSITE2_X6Y20 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod4<29>" , 
  outpin "Mmult_prod42" P12 ,
  inpin "N22" D2 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B55 -> L_D2 , 
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y21 LOGICOUT2 -> NN4B0 , 
  pip INT_X6Y25 NN4E0 -> NN2B0 , 
  pip INT_X6Y27 NN2E0 -> NR1B0 , 
  pip INT_X6Y28 NR1E0 -> EL1B3 , 
  pip INT_X7Y28 EL1E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y20 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod4<2>" , 
  outpin "Mmult_prod4" P2 ,
  inpin "reduce_xor_311_xo<0>55" C1 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X6Y12 LOGICOUT0 -> NN4B0 , 
  pip INT_X6Y16 NN4E0 -> NN4B0 , 
  pip INT_X6Y20 NN4E0 -> NN2B0 , 
  pip INT_X6Y22 NN2E0 -> NE2B0 , 
  pip INT_X7Y22 NE2E_S0 -> LOGICIN_B14 , 
  pip MACCSITE2_X6Y12 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod4<30>" , 
  outpin "Mmult_prod42" P13 ,
  inpin "N22" D5 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y21 LOGICOUT7 -> NE2B0 , 
  pip INT_X7Y22 NE2E0 -> NN4B0 , 
  pip INT_X7Y26 NN4E0 -> NL1B3 , 
  pip INT_X7Y27 NL1E3 -> NL1B2 , 
  pip INT_X7Y28 NL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X6Y20 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod4<31>" , 
  outpin "Mmult_prod42" P14 ,
  inpin "N22" D3 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y21 LOGICOUT12 -> NE4B0 , 
  pip INT_X7Y28 NW2E0 -> LOGICIN_B56 , 
  pip INT_X8Y23 NE4E0 -> NN4B0 , 
  pip INT_X8Y27 NN4E0 -> NW2B0 , 
  pip MACCSITE2_X6Y20 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod4<32>" , 
  outpin "Mmult_prod42" P15 ,
  inpin "N22" D1 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y21 LOGICOUT10 -> NE4B1 , 
  pip INT_X7Y24 NW2E1 -> NN2B1 , 
  pip INT_X7Y26 NN2E1 -> NR1B1 , 
  pip INT_X7Y27 NR1E1 -> NR1B1 , 
  pip INT_X7Y28 NR1E1 -> LOGICIN_B54 , 
  pip INT_X8Y23 NE4E1 -> NW2B1 , 
  pip MACCSITE2_X6Y20 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod4<33>" , 
  outpin "Mmult_prod42" P16 ,
  inpin "reduce_xor_311_xo<0>398" A2 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip INT_INTERFACE_X6Y21 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X10Y29 NE4E1 -> NN4B1 , 
  pip INT_X10Y33 NN4E1 -> NR1B1 , 
  pip INT_X10Y34 NR1E1 -> WR1B2 , 
  pip INT_X6Y21 LOGICOUT17 -> NN4B1 , 
  pip INT_X6Y25 NN4E1 -> NE4B1 , 
  pip INT_X8Y27 NE4E1 -> NE4B1 , 
  pip INT_X9Y34 WR1E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X6Y20 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod4<34>" , 
  outpin "Mmult_prod43" P0 ,
  inpin "reduce_xor_311_xo<0>842" D1 ,
  pip CLEXL_X9Y44 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X6Y24 LOGICOUT14 -> NN2B0 , 
  pip INT_X6Y26 NN2E0 -> NN4B0 , 
  pip INT_X6Y30 NN4E0 -> NN4B0 , 
  pip INT_X6Y34 NN4E0 -> NN4B0 , 
  pip INT_X6Y38 NN4E0 -> NN4B0 , 
  pip INT_X6Y42 NN4E0 -> NE4B0 , 
  pip INT_X8Y44 NE4E0 -> EL1B3 , 
  pip INT_X9Y44 EL1E3 -> FAN_B , 
  pip INT_X9Y44 FAN_B -> LOGICIN_B22 , 
  pip MACCSITE2_X6Y24 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod4<35>" , 
  outpin "Mmult_prod43" P1 ,
  inpin "reduce_xor_311_xo<0>842" D3 ,
  pip CLEXL_X9Y44 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y24 LOGICOUT7 -> NE4B0 , 
  pip INT_X8Y26 NE4E0 -> NN2B0 , 
  pip INT_X8Y28 NN2E0 -> NN4B0 , 
  pip INT_X8Y32 NN4E0 -> NN4B0 , 
  pip INT_X8Y36 NN4E0 -> NN2B0 , 
  pip INT_X8Y38 NN2E0 -> NE2B0 , 
  pip INT_X9Y39 NE2E0 -> NN4B0 , 
  pip INT_X9Y43 NN4E0 -> NR1B0 , 
  pip INT_X9Y44 NR1E0 -> LOGICIN_B24 , 
  pip MACCSITE2_X6Y24 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod4<36>" , 
  outpin "Mmult_prod43" P2 ,
  inpin "reduce_xor_311_xo<0>842" D2 ,
  pip CLEXL_X9Y44 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X10Y30 NE2E3 -> NN4B3 , 
  pip INT_X10Y34 NN4E3 -> NN4B3 , 
  pip INT_X10Y38 NN4E3 -> NN4B3 , 
  pip INT_X10Y42 NN4E3 -> NE2B3 , 
  pip INT_X10Y44 NW2E3 -> WL1B1 , 
  pip INT_X11Y43 NE2E3 -> NW2B3 , 
  pip INT_X6Y24 LOGICOUT0 -> NE2B0 , 
  pip INT_X7Y25 NE2E0 -> NE4B0 , 
  pip INT_X9Y27 NE4E0 -> NL1B3 , 
  pip INT_X9Y28 NL1E3 -> NR1B3 , 
  pip INT_X9Y29 NR1E3 -> NE2B3 , 
  pip INT_X9Y44 WL1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y24 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod4<37>" , 
  outpin "Mmult_prod43" P3 ,
  inpin "reduce_xor_311_xo<0>826" A4 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X6Y24 LOGICOUT5 -> NE4B1 , 
  pip INT_X7Y26 WR1E2 -> NN2B2 , 
  pip INT_X7Y28 NN2E2 -> NR1B2 , 
  pip INT_X7Y29 NR1E2 -> LOGICIN_B32 , 
  pip INT_X8Y26 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X6Y24 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod4<38>" , 
  outpin "Mmult_prod43" P4 ,
  inpin "reduce_xor_311_xo<0>826" A2 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y24 LOGICOUT22 -> NE2B1 , 
  pip INT_X7Y25 NE2E1 -> NR1B1 , 
  pip INT_X7Y26 NR1E1 -> NN2B1 , 
  pip INT_X7Y28 NN2E1 -> NR1B1 , 
  pip INT_X7Y29 NR1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X6Y24 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod4<39>" , 
  outpin "Mmult_prod43" P5 ,
  inpin "reduce_xor_311_xo<0>826" A3 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X5Y25 NW2E1 -> NE4B1 , 
  pip INT_X6Y24 LOGICOUT15 -> NW2B1 , 
  pip INT_X7Y27 NE4E1 -> NL1B0 , 
  pip INT_X7Y28 NL1E0 -> NN2B0 , 
  pip INT_X7Y29 NN2E_S0 -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y24 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod4<3>" , 
  outpin "Mmult_prod4" P3 ,
  inpin "reduce_xor_311_xo<0>55" C6 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B19 -> XX_C6 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X4Y14 NW4E1 -> NN4B1 , 
  pip INT_X4Y18 NN4E1 -> NN4B1 , 
  pip INT_X4Y22 NN4E1 -> EE2B1 , 
  pip INT_X6Y12 LOGICOUT5 -> NW4B1 , 
  pip INT_X6Y22 EE2E1 -> ER1B2 , 
  pip INT_X7Y22 ER1E2 -> LOGICIN_B19 , 
  pip MACCSITE2_X6Y12 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod4<40>" , 
  outpin "Mmult_prod43" P6 ,
  inpin "reduce_xor_311_xo<0>826" A6 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y24 LOGICOUT1 -> NE2B2 , 
  pip INT_X7Y25 NE2E2 -> NN2B2 , 
  pip INT_X7Y27 NN2E2 -> NR1B2 , 
  pip INT_X7Y28 NR1E2 -> NL1B1 , 
  pip INT_X7Y29 NL1E1 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y24 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod4<41>" , 
  outpin "Mmult_prod43" P7 ,
  inpin "reduce_xor_311_xo<0>826" A1 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X10Y24 EE4E2 -> NN4B2 , 
  pip INT_X10Y28 NN4E2 -> NW2B2 , 
  pip INT_X6Y24 LOGICOUT18 -> EE4B2 , 
  pip INT_X7Y29 WW2E1 -> LOGICIN_B29 , 
  pip INT_X9Y29 NW2E2 -> WW2B1 , 
  pip MACCSITE2_X6Y24 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod4<42>" , 
  outpin "Mmult_prod43" P8 ,
  inpin "reduce_xor_311_xo<0>826" A5 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y24 LOGICOUT20 -> SE2B2 , 
  pip INT_X7Y23 SE2E2 -> NN4B2 , 
  pip INT_X7Y27 NN4E2 -> NN2B2 , 
  pip INT_X7Y29 NN2E2 -> LOGICIN_B33 , 
  pip MACCSITE2_X6Y24 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod4<43>" , 
  outpin "Mmult_prod43" P9 ,
  inpin "reduce_xor_311_xo<0>821" A4 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y24 LOGICOUT4 -> NE2B3 , 
  pip INT_X7Y25 NE2E3 -> NN2B3 , 
  pip INT_X7Y27 NN2E3 -> NN2B3 , 
  pip INT_X7Y29 FAN_B -> LOGICIN_B3 , 
  pip INT_X7Y29 NN2E3 -> FAN_B , 
  pip MACCSITE2_X6Y24 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod4<44>" , 
  outpin "Mmult_prod43" P10 ,
  inpin "reduce_xor_311_xo<0>821" A5 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X4Y25 WW2E_N3 -> NN4B0 , 
  pip INT_X4Y29 NN4E0 -> EE2B0 , 
  pip INT_X6Y24 LOGICOUT16 -> WW2B3 , 
  pip INT_X6Y29 EE2E0 -> ER1B1 , 
  pip INT_X7Y29 ER1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X6Y24 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod4<45>" , 
  outpin "Mmult_prod43" P11 ,
  inpin "reduce_xor_311_xo<0>821" A1 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip INT_INTERFACE_X6Y24 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X4Y26 NW4E3 -> NE4B3 , 
  pip INT_X6Y24 LOGICOUT9 -> NW4B3 , 
  pip INT_X6Y28 NE4E3 -> NE2B3 , 
  pip INT_X7Y29 LOGICIN_B61 -> LOGICIN_B0 , 
  pip INT_X7Y29 NE2E3 -> LOGICIN_B61 , 
  pip MACCSITE2_X6Y24 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod4<46>" , 
  outpin "Mmult_prod43" P12 ,
  inpin "reduce_xor_311_xo<0>821" A3 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y25 LOGICOUT2 -> NN4B0 , 
  pip INT_X6Y29 NN4E0 -> EL1B3 , 
  pip INT_X7Y29 EL1E3 -> LOGICIN_B2 , 
  pip MACCSITE2_X6Y24 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod4<47>" , 
  outpin "Mmult_prod43" P13 ,
  inpin "reduce_xor_311_xo<0>821" A6 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X5Y26 NW2E0 -> NE4B0 , 
  pip INT_X6Y25 LOGICOUT7 -> NW2B0 , 
  pip INT_X7Y28 NE4E0 -> NR1B0 , 
  pip INT_X7Y29 NR1E0 -> LOGICIN_B5 , 
  pip MACCSITE2_X6Y24 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod4<48>" , 
  outpin "Mmult_prod43" P14 ,
  inpin "reduce_xor_311_xo<0>821" A2 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y25 LOGICOUT12 -> NE2B0 , 
  pip INT_X7Y26 NE2E0 -> NN2B0 , 
  pip INT_X7Y28 NN2E0 -> NL1B3 , 
  pip INT_X7Y29 NL1E3 -> LOGICIN_B1 , 
  pip MACCSITE2_X6Y24 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod4<49>" , 
  outpin "Mmult_prod43" P15 ,
  inpin "reduce_xor_311_xo<0>826" D5 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y25 LOGICOUT10 -> NN2B1 , 
  pip INT_X6Y27 NN2E1 -> NE4B1 , 
  pip INT_X7Y29 WR1E2 -> LOGICIN_B58 , 
  pip INT_X8Y29 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X6Y24 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod4<4>" , 
  outpin "Mmult_prod4" P4 ,
  inpin "reduce_xor_311_xo<0>55" C4 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y12 LOGICOUT22 -> NE4B1 , 
  pip INT_X7Y19 NW2E1 -> NN2B1 , 
  pip INT_X7Y21 NN2E1 -> NR1B1 , 
  pip INT_X7Y22 NR1E1 -> LOGICIN_B17 , 
  pip INT_X8Y14 NE4E1 -> NN4B1 , 
  pip INT_X8Y18 NN4E1 -> NW2B1 , 
  pip MACCSITE2_X6Y12 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod4<50>" , 
  outpin "Mmult_prod43" P16 ,
  inpin "reduce_xor_311_xo<0>826" D6 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X4Y27 NW4E1 -> NN2B1 , 
  pip INT_X4Y29 NN2E1 -> EE2B1 , 
  pip INT_X6Y25 LOGICOUT17 -> NW4B1 , 
  pip INT_X6Y29 EE2E1 -> ER1B2 , 
  pip INT_X7Y29 ER1E2 -> LOGICIN_B59 , 
  pip MACCSITE2_X6Y24 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod4<51>" , 
  outpin "Mmult_prod43" P17 ,
  inpin "reduce_xor_311_xo<0>826" D3 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y25 LOGICOUT22 -> NN4B1 , 
  pip INT_X6Y29 NN4E1 -> EL1B0 , 
  pip INT_X7Y29 EL1E0 -> LOGICIN_B56 , 
  pip MACCSITE2_X6Y24 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  ;
net "prod4<52>" , 
  outpin "Mmult_prod43" P18 ,
  inpin "reduce_xor_311_xo<0>826" D4 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X6Y25 LOGICOUT8 -> NE2B2 , 
  pip INT_X7Y26 NE2E2 -> NL1B1 , 
  pip INT_X7Y27 NL1E1 -> NN2B1 , 
  pip INT_X7Y29 NN2E1 -> LOGICIN_B57 , 
  pip MACCSITE2_X6Y24 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  ;
net "prod4<53>" , 
  outpin "Mmult_prod43" P19 ,
  inpin "reduce_xor_311_xo<0>826" D1 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y25 LOGICOUT1 -> NN2B2 , 
  pip INT_X6Y27 NN2E2 -> EE2B2 , 
  pip INT_X7Y29 NW2E2 -> LOGICIN_B54 , 
  pip INT_X8Y27 EE2E2 -> NR1B2 , 
  pip INT_X8Y28 NR1E2 -> NW2B2 , 
  pip MACCSITE2_X6Y24 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  ;
net "prod4<54>" , 
  outpin "Mmult_prod43" P20 ,
  inpin "reduce_xor_311_xo<0>826" D2 ,
  pip CLEXL_X7Y29 CLEXL_LOGICIN_B55 -> L_D2 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X6Y25 LOGICOUT13 -> NE4B2 , 
  pip INT_X7Y29 WR1E3 -> LOGICIN_B55 , 
  pip INT_X8Y27 NE4E2 -> NN2B2 , 
  pip INT_X8Y29 NN2E2 -> WR1B3 , 
  pip MACCSITE2_X6Y24 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  ;
net "prod4<55>" , 
  outpin "Mmult_prod43" P21 ,
  inpin "d0/d_q" D6 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X10Y25 EE4E3 -> NN4B3 , 
  pip INT_X10Y29 NN4E3 -> NR1B3 , 
  pip INT_X10Y30 NR1E3 -> NW2B3 , 
  pip INT_X6Y25 LOGICOUT4 -> EE4B3 , 
  pip INT_X7Y33 NW4E3 -> NN2B3 , 
  pip INT_X7Y35 NN2E3 -> NR1B3 , 
  pip INT_X7Y36 NR1E3 -> LOGICIN_B27 , 
  pip INT_X9Y31 NW2E3 -> NW4B3 , 
  pip MACCSITE2_X6Y24 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  ;
net "prod4<56>" , 
  outpin "Mmult_prod43" P22 ,
  inpin "d0/d_q" D2 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y25 LOGICOUT16 -> NE2B3 , 
  pip INT_X7Y26 NE2E3 -> NN4B3 , 
  pip INT_X7Y30 NN4E3 -> NL1B2 , 
  pip INT_X7Y31 NL1E2 -> NN2B2 , 
  pip INT_X7Y33 NN2E2 -> NN2B2 , 
  pip INT_X7Y35 NN2E2 -> NL1B1 , 
  pip INT_X7Y36 NL1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y24 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  ;
net "prod4<57>" , 
  outpin "Mmult_prod43" P23 ,
  inpin "d0/d_q" D1 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip INT_INTERFACE_X6Y25 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X6Y25 LOGICOUT11 -> NE4B3 , 
  pip INT_X7Y36 FAN_B -> LOGICIN_B22 , 
  pip INT_X7Y36 NW2E3 -> FAN_B , 
  pip INT_X8Y27 NE4E3 -> NN4B3 , 
  pip INT_X8Y31 NN4E3 -> NN2B3 , 
  pip INT_X8Y33 NN2E3 -> NN2B3 , 
  pip INT_X8Y35 NN2E3 -> NW2B3 , 
  pip MACCSITE2_X6Y24 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  ;
net "prod4<58>" , 
  outpin "Mmult_prod43" P24 ,
  inpin "d0/d_q" D5 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X6Y26 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y26 LOGICOUT7 -> NE2B0 , 
  pip INT_X7Y27 NE2E0 -> NN4B0 , 
  pip INT_X7Y31 NN4E0 -> NR1B0 , 
  pip INT_X7Y32 NR1E0 -> NN2B0 , 
  pip INT_X7Y34 NN2E0 -> NE4B0 , 
  pip INT_X7Y36 WR1E2 -> LOGICIN_B26 , 
  pip INT_X8Y36 WR1E1 -> WR1B2 , 
  pip INT_X9Y36 NE4E0 -> WR1B1 , 
  pip MACCSITE2_X6Y24 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  ;
net "prod4<59>" , 
  outpin "Mmult_prod43" P25 ,
  inpin "d0/d_q" D3 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X6Y26 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y26 LOGICOUT10 -> NE4B1 , 
  pip INT_X7Y36 NW2E1 -> LOGICIN_B24 , 
  pip INT_X8Y28 NE4E1 -> NN2B1 , 
  pip INT_X8Y30 NN2E1 -> NN2B1 , 
  pip INT_X8Y32 NN2E1 -> NN2B1 , 
  pip INT_X8Y34 NN2E1 -> NR1B1 , 
  pip INT_X8Y35 NR1E1 -> NW2B1 , 
  pip MACCSITE2_X6Y24 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  ;
net "prod4<5>" , 
  outpin "Mmult_prod4" P5 ,
  inpin "reduce_xor_311_xo<0>55" C3 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y12 LOGICOUT15 -> NN4B1 , 
  pip INT_X6Y16 NN4E1 -> NE2B1 , 
  pip INT_X7Y17 NE2E1 -> NN4B1 , 
  pip INT_X7Y21 NN4E1 -> NL1B0 , 
  pip INT_X7Y22 NL1E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X6Y12 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod4<60>" , 
  outpin "Mmult_prod43" P26 ,
  inpin "d0/d_q" D4 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X6Y26 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y26 LOGICOUT17 -> NE2B1 , 
  pip INT_X7Y27 NE2E1 -> NN4B1 , 
  pip INT_X7Y31 NN4E1 -> NN4B1 , 
  pip INT_X7Y35 NN4E1 -> EL1B0 , 
  pip INT_X7Y36 WR1E1 -> LOGICIN_B25 , 
  pip INT_X8Y35 EL1E0 -> NR1B0 , 
  pip INT_X8Y36 NR1E0 -> WR1B1 , 
  pip MACCSITE2_X6Y24 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  ;
net "prod4<61>" , 
  outpin "Mmult_prod43" P27 ,
  inpin "d0/d_q" C2 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B15 -> XX_C2 , 
  pip INT_INTERFACE_X6Y26 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y26 LOGICOUT22 -> NN2B1 , 
  pip INT_X6Y28 NN2E1 -> NE4B1 , 
  pip INT_X6Y32 NW4E1 -> NN2B1 , 
  pip INT_X6Y34 NN2E1 -> NR1B1 , 
  pip INT_X6Y35 NR1E1 -> NE2B1 , 
  pip INT_X7Y36 NE2E1 -> LOGICIN_B15 , 
  pip INT_X8Y30 NE4E1 -> NW4B1 , 
  pip MACCSITE2_X6Y24 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  ;
net "prod4<62>" , 
  outpin "Mmult_prod43" P28 ,
  inpin "d0/d_q" C4 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B17 -> XX_C4 , 
  pip INT_INTERFACE_X6Y26 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X10Y30 NE4E2 -> NN4B2 , 
  pip INT_X10Y34 NN4E2 -> NW4B2 , 
  pip INT_X6Y26 LOGICOUT8 -> NE4B2 , 
  pip INT_X7Y36 WL1E0 -> LOGICIN_B17 , 
  pip INT_X8Y28 NE4E2 -> NE4B2 , 
  pip INT_X8Y36 NW4E2 -> WL1B0 , 
  pip MACCSITE2_X6Y24 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  ;
net "prod4<63>" , 
  outpin "Mmult_prod43" P29 ,
  inpin "d0/d_q" C3 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B16 -> XX_C3 , 
  pip INT_INTERFACE_X6Y26 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y26 LOGICOUT1 -> NE2B2 , 
  pip INT_X7Y27 NE2E2 -> NN4B2 , 
  pip INT_X7Y31 NN4E2 -> NN4B2 , 
  pip INT_X7Y35 NN4E2 -> NR1B2 , 
  pip INT_X7Y36 LOGICIN_B51 -> LOGICIN_B16 , 
  pip INT_X7Y36 NR1E2 -> LOGICIN_B51 , 
  pip MACCSITE2_X6Y24 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  ;
net "prod4<6>" , 
  outpin "Mmult_prod4" P6 ,
  inpin "reduce_xor_311_xo<0>55" C2 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B15 -> XX_C2 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y12 LOGICOUT1 -> NN2B2 , 
  pip INT_X6Y14 NN2E2 -> NN4B2 , 
  pip INT_X6Y18 NN4E2 -> NN4B2 , 
  pip INT_X6Y22 NN4E2 -> EL1B1 , 
  pip INT_X7Y22 EL1E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X6Y12 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod4<7>" , 
  outpin "Mmult_prod4" P7 ,
  inpin "reduce_xor_311_xo<0>55" C5 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y12 LOGICOUT18 -> NE2B2 , 
  pip INT_X7Y13 NE2E2 -> NN4B2 , 
  pip INT_X7Y17 NN4E2 -> NN4B2 , 
  pip INT_X7Y21 NN4E2 -> NR1B2 , 
  pip INT_X7Y22 NR1E2 -> LOGICIN_B18 , 
  pip MACCSITE2_X6Y12 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod4<8>" , 
  outpin "Mmult_prod4" P8 ,
  inpin "reduce_xor_311_xo<0>190" A5 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y12 LOGICOUT20 -> NN4B2 , 
  pip INT_X6Y16 NN4E2 -> NN4B2 , 
  pip INT_X6Y20 NN4E2 -> NN4B2 , 
  pip INT_X6Y24 NN4E2 -> NE4B2 , 
  pip INT_X7Y27 NW2E2 -> NL1B1 , 
  pip INT_X7Y28 NL1E1 -> LOGICIN_B4 , 
  pip INT_X8Y26 NE4E2 -> NW2B2 , 
  pip MACCSITE2_X6Y12 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod4<9>" , 
  outpin "Mmult_prod4" P9 ,
  inpin "reduce_xor_311_xo<0>190" A6 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X6Y12 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y12 LOGICOUT4 -> NN4B3 , 
  pip INT_X6Y16 NN4E3 -> NN4B3 , 
  pip INT_X6Y20 NN4E3 -> NE4B3 , 
  pip INT_X7Y28 WR1E0 -> LOGICIN_B5 , 
  pip INT_X8Y22 NE4E3 -> NN4B3 , 
  pip INT_X8Y26 NN4E3 -> NN2B3 , 
  pip INT_X8Y28 NN2E3 -> WR1B0 , 
  pip MACCSITE2_X6Y12 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod5<0>" , 
  outpin "Mmult_prod5" P0 ,
  inpin "reduce_xor_311_xo<0>190" A1 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X5Y27 SW2E0 -> ER1B1 , 
  pip INT_X6Y27 ER1E1 -> NE2B1 , 
  pip INT_X6Y28 LOGICOUT14 -> SW2B0 , 
  pip INT_X7Y28 NE2E1 -> LOGICIN_B0 , 
  pip MACCSITE2_X6Y28 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod5<10>" , 
  outpin "Mmult_prod5" P10 ,
  inpin "reduce_xor_311_xo<0>190" A2 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y28 LOGICOUT16 -> NR1B3 , 
  pip INT_X6Y29 NR1E3 -> EL1B2 , 
  pip INT_X7Y28 SL1E2 -> LOGICIN_B1 , 
  pip INT_X7Y29 EL1E2 -> SL1B2 , 
  pip MACCSITE2_X6Y28 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod5<11>" , 
  outpin "Mmult_prod5" P11 ,
  inpin "reduce_xor_311_xo<0>190" A4 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y28 LOGICOUT9 -> ER1B0 , 
  pip INT_X7Y28 ER1E0 -> LOGICIN_B6 , 
  pip INT_X7Y28 LOGICIN_B6 -> LOGICIN_B3 , 
  pip MACCSITE2_X6Y28 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod5<12>" , 
  outpin "Mmult_prod5" P12 ,
  inpin "reduce_xor_311_xo<0>190" A3 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y29 LOGICOUT2 -> EE2B0 , 
  pip INT_X7Y28 WL1E3 -> LOGICIN_B2 , 
  pip INT_X8Y28 SL1E0 -> WL1B3 , 
  pip INT_X8Y29 EE2E0 -> SL1B0 , 
  pip MACCSITE2_X6Y28 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod5<13>" , 
  outpin "Mmult_prod5" P13 ,
  inpin "N22" A5 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y29 LOGICOUT7 -> SE2B0 , 
  pip INT_X7Y28 LOGICIN_B35 -> LOGICIN_B33 , 
  pip INT_X7Y28 SE2E0 -> LOGICIN_B35 , 
  pip MACCSITE2_X6Y28 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod5<14>" , 
  outpin "Mmult_prod5" P14 ,
  inpin "N22" A6 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y29 LOGICOUT12 -> SE4B0 , 
  pip INT_X7Y28 WR1E1 -> LOGICIN_B34 , 
  pip INT_X8Y27 SE4E0 -> NR1B0 , 
  pip INT_X8Y28 NR1E0 -> WR1B1 , 
  pip MACCSITE2_X6Y28 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod5<15>" , 
  outpin "Mmult_prod5" P15 ,
  inpin "N22" A3 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y28 SR1E2 -> ER1B3 , 
  pip INT_X6Y29 LOGICOUT10 -> SR1B2 , 
  pip INT_X7Y28 ER1E3 -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y28 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod5<16>" , 
  outpin "Mmult_prod5" P16 ,
  inpin "N22" A2 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip INT_INTERFACE_X6Y29 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y29 LOGICOUT17 -> SE2B1 , 
  pip INT_X7Y28 SE2E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X6Y28 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod5<17>" , 
  outpin "Mmult_prod52" P0 ,
  inpin "reduce_xor_311_xo<0>398" A5 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X6Y36 LOGICOUT14 -> SE4B0 , 
  pip INT_X8Y34 SE4E0 -> ER1B1 , 
  pip INT_X9Y34 ER1E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X6Y36 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod5<18>" , 
  outpin "Mmult_prod52" P1 ,
  inpin "reduce_xor_311_xo<0>496" A1 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y36 LOGICOUT7 -> ER1B1 , 
  pip INT_X7Y36 ER1E1 -> LOGICIN_B29 , 
  pip MACCSITE2_X6Y36 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod5<19>" , 
  outpin "Mmult_prod52" P2 ,
  inpin "reduce_xor_311_xo<0>496" A3 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X6Y36 LOGICOUT0 -> NE2B0 , 
  pip INT_X7Y36 NE2E_S0 -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y36 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod5<1>" , 
  outpin "Mmult_prod5" P1 ,
  inpin "N22" A1 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y28 LOGICOUT7 -> ER1B1 , 
  pip INT_X7Y28 ER1E1 -> LOGICIN_B29 , 
  pip MACCSITE2_X6Y28 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod5<20>" , 
  outpin "Mmult_prod52" P3 ,
  inpin "reduce_xor_311_xo<0>496" A4 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X5Y35 SW2E1 -> ER1B2 , 
  pip INT_X6Y35 ER1E2 -> NE2B2 , 
  pip INT_X6Y36 LOGICOUT5 -> SW2B1 , 
  pip INT_X7Y36 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X7Y36 NE2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y36 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod5<21>" , 
  outpin "Mmult_prod52" P4 ,
  inpin "reduce_xor_311_xo<0>496" A6 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y36 LOGICOUT22 -> ER1B2 , 
  pip INT_X7Y36 ER1E2 -> LOGICIN_B53 , 
  pip INT_X7Y36 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y36 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod5<22>" , 
  outpin "Mmult_prod52" P5 ,
  inpin "reduce_xor_311_xo<0>496" A5 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y36 LOGICOUT15 -> SE2B1 , 
  pip INT_X7Y35 SE2E1 -> NR1B1 , 
  pip INT_X7Y36 NR1E1 -> LOGICIN_B33 , 
  pip MACCSITE2_X6Y36 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod5<23>" , 
  outpin "Mmult_prod52" P6 ,
  inpin "reduce_xor_311_xo<0>496" A2 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y36 LOGICOUT1 -> EL1B1 , 
  pip INT_X7Y36 EL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X6Y36 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod5<24>" , 
  outpin "Mmult_prod52" P7 ,
  inpin "N24" B4 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B10 -> X_B4 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X10Y36 EE4E2 -> EE2B2 , 
  pip INT_X12Y36 EE2E2 -> LOGICIN_B10 , 
  pip INT_X6Y36 LOGICOUT18 -> EE4B2 , 
  pip MACCSITE2_X6Y36 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod5<25>" , 
  outpin "Mmult_prod52" P8 ,
  inpin "N24" B6 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B12 -> X_B6 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X10Y36 EE2E2 -> ER1B3 , 
  pip INT_X11Y36 ER1E3 -> ER1B0 , 
  pip INT_X12Y36 ER1E0 -> LOGICIN_B12 , 
  pip INT_X6Y36 LOGICOUT20 -> EE2B2 , 
  pip INT_X8Y36 EE2E2 -> EE2B2 , 
  pip MACCSITE2_X6Y36 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod5<26>" , 
  outpin "Mmult_prod52" P9 ,
  inpin "N24" B2 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B8 -> X_B2 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X10Y36 EE4E3 -> EE2B3 , 
  pip INT_X12Y36 EE2E3 -> LOGICIN_B8 , 
  pip INT_X6Y36 LOGICOUT4 -> EE4B3 , 
  pip MACCSITE2_X6Y36 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod5<27>" , 
  outpin "Mmult_prod52" P10 ,
  inpin "N24" B3 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B9 -> X_B3 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X12Y36 EE4E3 -> NE2B3 , 
  pip INT_X12Y36 WR1E_S0 -> LOGICIN_B9 , 
  pip INT_X13Y37 NE2E3 -> WR1B0 , 
  pip INT_X6Y36 LOGICOUT16 -> EE2B3 , 
  pip INT_X8Y36 EE2E3 -> EE4B3 , 
  pip MACCSITE2_X6Y36 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod5<28>" , 
  outpin "Mmult_prod52" P11 ,
  inpin "N24" B5 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B11 -> X_B5 , 
  pip INT_INTERFACE_X6Y36 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X10Y36 EL1E1 -> EE2B1 , 
  pip INT_X12Y36 EE2E1 -> LOGICIN_B11 , 
  pip INT_X6Y36 LOGICOUT9 -> EL1B2 , 
  pip INT_X7Y36 EL1E2 -> EE2B2 , 
  pip INT_X9Y36 EE2E2 -> EL1B1 , 
  pip MACCSITE2_X6Y36 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod5<29>" , 
  outpin "Mmult_prod52" P12 ,
  inpin "N24" B1 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B7 -> X_B1 , 
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X12Y36 SL1E0 -> LOGICIN_B7 , 
  pip INT_X12Y37 EE4E0 -> SL1B0 , 
  pip INT_X6Y37 LOGICOUT2 -> EE2B0 , 
  pip INT_X8Y37 EE2E0 -> EE4B0 , 
  pip MACCSITE2_X6Y36 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod5<2>" , 
  outpin "Mmult_prod5" P2 ,
  inpin "N22" A4 ,
  pip CLEXL_X7Y28 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X6Y28 LOGICOUT0 -> NE2B0 , 
  pip INT_X7Y28 LOGICIN_S62 -> LOGICIN_B32 , 
  pip INT_X7Y29 LOGICIN_B62 -> LOGICIN62 , 
  pip INT_X7Y29 NE2E0 -> LOGICIN_B62 , 
  pip MACCSITE2_X6Y28 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod5<30>" , 
  outpin "Mmult_prod52" P13 ,
  inpin "reduce_xor_311_xo<0>475" A1 ,
  pip CLEXL_X7Y37 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y37 LOGICOUT7 -> ER1B1 , 
  pip INT_X7Y37 ER1E1 -> LOGICIN_B0 , 
  pip MACCSITE2_X6Y36 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod5<31>" , 
  outpin "Mmult_prod52" P14 ,
  inpin "reduce_xor_311_xo<0>475" A3 ,
  pip CLEXL_X7Y37 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y37 LOGICOUT12 -> EL1B3 , 
  pip INT_X7Y37 EL1E3 -> LOGICIN_B2 , 
  pip MACCSITE2_X6Y36 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod5<32>" , 
  outpin "Mmult_prod52" P15 ,
  inpin "reduce_xor_311_xo<0>475" A2 ,
  pip CLEXL_X7Y37 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y37 LOGICOUT10 -> ER1B2 , 
  pip INT_X7Y37 ER1E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X6Y36 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod5<33>" , 
  outpin "Mmult_prod52" P16 ,
  inpin "reduce_xor_311_xo<0>475" A4 ,
  pip CLEXL_X7Y37 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X6Y37 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y37 LOGICOUT17 -> EL1B0 , 
  pip INT_X7Y37 EL1E0 -> LOGICIN_B6 , 
  pip INT_X7Y37 LOGICIN_B6 -> LOGICIN_B3 , 
  pip MACCSITE2_X6Y36 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod5<34>" , 
  outpin "Mmult_prod53" P0 ,
  inpin "d0/d_q" C5 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B18 -> XX_C5 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X6Y40 LOGICOUT14 -> SE2B0 , 
  pip INT_X7Y36 SR1E1 -> LOGICIN_B18 , 
  pip INT_X7Y37 SS2E0 -> SR1B1 , 
  pip INT_X7Y39 SE2E0 -> SS2B0 , 
  pip MACCSITE2_X6Y40 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod5<35>" , 
  outpin "Mmult_prod53" P1 ,
  inpin "reduce_xor_311_xo<0>899" D4 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y40 LOGICOUT7 -> ER1B1 , 
  pip INT_X7Y40 ER1E1 -> LOGICIN_B25 , 
  pip MACCSITE2_X6Y40 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod5<36>" , 
  outpin "Mmult_prod53" P2 ,
  inpin "reduce_xor_311_xo<0>899" D6 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X6Y40 LOGICOUT0 -> EL1B3 , 
  pip INT_X7Y40 EL1E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X6Y40 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod5<37>" , 
  outpin "Mmult_prod53" P3 ,
  inpin "reduce_xor_311_xo<0>878" B2 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B38 -> L_B2 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X6Y40 LOGICOUT5 -> SE2B1 , 
  pip INT_X7Y39 SE2E1 -> NR1B1 , 
  pip INT_X7Y40 GFAN0 -> LOGICIN_B38 , 
  pip INT_X7Y40 NR1E1 -> GFAN0 , 
  pip MACCSITE2_X6Y40 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod5<38>" , 
  outpin "Mmult_prod53" P4 ,
  inpin "reduce_xor_311_xo<0>878" B6 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B42 -> L_B6 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y40 LOGICOUT22 -> EL1B0 , 
  pip INT_X7Y40 EL1E0 -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y40 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod5<39>" , 
  outpin "Mmult_prod53" P5 ,
  inpin "reduce_xor_311_xo<0>878" B4 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B40 -> L_B4 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X6Y40 LOGICOUT15 -> ER1B2 , 
  pip INT_X7Y40 ER1E2 -> LOGICIN_B40 , 
  pip MACCSITE2_X6Y40 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod5<3>" , 
  outpin "Mmult_prod5" P3 ,
  inpin "reduce_xor_311_xo<0>169" D1 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B54 -> M_D1 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X10Y28 EE4E1 -> EE2B1 , 
  pip INT_X12Y28 EE2E1 -> EE2B1 , 
  pip INT_X14Y28 EE2E1 -> LOGICIN_B54 , 
  pip INT_X6Y28 LOGICOUT5 -> EE4B1 , 
  pip MACCSITE2_X6Y28 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod5<40>" , 
  outpin "Mmult_prod53" P6 ,
  inpin "reduce_xor_311_xo<0>878" B5 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B41 -> L_B5 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y40 LOGICOUT1 -> EL1B1 , 
  pip INT_X7Y40 EL1E1 -> LOGICIN_B41 , 
  pip MACCSITE2_X6Y40 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod5<41>" , 
  outpin "Mmult_prod53" P7 ,
  inpin "reduce_xor_311_xo<0>878" B3 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B39 -> L_B3 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X6Y40 LOGICOUT18 -> SE2B2 , 
  pip INT_X7Y39 SE2E2 -> NE2B2 , 
  pip INT_X7Y40 WR1E3 -> LOGICIN_B39 , 
  pip INT_X8Y40 NE2E2 -> WR1B3 , 
  pip MACCSITE2_X6Y40 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod5<42>" , 
  outpin "Mmult_prod53" P8 ,
  inpin "reduce_xor_311_xo<0>878" B1 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B37 -> L_B1 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X6Y40 LOGICOUT20 -> ER1B3 , 
  pip INT_X7Y40 ER1E3 -> LOGICIN_B37 , 
  pip MACCSITE2_X6Y40 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod5<43>" , 
  outpin "Mmult_prod53" P9 ,
  inpin "reduce_xor_311_xo<0>878" A6 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X6Y40 LOGICOUT4 -> EL1B2 , 
  pip INT_X7Y40 EL1E2 -> LOGICIN_B53 , 
  pip INT_X7Y40 LOGICIN_B53 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y40 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod5<44>" , 
  outpin "Mmult_prod53" P10 ,
  inpin "reduce_xor_311_xo<0>878" A2 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y40 LOGICOUT16 -> ER1B0 , 
  pip INT_X7Y40 ER1E0 -> LOGICIN_B30 , 
  pip MACCSITE2_X6Y40 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod5<45>" , 
  outpin "Mmult_prod53" P11 ,
  inpin "reduce_xor_311_xo<0>878" A3 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip INT_INTERFACE_X6Y40 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X6Y40 LOGICOUT9 -> SE2B3 , 
  pip INT_X7Y39 SE2E3 -> NR1B3 , 
  pip INT_X7Y40 NR1E3 -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y40 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod5<46>" , 
  outpin "Mmult_prod53" P12 ,
  inpin "reduce_xor_311_xo<0>878" A4 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X6Y41 LOGICOUT2 -> ER1B1 , 
  pip INT_X7Y40 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X7Y40 SL1E1 -> LOGICIN_B13 , 
  pip INT_X7Y41 ER1E1 -> SL1B1 , 
  pip MACCSITE2_X6Y40 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod5<47>" , 
  outpin "Mmult_prod53" P13 ,
  inpin "reduce_xor_311_xo<0>878" C6 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y41 LOGICOUT7 -> EL1B3 , 
  pip INT_X7Y40 SL1E3 -> LOGICIN_B50 , 
  pip INT_X7Y41 EL1E3 -> SL1B3 , 
  pip MACCSITE2_X6Y40 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod5<48>" , 
  outpin "Mmult_prod53" P14 ,
  inpin "reduce_xor_311_xo<0>878" C3 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X6Y41 LOGICOUT12 -> SE2B0 , 
  pip INT_X7Y40 SE2E0 -> LOGICIN_B47 , 
  pip MACCSITE2_X6Y40 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod5<49>" , 
  outpin "Mmult_prod53" P15 ,
  inpin "reduce_xor_311_xo<0>964" B2 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X6Y41 LOGICOUT10 -> ER1B2 , 
  pip INT_X7Y41 ER1E2 -> LOGICIN_B8 , 
  pip MACCSITE2_X6Y40 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod5<4>" , 
  outpin "Mmult_prod5" P4 ,
  inpin "reduce_xor_311_xo<0>169" D6 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X12Y28 EE4E1 -> ER1B2 , 
  pip INT_X13Y28 ER1E2 -> EL1B1 , 
  pip INT_X14Y28 EL1E1 -> LOGICIN_B43 , 
  pip INT_X14Y28 LOGICIN_B43 -> LOGICIN_B59 , 
  pip INT_X6Y28 LOGICOUT22 -> EE2B1 , 
  pip INT_X8Y28 EE2E1 -> EE4B1 , 
  pip MACCSITE2_X6Y28 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod5<50>" , 
  outpin "Mmult_prod53" P16 ,
  inpin "reduce_xor_311_xo<0>964" B1 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y41 LOGICOUT17 -> EL1B0 , 
  pip INT_X7Y41 EL1E0 -> LOGICIN_B7 , 
  pip MACCSITE2_X6Y40 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod5<51>" , 
  outpin "Mmult_prod53" P17 ,
  inpin "reduce_xor_311_xo<0>964" B4 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X6Y41 LOGICOUT22 -> SE2B1 , 
  pip INT_X7Y40 SE2E1 -> ER1B2 , 
  pip INT_X7Y41 WR1E3 -> LOGICIN_B10 , 
  pip INT_X8Y40 ER1E2 -> NR1B2 , 
  pip INT_X8Y41 NR1E2 -> WR1B3 , 
  pip MACCSITE2_X6Y40 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  ;
net "prod5<52>" , 
  outpin "Mmult_prod53" P18 ,
  inpin "reduce_xor_311_xo<0>964" B3 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X5Y41 WR1E3 -> NN2B3 , 
  pip INT_X5Y43 NN2E3 -> EE2B3 , 
  pip INT_X6Y41 LOGICOUT8 -> WR1B3 , 
  pip INT_X7Y41 SS2E3 -> LOGICIN_B9 , 
  pip INT_X7Y43 EE2E3 -> SS2B3 , 
  pip MACCSITE2_X6Y40 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  ;
net "prod5<53>" , 
  outpin "Mmult_prod53" P19 ,
  inpin "reduce_xor_311_xo<0>964" B6 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X6Y41 LOGICOUT1 -> EL1B1 , 
  pip INT_X7Y41 EL1E1 -> LOGICIN_B12 , 
  pip MACCSITE2_X6Y40 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  ;
net "prod5<54>" , 
  outpin "Mmult_prod53" P20 ,
  inpin "reduce_xor_311_xo<0>964" B5 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X6Y41 LOGICOUT13 -> ER1B3 , 
  pip INT_X7Y41 ER1E3 -> LOGICIN_B61 , 
  pip INT_X7Y41 LOGICIN_B61 -> LOGICIN_B11 , 
  pip MACCSITE2_X6Y40 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  ;
net "prod5<55>" , 
  outpin "Mmult_prod53" P21 ,
  inpin "reduce_xor_311_xo<0>964" D5 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B26 -> XX_D5 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X5Y41 WL1E2 -> NL1B2 , 
  pip INT_X5Y42 NL1E2 -> EE2B2 , 
  pip INT_X6Y41 LOGICOUT4 -> WL1B2 , 
  pip INT_X7Y41 SL1E2 -> LOGICIN_B26 , 
  pip INT_X7Y42 EE2E2 -> SL1B2 , 
  pip MACCSITE2_X6Y40 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  ;
net "prod5<56>" , 
  outpin "Mmult_prod53" P22 ,
  inpin "reduce_xor_311_xo<0>964" D1 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B22 -> XX_D1 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X6Y41 LOGICOUT16 -> EL1B2 , 
  pip INT_X7Y41 EL1E2 -> LOGICIN_B22 , 
  pip MACCSITE2_X6Y40 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  ;
net "prod5<57>" , 
  outpin "Mmult_prod53" P23 ,
  inpin "reduce_xor_311_xo<0>964" D3 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B24 -> XX_D3 , 
  pip INT_INTERFACE_X6Y41 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X6Y41 LOGICOUT11 -> ER1B0 , 
  pip INT_X7Y41 ER1E0 -> LOGICIN_B24 , 
  pip MACCSITE2_X6Y40 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  ;
net "prod5<58>" , 
  outpin "Mmult_prod53" P24 ,
  inpin "reduce_xor_311_xo<0>964" D6 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B27 -> XX_D6 , 
  pip INT_INTERFACE_X6Y42 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X6Y42 LOGICOUT7 -> EL1B3 , 
  pip INT_X7Y41 SL1E3 -> LOGICIN_B27 , 
  pip INT_X7Y42 EL1E3 -> SL1B3 , 
  pip MACCSITE2_X6Y40 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  ;
net "prod5<59>" , 
  outpin "Mmult_prod53" P25 ,
  inpin "reduce_xor_311_xo<0>964" D4 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B25 -> XX_D4 , 
  pip INT_INTERFACE_X6Y42 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X5Y41 SW2E1 -> SE2B1 , 
  pip INT_X6Y40 SE2E1 -> NE2B1 , 
  pip INT_X6Y42 LOGICOUT10 -> SW2B1 , 
  pip INT_X7Y41 NE2E1 -> LOGICIN_B25 , 
  pip MACCSITE2_X6Y40 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  ;
net "prod5<5>" , 
  outpin "Mmult_prod5" P5 ,
  inpin "reduce_xor_311_xo<0>169" D4 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X11Y27 EE4E1 -> EE2B1 , 
  pip INT_X13Y27 EE2E1 -> NE2B1 , 
  pip INT_X14Y28 NE2E1 -> LOGICIN_B57 , 
  pip INT_X6Y28 LOGICOUT15 -> SE2B1 , 
  pip INT_X7Y27 SE2E1 -> EE4B1 , 
  pip MACCSITE2_X6Y28 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod5<60>" , 
  outpin "Mmult_prod53" P26 ,
  inpin "reduce_xor_311_xo<0>964" D2 ,
  pip CLEXL_X7Y41 CLEXL_LOGICIN_B23 -> XX_D2 , 
  pip INT_INTERFACE_X6Y42 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X6Y42 LOGICOUT17 -> SE2B1 , 
  pip INT_X7Y41 SE2E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X6Y40 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  ;
net "prod5<61>" , 
  outpin "Mmult_prod53" P27 ,
  inpin "reduce_xor_311_xo<0>938" C5 ,
  pip CLEXL_X15Y41 CLEXL_LOGICIN_B49 -> L_C5 , 
  pip INT_INTERFACE_X6Y42 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X10Y42 EE4E1 -> EE4B1 , 
  pip INT_X14Y41 SL1E1 -> ER1B2 , 
  pip INT_X14Y42 EE4E1 -> SL1B1 , 
  pip INT_X15Y41 ER1E2 -> LOGICIN_B49 , 
  pip INT_X6Y42 LOGICOUT22 -> EE4B1 , 
  pip MACCSITE2_X6Y40 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  ;
net "prod5<62>" , 
  outpin "Mmult_prod53" P28 ,
  inpin "reduce_xor_311_xo<0>938" C3 ,
  pip CLEXL_X15Y41 CLEXL_LOGICIN_B47 -> L_C3 , 
  pip INT_INTERFACE_X6Y42 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X12Y42 EE4E2 -> SE2B2 , 
  pip INT_X13Y41 SE2E2 -> ER1B3 , 
  pip INT_X14Y41 ER1E3 -> ER1B0 , 
  pip INT_X15Y41 ER1E0 -> LOGICIN_B47 , 
  pip INT_X6Y42 LOGICOUT8 -> EE2B2 , 
  pip INT_X8Y42 EE2E2 -> EE4B2 , 
  pip MACCSITE2_X6Y40 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  ;
net "prod5<63>" , 
  outpin "Mmult_prod53" P29 ,
  inpin "reduce_xor_311_xo<0>938" C6 ,
  pip CLEXL_X15Y41 CLEXL_LOGICIN_B50 -> L_C6 , 
  pip INT_INTERFACE_X6Y42 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X10Y42 EE4E2 -> EE4B2 , 
  pip INT_X14Y41 SL1E2 -> ER1B3 , 
  pip INT_X14Y42 EE4E2 -> SL1B2 , 
  pip INT_X15Y41 ER1E3 -> LOGICIN_B50 , 
  pip INT_X6Y42 LOGICOUT1 -> EE4B2 , 
  pip MACCSITE2_X6Y40 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  ;
net "prod5<6>" , 
  outpin "Mmult_prod5" P6 ,
  inpin "reduce_xor_311_xo<0>169" D3 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X13Y28 EE4E1 -> EL1B0 , 
  pip INT_X14Y28 EL1E0 -> LOGICIN_B56 , 
  pip INT_X6Y28 LOGICOUT1 -> EL1B1 , 
  pip INT_X7Y28 EL1E1 -> EE2B1 , 
  pip INT_X9Y28 EE2E1 -> EE4B1 , 
  pip MACCSITE2_X6Y28 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod5<7>" , 
  outpin "Mmult_prod5" P7 ,
  inpin "reduce_xor_311_xo<0>169" D2 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B55 -> M_D2 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X10Y28 EE4E2 -> EE2B2 , 
  pip INT_X12Y28 EE2E2 -> EE2B2 , 
  pip INT_X14Y28 EE2E2 -> LOGICIN_B55 , 
  pip INT_X6Y28 LOGICOUT18 -> EE4B2 , 
  pip MACCSITE2_X6Y28 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod5<8>" , 
  outpin "Mmult_prod5" P8 ,
  inpin "reduce_xor_311_xo<0>169" D5 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X12Y28 EE4E2 -> SE2B2 , 
  pip INT_X13Y27 SE2E2 -> NE2B2 , 
  pip INT_X14Y28 NE2E2 -> LOGICIN_B58 , 
  pip INT_X6Y28 LOGICOUT20 -> EE2B2 , 
  pip INT_X8Y28 EE2E2 -> EE4B2 , 
  pip MACCSITE2_X6Y28 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod5<9>" , 
  outpin "Mmult_prod5" P9 ,
  inpin "reduce_xor_311_xo<0>174" D6 ,
  pip CLEXL_X17Y28 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_INTERFACE_X6Y28 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X10Y28 EE4E3 -> EE4B3 , 
  pip INT_X14Y28 EE4E3 -> ER1B0 , 
  pip INT_X15Y28 ER1E0 -> ER1B1 , 
  pip INT_X16Y28 ER1E1 -> ER1B2 , 
  pip INT_X17Y28 ER1E2 -> LOGICIN_B59 , 
  pip INT_X6Y28 LOGICOUT4 -> EE4B3 , 
  pip MACCSITE2_X6Y28 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod6<0>" , 
  outpin "Mmult_prod6" P0 ,
  inpin "reduce_xor_311_xo<0>174" D4 ,
  pip CLEXL_X17Y28 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X17Y28 WR1E1 -> LOGICIN_B57 , 
  pip INT_X18Y28 LOGICOUT14 -> WR1B1 , 
  pip MACCSITE2_X18Y28 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod6<10>" , 
  outpin "Mmult_prod6" P10 ,
  inpin "reduce_xor_311_xo<0>174" D2 ,
  pip CLEXL_X17Y28 CLEXL_LOGICIN_B55 -> L_D2 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X17Y28 WL1E2 -> LOGICIN_B55 , 
  pip INT_X18Y28 LOGICOUT16 -> WL1B2 , 
  pip MACCSITE2_X18Y28 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod6<11>" , 
  outpin "Mmult_prod6" P11 ,
  inpin "reduce_xor_311_xo<0>174" D3 ,
  pip CLEXL_X17Y28 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X17Y28 WR1E0 -> LOGICIN_B56 , 
  pip INT_X18Y28 LOGICOUT9 -> WR1B0 , 
  pip MACCSITE2_X18Y28 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod6<12>" , 
  outpin "Mmult_prod6" P12 ,
  inpin "reduce_xor_311_xo<0>174" D1 ,
  pip CLEXL_X17Y28 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X17Y28 SR1E1 -> LOGICIN_B54 , 
  pip INT_X17Y29 WR1E1 -> SR1B1 , 
  pip INT_X18Y29 LOGICOUT2 -> WR1B1 , 
  pip MACCSITE2_X18Y28 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod6<13>" , 
  outpin "Mmult_prod6" P13 ,
  inpin "reduce_xor_311_xo<0>174" D5 ,
  pip CLEXL_X17Y28 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y28 LOGICIN_B6 -> LOGICIN_B58 , 
  pip INT_X17Y28 SW2E0 -> LOGICIN_B6 , 
  pip INT_X18Y29 LOGICOUT7 -> SW2B0 , 
  pip MACCSITE2_X18Y28 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod6<14>" , 
  outpin "Mmult_prod6" P14 ,
  inpin "reduce_xor_311_xo<0>169" C4 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X14Y28 WR1E1 -> LOGICIN_B48 , 
  pip INT_X15Y28 WL1E_N3 -> WR1B1 , 
  pip INT_X16Y27 SW4E0 -> WL1B3 , 
  pip INT_X18Y29 LOGICOUT12 -> SW4B0 , 
  pip MACCSITE2_X18Y28 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod6<15>" , 
  outpin "Mmult_prod6" P15 ,
  inpin "reduce_xor_311_xo<0>169" C2 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B46 -> M_C2 , 
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X14Y28 SR1E2 -> LOGICIN_B46 , 
  pip INT_X14Y29 WW2E1 -> SR1B2 , 
  pip INT_X16Y29 WW2E1 -> WW2B1 , 
  pip INT_X18Y29 LOGICOUT10 -> WW2B1 , 
  pip MACCSITE2_X18Y28 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod6<16>" , 
  outpin "Mmult_prod6" P16 ,
  inpin "reduce_xor_311_xo<0>169" C1 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B45 -> M_C1 , 
  pip INT_INTERFACE_X18Y29 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X14Y28 LOGICIN_B51 -> LOGICIN_B45 , 
  pip INT_X14Y28 SR1E1 -> LOGICIN_B51 , 
  pip INT_X14Y29 WW4E1 -> SR1B1 , 
  pip INT_X18Y29 LOGICOUT17 -> WW4B1 , 
  pip MACCSITE2_X18Y28 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod6<17>" , 
  outpin "Mmult_prod62" P0 ,
  inpin "reduce_xor_311_xo<0>475" A6 ,
  pip CLEXL_X7Y37 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X10Y35 WW4E_S0 -> WW2B3 , 
  pip INT_X14Y36 WW4E0 -> WW4B0 , 
  pip INT_X18Y36 LOGICOUT14 -> WW4B0 , 
  pip INT_X7Y37 NW2E0 -> LOGICIN_B5 , 
  pip INT_X8Y36 WW2E_N3 -> NW2B0 , 
  pip MACCSITE2_X18Y36 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod6<18>" , 
  outpin "Mmult_prod62" P1 ,
  inpin "reduce_xor_311_xo<0>475" A5 ,
  pip CLEXL_X7Y37 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X11Y35 WW4E1 -> WW4B1 , 
  pip INT_X15Y35 SW2E0 -> WW4B1 , 
  pip INT_X16Y36 WW2E0 -> SW2B0 , 
  pip INT_X18Y36 LOGICOUT7 -> WW2B0 , 
  pip INT_X7Y35 WW4E1 -> NN2B1 , 
  pip INT_X7Y37 NN2E1 -> LOGICIN_B4 , 
  pip MACCSITE2_X18Y36 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod6<19>" , 
  outpin "Mmult_prod62" P2 ,
  inpin "reduce_xor_311_xo<0>480" D3 ,
  pip CLEXL_X17Y36 CLEXL_LOGICIN_B56 -> L_D3 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X17Y36 GFAN1 =- LOGICIN_B51 , 
  pip INT_X17Y36 LOGICIN_B51 -> LOGICIN_B56 , 
  pip INT_X17Y36 WR1E1 -> GFAN1 , 
  pip INT_X18Y36 LOGICOUT0 -> WR1B1 , 
  pip MACCSITE2_X18Y36 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod6<1>" , 
  outpin "Mmult_prod6" P1 ,
  inpin "reduce_xor_311_xo<0>169" C5 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X14Y28 WL1E2 -> LOGICIN_B49 , 
  pip INT_X15Y28 WW2E3 -> WL1B2 , 
  pip INT_X17Y28 NW2E_S0 -> WW2B3 , 
  pip INT_X18Y28 LOGICOUT7 -> NW2B0 , 
  pip MACCSITE2_X18Y28 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod6<20>" , 
  outpin "Mmult_prod62" P3 ,
  inpin "reduce_xor_311_xo<0>480" D6 ,
  pip CLEXL_X17Y36 CLEXL_LOGICIN_B59 -> L_D6 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X17Y36 SR1E2 -> LOGICIN_B59 , 
  pip INT_X17Y37 WR1E2 -> SR1B2 , 
  pip INT_X18Y36 LOGICOUT5 -> NR1B1 , 
  pip INT_X18Y37 NR1E1 -> WR1B2 , 
  pip MACCSITE2_X18Y36 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod6<21>" , 
  outpin "Mmult_prod62" P4 ,
  inpin "reduce_xor_311_xo<0>480" D4 ,
  pip CLEXL_X17Y36 CLEXL_LOGICIN_B57 -> L_D4 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y36 WL1E0 -> LOGICIN_B57 , 
  pip INT_X18Y36 LOGICOUT22 -> WL1B0 , 
  pip MACCSITE2_X18Y36 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod6<22>" , 
  outpin "Mmult_prod62" P5 ,
  inpin "reduce_xor_311_xo<0>480" D5 ,
  pip CLEXL_X17Y36 CLEXL_LOGICIN_B58 -> L_D5 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X17Y36 WR1E2 -> LOGICIN_B58 , 
  pip INT_X18Y36 LOGICOUT15 -> WR1B2 , 
  pip MACCSITE2_X18Y36 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod6<23>" , 
  outpin "Mmult_prod62" P6 ,
  inpin "reduce_xor_311_xo<0>480" D1 ,
  pip CLEXL_X17Y36 CLEXL_LOGICIN_B54 -> L_D1 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y36 WL1E1 -> LOGICIN_B54 , 
  pip INT_X18Y36 LOGICOUT1 -> WL1B1 , 
  pip MACCSITE2_X18Y36 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod6<24>" , 
  outpin "Mmult_prod62" P7 ,
  inpin "reduce_xor_311_xo<0>480" D2 ,
  pip CLEXL_X17Y36 CLEXL_LOGICIN_B55 -> L_D2 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X17Y36 WR1E3 -> LOGICIN_B55 , 
  pip INT_X18Y36 LOGICOUT18 -> WR1B3 , 
  pip MACCSITE2_X18Y36 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod6<25>" , 
  outpin "Mmult_prod62" P8 ,
  inpin "N24" C5 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B18 -> X_C5 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X12Y36 WW2E1 -> LOGICIN_B18 , 
  pip INT_X14Y36 WW4E2 -> WW2B1 , 
  pip INT_X18Y36 LOGICOUT20 -> WW4B2 , 
  pip MACCSITE2_X18Y36 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod6<26>" , 
  outpin "Mmult_prod62" P9 ,
  inpin "N24" C6 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B19 -> X_C6 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X12Y36 SW2E2 -> LOGICIN_B19 , 
  pip INT_X13Y37 WW4E3 -> SW2B2 , 
  pip INT_X17Y37 NW2E3 -> WW4B3 , 
  pip INT_X18Y36 LOGICOUT4 -> NW2B3 , 
  pip MACCSITE2_X18Y36 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod6<27>" , 
  outpin "Mmult_prod62" P10 ,
  inpin "N24" C4 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B17 -> X_C4 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X12Y36 WR1E1 -> LOGICIN_B17 , 
  pip INT_X13Y36 WW4E0 -> WR1B1 , 
  pip INT_X17Y36 SW2E_N3 -> WW4B0 , 
  pip INT_X18Y36 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X18Y36 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod6<28>" , 
  outpin "Mmult_prod62" P11 ,
  inpin "N24" D2 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B23 -> X_D2 , 
  pip INT_INTERFACE_X18Y36 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X12Y36 FAN_B -> LOGICIN_B23 , 
  pip INT_X12Y36 WW2E2 -> FAN_B , 
  pip INT_X14Y36 WW4E3 -> WW2B2 , 
  pip INT_X18Y36 LOGICOUT9 -> WW4B3 , 
  pip MACCSITE2_X18Y36 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod6<29>" , 
  outpin "Mmult_prod62" P12 ,
  inpin "N24" D3 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B24 -> X_D3 , 
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X12Y36 WR1E0 -> LOGICIN_B24 , 
  pip INT_X13Y36 WL1E2 -> WR1B0 , 
  pip INT_X14Y36 WW4E_S0 -> WL1B2 , 
  pip INT_X18Y37 LOGICOUT2 -> WW4B0 , 
  pip MACCSITE2_X18Y36 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod6<2>" , 
  outpin "Mmult_prod6" P2 ,
  inpin "reduce_xor_311_xo<0>169" C3 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B47 -> M_C3 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X14Y28 WW2E0 -> LOGICIN_B47 , 
  pip INT_X16Y28 WW2E0 -> WW2B0 , 
  pip INT_X18Y28 LOGICOUT0 -> WW2B0 , 
  pip MACCSITE2_X18Y28 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod6<30>" , 
  outpin "Mmult_prod62" P13 ,
  inpin "N24" D4 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B25 -> X_D4 , 
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X12Y36 SR1E1 -> LOGICIN_B25 , 
  pip INT_X12Y37 WW4E1 -> SR1B1 , 
  pip INT_X16Y37 WW2E0 -> WW4B1 , 
  pip INT_X18Y37 LOGICOUT7 -> WW2B0 , 
  pip MACCSITE2_X18Y36 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod6<31>" , 
  outpin "Mmult_prod62" P14 ,
  inpin "N24" D6 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B27 -> X_D6 , 
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X12Y36 WL1E3 -> LOGICIN_B27 , 
  pip INT_X13Y36 NW2E1 -> WL1B3 , 
  pip INT_X14Y35 WW2E0 -> NW2B1 , 
  pip INT_X16Y35 SW4E0 -> WW2B0 , 
  pip INT_X18Y37 LOGICOUT12 -> SW4B0 , 
  pip MACCSITE2_X18Y36 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod6<32>" , 
  outpin "Mmult_prod62" P15 ,
  inpin "N24" D5 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B26 -> X_D5 , 
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X12Y36 SR1E2 -> LOGICIN_B26 , 
  pip INT_X12Y37 WW4E2 -> SR1B2 , 
  pip INT_X16Y37 WW2E1 -> WW4B2 , 
  pip INT_X18Y37 LOGICOUT10 -> WW2B1 , 
  pip MACCSITE2_X18Y36 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod6<33>" , 
  outpin "Mmult_prod62" P16 ,
  inpin "reduce_xor_311_xo<0>315" B5 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip INT_INTERFACE_X18Y37 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X10Y45 NW4E1 -> NN4B1 , 
  pip INT_X10Y49 NN4E1 -> NW2B1 , 
  pip INT_X12Y43 NW4E1 -> NW4B1 , 
  pip INT_X14Y41 NW4E1 -> NW4B1 , 
  pip INT_X16Y39 NW4E1 -> NW4B1 , 
  pip INT_X18Y37 LOGICOUT17 -> NW4B1 , 
  pip INT_X7Y51 NW2E2 -> LOGICIN_B11 , 
  pip INT_X8Y50 WR1E2 -> NW2B2 , 
  pip INT_X9Y50 NW2E1 -> WR1B2 , 
  pip MACCSITE2_X18Y36 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod6<34>" , 
  outpin "Mmult_prod63" P0 ,
  inpin "reduce_xor_311_xo<0>938" C1 ,
  pip CLEXL_X15Y41 CLEXL_LOGICIN_B45 -> L_C1 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_14 -> INT_INTERFACE_LOGICOUT14 , 
  pip INT_X15Y41 WW2E_N3 -> LOGICIN_B45 , 
  pip INT_X17Y40 NW2E_S0 -> WW2B3 , 
  pip INT_X18Y40 LOGICOUT14 -> NW2B0 , 
  pip MACCSITE2_X18Y40 P0_DSP48A1_SITE -> MACC_LOGICOUT14_INT0 , 
  ;
net "prod6<35>" , 
  outpin "Mmult_prod63" P1 ,
  inpin "reduce_xor_311_xo<0>938" C4 ,
  pip CLEXL_X15Y41 CLEXL_LOGICIN_B48 -> L_C4 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X15Y41 WR1E1 -> LOGICIN_B48 , 
  pip INT_X16Y40 WW2E0 -> NL1B0 , 
  pip INT_X16Y41 NL1E0 -> WR1B1 , 
  pip INT_X18Y40 LOGICOUT7 -> WW2B0 , 
  pip MACCSITE2_X18Y40 P1_DSP48A1_SITE -> MACC_LOGICOUT7_INT0 , 
  ;
net "prod6<36>" , 
  outpin "Mmult_prod63" P2 ,
  inpin "reduce_xor_311_xo<0>938" C2 ,
  pip CLEXL_X15Y41 CLEXL_LOGICIN_B46 -> L_C2 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_0 -> INT_INTERFACE_LOGICOUT0 , 
  pip INT_X15Y41 WL1E3 -> LOGICIN_B46 , 
  pip INT_X16Y41 NW2E1 -> WL1B3 , 
  pip INT_X17Y40 WR1E1 -> NW2B1 , 
  pip INT_X18Y40 LOGICOUT0 -> WR1B1 , 
  pip MACCSITE2_X18Y40 P2_DSP48A1_SITE -> MACC_LOGICOUT0_INT0 , 
  ;
net "prod6<37>" , 
  outpin "Mmult_prod63" P3 ,
  inpin "reduce_xor_311_xo<0>943" A4 ,
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X17Y40 SR1E1 -> LOGICIN_B3 , 
  pip INT_X17Y41 NW2E1 -> SR1B1 , 
  pip INT_X18Y40 LOGICOUT5 -> NW2B1 , 
  pip MACCSITE2_X18Y40 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod6<38>" , 
  outpin "Mmult_prod63" P4 ,
  inpin "reduce_xor_311_xo<0>943" A2 ,
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X17Y40 WR1E2 -> LOGICIN_B1 , 
  pip INT_X18Y40 LOGICOUT22 -> WR1B2 , 
  pip MACCSITE2_X18Y40 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod6<39>" , 
  outpin "Mmult_prod63" P5 ,
  inpin "reduce_xor_311_xo<0>943" A6 ,
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X17Y40 WL1E0 -> LOGICIN_B5 , 
  pip INT_X18Y40 LOGICOUT15 -> WL1B0 , 
  pip MACCSITE2_X18Y40 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod6<3>" , 
  outpin "Mmult_prod6" P3 ,
  inpin "reduce_xor_311_xo<0>169" C6 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B50 -> M_C6 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_5 -> INT_INTERFACE_LOGICOUT5 , 
  pip INT_X14Y28 WL1E3 -> LOGICIN_B50 , 
  pip INT_X15Y28 WW2E0 -> WL1B3 , 
  pip INT_X17Y28 WL1E0 -> WW2B0 , 
  pip INT_X18Y28 LOGICOUT5 -> WL1B0 , 
  pip MACCSITE2_X18Y28 P3_DSP48A1_SITE -> MACC_LOGICOUT5_INT0 , 
  ;
net "prod6<40>" , 
  outpin "Mmult_prod63" P6 ,
  inpin "reduce_xor_311_xo<0>943" A5 ,
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X17Y40 FAN_B -> LOGICIN_B4 , 
  pip INT_X17Y40 SR1E2 -> FAN_B , 
  pip INT_X17Y41 NW2E2 -> SR1B2 , 
  pip INT_X18Y40 LOGICOUT1 -> NW2B2 , 
  pip MACCSITE2_X18Y40 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod6<41>" , 
  outpin "Mmult_prod63" P7 ,
  inpin "reduce_xor_311_xo<0>943" A1 ,
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X17Y40 WL1E1 -> LOGICIN_B0 , 
  pip INT_X18Y40 LOGICOUT18 -> WL1B1 , 
  pip MACCSITE2_X18Y40 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod6<42>" , 
  outpin "Mmult_prod63" P8 ,
  inpin "reduce_xor_311_xo<0>943" A3 ,
  pip CLEXL_X17Y40 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X17Y40 WR1E3 -> LOGICIN_B2 , 
  pip INT_X18Y40 LOGICOUT20 -> WR1B3 , 
  pip MACCSITE2_X18Y40 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod6<43>" , 
  outpin "Mmult_prod63" P9 ,
  inpin "N4" A4 ,
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X17Y40 WL1E2 -> NL1B2 , 
  pip INT_X17Y41 NL1E2 -> LOGICIN_B3 , 
  pip INT_X18Y40 LOGICOUT4 -> WL1B2 , 
  pip MACCSITE2_X18Y40 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "prod6<44>" , 
  outpin "Mmult_prod63" P10 ,
  inpin "N4" A2 ,
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X17Y41 NW2E3 -> LOGICIN_B1 , 
  pip INT_X18Y40 LOGICOUT16 -> NW2B3 , 
  pip MACCSITE2_X18Y40 P10_DSP48A1_SITE -> MACC_LOGICOUT16_INT0 , 
  ;
net "prod6<45>" , 
  outpin "Mmult_prod63" P11 ,
  inpin "N4" A6 ,
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_INTERFACE_X18Y40 INT_INTERFACE_LOGICOUT_9 -> INT_INTERFACE_LOGICOUT9 , 
  pip INT_X16Y41 SR1E3 -> ER1B0 , 
  pip INT_X16Y42 NW4E3 -> SR1B3 , 
  pip INT_X17Y41 ER1E0 -> LOGICIN_B5 , 
  pip INT_X18Y40 LOGICOUT9 -> NW4B3 , 
  pip MACCSITE2_X18Y40 P11_DSP48A1_SITE -> MACC_LOGICOUT9_INT0 , 
  ;
net "prod6<46>" , 
  outpin "Mmult_prod63" P12 ,
  inpin "N4" A1 ,
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_2 -> INT_INTERFACE_LOGICOUT2 , 
  pip INT_X17Y41 WR1E1 -> LOGICIN_B0 , 
  pip INT_X18Y41 LOGICOUT2 -> WR1B1 , 
  pip MACCSITE2_X18Y40 P12_DSP48A1_SITE -> MACC_LOGICOUT2_INT1 , 
  ;
net "prod6<47>" , 
  outpin "Mmult_prod63" P13 ,
  inpin "N4" A5 ,
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X17Y41 SR1E0 -> LOGICIN_B4 , 
  pip INT_X17Y42 NW2E_S0 -> SR1B0 , 
  pip INT_X18Y41 LOGICOUT7 -> NR1B0 , 
  pip INT_X18Y42 NR1E0 -> NW2B0 , 
  pip MACCSITE2_X18Y40 P13_DSP48A1_SITE -> MACC_LOGICOUT7_INT1 , 
  ;
net "prod6<48>" , 
  outpin "Mmult_prod63" P14 ,
  inpin "N4" A3 ,
  pip CLEXL_X17Y41 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_12 -> INT_INTERFACE_LOGICOUT12 , 
  pip INT_X17Y41 WL1E3 -> LOGICIN_B2 , 
  pip INT_X18Y41 LOGICOUT12 -> WL1B3 , 
  pip MACCSITE2_X18Y40 P14_DSP48A1_SITE -> MACC_LOGICOUT12_INT1 , 
  ;
net "prod6<49>" , 
  outpin "Mmult_prod63" P15 ,
  inpin "reduce_xor_311_xo<0>1036" C2 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B46 -> M_C2 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X16Y41 WR1E3 -> LOGICIN_B46 , 
  pip INT_X17Y41 WR1E2 -> WR1B3 , 
  pip INT_X18Y41 LOGICOUT10 -> WR1B2 , 
  pip MACCSITE2_X18Y40 P15_DSP48A1_SITE -> MACC_LOGICOUT10_INT1 , 
  ;
net "prod6<4>" , 
  outpin "Mmult_prod6" P4 ,
  inpin "reduce_xor_311_xo<0>169" B4 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X14Y28 WW2E1 -> LOGICIN_B40 , 
  pip INT_X16Y28 WW2E1 -> WW2B1 , 
  pip INT_X18Y28 LOGICOUT22 -> WW2B1 , 
  pip MACCSITE2_X18Y28 P4_DSP48A1_SITE -> MACC_LOGICOUT22_INT0 , 
  ;
net "prod6<50>" , 
  outpin "Mmult_prod63" P16 ,
  inpin "reduce_xor_311_xo<0>1036" C4 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B48 -> M_C4 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X16Y41 WW2E1 -> LOGICIN_B48 , 
  pip INT_X18Y41 LOGICOUT17 -> WW2B1 , 
  pip MACCSITE2_X18Y40 P16_DSP48A1_SITE -> MACC_LOGICOUT17_INT1 , 
  ;
net "prod6<51>" , 
  outpin "Mmult_prod63" P17 ,
  inpin "reduce_xor_311_xo<0>1036" C3 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B47 -> M_C3 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X16Y41 LOGICIN_B53 -> LOGICIN_B47 , 
  pip INT_X16Y41 WR1E2 -> LOGICIN_B53 , 
  pip INT_X17Y41 WL1E0 -> WR1B2 , 
  pip INT_X18Y41 LOGICOUT22 -> WL1B0 , 
  pip MACCSITE2_X18Y40 P17_DSP48A1_SITE -> MACC_LOGICOUT22_INT1 , 
  ;
net "prod6<52>" , 
  outpin "Mmult_prod63" P18 ,
  inpin "reduce_xor_311_xo<0>1036" C1 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B45 -> M_C1 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X16Y41 WW2E_N3 -> LOGICIN_B45 , 
  pip INT_X18Y40 SR1E3 -> WW2B3 , 
  pip INT_X18Y41 LOGICOUT8 -> SR1B3 , 
  pip MACCSITE2_X18Y40 P18_DSP48A1_SITE -> MACC_LOGICOUT8_INT1 , 
  ;
net "prod6<53>" , 
  outpin "Mmult_prod63" P19 ,
  inpin "reduce_xor_311_xo<0>995" B4 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B10 -> X_B4 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X16Y41 WW2E2 -> LOGICIN_B10 , 
  pip INT_X18Y41 LOGICOUT1 -> WW2B2 , 
  pip MACCSITE2_X18Y40 P19_DSP48A1_SITE -> MACC_LOGICOUT1_INT1 , 
  ;
net "prod6<54>" , 
  outpin "Mmult_prod63" P20 ,
  inpin "reduce_xor_311_xo<0>995" B6 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B12 -> X_B6 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_13 -> INT_INTERFACE_LOGICOUT13 , 
  pip INT_X16Y41 SR1E0 -> LOGICIN_B12 , 
  pip INT_X16Y42 WR1E_S0 -> SR1B0 , 
  pip INT_X17Y43 WR1E3 -> WR1B0 , 
  pip INT_X18Y41 LOGICOUT13 -> NN2B2 , 
  pip INT_X18Y43 NN2E2 -> WR1B3 , 
  pip MACCSITE2_X18Y40 P20_DSP48A1_SITE -> MACC_LOGICOUT13_INT1 , 
  ;
net "prod6<55>" , 
  outpin "Mmult_prod63" P21 ,
  inpin "reduce_xor_311_xo<0>1036" B6 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X16Y41 WR1E0 -> LOGICIN_B42 , 
  pip INT_X17Y41 WL1E2 -> WR1B0 , 
  pip INT_X18Y41 LOGICOUT4 -> WL1B2 , 
  pip MACCSITE2_X18Y40 P21_DSP48A1_SITE -> MACC_LOGICOUT4_INT1 , 
  ;
net "prod6<56>" , 
  outpin "Mmult_prod63" P22 ,
  inpin "reduce_xor_311_xo<0>1036" B4 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B40 -> M_B4 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_16 -> INT_INTERFACE_LOGICOUT16 , 
  pip INT_X16Y41 SW2E2 -> LOGICIN_B40 , 
  pip INT_X17Y42 NW2E3 -> SW2B2 , 
  pip INT_X18Y41 LOGICOUT16 -> NW2B3 , 
  pip MACCSITE2_X18Y40 P22_DSP48A1_SITE -> MACC_LOGICOUT16_INT1 , 
  ;
net "prod6<57>" , 
  outpin "Mmult_prod63" P23 ,
  inpin "reduce_xor_311_xo<0>1036" B5 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_INTERFACE_X18Y41 INT_INTERFACE_LOGICOUT_11 -> INT_INTERFACE_LOGICOUT11 , 
  pip INT_X16Y41 WR1E1 -> LOGICIN_B41 , 
  pip INT_X17Y41 WR1E0 -> WR1B1 , 
  pip INT_X18Y41 LOGICOUT11 -> WR1B0 , 
  pip MACCSITE2_X18Y40 P23_DSP48A1_SITE -> MACC_LOGICOUT11_INT1 , 
  ;
net "prod6<58>" , 
  outpin "Mmult_prod63" P24 ,
  inpin "reduce_xor_311_xo<0>1036" A3 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B31 -> M_A3 , 
  pip INT_INTERFACE_X18Y42 INT_INTERFACE_LOGICOUT_7 -> INT_INTERFACE_LOGICOUT7 , 
  pip INT_X16Y41 WL1E3 -> LOGICIN_B31 , 
  pip INT_X17Y41 SW2E0 -> WL1B3 , 
  pip INT_X18Y42 LOGICOUT7 -> SW2B0 , 
  pip MACCSITE2_X18Y40 P24_DSP48A1_SITE -> MACC_LOGICOUT7_INT2 , 
  ;
net "prod6<59>" , 
  outpin "Mmult_prod63" P25 ,
  inpin "reduce_xor_311_xo<0>1036" A6 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip INT_INTERFACE_X18Y42 INT_INTERFACE_LOGICOUT_10 -> INT_INTERFACE_LOGICOUT10 , 
  pip INT_X16Y40 WW2E1 -> NL1B1 , 
  pip INT_X16Y41 NL1E1 -> LOGICIN_B34 , 
  pip INT_X18Y40 SS2E1 -> WW2B1 , 
  pip INT_X18Y42 LOGICOUT10 -> SS2B1 , 
  pip MACCSITE2_X18Y40 P25_DSP48A1_SITE -> MACC_LOGICOUT10_INT2 , 
  ;
net "prod6<5>" , 
  outpin "Mmult_prod6" P5 ,
  inpin "reduce_xor_311_xo<0>169" B1 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B37 -> M_B1 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_15 -> INT_INTERFACE_LOGICOUT15 , 
  pip INT_X14Y28 NL1E_S0 -> LOGICIN_B37 , 
  pip INT_X14Y28 WW4E1 -> NL1B0 , 
  pip INT_X18Y28 LOGICOUT15 -> WW4B1 , 
  pip MACCSITE2_X18Y28 P5_DSP48A1_SITE -> MACC_LOGICOUT15_INT0 , 
  ;
net "prod6<60>" , 
  outpin "Mmult_prod63" P26 ,
  inpin "reduce_xor_311_xo<0>1036" A2 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B30 -> M_A2 , 
  pip INT_INTERFACE_X18Y42 INT_INTERFACE_LOGICOUT_17 -> INT_INTERFACE_LOGICOUT17 , 
  pip INT_X16Y41 WL1E0 -> LOGICIN_B30 , 
  pip INT_X17Y41 SW2E1 -> WL1B0 , 
  pip INT_X18Y42 LOGICOUT17 -> SW2B1 , 
  pip MACCSITE2_X18Y40 P26_DSP48A1_SITE -> MACC_LOGICOUT17_INT2 , 
  ;
net "prod6<61>" , 
  outpin "Mmult_prod63" P27 ,
  inpin "reduce_xor_311_xo<0>1036" A4 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip INT_INTERFACE_X18Y42 INT_INTERFACE_LOGICOUT_22 -> INT_INTERFACE_LOGICOUT22 , 
  pip INT_X16Y41 SR1E2 -> LOGICIN_B32 , 
  pip INT_X16Y42 WW2E1 -> SR1B2 , 
  pip INT_X18Y42 LOGICOUT22 -> WW2B1 , 
  pip MACCSITE2_X18Y40 P27_DSP48A1_SITE -> MACC_LOGICOUT22_INT2 , 
  ;
net "prod6<62>" , 
  outpin "Mmult_prod63" P28 ,
  inpin "reduce_xor_311_xo<0>1036" A1 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B29 -> M_A1 , 
  pip INT_INTERFACE_X18Y42 INT_INTERFACE_LOGICOUT_8 -> INT_INTERFACE_LOGICOUT8 , 
  pip INT_X16Y41 WL1E1 -> LOGICIN_B29 , 
  pip INT_X17Y41 SW2E2 -> WL1B1 , 
  pip INT_X18Y42 LOGICOUT8 -> SW2B2 , 
  pip MACCSITE2_X18Y40 P28_DSP48A1_SITE -> MACC_LOGICOUT8_INT2 , 
  ;
net "prod6<63>" , 
  outpin "Mmult_prod63" P29 ,
  inpin "N6" B2 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip INT_INTERFACE_X18Y42 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X11Y45 WW4E2 -> NN4B2 , 
  pip INT_X11Y49 NN4E2 -> NN4B2 , 
  pip INT_X11Y53 NN4E2 -> NW4B2 , 
  pip INT_X15Y45 NW4E2 -> WW4B2 , 
  pip INT_X17Y43 NW2E2 -> NW4B2 , 
  pip INT_X18Y42 LOGICOUT1 -> NW2B2 , 
  pip INT_X7Y56 SR1E2 -> LOGICIN_B8 , 
  pip INT_X7Y57 NW4E2 -> SR1B2 , 
  pip INT_X9Y55 NW4E2 -> NW4B2 , 
  pip MACCSITE2_X18Y40 P29_DSP48A1_SITE -> MACC_LOGICOUT1_INT2 , 
  ;
net "prod6<6>" , 
  outpin "Mmult_prod6" P6 ,
  inpin "reduce_xor_311_xo<0>169" B2 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B38 -> M_B2 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_1 -> INT_INTERFACE_LOGICOUT1 , 
  pip INT_X14Y28 WL1E0 -> LOGICIN_B38 , 
  pip INT_X15Y28 WL1E1 -> WL1B0 , 
  pip INT_X16Y28 WW2E2 -> WL1B1 , 
  pip INT_X18Y28 LOGICOUT1 -> WW2B2 , 
  pip MACCSITE2_X18Y28 P6_DSP48A1_SITE -> MACC_LOGICOUT1_INT0 , 
  ;
net "prod6<7>" , 
  outpin "Mmult_prod6" P7 ,
  inpin "reduce_xor_311_xo<0>169" B3 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B39 -> M_B3 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_18 -> INT_INTERFACE_LOGICOUT18 , 
  pip INT_X14Y28 WW2E2 -> LOGICIN_B39 , 
  pip INT_X16Y28 WR1E3 -> WW2B2 , 
  pip INT_X17Y28 WL1E1 -> WR1B3 , 
  pip INT_X18Y28 LOGICOUT18 -> WL1B1 , 
  pip MACCSITE2_X18Y28 P7_DSP48A1_SITE -> MACC_LOGICOUT18_INT0 , 
  ;
net "prod6<8>" , 
  outpin "Mmult_prod6" P8 ,
  inpin "reduce_xor_311_xo<0>169" B5 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B41 -> M_B5 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_20 -> INT_INTERFACE_LOGICOUT20 , 
  pip INT_X14Y28 WL1E1 -> LOGICIN_B41 , 
  pip INT_X15Y28 WW2E2 -> WL1B1 , 
  pip INT_X17Y28 WR1E3 -> WW2B2 , 
  pip INT_X18Y28 LOGICOUT20 -> WR1B3 , 
  pip MACCSITE2_X18Y28 P8_DSP48A1_SITE -> MACC_LOGICOUT20_INT0 , 
  ;
net "prod6<9>" , 
  outpin "Mmult_prod6" P9 ,
  inpin "reduce_xor_311_xo<0>169" B6 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B42 -> M_B6 , 
  pip INT_INTERFACE_X18Y28 INT_INTERFACE_LOGICOUT_4 -> INT_INTERFACE_LOGICOUT4 , 
  pip INT_X14Y28 WR1E0 -> LOGICIN_B42 , 
  pip INT_X15Y28 WL1E2 -> WR1B0 , 
  pip INT_X16Y28 WW2E3 -> WL1B2 , 
  pip INT_X18Y28 LOGICOUT4 -> WW2B3 , 
  pip MACCSITE2_X18Y28 P9_DSP48A1_SITE -> MACC_LOGICOUT4_INT0 , 
  ;
net "reduce_xor_311_xo<0>1001" , 
  outpin "reduce_xor_311_xo<0>1036" C ,
  inpin "reduce_xor_311_xo<0>1036" D5 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B58 -> M_D5 , 
  pip CLEXM_X16Y41 M_C -> CLEXM_LOGICOUT18 , 
  pip INT_X16Y41 LOGICOUT18 -> LOGICIN_B58 , 
  ;
net "reduce_xor_311_xo<0>1018" , 
  outpin "reduce_xor_311_xo<0>1036" A ,
  inpin "reduce_xor_311_xo<0>1036" D1 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B54 -> M_D1 , 
  pip CLEXM_X16Y41 M_A -> CLEXM_LOGICOUT12 , 
  pip INT_X16Y41 GFAN0 -> LOGICIN_B54 , 
  pip INT_X16Y41 GFAN0 =- LOGICIN_B6 , 
  pip INT_X16Y41 LOGICOUT12 -> LOGICIN_B6 , 
  ;
net "reduce_xor_311_xo<0>1036" , 
  outpin "reduce_xor_311_xo<0>1036" D ,
  inpin "d0/d_q" A4 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXM_X16Y41 M_D -> CLEXM_LOGICOUT21 , 
  pip INT_X11Y42 WW4E3 -> WW4B3 , 
  pip INT_X15Y42 NW2E3 -> WW4B3 , 
  pip INT_X16Y41 LOGICOUT21 -> NW2B3 , 
  pip INT_X7Y36 SS2E2 -> LOGICIN_B3 , 
  pip INT_X7Y38 SS4E2 -> SS2B2 , 
  pip INT_X7Y42 WW4E3 -> SS4B2 , 
  ;
net "reduce_xor_311_xo<0>119" , 
  outpin "reduce_xor_311_xo<0>126" C ,
  inpin "reduce_xor_311_xo<0>126" A2 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXL_X7Y44 XX_C -> CLEXL_LOGICOUT6 , 
  pip INT_X7Y44 LOGICOUT6 -> LOGICIN_B1 , 
  ;
net "reduce_xor_311_xo<0>126" , 
  outpin "reduce_xor_311_xo<0>126" D ,
  inpin "reduce_xor_311_xo<0>126" A3 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip CLEXL_X7Y44 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X7Y44 LOGICOUT9 -> LOGICIN_B2 , 
  ;
net "reduce_xor_311_xo<0>142" , 
  outpin "reduce_xor_311_xo<0>126" B ,
  inpin "reduce_xor_311_xo<0>126" A5 ,
  pip CLEXL_X7Y44 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X7Y44 XX_B -> CLEXL_LOGICOUT3 , 
  pip INT_X7Y44 LOGICOUT3 -> LOGICIN_B4 , 
  ;
net "reduce_xor_311_xo<0>145" , 
  outpin "reduce_xor_311_xo<0>126" A ,
  inpin "reduce_xor_311_xo<0>315" B4 ,
  pip CLEXL_X7Y44 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip INT_X7Y44 LOGICOUT0 -> NN2B0 , 
  pip INT_X7Y46 NN2E0 -> NN2B0 , 
  pip INT_X7Y48 NN2E0 -> NN2B0 , 
  pip INT_X7Y50 NN2E0 -> NL1B3 , 
  pip INT_X7Y51 NL1E3 -> LOGICIN_B10 , 
  ;
net "reduce_xor_311_xo<0>169" , 
  outpin "reduce_xor_311_xo<0>169" D ,
  inpin "reduce_xor_311_xo<0>169" A3 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B31 -> M_A3 , 
  pip CLEXM_X14Y28 M_D -> CLEXM_LOGICOUT21 , 
  pip INT_X14Y28 LOGICOUT21 -> LOGICIN_B31 , 
  ;
net "reduce_xor_311_xo<0>174" , 
  outpin "reduce_xor_311_xo<0>174" D ,
  inpin "reduce_xor_311_xo<0>169" A6 ,
  pip CLEXL_X17Y28 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "reduce_xor_311_xo<0>174" D -> DMUX
  pip CLEXL_X17Y28 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B34 -> M_A6 , 
  pip INT_X14Y28 SW2E0 -> LOGICIN_B34 , 
  pip INT_X15Y29 NW2E1 -> SW2B0 , 
  pip INT_X16Y28 WL1E0 -> NW2B1 , 
  pip INT_X17Y28 LOGICOUT22 -> WL1B0 , 
  ;
net "reduce_xor_311_xo<0>190" , 
  outpin "reduce_xor_311_xo<0>190" A ,
  inpin "reduce_xor_311_xo<0>169" A5 ,
  pip CLEXL_X7Y28 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B33 -> M_A5 , 
  pip INT_X11Y28 EE4E0 -> EE2B0 , 
  pip INT_X13Y28 EE2E0 -> ER1B1 , 
  pip INT_X14Y28 ER1E1 -> LOGICIN_B33 , 
  pip INT_X7Y28 LOGICOUT0 -> EE4B0 , 
  ;
net "reduce_xor_311_xo<0>195" , 
  outpin "N22" A ,
  inpin "reduce_xor_311_xo<0>169" A4 ,
  pip CLEXL_X7Y28 L_A -> CLEXL_LOGICOUT12 , 
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B32 -> M_A4 , 
  pip INT_X11Y28 EE2E0 -> EL1B3 , 
  pip INT_X12Y28 EL1E3 -> EE2B3 , 
  pip INT_X14Y28 EE2E3 -> LOGICIN_B61 , 
  pip INT_X14Y28 LOGICIN_B61 -> LOGICIN_B32 , 
  pip INT_X7Y28 LOGICOUT12 -> EE2B0 , 
  pip INT_X9Y28 EE2E0 -> EE2B0 , 
  ;
net "reduce_xor_311_xo<0>2" , 
  outpin "reduce_xor_311_xo<0>9" C ,
  inpin "reduce_xor_311_xo<0>9" A1 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXL_X17Y23 L_C -> CLEXL_LOGICOUT18 , 
  pip INT_X17Y23 LOGICOUT18 -> LOGICIN_B29 , 
  ;
net "reduce_xor_311_xo<0>222" , 
  outpin "reduce_xor_311_xo<0>169" C ,
  inpin "reduce_xor_311_xo<0>169" A1 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B29 -> M_A1 , 
  pip CLEXM_X14Y28 M_C -> CLEXM_LOGICOUT18 , 
  pip INT_X14Y28 LOGICOUT18 -> LOGICIN_B29 , 
  ;
net "reduce_xor_311_xo<0>227" , 
  outpin "reduce_xor_311_xo<0>169" B ,
  inpin "reduce_xor_311_xo<0>169" A2 ,
  pip CLEXM_X14Y28 CLEXM_LOGICIN_B30 -> M_A2 , 
  pip CLEXM_X14Y28 M_B -> CLEXM_LOGICOUT15 , 
  pip INT_X14Y28 GFAN0 -> LOGICIN_B30 , 
  pip INT_X14Y28 LOGICIN_B53 -> GFAN0 , 
  pip INT_X14Y28 LOGICIN_B53 =- LOGICIN_B13 , 
  pip INT_X14Y28 LOGICOUT15 -> LOGICIN_B13 , 
  ;
net "reduce_xor_311_xo<0>243" , 
  outpin "reduce_xor_311_xo<0>169" A ,
  inpin "reduce_xor_311_xo<0>315" B6 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXM_X14Y28 M_A -> CLEXM_LOGICOUT12 , 
  pip INT_X10Y32 NW4E0 -> NW4B0 , 
  pip INT_X12Y30 NW4E0 -> NW4B0 , 
  pip INT_X14Y28 LOGICOUT12 -> NW4B0 , 
  pip INT_X6Y36 NW4E0 -> NE4B0 , 
  pip INT_X7Y51 WR1E1 -> LOGICIN_B12 , 
  pip INT_X8Y34 NW4E0 -> NW4B0 , 
  pip INT_X8Y38 NE4E0 -> NN2B0 , 
  pip INT_X8Y40 NN2E0 -> NN2B0 , 
  pip INT_X8Y42 NN2E0 -> NN4B0 , 
  pip INT_X8Y46 NN4E0 -> NN4B0 , 
  pip INT_X8Y50 NN4E0 -> NR1B0 , 
  pip INT_X8Y51 NR1E0 -> WR1B1 , 
  ;
net "reduce_xor_311_xo<0>25" , 
  outpin "reduce_xor_311_xo<0>25" A ,
  inpin "reduce_xor_311_xo<0>9" A4 ,
  pip CLEXL_X17Y13 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip INT_X17Y13 LOGICOUT0 -> NN4B0 , 
  pip INT_X17Y17 NN4E0 -> NN4B0 , 
  pip INT_X17Y21 NN4E0 -> NR1B0 , 
  pip INT_X17Y22 NR1E0 -> NL1B3 , 
  pip INT_X17Y23 NL1E3 -> LOGICIN_B32 , 
  ;
net "reduce_xor_311_xo<0>276" , 
  outpin "reduce_xor_311_xo<0>315" B ,
  inpin "reduce_xor_311_xo<0>315" A1 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X7Y51 XX_B -> CLEXL_LOGICOUT3 , 
  pip INT_X7Y51 LOGICIN_B61 -> LOGICIN_B0 , 
  pip INT_X7Y51 LOGICOUT3 -> NL1B0 , 
  pip INT_X7Y51 NL1E_S0 -> LOGICIN_B61 , 
  ;
net "reduce_xor_311_xo<0>30" , 
  outpin "reduce_xor_311_xo<0>9" B ,
  inpin "reduce_xor_311_xo<0>9" A5 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X17Y23 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y23 LOGICOUT15 -> LOGICIN_B33 , 
  ;
net "reduce_xor_311_xo<0>315" , 
  outpin "reduce_xor_311_xo<0>315" D ,
  inpin "reduce_xor_311_xo<0>315" A3 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip CLEXL_X7Y51 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X7Y51 LOGICOUT9 -> LOGICIN_B2 , 
  ;
net "reduce_xor_311_xo<0>320" , 
  outpin "reduce_xor_311_xo<0>315" C ,
  inpin "reduce_xor_311_xo<0>315" A6 ,
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip CLEXL_X7Y51 XX_C -> CLEXL_LOGICOUT6 , 
  pip INT_X7Y51 LOGICOUT6 -> SR1B3 , 
  pip INT_X7Y51 SR1E_N3 -> LOGICIN_B5 , 
  ;
net "reduce_xor_311_xo<0>336" , 
  outpin "reduce_xor_311_xo<0>315" A ,
  inpin "N6" B4 ,
  pip CLEXL_X7Y51 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip INT_X7Y51 LOGICOUT0 -> NN4B0 , 
  pip INT_X7Y55 NN4E0 -> NL1B3 , 
  pip INT_X7Y56 NL1E3 -> LOGICIN_B10 , 
  ;
net "reduce_xor_311_xo<0>345" , 
  outpin "reduce_xor_311_xo<0>345" D ,
  inpin "reduce_xor_311_xo<0>345" A3 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip CLEXL_X17Y52 L_D -> CLEXL_LOGICOUT21 , 
  pip INT_X17Y52 LOGICOUT21 -> LOGICIN_B31 , 
  ;
net "reduce_xor_311_xo<0>368" , 
  outpin "reduce_xor_311_xo<0>368" A ,
  inpin "reduce_xor_311_xo<0>345" A6 ,
  pip CLEXL_X17Y20 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B34 -> L_A6 , 
  pip INT_X17Y20 LOGICOUT0 -> NN4B0 , 
  pip INT_X17Y24 NN4E0 -> NN4B0 , 
  pip INT_X17Y28 NN4E0 -> NN4B0 , 
  pip INT_X17Y32 NN4E0 -> NN4B0 , 
  pip INT_X17Y36 NN4E0 -> NN4B0 , 
  pip INT_X17Y40 NN4E0 -> NN2B0 , 
  pip INT_X17Y42 NN2E0 -> NN4B0 , 
  pip INT_X17Y46 NN4E0 -> NN4B0 , 
  pip INT_X17Y50 NN4E0 -> NR1B0 , 
  pip INT_X17Y51 NR1E0 -> NR1B0 , 
  pip INT_X17Y52 NR1E0 -> LOGICIN_B34 , 
  ;
net "reduce_xor_311_xo<0>373" , 
  outpin "reduce_xor_311_xo<0>345" B ,
  inpin "reduce_xor_311_xo<0>345" A5 ,
  pip CLEXL_X17Y52 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X17Y52 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y52 LOGICOUT15 -> LOGICIN_B33 , 
  ;
net "reduce_xor_311_xo<0>388" , 
  outpin "reduce_xor_311_xo<0>345" A ,
  inpin "N6" B3 ,
  pip CLEXL_X17Y52 L_A -> CLEXL_LOGICOUT12 , 
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip INT_X13Y52 WW4E0 -> WW4B0 , 
  pip INT_X17Y52 LOGICOUT12 -> WW4B0 , 
  pip INT_X7Y56 WL1E3 -> LOGICIN_B9 , 
  pip INT_X8Y56 WR1E1 -> WL1B3 , 
  pip INT_X9Y52 WW4E0 -> NN4B0 , 
  pip INT_X9Y56 NN4E0 -> WR1B1 , 
  ;
net "reduce_xor_311_xo<0>398" , 
  outpin "reduce_xor_311_xo<0>398" D ,
  inpin "reduce_xor_311_xo<0>398" A4 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B3 -> XX_A4 , 
  pip CLEXL_X9Y34 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X9Y34 FAN_B -> LOGICIN_B3 , 
  pip INT_X9Y34 LOGICOUT9 -> FAN_B , 
  ;
net "reduce_xor_311_xo<0>421" , 
  outpin "reduce_xor_311_xo<0>398" C ,
  inpin "reduce_xor_311_xo<0>398" A6 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip CLEXL_X9Y34 XX_C -> CLEXL_LOGICOUT6 , 
  pip INT_X9Y34 LOGICOUT6 -> SR1B3 , 
  pip INT_X9Y34 SR1E_N3 -> LOGICIN_B5 , 
  ;
net "reduce_xor_311_xo<0>426" , 
  outpin "reduce_xor_311_xo<0>398" B ,
  inpin "reduce_xor_311_xo<0>398" A1 ,
  pip CLEXL_X9Y34 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X9Y34 XX_B -> CLEXL_LOGICOUT3 , 
  pip INT_X9Y34 LOGICIN_B61 -> LOGICIN_B0 , 
  pip INT_X9Y34 LOGICOUT3 -> NL1B0 , 
  pip INT_X9Y34 NL1E_S0 -> LOGICIN_B61 , 
  ;
net "reduce_xor_311_xo<0>441" , 
  outpin "reduce_xor_311_xo<0>398" A ,
  inpin "N6" B6 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X9Y34 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_X7Y56 WR1E1 -> LOGICIN_B12 , 
  pip INT_X8Y35 NW2E0 -> NN4B0 , 
  pip INT_X8Y39 NN4E0 -> NN4B0 , 
  pip INT_X8Y43 NN4E0 -> NN4B0 , 
  pip INT_X8Y47 NN4E0 -> NN4B0 , 
  pip INT_X8Y51 NN4E0 -> NN4B0 , 
  pip INT_X8Y55 NN4E0 -> NR1B0 , 
  pip INT_X8Y56 NR1E0 -> WR1B1 , 
  pip INT_X9Y34 LOGICOUT0 -> NW2B0 , 
  ;
net "reduce_xor_311_xo<0>45" , 
  outpin "reduce_xor_311_xo<0>9" A ,
  inpin "reduce_xor_311_xo<0>315" B3 ,
  pip CLEXL_X17Y23 L_A -> CLEXL_LOGICOUT12 , 
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip INT_X11Y23 WW4E1 -> NN2B1 , 
  pip INT_X11Y25 NN2E1 -> NN4B1 , 
  pip INT_X11Y29 NN4E1 -> NN4B1 , 
  pip INT_X11Y33 NN4E1 -> NN4B1 , 
  pip INT_X11Y37 NN4E1 -> NN4B1 , 
  pip INT_X11Y41 NN4E1 -> NN4B1 , 
  pip INT_X11Y45 NN4E1 -> NN4B1 , 
  pip INT_X11Y49 NN4E1 -> WW4B1 , 
  pip INT_X15Y23 WW2E0 -> WW4B1 , 
  pip INT_X17Y23 LOGICOUT12 -> WW2B0 , 
  pip INT_X7Y49 WW4E1 -> NL1B0 , 
  pip INT_X7Y50 NL1E0 -> NN2B0 , 
  pip INT_X7Y51 NN2E_S0 -> LOGICIN_B9 , 
  ;
net "reduce_xor_311_xo<0>475" , 
  outpin "reduce_xor_311_xo<0>475" A ,
  inpin "N24" A6 ,
  pip CLEXL_X7Y37 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B5 -> X_A6 , 
  pip INT_X12Y36 SS2E0 -> LOGICIN_B5 , 
  pip INT_X12Y38 EE4E0 -> SS2B0 , 
  pip INT_X7Y37 LOGICOUT0 -> NE2B0 , 
  pip INT_X8Y38 NE2E0 -> EE4B0 , 
  ;
net "reduce_xor_311_xo<0>480" , 
  outpin "reduce_xor_311_xo<0>480" D ,
  inpin "N24" A4 ,
  pip CLEXL_X17Y36 L_D -> L_DMUX ,  #  _ROUTETHROUGH:D:DMUX "reduce_xor_311_xo<0>480" D -> DMUX
  pip CLEXL_X17Y36 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B3 -> X_A4 , 
  pip INT_X12Y36 WR1E2 -> LOGICIN_B3 , 
  pip INT_X13Y36 WW4E1 -> WR1B2 , 
  pip INT_X17Y36 LOGICOUT22 -> WW4B1 , 
  ;
net "reduce_xor_311_xo<0>496" , 
  outpin "reduce_xor_311_xo<0>496" A ,
  inpin "N24" A1 ,
  pip CLEXL_X7Y36 L_A -> CLEXL_LOGICOUT12 , 
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B0 -> X_A1 , 
  pip INT_X11Y36 EE4E0 -> ER1B1 , 
  pip INT_X12Y36 ER1E1 -> LOGICIN_B0 , 
  pip INT_X7Y36 LOGICOUT12 -> EE4B0 , 
  ;
net "reduce_xor_311_xo<0>501" , 
  outpin "N24" B ,
  inpin "N24" A5 ,
  pip CLEXM_X12Y36 CLEXM_LOGICIN_B4 -> X_A5 , 
  pip CLEXM_X12Y36 X_B -> CLEXM_LOGICOUT3 , 
  pip INT_X12Y36 LOGICOUT3 -> LOGICIN_B4 , 
  ;
net "reduce_xor_311_xo<0>540" , 
  outpin "N24" A ,
  inpin "N6" B1 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXM_X12Y36 X_A -> CLEXM_LOGICOUT0 , 
  pip INT_X10Y38 NW4E0 -> NW4B0 , 
  pip INT_X12Y36 LOGICOUT0 -> NW4B0 , 
  pip INT_X7Y56 NW2E0 -> LOGICIN_B7 , 
  pip INT_X8Y40 NW4E0 -> NN4B0 , 
  pip INT_X8Y44 NN4E0 -> NN4B0 , 
  pip INT_X8Y48 NN4E0 -> NN4B0 , 
  pip INT_X8Y52 NN4E0 -> NN2B0 , 
  pip INT_X8Y54 NN2E0 -> NR1B0 , 
  pip INT_X8Y55 NR1E0 -> NW2B0 , 
  ;
net "reduce_xor_311_xo<0>55" , 
  outpin "reduce_xor_311_xo<0>55" D ,
  inpin "reduce_xor_311_xo<0>55" A1 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X7Y22 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X7Y22 FAN_B -> LOGICIN_B51 , 
  pip INT_X7Y22 GFAN0 -> LOGICIN_B0 , 
  pip INT_X7Y22 LOGICIN_B51 -> GFAN0 , 
  pip INT_X7Y22 LOGICOUT9 -> FAN_B , 
  ;
net "reduce_xor_311_xo<0>574" , 
  outpin "N6" B ,
  inpin "N6" A5 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X7Y56 XX_B -> CLEXL_LOGICOUT3 , 
  pip INT_X7Y56 LOGICOUT3 -> LOGICIN_B4 , 
  ;
net "reduce_xor_311_xo<0>602" , 
  outpin "N6" C ,
  inpin "N6" A2 ,
  pip CLEXL_X7Y56 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXL_X7Y56 XX_C -> CLEXL_LOGICOUT6 , 
  pip INT_X7Y56 LOGICOUT6 -> LOGICIN_B1 , 
  ;
net "reduce_xor_311_xo<0>617" , 
  outpin "N6" A ,
  inpin "d0/d_q" A1 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip CLEXL_X7Y56 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_X7Y36 LOGICIN_B35 -> LOGICIN_B0 , 
  pip INT_X7Y36 SS2E0 -> LOGICIN_B35 , 
  pip INT_X7Y38 SS4E0 -> SS2B0 , 
  pip INT_X7Y42 SS4E0 -> SS4B0 , 
  pip INT_X7Y46 SS4E0 -> SS4B0 , 
  pip INT_X7Y50 SS4E0 -> SS4B0 , 
  pip INT_X7Y54 SS2E0 -> SS4B0 , 
  pip INT_X7Y56 LOGICOUT0 -> SS2B0 , 
  ;
net "reduce_xor_311_xo<0>62" , 
  outpin "reduce_xor_311_xo<0>55" C ,
  inpin "reduce_xor_311_xo<0>55" A2 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXL_X7Y22 XX_C -> CLEXL_LOGICOUT6 , 
  pip INT_X7Y22 LOGICOUT6 -> LOGICIN_B1 , 
  ;
net "reduce_xor_311_xo<0>627" , 
  outpin "reduce_xor_311_xo<0>650" C ,
  inpin "reduce_xor_311_xo<0>650" A2 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXL_X9Y42 XX_C -> CLEXL_LOGICOUT6 , 
  pip INT_X9Y42 LOGICOUT6 -> LOGICIN_B1 , 
  ;
net "reduce_xor_311_xo<0>650" , 
  outpin "reduce_xor_311_xo<0>650" D ,
  inpin "reduce_xor_311_xo<0>650" A3 ,
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip CLEXL_X9Y42 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X9Y42 LOGICOUT9 -> LOGICIN_B2 , 
  ;
net "reduce_xor_311_xo<0>655" , 
  outpin "reduce_xor_311_xo<0>655" A ,
  inpin "reduce_xor_311_xo<0>650" A1 ,
  pip CLEXL_X7Y57 L_A -> CLEXL_LOGICOUT12 , 
  pip CLEXL_X9Y42 CLEXL_LOGICIN_B0 -> XX_A1 , 
  pip INT_X7Y49 SS4E0 -> SE4B0 , 
  pip INT_X7Y53 SS4E0 -> SS4B0 , 
  pip INT_X7Y57 LOGICOUT12 -> SS4B0 , 
  pip INT_X9Y42 SR1E1 -> LOGICIN_B0 , 
  pip INT_X9Y43 SS4E0 -> SR1B1 , 
  pip INT_X9Y47 SE4E0 -> SS4B0 , 
  ;
net "reduce_xor_311_xo<0>670" , 
  outpin "reduce_xor_311_xo<0>650" A ,
  inpin "d0/d_q" A2 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B1 -> XX_A2 , 
  pip CLEXL_X9Y42 XX_A -> CLEXL_LOGICOUT0 , 
  pip INT_X7Y36 WL1E2 -> LOGICIN_B1 , 
  pip INT_X8Y36 SS2E3 -> WL1B2 , 
  pip INT_X8Y38 SS4E3 -> SS2B3 , 
  pip INT_X8Y42 NW2E_S0 -> SS4B3 , 
  pip INT_X9Y42 LOGICOUT0 -> NW2B0 , 
  ;
net "reduce_xor_311_xo<0>691" , 
  outpin "reduce_xor_311_xo<0>691" D ,
  inpin "reduce_xor_311_xo<0>714" A2 ,
  pip CLEXL_X17Y25 XX_D -> CLEXL_LOGICOUT9 , 
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B30 -> L_A2 , 
  pip INT_X17Y25 LOGICIN_B60 -> LOGICIN60 , 
  pip INT_X17Y25 LOGICOUT9 -> LOGICIN_B60 , 
  pip INT_X17Y26 LOGICIN_N60 -> LOGICIN_B30 , 
  ;
net "reduce_xor_311_xo<0>714" , 
  outpin "reduce_xor_311_xo<0>714" D ,
  inpin "reduce_xor_311_xo<0>714" A3 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip CLEXL_X17Y26 L_D -> CLEXL_LOGICOUT21 , 
  pip INT_X17Y26 LOGICOUT21 -> LOGICIN_B31 , 
  ;
net "reduce_xor_311_xo<0>719" , 
  outpin "reduce_xor_311_xo<0>714" B ,
  inpin "reduce_xor_311_xo<0>714" A4 ,
  pip CLEXL_X17Y26 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip CLEXL_X17Y26 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y26 LOGICIN_B13 -> LOGICIN_B32 , 
  pip INT_X17Y26 LOGICOUT15 -> LOGICIN_B13 , 
  ;
net "reduce_xor_311_xo<0>734" , 
  outpin "reduce_xor_311_xo<0>714" A ,
  inpin "d0/d_q" A6 ,
  pip CLEXL_X17Y26 L_A -> CLEXL_LOGICOUT12 , 
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_X10Y33 WW4E0 -> NW4B0 , 
  pip INT_X14Y33 NW2E0 -> WW4B0 , 
  pip INT_X15Y28 NW4E0 -> NN4B0 , 
  pip INT_X15Y32 NN4E0 -> NW2B0 , 
  pip INT_X17Y26 LOGICOUT12 -> NW4B0 , 
  pip INT_X7Y36 NW2E0 -> LOGICIN_B5 , 
  pip INT_X8Y35 NW4E0 -> NW2B0 , 
  ;
net "reduce_xor_311_xo<0>744" , 
  outpin "reduce_xor_311_xo<0>744" D ,
  inpin "reduce_xor_311_xo<0>744" A3 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip CLEXL_X17Y57 L_D -> CLEXL_LOGICOUT21 , 
  pip INT_X17Y57 LOGICOUT21 -> LOGICIN_B31 , 
  ;
net "reduce_xor_311_xo<0>767" , 
  outpin "reduce_xor_311_xo<0>767" A ,
  inpin "reduce_xor_311_xo<0>744" A4 ,
  pip CLEXL_X17Y56 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B32 -> L_A4 , 
  pip INT_X17Y56 LOGICOUT0 -> NL1B3 , 
  pip INT_X17Y57 NL1E3 -> LOGICIN_B32 , 
  ;
net "reduce_xor_311_xo<0>772" , 
  outpin "reduce_xor_311_xo<0>744" B ,
  inpin "reduce_xor_311_xo<0>744" A5 ,
  pip CLEXL_X17Y57 CLEXL_LOGICIN_B33 -> L_A5 , 
  pip CLEXL_X17Y57 L_B -> CLEXL_LOGICOUT15 , 
  pip INT_X17Y57 LOGICOUT15 -> LOGICIN_B33 , 
  ;
net "reduce_xor_311_xo<0>78" , 
  outpin "reduce_xor_311_xo<0>78" D ,
  inpin "reduce_xor_311_xo<0>55" A6 ,
  pip CLEXL_X17Y44 XX_D -> CLEXL_LOGICOUT9 , 
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B5 -> XX_A6 , 
  pip INT_X11Y38 SW4E3 -> SW4B3 , 
  pip INT_X13Y40 SW4E3 -> SW4B3 , 
  pip INT_X15Y42 SW4E3 -> SW4B3 , 
  pip INT_X17Y44 LOGICOUT9 -> SW4B3 , 
  pip INT_X7Y22 SL1E0 -> LOGICIN_B5 , 
  pip INT_X7Y23 SR1E0 -> SL1B0 , 
  pip INT_X7Y24 WW2E3 -> SR1B0 , 
  pip INT_X9Y24 SS4E3 -> WW2B3 , 
  pip INT_X9Y28 SS4E3 -> SS4B3 , 
  pip INT_X9Y32 SS4E3 -> SS4B3 , 
  pip INT_X9Y36 SW4E3 -> SS4B3 , 
  ;
net "reduce_xor_311_xo<0>787" , 
  outpin "reduce_xor_311_xo<0>744" A ,
  inpin "d0/d_q" A3 ,
  pip CLEXL_X17Y57 L_A -> CLEXL_LOGICOUT12 , 
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B2 -> XX_A3 , 
  pip INT_X10Y36 SS4E0 -> WW2B0 , 
  pip INT_X10Y40 SS4E0 -> SS4B0 , 
  pip INT_X10Y44 SS4E0 -> SS4B0 , 
  pip INT_X10Y48 SS4E0 -> SS4B0 , 
  pip INT_X10Y52 SS4E0 -> SS4B0 , 
  pip INT_X10Y56 SW2E0 -> SS4B0 , 
  pip INT_X11Y57 WW4E1 -> SW2B0 , 
  pip INT_X15Y57 WW2E0 -> WW4B1 , 
  pip INT_X17Y57 LOGICOUT12 -> WW2B0 , 
  pip INT_X7Y36 WL1E3 -> LOGICIN_B2 , 
  pip INT_X8Y36 WW2E0 -> WL1B3 , 
  ;
net "reduce_xor_311_xo<0>821" , 
  outpin "reduce_xor_311_xo<0>821" A ,
  inpin "d0/d_q" B4 ,
  pip CLEXL_X7Y29 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B10 -> XX_B4 , 
  pip INT_X7Y29 LOGICOUT0 -> NN2B0 , 
  pip INT_X7Y31 NN2E0 -> NE4B0 , 
  pip INT_X7Y35 NW4E0 -> NL1B3 , 
  pip INT_X7Y36 NL1E3 -> LOGICIN_B10 , 
  pip INT_X9Y33 NE4E0 -> NW4B0 , 
  ;
net "reduce_xor_311_xo<0>826" , 
  outpin "reduce_xor_311_xo<0>826" D ,
  inpin "d0/d_q" B5 ,
  pip CLEXL_X7Y29 L_D -> CLEXL_LOGICOUT21 , 
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B11 -> XX_B5 , 
  pip INT_X7Y29 LOGICOUT21 -> NL1B2 , 
  pip INT_X7Y30 NL1E2 -> NN2B2 , 
  pip INT_X7Y32 NN2E2 -> NN2B2 , 
  pip INT_X7Y34 NN2E2 -> NN2B2 , 
  pip INT_X7Y36 NN2E2 -> LOGICIN_B11 , 
  ;
net "reduce_xor_311_xo<0>83" , 
  outpin "reduce_xor_311_xo<0>55" B ,
  inpin "reduce_xor_311_xo<0>55" A5 ,
  pip CLEXL_X7Y22 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X7Y22 XX_B -> CLEXL_LOGICOUT3 , 
  pip INT_X7Y22 LOGICOUT3 -> LOGICIN_B4 , 
  ;
net "reduce_xor_311_xo<0>842" , 
  outpin "reduce_xor_311_xo<0>842" D ,
  inpin "d0/d_q" B6 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B12 -> XX_B6 , 
  pip CLEXL_X9Y44 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X7Y36 SL1E0 -> LOGICIN_B12 , 
  pip INT_X7Y37 SR1E0 -> SL1B0 , 
  pip INT_X7Y38 SW4E3 -> SR1B0 , 
  pip INT_X9Y40 SS4E3 -> SW4B3 , 
  pip INT_X9Y44 LOGICOUT9 -> SS4B3 , 
  ;
net "reduce_xor_311_xo<0>847" , 
  outpin "reduce_xor_311_xo<0>826" A ,
  inpin "d0/d_q" B2 ,
  pip CLEXL_X7Y29 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "reduce_xor_311_xo<0>826" A -> AMUX
  pip CLEXL_X7Y29 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B8 -> XX_B2 , 
  pip INT_X7Y29 LOGICOUT13 -> NE2B2 , 
  pip INT_X7Y36 WR1E3 -> LOGICIN_B8 , 
  pip INT_X8Y30 NE2E2 -> NN4B2 , 
  pip INT_X8Y34 NN4E2 -> NN2B2 , 
  pip INT_X8Y36 NN2E2 -> WR1B3 , 
  ;
net "reduce_xor_311_xo<0>878" , 
  outpin "reduce_xor_311_xo<0>878" C ,
  inpin "reduce_xor_311_xo<0>878" A1 ,
  pip CLEXL_X7Y40 CLEXL_LOGICIN_B29 -> L_A1 , 
  pip CLEXL_X7Y40 L_C -> CLEXL_LOGICOUT18 , 
  pip INT_X7Y40 LOGICOUT18 -> LOGICIN_B29 , 
  ;
net "reduce_xor_311_xo<0>884" , 
  outpin "reduce_xor_311_xo<0>878" A ,
  inpin "d0/d_q" B3 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B9 -> XX_B3 , 
  pip CLEXL_X7Y40 L_A -> L_AMUX ,  #  _ROUTETHROUGH:A:AMUX "reduce_xor_311_xo<0>878" A -> AMUX
  pip CLEXL_X7Y40 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X7Y36 SL1E3 -> LOGICIN_B9 , 
  pip INT_X7Y37 SR1E3 -> SL1B3 , 
  pip INT_X7Y38 SS2E2 -> SR1B3 , 
  pip INT_X7Y40 LOGICOUT13 -> SS2B2 , 
  ;
net "reduce_xor_311_xo<0>899" , 
  outpin "reduce_xor_311_xo<0>899" D ,
  inpin "d0/d_q" C1 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B14 -> XX_C1 , 
  pip CLEXL_X7Y40 XX_D -> CLEXL_LOGICOUT9 , 
  pip INT_X7Y36 SS2E3 -> LOGICIN_B14 , 
  pip INT_X7Y38 SS2E3 -> SS2B3 , 
  pip INT_X7Y40 LOGICOUT9 -> SS2B3 , 
  ;
net "reduce_xor_311_xo<0>9" , 
  outpin "reduce_xor_311_xo<0>9" D ,
  inpin "reduce_xor_311_xo<0>9" A3 ,
  pip CLEXL_X17Y23 CLEXL_LOGICIN_B31 -> L_A3 , 
  pip CLEXL_X17Y23 L_D -> CLEXL_LOGICOUT21 , 
  pip INT_X17Y23 LOGICOUT21 -> LOGICIN_B31 , 
  ;
net "reduce_xor_311_xo<0>905" , 
  outpin "d0/d_q" C ,
  inpin "d0/d_q" B1 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip CLEXL_X7Y36 XX_C -> CLEXL_LOGICOUT6 , 
  pip INT_X7Y36 LOGICOUT6 -> SR1B3 , 
  pip INT_X7Y36 SR1E_N3 -> LOGICIN_B7 , 
  ;
net "reduce_xor_311_xo<0>927" , 
  outpin "d0/d_q" B ,
  inpin "d0/d_q" A5 ,
  pip CLEXL_X7Y36 CLEXL_LOGICIN_B4 -> XX_A5 , 
  pip CLEXL_X7Y36 XX_B -> CLEXL_LOGICOUT3 , 
  pip INT_X7Y36 LOGICOUT3 -> LOGICIN_B4 , 
  ;
net "reduce_xor_311_xo<0>938" , 
  outpin "reduce_xor_311_xo<0>938" C ,
  inpin "reduce_xor_311_xo<0>1036" D3 ,
  pip CLEXL_X15Y41 L_C -> L_CMUX ,  #  _ROUTETHROUGH:C:CMUX "reduce_xor_311_xo<0>938" C -> CMUX
  pip CLEXL_X15Y41 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B56 -> M_D3 , 
  pip INT_X15Y41 LOGICOUT19 -> SE2B0 , 
  pip INT_X16Y40 SE2E0 -> NR1B0 , 
  pip INT_X16Y41 NR1E0 -> LOGICIN_B56 , 
  ;
net "reduce_xor_311_xo<0>943" , 
  outpin "reduce_xor_311_xo<0>943" A ,
  inpin "reduce_xor_311_xo<0>1036" D2 ,
  pip CLEXL_X17Y40 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B55 -> M_D2 , 
  pip INT_X15Y40 WW2E0 -> NL1B0 , 
  pip INT_X15Y41 NL1E0 -> EL1B3 , 
  pip INT_X16Y41 EL1E3 -> LOGICIN_B55 , 
  pip INT_X17Y40 LOGICOUT0 -> WW2B0 , 
  ;
net "reduce_xor_311_xo<0>959" , 
  outpin "reduce_xor_311_xo<0>964" B ,
  inpin "reduce_xor_311_xo<0>1036" D4 ,
  pip CLEXL_X7Y41 XX_B -> CLEXL_LOGICOUT3 , 
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B57 -> M_D4 , 
  pip INT_X11Y41 EE4E1 -> EE4B1 , 
  pip INT_X15Y41 EE4E1 -> ER1B2 , 
  pip INT_X16Y41 ER1E2 -> FAN_B , 
  pip INT_X16Y41 FAN_B -> LOGICIN_B57 , 
  pip INT_X7Y41 LOGICOUT3 -> EE4B1 , 
  ;
net "reduce_xor_311_xo<0>964" , 
  outpin "reduce_xor_311_xo<0>964" D ,
  inpin "reduce_xor_311_xo<0>1036" D6 ,
  pip CLEXL_X7Y41 XX_D -> CLEXL_LOGICOUT9 , 
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B59 -> M_D6 , 
  pip INT_X12Y40 EE4E3 -> EE4B3 , 
  pip INT_X16Y40 EE4E3 -> NR1B3 , 
  pip INT_X16Y41 NR1E3 -> LOGICIN_B59 , 
  pip INT_X7Y41 LOGICOUT9 -> SE2B3 , 
  pip INT_X8Y40 SE2E3 -> EE4B3 , 
  ;
net "reduce_xor_311_xo<0>98" , 
  outpin "reduce_xor_311_xo<0>55" A ,
  inpin "reduce_xor_311_xo<0>315" B1 ,
  pip CLEXL_X7Y22 XX_A -> CLEXL_LOGICOUT0 , 
  pip CLEXL_X7Y51 CLEXL_LOGICIN_B7 -> XX_B1 , 
  pip INT_X7Y22 LOGICOUT0 -> NE4B0 , 
  pip INT_X7Y51 WL1E_N3 -> LOGICIN_B7 , 
  pip INT_X8Y50 WR1E1 -> WL1B3 , 
  pip INT_X9Y24 NE4E0 -> NN4B0 , 
  pip INT_X9Y28 NN4E0 -> NN2B0 , 
  pip INT_X9Y30 NN2E0 -> NN2B0 , 
  pip INT_X9Y32 NN2E0 -> NN2B0 , 
  pip INT_X9Y34 NN2E0 -> NN2B0 , 
  pip INT_X9Y36 NN2E0 -> NN4B0 , 
  pip INT_X9Y40 NN4E0 -> NN2B0 , 
  pip INT_X9Y42 NN2E0 -> NN4B0 , 
  pip INT_X9Y46 NN4E0 -> NN4B0 , 
  pip INT_X9Y50 NN4E0 -> WR1B1 , 
  ;
net "reduce_xor_311_xo<0>995" , 
  outpin "reduce_xor_311_xo<0>995" B ,
  inpin "reduce_xor_311_xo<0>1036" C5 ,
  pip CLEXM_X16Y41 CLEXM_LOGICIN_B49 -> M_C5 , 
  pip CLEXM_X16Y41 X_B -> CLEXM_LOGICOUT3 , 
  pip INT_X16Y41 LOGICIN_B61 -> LOGICIN_B49 , 
  pip INT_X16Y41 LOGICOUT3 -> NL1B0 , 
  pip INT_X16Y41 NL1E_S0 -> LOGICIN_B61 , 
  ;
net "reset" , cfg " _BELSIG:PAD,PAD,reset:reset",
  ;
net "reset_IBUF" , 
  outpin "reset" I ,
  inpin "d0/d_q" SR ,
  inpin "d1/d_q" SR ,
  pip CLEXL_X7Y36 CLEXL_SR0 -> XX_SR , 
  pip CLEXL_X7Y55 CLEXL_SR1 -> L_SR , 
  pip INT_X6Y62 EE4E0 -> SE2B0 , 
  pip INT_X7Y36 LOGICIN_B61 -> SR0 , 
  pip INT_X7Y36 SR1E3 -> LOGICIN_B61 , 
  pip INT_X7Y37 SS4E2 -> SR1B3 , 
  pip INT_X7Y41 SS4E2 -> SS4B2 , 
  pip INT_X7Y45 SS4E2 -> SS4B2 , 
  pip INT_X7Y49 SS4E2 -> SS4B2 , 
  pip INT_X7Y53 SS2E2 -> SS4B2 , 
  pip INT_X7Y55 SR1E2 -> SR1 , 
  pip INT_X7Y55 SR1E2 -> SS2B2 , 
  pip INT_X7Y56 SR1E1 -> SR1B2 , 
  pip INT_X7Y57 SS4E0 -> SR1B1 , 
  pip INT_X7Y61 SE2E0 -> SS4B0 , 
  pip IOI_INT_X2Y62 LOGICOUT7 -> EE4B0 , 
  pip TIOB_X2Y63 TIOB_IBUF3_PINW -> TIOB_IBUF3 , 
  pip TIOI_INNER_X2Y62 D_ILOGIC_IDATAIN_IODELAY_S -> D_ILOGIC_SITE_S , 
  pip TIOI_INNER_X2Y62 D_ILOGIC_SITE_S -> FABRICOUT_ILOGIC_SITE_S ,  #  _ROUTETHROUGH:D:FABRICOUT "XDL_DUMMY_TIOI_INNER_X2Y62_ILOGIC_X2Y60" D -> FABRICOUT
  pip TIOI_INNER_X2Y62 FABRICOUT_ILOGIC_SITE_S -> IOI_INTER_LOGICOUT7 , 
  pip TIOI_INNER_X2Y62 IOI_INTER_LOGICOUT7 -> IOI_LOGICOUT7 , 
  pip TIOI_INNER_X2Y62 TIOI_INNER_IBUF1 -> D_ILOGIC_IDATAIN_IODELAY_S , 
  ;
net "sum10<0>" , 
  outpin "Msub_sum10_cy<3>" AMUX ,
  inpin "Mmult_prod5" B0 ,
  pip CLEXM_X5Y23 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X4Y24 NW2E2 -> NN4B2 , 
  pip INT_X4Y28 NN4E2 -> EL1B1 , 
  pip INT_X5Y23 LOGICOUT13 -> NW2B2 , 
  pip INT_X5Y28 EL1E1 -> EL1B0 , 
  pip INT_X6Y28 EL1E0 -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum10<10>" , 
  outpin "Msub_sum10_cy<11>" CMUX ,
  inpin "Mmult_prod5" B10 ,
  pip CLEXM_X5Y25 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y25 LOGICOUT19 -> NN2B0 , 
  pip INT_X5Y27 NN2E0 -> NE4B0 , 
  pip INT_X6Y29 WR1E1 -> LOGICIN_B57 , 
  pip INT_X7Y29 NE4E0 -> WR1B1 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum10<11>" , 
  outpin "Msub_sum10_cy<11>" DMUX ,
  inpin "Mmult_prod5" B11 ,
  pip CLEXM_X5Y25 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y25 LOGICOUT22 -> NN2B1 , 
  pip INT_X5Y27 NN2E1 -> NR1B1 , 
  pip INT_X5Y28 NR1E1 -> NL1B0 , 
  pip INT_X5Y29 NL1E0 -> EL1B3 , 
  pip INT_X6Y29 EL1E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum10<12>" , 
  outpin "Msub_sum10_cy<15>" AMUX ,
  inpin "Mmult_prod5" B12 ,
  pip CLEXM_X5Y26 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y26 LOGICOUT13 -> NN2B2 , 
  pip INT_X5Y28 NN2E2 -> NE2B2 , 
  pip INT_X6Y29 NE2E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum10<13>" , 
  outpin "Msub_sum10_cy<15>" BMUX ,
  inpin "Mmult_prod5" B13 ,
  pip CLEXM_X5Y26 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y26 LOGICOUT16 -> NN2B3 , 
  pip INT_X5Y28 NN2E3 -> NE2B3 , 
  pip INT_X6Y29 NE2E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum10<14>" , 
  outpin "Msub_sum10_cy<15>" CMUX ,
  inpin "Mmult_prod5" B14 ,
  pip CLEXM_X5Y26 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y26 LOGICOUT19 -> EL1B3 , 
  pip INT_X6Y26 EL1E3 -> NR1B3 , 
  pip INT_X6Y27 NR1E3 -> NN2B3 , 
  pip INT_X6Y29 NN2E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum10<15>" , 
  outpin "Msub_sum10_cy<15>" DMUX ,
  inpin "Mmult_prod5" B15 ,
  pip CLEXM_X5Y26 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y26 LOGICOUT22 -> NE2B1 , 
  pip INT_X6Y27 NE2E1 -> NL1B0 , 
  pip INT_X6Y28 NL1E0 -> NL1B3 , 
  pip INT_X6Y29 NL1E3 -> LOGICIN_B39 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  ;
net "sum10<16>" , 
  outpin "Msub_sum10_cy<19>" AMUX ,
  inpin "Mmult_prod5" B16 ,
  pip CLEXM_X5Y27 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y27 LOGICOUT13 -> NL1B1 , 
  pip INT_X5Y28 NL1E1 -> NE2B1 , 
  pip INT_X6Y29 NE2E1 -> NL1B0 , 
  pip INT_X6Y30 NL1E0 -> LOGICIN_B36 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  ;
net "sum10<17>" , 
  outpin "Msub_sum10_cy<19>" BMUX ,
  inpin "Mmult_prod52" B0 ,
  pip CLEXM_X5Y27 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_BRAM_BRK_X3Y32 NN4E0 -> NE4B0 , 
  pip INT_BRAM_X3Y28 WW2E_N3 -> NN4B0 , 
  pip INT_X5Y27 LOGICOUT16 -> WW2B3 , 
  pip INT_X5Y34 NE4E0 -> NE2B0 , 
  pip INT_X6Y35 NE2E0 -> NR1B0 , 
  pip INT_X6Y36 NR1E0 -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum10<18>" , 
  outpin "Msub_sum10_cy<19>" CMUX ,
  inpin "Mmult_prod52" B1 ,
  pip CLEXM_X5Y27 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y27 LOGICOUT19 -> NR1B0 , 
  pip INT_X5Y28 NR1E0 -> NE2B0 , 
  pip INT_X6Y29 NE2E0 -> NN4B0 , 
  pip INT_X6Y33 NN4E0 -> NR1B0 , 
  pip INT_X6Y34 NR1E0 -> NN2B0 , 
  pip INT_X6Y36 NN2E0 -> LOGICIN_B38 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum10<19>" , 
  outpin "Msub_sum10_cy<19>" DMUX ,
  inpin "Mmult_prod52" B2 ,
  pip CLEXM_X5Y27 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y27 LOGICOUT22 -> NN2B1 , 
  pip INT_X5Y29 NN2E1 -> NE2B1 , 
  pip INT_X6Y30 NE2E1 -> NN4B1 , 
  pip INT_X6Y34 NN4E1 -> NN2B1 , 
  pip INT_X6Y36 NN2E1 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum10<1>" , 
  outpin "Msub_sum10_cy<3>" BMUX ,
  inpin "Mmult_prod5" B1 ,
  pip CLEXM_X5Y23 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y23 LOGICOUT16 -> NE2B3 , 
  pip INT_X6Y24 NE2E3 -> NN2B3 , 
  pip INT_X6Y26 NN2E3 -> NL1B2 , 
  pip INT_X6Y27 NL1E2 -> NL1B1 , 
  pip INT_X6Y28 NL1E1 -> LOGICIN_B38 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum10<20>" , 
  outpin "Msub_sum10_cy<23>" AMUX ,
  inpin "Mmult_prod52" B3 ,
  pip CLEXM_X5Y28 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X4Y29 NW2E2 -> NN4B2 , 
  pip INT_X4Y33 NN4E2 -> NE4B2 , 
  pip INT_X5Y28 LOGICOUT13 -> NW2B2 , 
  pip INT_X6Y35 NE4E2 -> NL1B1 , 
  pip INT_X6Y36 NL1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum10<21>" , 
  outpin "Msub_sum10_cy<23>" BMUX ,
  inpin "Mmult_prod52" B4 ,
  pip CLEXM_X5Y28 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_BRAM_BRK_X3Y32 NW4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y36 NN4E3 -> EE2B3 , 
  pip INT_X5Y28 LOGICOUT16 -> NN2B3 , 
  pip INT_X5Y30 NN2E3 -> NW4B3 , 
  pip INT_X5Y36 EE2E3 -> ER1B0 , 
  pip INT_X6Y36 ER1E0 -> LOGICIN_B30 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum10<22>" , 
  outpin "Msub_sum10_cy<23>" CMUX ,
  inpin "Mmult_prod52" B5 ,
  pip CLEXM_X5Y28 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_BRAM_BRK_X3Y32 NW4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y36 NN4E0 -> EE2B0 , 
  pip INT_X5Y28 LOGICOUT19 -> NN2B0 , 
  pip INT_X5Y30 NN2E0 -> NW4B0 , 
  pip INT_X5Y36 EE2E0 -> ER1B1 , 
  pip INT_X6Y36 ER1E1 -> LOGICIN_B58 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum10<23>" , 
  outpin "Msub_sum10_cy<23>" DMUX ,
  inpin "Mmult_prod52" B6 ,
  pip CLEXM_X5Y28 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y28 LOGICOUT22 -> NE4B1 , 
  pip INT_X6Y36 WR1E2 -> LOGICIN_B29 , 
  pip INT_X7Y30 NE4E1 -> NN2B1 , 
  pip INT_X7Y32 NN2E1 -> NN2B1 , 
  pip INT_X7Y34 NN2E1 -> NN2B1 , 
  pip INT_X7Y36 NN2E1 -> WR1B2 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum10<24>" , 
  outpin "Msub_sum10_cy<27>" AMUX ,
  inpin "Mmult_prod52" B7 ,
  pip CLEXM_X5Y29 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_BRAM_X3Y29 WW2E2 -> NN4B3 , 
  pip INT_BRAM_X3Y33 NN4E3 -> NE4B3 , 
  pip INT_X5Y29 LOGICOUT13 -> WW2B2 , 
  pip INT_X5Y35 NE4E3 -> NE2B3 , 
  pip INT_X6Y36 NE2E3 -> LOGICIN_B37 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum10<25>" , 
  outpin "Msub_sum10_cy<27>" BMUX ,
  inpin "Mmult_prod52" B8 ,
  pip CLEXM_X5Y29 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y29 LOGICOUT16 -> NE2B3 , 
  pip INT_X6Y30 NE2E3 -> NN4B3 , 
  pip INT_X6Y34 NN4E3 -> NR1B3 , 
  pip INT_X6Y35 NR1E3 -> NR1B3 , 
  pip INT_X6Y36 NR1E3 -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum10<26>" , 
  outpin "Msub_sum10_cy<27>" CMUX ,
  inpin "Mmult_prod52" B9 ,
  pip CLEXM_X5Y29 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X4Y30 NW2E0 -> NN4B0 , 
  pip INT_X4Y34 NN4E0 -> NE4B0 , 
  pip INT_X5Y29 LOGICOUT19 -> NW2B0 , 
  pip INT_X6Y36 NE4E0 -> NR1B0 , 
  pip INT_X6Y37 NR1E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum10<27>" , 
  outpin "Msub_sum10_cy<27>" DMUX ,
  inpin "Mmult_prod52" B10 ,
  pip CLEXM_X5Y29 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y29 LOGICOUT22 -> NN2B1 , 
  pip INT_X5Y31 NN2E1 -> NN4B1 , 
  pip INT_X5Y35 NN4E1 -> NE2B1 , 
  pip INT_X6Y36 NE2E1 -> NR1B1 , 
  pip INT_X6Y37 NR1E1 -> LOGICIN_B57 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum10<28>" , 
  outpin "sum10<31>" AMUX ,
  inpin "Mmult_prod52" B11 ,
  pip CLEXM_X5Y30 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y30 LOGICOUT13 -> NE2B2 , 
  pip INT_X6Y31 NE2E2 -> NN4B2 , 
  pip INT_X6Y35 NN4E2 -> NR1B2 , 
  pip INT_X6Y36 NR1E2 -> NR1B2 , 
  pip INT_X6Y37 NR1E2 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum10<29>" , 
  outpin "sum10<31>" BMUX ,
  inpin "Mmult_prod52" B12 ,
  pip CLEXM_X5Y30 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y30 LOGICOUT16 -> NE4B3 , 
  pip INT_X6Y37 NW2E3 -> LOGICIN_B1 , 
  pip INT_X7Y32 NE4E3 -> NE4B3 , 
  pip INT_X7Y36 NW4E3 -> NW2B3 , 
  pip INT_X9Y34 NE4E3 -> NW4B3 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum10<2>" , 
  outpin "Msub_sum10_cy<3>" CMUX ,
  inpin "Mmult_prod5" B2 ,
  pip CLEXM_X5Y23 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X4Y24 NW2E0 -> NN4B0 , 
  pip INT_X4Y28 NN4E0 -> EE2B0 , 
  pip INT_X5Y23 LOGICOUT19 -> NW2B0 , 
  pip INT_X6Y28 EE2E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum10<30>" , 
  outpin "sum10<31>" CMUX ,
  inpin "Mmult_prod52" B13 ,
  pip CLEXM_X5Y30 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y30 LOGICOUT19 -> NL1B3 , 
  pip INT_X5Y31 NL1E3 -> NE2B3 , 
  pip INT_X6Y32 NE2E3 -> NN2B3 , 
  pip INT_X6Y34 NN2E3 -> NN2B3 , 
  pip INT_X6Y36 NN2E3 -> NR1B3 , 
  pip INT_X6Y37 NR1E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum10<31>" , 
  outpin "sum10<31>" DMUX ,
  inpin "Mmult_prod52" B14 ,
  pip CLEXM_X5Y30 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y30 LOGICOUT22 -> NN2B1 , 
  pip INT_X5Y32 NN2E1 -> NN4B1 , 
  pip INT_X5Y36 NN4E1 -> NE2B1 , 
  pip INT_X6Y37 LOGICIN_B35 -> LOGICIN_B52 , 
  pip INT_X6Y37 NE2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum10<3>" , 
  outpin "Msub_sum10_cy<3>" DMUX ,
  inpin "Mmult_prod5" B3 ,
  pip CLEXM_X5Y23 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X4Y25 NW2E1 -> NE4B1 , 
  pip INT_X5Y23 LOGICOUT22 -> NR1B1 , 
  pip INT_X5Y24 NR1E1 -> NW2B1 , 
  pip INT_X6Y27 NE4E1 -> NR1B1 , 
  pip INT_X6Y28 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum10<4>" , 
  outpin "Msub_sum10_cy<7>" AMUX ,
  inpin "Mmult_prod5" B4 ,
  pip CLEXM_X5Y24 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_BRAM_X3Y26 NW4E2 -> NE4B2 , 
  pip INT_X5Y24 LOGICOUT13 -> NW4B2 , 
  pip INT_X5Y28 NE4E2 -> EL1B1 , 
  pip INT_X6Y28 EL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum10<5>" , 
  outpin "Msub_sum10_cy<7>" BMUX ,
  inpin "Mmult_prod5" B5 ,
  pip CLEXM_X5Y24 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y24 LOGICOUT16 -> NE4B3 , 
  pip INT_X6Y28 NW2E2 -> LOGICIN_B58 , 
  pip INT_X7Y26 NE4E3 -> NL1B2 , 
  pip INT_X7Y27 NL1E2 -> NW2B2 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum10<6>" , 
  outpin "Msub_sum10_cy<7>" CMUX ,
  inpin "Mmult_prod5" B6 ,
  pip CLEXM_X5Y24 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_BRAM_X3Y26 NW4E0 -> NN2B0 , 
  pip INT_BRAM_X3Y28 NN2E0 -> EE2B0 , 
  pip INT_X5Y24 LOGICOUT19 -> NW4B0 , 
  pip INT_X5Y28 EE2E0 -> ER1B1 , 
  pip INT_X6Y28 ER1E1 -> LOGICIN_B29 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum10<7>" , 
  outpin "Msub_sum10_cy<7>" DMUX ,
  inpin "Mmult_prod5" B7 ,
  pip CLEXM_X5Y24 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y24 LOGICOUT22 -> NN2B1 , 
  pip INT_X5Y26 NN2E1 -> NR1B1 , 
  pip INT_X5Y27 NR1E1 -> NL1B0 , 
  pip INT_X5Y28 NL1E0 -> EL1B3 , 
  pip INT_X6Y28 EL1E3 -> LOGICIN_B37 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum10<8>" , 
  outpin "Msub_sum10_cy<11>" AMUX ,
  inpin "Mmult_prod5" B8 ,
  pip CLEXM_X5Y25 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y25 LOGICOUT13 -> NN2B2 , 
  pip INT_X5Y27 NN2E2 -> NE2B2 , 
  pip INT_X6Y28 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X6Y28 NE2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum10<9>" , 
  outpin "Msub_sum10_cy<11>" BMUX ,
  inpin "Mmult_prod5" B9 ,
  pip CLEXM_X5Y25 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y25 LOGICOUT16 -> NN2B3 , 
  pip INT_X5Y27 NN2E3 -> NR1B3 , 
  pip INT_X5Y28 NR1E3 -> NL1B2 , 
  pip INT_X5Y29 NL1E2 -> EL1B1 , 
  pip INT_X6Y29 EL1E1 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum11<0>" , 
  outpin "Msub_sum11_cy<3>" AMUX ,
  inpin "Mmult_prod6" A0 ,
  inpin "Mmult_prod62" A0 ,
  pip CLEXL_X15Y29 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X15Y29 LOGICOUT13 -> NE2B2 , 
  pip INT_X16Y30 NE2E2 -> EL1B1 , 
  pip INT_X16Y30 NE2E2 -> NN4B2 , 
  pip INT_X16Y34 NN4E2 -> NN4B2 , 
  pip INT_X16Y38 NN4E2 -> EL1B1 , 
  pip INT_X17Y30 EL1E1 -> ER1B2 , 
  pip INT_X17Y38 EL1E1 -> ER1B2 , 
  pip INT_X18Y30 ER1E2 -> LOGICIN_B19 , 
  pip INT_X18Y38 ER1E2 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum11<10>" , 
  outpin "Msub_sum11_cy<11>" CMUX ,
  inpin "Mmult_prod6" A10 ,
  inpin "Mmult_prod62" A10 ,
  pip CLEXL_X15Y31 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X15Y31 LOGICOUT19 -> NN4B0 , 
  pip INT_X15Y31 LOGICOUT19 -> SE4B0 , 
  pip INT_X15Y35 NN4E0 -> NE4B0 , 
  pip INT_X17Y29 SE4E0 -> NE2B0 , 
  pip INT_X17Y37 NE4E0 -> NE2B0 , 
  pip INT_X18Y30 NE2E0 -> NL1B3 , 
  pip INT_X18Y31 NL1E3 -> LOGICIN_B26 , 
  pip INT_X18Y38 NE2E0 -> NL1B3 , 
  pip INT_X18Y39 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum11<11>" , 
  outpin "Msub_sum11_cy<11>" DMUX ,
  inpin "Mmult_prod6" A11 ,
  inpin "Mmult_prod62" A11 ,
  pip CLEXL_X15Y31 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X15Y31 LOGICOUT22 -> EE2B1 , 
  pip INT_X15Y31 LOGICOUT22 -> NN4B1 , 
  pip INT_X15Y35 NN4E1 -> NE2B1 , 
  pip INT_X16Y36 NE2E1 -> NE4B1 , 
  pip INT_X17Y31 EE2E1 -> SE2B1 , 
  pip INT_X18Y30 SE2E1 -> NR1B1 , 
  pip INT_X18Y31 NR1E1 -> LOGICIN_B30 , 
  pip INT_X18Y38 NE4E1 -> NR1B1 , 
  pip INT_X18Y39 NR1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum11<12>" , 
  outpin "Msub_sum11_cy<15>" AMUX ,
  inpin "Mmult_prod6" A12 ,
  inpin "Mmult_prod62" A12 ,
  pip CLEXL_X15Y32 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X15Y32 LOGICOUT13 -> SE2B2 , 
  pip INT_X16Y31 SE2E2 -> EE2B2 , 
  pip INT_X18Y31 EE2E2 -> LOGICIN_B1 , 
  pip INT_X18Y31 EE2E2 -> NN4B2 , 
  pip INT_X18Y35 NN4E2 -> NN2B2 , 
  pip INT_X18Y37 NN2E2 -> NN2B2 , 
  pip INT_X18Y39 NN2E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum11<13>" , 
  outpin "Msub_sum11_cy<15>" BMUX ,
  inpin "Mmult_prod6" A13 ,
  inpin "Mmult_prod62" A13 ,
  pip CLEXL_X15Y32 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X15Y32 LOGICOUT16 -> EE4B3 , 
  pip INT_X15Y32 LOGICOUT16 -> SE2B3 , 
  pip INT_X16Y31 SE2E3 -> EE2B3 , 
  pip INT_X18Y31 EE2E3 -> LOGICIN_B19 , 
  pip INT_X18Y39 NW2E3 -> LOGICIN_B19 , 
  pip INT_X19Y32 EE4E3 -> NN4B3 , 
  pip INT_X19Y36 NN4E3 -> NN2B3 , 
  pip INT_X19Y38 NN2E3 -> NW2B3 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum11<14>" , 
  outpin "Msub_sum11_cy<15>" CMUX ,
  inpin "Mmult_prod6" A14 ,
  inpin "Mmult_prod62" A14 ,
  pip CLEXL_X15Y32 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X15Y32 LOGICOUT19 -> NE4B0 , 
  pip INT_X15Y32 LOGICOUT19 -> SE2B0 , 
  pip INT_X16Y31 SE2E0 -> EL1B3 , 
  pip INT_X17Y31 EL1E3 -> EL1B2 , 
  pip INT_X17Y34 NE4E0 -> NN4B0 , 
  pip INT_X17Y38 NN4E0 -> NL1B3 , 
  pip INT_X17Y39 NL1E3 -> EL1B2 , 
  pip INT_X18Y31 EL1E2 -> LOGICIN_B29 , 
  pip INT_X18Y39 EL1E2 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum11<15>" , 
  outpin "Msub_sum11_cy<15>" DMUX ,
  inpin "Mmult_prod6" A15 ,
  inpin "Mmult_prod62" A15 ,
  pip CLEXL_X15Y32 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X15Y32 LOGICOUT22 -> EE2B1 , 
  pip INT_X15Y32 LOGICOUT22 -> NE4B1 , 
  pip INT_X17Y32 EE2E1 -> ER1B2 , 
  pip INT_X17Y34 NE4E1 -> NN4B1 , 
  pip INT_X17Y38 NN4E1 -> NL1B0 , 
  pip INT_X17Y39 NL1E0 -> EL1B3 , 
  pip INT_X18Y31 SL1E2 -> LOGICIN_B52 , 
  pip INT_X18Y32 ER1E2 -> SL1B2 , 
  pip INT_X18Y39 EL1E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  ;
net "sum11<16>" , 
  outpin "Msub_sum11_cy<19>" AMUX ,
  inpin "Mmult_prod6" A16 ,
  inpin "Mmult_prod62" A16 ,
  pip CLEXL_X15Y33 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X15Y33 LOGICOUT13 -> NN2B2 , 
  pip INT_X15Y33 LOGICOUT13 -> SE4B2 , 
  pip INT_X15Y35 NN2E2 -> NN4B2 , 
  pip INT_X15Y39 NN4E2 -> EE2B2 , 
  pip INT_X17Y31 SE4E2 -> ER1B3 , 
  pip INT_X17Y39 EE2E2 -> ER1B3 , 
  pip INT_X18Y31 ER1E3 -> LOGICIN_B14 , 
  pip INT_X18Y39 ER1E3 -> LOGICIN_B14 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  ;
net "sum11<17>" , 
  outpin "Msub_sum11_cy<19>" BMUX ,
  inpin "Mmult_prod61" A0 ,
  inpin "Mmult_prod63" A0 ,
  pip CLEXL_X15Y33 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X15Y33 LOGICOUT16 -> NE2B3 , 
  pip INT_X16Y34 NE2E3 -> EE2B3 , 
  pip INT_X16Y34 NE2E3 -> NN4B3 , 
  pip INT_X16Y38 NN4E3 -> NN4B3 , 
  pip INT_X16Y42 NN4E3 -> EE2B3 , 
  pip INT_X18Y34 EE2E3 -> LOGICIN_B19 , 
  pip INT_X18Y42 EE2E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum11<18>" , 
  outpin "Msub_sum11_cy<19>" CMUX ,
  inpin "Mmult_prod61" A1 ,
  inpin "Mmult_prod63" A1 ,
  pip CLEXL_X15Y33 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X15Y33 LOGICOUT19 -> NR1B0 , 
  pip INT_X15Y34 NR1E0 -> EE2B0 , 
  pip INT_X17Y34 EE2E0 -> ER1B1 , 
  pip INT_X18Y34 ER1E1 -> LOGICIN_B29 , 
  pip INT_X18Y34 ER1E1 -> NE2B1 , 
  pip INT_X18Y39 WR1E2 -> NN2B2 , 
  pip INT_X18Y41 NN2E2 -> NR1B2 , 
  pip INT_X18Y42 NR1E2 -> LOGICIN_B29 , 
  pip INT_X19Y35 NE2E1 -> NN4B1 , 
  pip INT_X19Y39 NN4E1 -> WR1B2 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum11<19>" , 
  outpin "Msub_sum11_cy<19>" DMUX ,
  inpin "Mmult_prod61" A2 ,
  inpin "Mmult_prod63" A2 ,
  pip CLEXL_X15Y33 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X15Y33 LOGICOUT22 -> EE2B1 , 
  pip INT_X17Y33 EE2E1 -> ER1B2 , 
  pip INT_X17Y33 EE2E1 -> NN4B1 , 
  pip INT_X17Y37 NN4E1 -> NN4B1 , 
  pip INT_X17Y41 NN4E1 -> NE2B1 , 
  pip INT_X18Y33 ER1E2 -> NR1B2 , 
  pip INT_X18Y34 NR1E2 -> LOGICIN_B52 , 
  pip INT_X18Y42 LOGICIN_B35 -> LOGICIN_B52 , 
  pip INT_X18Y42 NE2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum11<1>" , 
  outpin "Msub_sum11_cy<3>" BMUX ,
  inpin "Mmult_prod6" A1 ,
  inpin "Mmult_prod62" A1 ,
  pip CLEXL_X15Y29 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X15Y29 LOGICOUT16 -> EE2B3 , 
  pip INT_X17Y29 EE2E3 -> NR1B3 , 
  pip INT_X17Y30 NR1E3 -> EL1B2 , 
  pip INT_X17Y30 NR1E3 -> NE2B3 , 
  pip INT_X18Y30 EL1E2 -> LOGICIN_B29 , 
  pip INT_X18Y31 NE2E3 -> NN4B3 , 
  pip INT_X18Y35 NN4E3 -> NL1B2 , 
  pip INT_X18Y36 NL1E2 -> NN2B2 , 
  pip INT_X18Y38 NN2E2 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum11<20>" , 
  outpin "Msub_sum11_cy<23>" AMUX ,
  inpin "Mmult_prod61" A3 ,
  inpin "Mmult_prod63" A3 ,
  pip CLEXL_X15Y34 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X15Y34 LOGICOUT13 -> EE2B2 , 
  pip INT_X17Y34 EE2E2 -> ER1B3 , 
  pip INT_X17Y34 EE2E2 -> NE4B2 , 
  pip INT_X18Y34 ER1E3 -> LOGICIN_B39 , 
  pip INT_X18Y42 WR1E3 -> LOGICIN_B39 , 
  pip INT_X19Y36 NE4E2 -> NN4B2 , 
  pip INT_X19Y40 NN4E2 -> NN2B2 , 
  pip INT_X19Y42 NN2E2 -> WR1B3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum11<21>" , 
  outpin "Msub_sum11_cy<23>" BMUX ,
  inpin "Mmult_prod61" A4 ,
  inpin "Mmult_prod63" A4 ,
  pip CLEXL_X15Y34 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X15Y34 LOGICOUT16 -> NE2B3 , 
  pip INT_X16Y35 NE2E3 -> EE2B3 , 
  pip INT_X18Y34 SL1E3 -> LOGICIN_B8 , 
  pip INT_X18Y35 EE2E3 -> NN4B3 , 
  pip INT_X18Y35 EE2E3 -> SL1B3 , 
  pip INT_X18Y39 NN4E3 -> NE2B3 , 
  pip INT_X18Y42 NW2E3 -> LOGICIN_B8 , 
  pip INT_X19Y40 NE2E3 -> NR1B3 , 
  pip INT_X19Y41 NR1E3 -> NW2B3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum11<22>" , 
  outpin "Msub_sum11_cy<23>" CMUX ,
  inpin "Mmult_prod61" A5 ,
  inpin "Mmult_prod63" A5 ,
  pip CLEXL_X15Y34 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X15Y34 LOGICOUT19 -> NN4B0 , 
  pip INT_X15Y38 NN4E0 -> NN4B0 , 
  pip INT_X15Y38 NN4E0 -> SE4B0 , 
  pip INT_X15Y42 NN4E0 -> NE2B0 , 
  pip INT_X16Y43 NE2E0 -> EE2B0 , 
  pip INT_X17Y36 SE4E0 -> SE2B0 , 
  pip INT_X18Y35 SE2E0 -> LOGICIN_B15 , 
  pip INT_X18Y43 EE2E0 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum11<23>" , 
  outpin "Msub_sum11_cy<23>" DMUX ,
  inpin "Mmult_prod61" A6 ,
  inpin "Mmult_prod63" A6 ,
  pip CLEXL_X15Y34 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_BRAM_X21Y40 NE4E1 -> NW4B1 , 
  pip INT_X15Y34 LOGICOUT22 -> EE2B1 , 
  pip INT_X15Y34 LOGICOUT22 -> EE4B1 , 
  pip INT_X17Y34 EE2E1 -> NR1B1 , 
  pip INT_X17Y35 NR1E1 -> EL1B0 , 
  pip INT_X18Y35 EL1E0 -> LOGICIN_B7 , 
  pip INT_X18Y43 WL1E_N3 -> LOGICIN_B7 , 
  pip INT_X19Y34 EE4E1 -> NN4B1 , 
  pip INT_X19Y38 NN4E1 -> NE4B1 , 
  pip INT_X19Y42 NW4E1 -> WL1B3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum11<24>" , 
  outpin "Msub_sum11_cy<27>" AMUX ,
  inpin "Mmult_prod61" A7 ,
  inpin "Mmult_prod63" A7 ,
  pip CLEXL_X15Y35 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X15Y35 LOGICOUT13 -> EE4B2 , 
  pip INT_X15Y35 LOGICOUT13 -> ER1B3 , 
  pip INT_X16Y35 ER1E3 -> ER1B0 , 
  pip INT_X17Y35 ER1E0 -> SE2B0 , 
  pip INT_X18Y34 SE2E0 -> NR1B0 , 
  pip INT_X18Y35 NR1E0 -> LOGICIN_B16 , 
  pip INT_X18Y43 SR1E_N3 -> LOGICIN_B16 , 
  pip INT_X18Y43 WR1E3 -> SR1B3 , 
  pip INT_X19Y35 EE4E2 -> NN4B2 , 
  pip INT_X19Y39 NN4E2 -> NN4B2 , 
  pip INT_X19Y43 NN4E2 -> WR1B3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum11<25>" , 
  outpin "Msub_sum11_cy<27>" BMUX ,
  inpin "Mmult_prod61" A8 ,
  inpin "Mmult_prod63" A8 ,
  pip CLEXL_X15Y35 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X15Y35 LOGICOUT16 -> EE4B3 , 
  pip INT_X15Y35 LOGICOUT16 -> ER1B0 , 
  pip INT_X16Y35 ER1E0 -> EE2B0 , 
  pip INT_X18Y35 EE2E0 -> LOGICIN_B6 , 
  pip INT_X18Y35 LOGICIN_B6 -> LOGICIN_B23 , 
  pip INT_X18Y43 LOGICIN_B6 -> LOGICIN_B23 , 
  pip INT_X18Y43 WR1E0 -> LOGICIN_B6 , 
  pip INT_X19Y35 EE4E3 -> NN4B3 , 
  pip INT_X19Y39 NN4E3 -> NN4B3 , 
  pip INT_X19Y43 NN4E3 -> WR1B0 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum11<26>" , 
  outpin "Msub_sum11_cy<27>" CMUX ,
  inpin "Mmult_prod61" A9 ,
  inpin "Mmult_prod63" A9 ,
  pip CLEXL_X15Y35 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X15Y35 LOGICOUT19 -> ER1B1 , 
  pip INT_X15Y35 LOGICOUT19 -> NN4B0 , 
  pip INT_X15Y39 NN4E0 -> NE4B0 , 
  pip INT_X16Y35 ER1E1 -> EE2B1 , 
  pip INT_X17Y41 NE4E0 -> NE4B0 , 
  pip INT_X18Y35 EE2E1 -> LOGICIN_B44 , 
  pip INT_X18Y43 WR1E1 -> LOGICIN_B44 , 
  pip INT_X19Y43 NE4E0 -> WR1B1 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum11<27>" , 
  outpin "Msub_sum11_cy<27>" DMUX ,
  inpin "Mmult_prod61" A10 ,
  inpin "Mmult_prod63" A10 ,
  pip CLEXL_X15Y35 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X15Y35 LOGICOUT22 -> ER1B2 , 
  pip INT_X15Y35 LOGICOUT22 -> NN4B1 , 
  pip INT_X15Y39 NN4E1 -> NN4B1 , 
  pip INT_X15Y43 NN4E1 -> EE2B1 , 
  pip INT_X16Y35 ER1E2 -> EE2B2 , 
  pip INT_X17Y43 EE2E1 -> ER1B2 , 
  pip INT_X18Y35 EE2E2 -> LOGICIN_B26 , 
  pip INT_X18Y43 ER1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum11<28>" , 
  outpin "sum11<31>" AMUX ,
  inpin "Mmult_prod61" A11 ,
  inpin "Mmult_prod63" A11 ,
  pip CLEXL_X15Y36 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X15Y36 LOGICOUT13 -> NN4B2 , 
  pip INT_X15Y36 LOGICOUT13 -> SE2B2 , 
  pip INT_X15Y40 NN4E2 -> NE4B2 , 
  pip INT_X16Y35 SE2E2 -> ER1B3 , 
  pip INT_X17Y35 ER1E3 -> ER1B0 , 
  pip INT_X17Y42 NE4E2 -> NR1B2 , 
  pip INT_X17Y43 NR1E2 -> EL1B1 , 
  pip INT_X18Y35 ER1E0 -> LOGICIN_B30 , 
  pip INT_X18Y43 EL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum11<29>" , 
  outpin "sum11<31>" BMUX ,
  inpin "Mmult_prod61" A12 ,
  inpin "Mmult_prod63" A12 ,
  pip CLEXL_X15Y36 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X15Y36 LOGICOUT16 -> EE2B3 , 
  pip INT_X17Y36 EE2E3 -> EL1B2 , 
  pip INT_X17Y36 EE2E3 -> NN4B3 , 
  pip INT_X17Y40 NN4E3 -> NE4B3 , 
  pip INT_X18Y35 SL1E2 -> LOGICIN_B1 , 
  pip INT_X18Y36 EL1E2 -> SL1B2 , 
  pip INT_X18Y43 NW2E3 -> LOGICIN_B1 , 
  pip INT_X19Y42 NE4E3 -> NW2B3 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum11<2>" , 
  outpin "Msub_sum11_cy<3>" CMUX ,
  inpin "Mmult_prod6" A2 ,
  inpin "Mmult_prod62" A2 ,
  pip CLEXL_X15Y29 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X15Y29 LOGICOUT19 -> NE4B0 , 
  pip INT_X15Y29 LOGICOUT19 -> NL1B3 , 
  pip INT_X15Y30 NL1E3 -> EL1B2 , 
  pip INT_X16Y30 EL1E2 -> EE2B2 , 
  pip INT_X17Y31 NE4E0 -> NN4B0 , 
  pip INT_X17Y35 NN4E0 -> EL1B3 , 
  pip INT_X18Y30 EE2E2 -> LOGICIN_B52 , 
  pip INT_X18Y35 EL1E3 -> NR1B3 , 
  pip INT_X18Y36 NR1E3 -> NN2B3 , 
  pip INT_X18Y38 NN2E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum11<30>" , 
  outpin "sum11<31>" CMUX ,
  inpin "Mmult_prod61" A13 ,
  inpin "Mmult_prod63" A13 ,
  pip CLEXL_X15Y36 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X15Y36 LOGICOUT19 -> NN4B0 , 
  pip INT_X15Y36 LOGICOUT19 -> SE2B0 , 
  pip INT_X15Y40 NN4E0 -> NE4B0 , 
  pip INT_X16Y35 SE2E0 -> ER1B1 , 
  pip INT_X17Y35 ER1E1 -> ER1B2 , 
  pip INT_X17Y42 NE4E0 -> EL1B3 , 
  pip INT_X18Y35 ER1E2 -> LOGICIN_B19 , 
  pip INT_X18Y42 EL1E3 -> NR1B3 , 
  pip INT_X18Y43 NR1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum11<31>" , 
  outpin "sum11<31>" DMUX ,
  inpin "Mmult_prod61" A14 ,
  inpin "Mmult_prod63" A14 ,
  pip CLEXL_X15Y36 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X15Y36 LOGICOUT22 -> NN2B1 , 
  pip INT_X15Y36 LOGICOUT22 -> SE2B1 , 
  pip INT_X15Y38 NN2E1 -> NN4B1 , 
  pip INT_X15Y42 NN4E1 -> NL1B0 , 
  pip INT_X15Y43 NL1E0 -> EE2B0 , 
  pip INT_X16Y35 SE2E1 -> EL1B0 , 
  pip INT_X17Y35 EL1E0 -> ER1B1 , 
  pip INT_X17Y43 EE2E0 -> ER1B1 , 
  pip INT_X18Y35 ER1E1 -> LOGICIN_B29 , 
  pip INT_X18Y43 ER1E1 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y32 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y40 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum11<3>" , 
  outpin "Msub_sum11_cy<3>" DMUX ,
  inpin "Mmult_prod6" A3 ,
  inpin "Mmult_prod62" A3 ,
  pip CLEXL_X15Y29 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X15Y29 LOGICOUT22 -> NE2B1 , 
  pip INT_X16Y30 NE2E1 -> EL1B0 , 
  pip INT_X16Y30 NE2E1 -> NN4B1 , 
  pip INT_X16Y34 NN4E1 -> NN4B1 , 
  pip INT_X16Y38 NN4E1 -> EL1B0 , 
  pip INT_X17Y30 EL1E0 -> EL1B3 , 
  pip INT_X17Y38 EL1E0 -> EL1B3 , 
  pip INT_X18Y30 EL1E3 -> LOGICIN_B39 , 
  pip INT_X18Y38 EL1E3 -> LOGICIN_B39 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum11<4>" , 
  outpin "Msub_sum11_cy<7>" AMUX ,
  inpin "Mmult_prod6" A4 ,
  inpin "Mmult_prod62" A4 ,
  pip CLEXL_X15Y30 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X15Y30 LOGICOUT13 -> NE4B2 , 
  pip INT_X15Y30 LOGICOUT13 -> SE2B2 , 
  pip INT_X16Y29 SE2E2 -> ER1B3 , 
  pip INT_X17Y29 ER1E3 -> NE2B3 , 
  pip INT_X17Y32 NE4E2 -> NN4B2 , 
  pip INT_X17Y36 NN4E2 -> NE4B2 , 
  pip INT_X18Y30 NE2E3 -> LOGICIN_B8 , 
  pip INT_X18Y38 WR1E3 -> LOGICIN_B8 , 
  pip INT_X19Y38 NE4E2 -> WR1B3 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum11<5>" , 
  outpin "Msub_sum11_cy<7>" BMUX ,
  inpin "Mmult_prod6" A5 ,
  inpin "Mmult_prod62" A5 ,
  pip CLEXL_X15Y30 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X15Y30 LOGICOUT16 -> NE2B3 , 
  pip INT_X16Y31 NE2E3 -> EL1B2 , 
  pip INT_X16Y31 NE2E3 -> NN4B3 , 
  pip INT_X16Y35 NN4E3 -> NL1B2 , 
  pip INT_X16Y36 NL1E2 -> NL1B1 , 
  pip INT_X16Y37 NL1E1 -> NE2B1 , 
  pip INT_X17Y31 EL1E2 -> EL1B1 , 
  pip INT_X17Y38 NE2E1 -> NE2B1 , 
  pip INT_X18Y31 EL1E1 -> LOGICIN_B15 , 
  pip INT_X18Y39 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum11<6>" , 
  outpin "Msub_sum11_cy<7>" CMUX ,
  inpin "Mmult_prod6" A6 ,
  inpin "Mmult_prod62" A6 ,
  pip CLEXL_X15Y30 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X15Y30 LOGICOUT19 -> NE2B0 , 
  pip INT_X16Y31 NE2E0 -> EE2B0 , 
  pip INT_X18Y31 EE2E0 -> LOGICIN_B7 , 
  pip INT_X18Y31 EE2E0 -> NE2B0 , 
  pip INT_X18Y39 NW2E0 -> LOGICIN_B7 , 
  pip INT_X19Y32 NE2E0 -> NN4B0 , 
  pip INT_X19Y36 NN4E0 -> NN2B0 , 
  pip INT_X19Y38 NN2E0 -> NW2B0 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum11<7>" , 
  outpin "Msub_sum11_cy<7>" DMUX ,
  inpin "Mmult_prod6" A7 ,
  inpin "Mmult_prod62" A7 ,
  pip CLEXL_X15Y30 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X15Y30 LOGICOUT22 -> EE2B1 , 
  pip INT_X17Y30 EE2E1 -> NR1B1 , 
  pip INT_X17Y31 NR1E1 -> EL1B0 , 
  pip INT_X17Y31 NR1E1 -> NE2B1 , 
  pip INT_X18Y31 EL1E0 -> LOGICIN_B16 , 
  pip INT_X18Y32 NE2E1 -> NN4B1 , 
  pip INT_X18Y36 NN4E1 -> NL1B0 , 
  pip INT_X18Y37 NL1E0 -> NN2B0 , 
  pip INT_X18Y39 NN2E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum11<8>" , 
  outpin "Msub_sum11_cy<11>" AMUX ,
  inpin "Mmult_prod6" A8 ,
  inpin "Mmult_prod62" A8 ,
  pip CLEXL_X15Y31 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X15Y31 LOGICOUT13 -> EE2B2 , 
  pip INT_X15Y31 LOGICOUT13 -> EL1B1 , 
  pip INT_X16Y31 EL1E1 -> EE2B1 , 
  pip INT_X17Y31 EE2E2 -> NE4B2 , 
  pip INT_X18Y31 EE2E1 -> LOGICIN_B23 , 
  pip INT_X18Y39 NW2E1 -> LOGICIN_B23 , 
  pip INT_X19Y33 NE4E2 -> NN4B2 , 
  pip INT_X19Y37 NN4E2 -> NL1B1 , 
  pip INT_X19Y38 NL1E1 -> NW2B1 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum11<9>" , 
  outpin "Msub_sum11_cy<11>" BMUX ,
  inpin "Mmult_prod6" A9 ,
  inpin "Mmult_prod62" A9 ,
  pip CLEXL_X15Y31 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X15Y31 LOGICOUT16 -> EE2B3 , 
  pip INT_X15Y31 LOGICOUT16 -> NN4B3 , 
  pip INT_X15Y35 NN4E3 -> NN4B3 , 
  pip INT_X15Y39 NN4E3 -> EE2B3 , 
  pip INT_X17Y31 EE2E3 -> ER1B0 , 
  pip INT_X17Y39 EE2E3 -> ER1B0 , 
  pip INT_X18Y31 ER1E0 -> LOGICIN_B44 , 
  pip INT_X18Y39 ER1E0 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum12<0>" , 
  outpin "Msub_sum12_cy<3>" AMUX ,
  inpin "Mmult_prod6" B0 ,
  pip CLEXL_X13Y26 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y26 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y26 EE4E2 -> NR1B2 , 
  pip INT_X17Y27 NR1E2 -> NL1B1 , 
  pip INT_X17Y28 NL1E1 -> EL1B0 , 
  pip INT_X18Y28 EL1E0 -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum12<10>" , 
  outpin "Msub_sum12_cy<11>" CMUX ,
  inpin "Mmult_prod6" B10 ,
  pip CLEXL_X13Y28 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y28 LOGICOUT19 -> EE4B0 , 
  pip INT_X17Y28 EE4E0 -> ER1B1 , 
  pip INT_X18Y28 ER1E1 -> NR1B1 , 
  pip INT_X18Y29 NR1E1 -> LOGICIN_B57 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum12<11>" , 
  outpin "Msub_sum12_cy<11>" DMUX ,
  inpin "Mmult_prod6" B11 ,
  pip CLEXL_X13Y28 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y28 LOGICOUT22 -> EE4B1 , 
  pip INT_X17Y28 EE4E1 -> NE2B1 , 
  pip INT_X18Y29 LOGICIN_B35 -> LOGICIN_B55 , 
  pip INT_X18Y29 NE2E1 -> LOGICIN_B35 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum12<12>" , 
  outpin "Msub_sum12_cy<15>" AMUX ,
  inpin "Mmult_prod6" B12 ,
  pip CLEXL_X13Y29 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y29 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y29 EE4E2 -> SE2B2 , 
  pip INT_X18Y28 SE2E2 -> NR1B2 , 
  pip INT_X18Y29 NR1E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum12<13>" , 
  outpin "Msub_sum12_cy<15>" BMUX ,
  inpin "Mmult_prod6" B13 ,
  pip CLEXL_X13Y29 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y29 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y29 EE4E3 -> SE2B3 , 
  pip INT_X18Y28 SE2E3 -> NR1B3 , 
  pip INT_X18Y29 NR1E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum12<14>" , 
  outpin "Msub_sum12_cy<15>" CMUX ,
  inpin "Mmult_prod6" B14 ,
  pip CLEXL_X13Y29 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y29 LOGICOUT19 -> EE4B0 , 
  pip INT_X17Y29 EE4E0 -> EL1B3 , 
  pip INT_X18Y29 EL1E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum12<15>" , 
  outpin "Msub_sum12_cy<15>" DMUX ,
  inpin "Mmult_prod6" B15 ,
  pip CLEXL_X13Y29 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y29 LOGICOUT22 -> EE4B1 , 
  pip INT_X17Y29 EE4E1 -> ER1B2 , 
  pip INT_X18Y29 ER1E2 -> LOGICIN_B21 , 
  pip INT_X18Y29 LOGICIN21 -> LOGICIN_B39 , 
  pip INT_X18Y29 LOGICIN_B21 -> LOGICIN21 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  ;
net "sum12<16>" , 
  outpin "Msub_sum12_cy<19>" AMUX ,
  inpin "Mmult_prod6" B16 ,
  pip CLEXL_X13Y30 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y30 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y29 SL1E2 -> ER1B3 , 
  pip INT_X17Y30 EE4E2 -> SL1B2 , 
  pip INT_X18Y30 ER1E_N3 -> LOGICIN_B36 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  ;
net "sum12<17>" , 
  outpin "Msub_sum12_cy<19>" BMUX ,
  inpin "Mmult_prod62" B0 ,
  pip CLEXL_X13Y30 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y30 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y30 EE4E3 -> NN4B3 , 
  pip INT_X17Y34 NN4E3 -> NE4B3 , 
  pip INT_X18Y36 WR1E0 -> LOGICIN_B42 , 
  pip INT_X19Y36 NE4E3 -> WR1B0 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum12<18>" , 
  outpin "Msub_sum12_cy<19>" CMUX ,
  inpin "Mmult_prod62" B1 ,
  pip CLEXL_X13Y30 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y30 LOGICOUT19 -> EE4B0 , 
  pip INT_X17Y30 EE4E0 -> NN4B0 , 
  pip INT_X17Y34 NN4E0 -> NE2B0 , 
  pip INT_X18Y35 NE2E0 -> NR1B0 , 
  pip INT_X18Y36 NR1E0 -> LOGICIN_B38 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum12<19>" , 
  outpin "Msub_sum12_cy<19>" DMUX ,
  inpin "Mmult_prod62" B2 ,
  pip CLEXL_X13Y30 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y30 LOGICOUT22 -> NE4B1 , 
  pip INT_X15Y32 NE4E1 -> NE2B1 , 
  pip INT_X16Y33 NE2E1 -> NN4B1 , 
  pip INT_X16Y37 NN4E1 -> EL1B0 , 
  pip INT_X17Y37 EL1E0 -> SE2B0 , 
  pip INT_X18Y36 SE2E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum12<1>" , 
  outpin "Msub_sum12_cy<3>" BMUX ,
  inpin "Mmult_prod6" B1 ,
  pip CLEXL_X13Y26 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y26 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y26 EE4E3 -> NE4B3 , 
  pip INT_X18Y28 WR1E0 -> LOGICIN_B38 , 
  pip INT_X19Y28 NE4E3 -> WR1B0 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum12<20>" , 
  outpin "Msub_sum12_cy<23>" AMUX ,
  inpin "Mmult_prod62" B3 ,
  pip CLEXL_X13Y31 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y31 LOGICOUT13 -> NE4B2 , 
  pip INT_X15Y33 NE4E2 -> EL1B1 , 
  pip INT_X16Y33 EL1E1 -> NE2B1 , 
  pip INT_X17Y34 NE2E1 -> NE2B1 , 
  pip INT_X18Y35 NE2E1 -> NR1B1 , 
  pip INT_X18Y36 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum12<21>" , 
  outpin "Msub_sum12_cy<23>" BMUX ,
  inpin "Mmult_prod62" B4 ,
  pip CLEXL_X13Y31 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y31 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y31 EE4E3 -> NE2B3 , 
  pip INT_X18Y32 NE2E3 -> NN2B3 , 
  pip INT_X18Y34 NN2E3 -> NL1B2 , 
  pip INT_X18Y35 NL1E2 -> NL1B1 , 
  pip INT_X18Y36 NL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum12<22>" , 
  outpin "Msub_sum12_cy<23>" CMUX ,
  inpin "Mmult_prod62" B5 ,
  pip CLEXL_X13Y31 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y31 LOGICOUT19 -> NN4B0 , 
  pip INT_X13Y35 NN4E0 -> EE4B0 , 
  pip INT_X17Y35 EE4E0 -> NE2B0 , 
  pip INT_X18Y36 LOGICIN_B6 -> LOGICIN_B58 , 
  pip INT_X18Y36 NE2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum12<23>" , 
  outpin "Msub_sum12_cy<23>" DMUX ,
  inpin "Mmult_prod62" B6 ,
  pip CLEXL_X13Y31 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y31 LOGICOUT22 -> NN4B1 , 
  pip INT_X13Y35 NN4E1 -> EE4B1 , 
  pip INT_X17Y35 EE4E1 -> NE2B1 , 
  pip INT_X18Y36 LOGICIN_B43 -> LOGICIN_B29 , 
  pip INT_X18Y36 NE2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum12<24>" , 
  outpin "Msub_sum12_cy<27>" AMUX ,
  inpin "Mmult_prod62" B7 ,
  pip CLEXL_X13Y32 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y32 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y32 EE4E2 -> NE4B2 , 
  pip INT_X18Y36 WR1E3 -> LOGICIN_B37 , 
  pip INT_X19Y34 NE4E2 -> NN2B2 , 
  pip INT_X19Y36 NN2E2 -> WR1B3 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum12<25>" , 
  outpin "Msub_sum12_cy<27>" BMUX ,
  inpin "Mmult_prod62" B8 ,
  pip CLEXL_X13Y32 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y32 LOGICOUT16 -> NE2B3 , 
  pip INT_X14Y33 NE2E3 -> NN4B3 , 
  pip INT_X14Y37 NN4E3 -> EE4B3 , 
  pip INT_X18Y36 SL1E3 -> LOGICIN_B31 , 
  pip INT_X18Y37 EE4E3 -> SL1B3 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum12<26>" , 
  outpin "Msub_sum12_cy<27>" CMUX ,
  inpin "Mmult_prod62" B9 ,
  pip CLEXL_X13Y32 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y32 LOGICOUT19 -> NN2B0 , 
  pip INT_X13Y34 NN2E0 -> NE2B0 , 
  pip INT_X14Y35 NE2E0 -> NE4B0 , 
  pip INT_X16Y37 NE4E0 -> EE2B0 , 
  pip INT_X18Y37 EE2E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum12<27>" , 
  outpin "Msub_sum12_cy<27>" DMUX ,
  inpin "Mmult_prod62" B10 ,
  pip CLEXL_X13Y32 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y32 LOGICOUT22 -> NE4B1 , 
  pip INT_X15Y34 NE4E1 -> NE2B1 , 
  pip INT_X16Y35 NE2E1 -> NE2B1 , 
  pip INT_X17Y36 NE2E1 -> NE2B1 , 
  pip INT_X18Y37 NE2E1 -> LOGICIN_B57 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum12<28>" , 
  outpin "sum12<31>" AMUX ,
  inpin "Mmult_prod62" B11 ,
  pip CLEXL_X13Y33 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y33 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y33 EE4E2 -> NE2B2 , 
  pip INT_X18Y34 NE2E2 -> NN2B2 , 
  pip INT_X18Y36 NN2E2 -> NR1B2 , 
  pip INT_X18Y37 NR1E2 -> LOGICIN_B55 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum12<29>" , 
  outpin "sum12<31>" BMUX ,
  inpin "Mmult_prod62" B12 ,
  pip CLEXL_X13Y33 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y33 LOGICOUT16 -> NE4B3 , 
  pip INT_X15Y35 NE4E3 -> NE4B3 , 
  pip INT_X17Y37 NE4E3 -> EL1B2 , 
  pip INT_X18Y37 EL1E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum12<2>" , 
  outpin "Msub_sum12_cy<3>" CMUX ,
  inpin "Mmult_prod6" B2 ,
  pip CLEXL_X13Y26 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y26 LOGICOUT19 -> EE4B0 , 
  pip INT_X17Y26 EE4E0 -> NE2B0 , 
  pip INT_X18Y27 NE2E0 -> NR1B0 , 
  pip INT_X18Y28 NR1E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum12<30>" , 
  outpin "sum12<31>" CMUX ,
  inpin "Mmult_prod62" B13 ,
  pip CLEXL_X13Y33 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y33 LOGICOUT19 -> NE4B0 , 
  pip INT_X15Y35 NE4E0 -> EL1B3 , 
  pip INT_X16Y35 EL1E3 -> NE2B3 , 
  pip INT_X17Y36 NE2E3 -> NE2B3 , 
  pip INT_X18Y37 NE2E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum12<31>" , 
  outpin "sum12<31>" DMUX ,
  inpin "Mmult_prod62" B14 ,
  pip CLEXL_X13Y33 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y33 LOGICOUT22 -> NE4B1 , 
  pip INT_X15Y35 NE4E1 -> NN2B1 , 
  pip INT_X15Y37 NN2E1 -> EE2B1 , 
  pip INT_X17Y37 EE2E1 -> ER1B2 , 
  pip INT_X18Y37 ER1E2 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y36 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum12<3>" , 
  outpin "Msub_sum12_cy<3>" DMUX ,
  inpin "Mmult_prod6" B3 ,
  pip CLEXL_X13Y26 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y26 LOGICOUT22 -> EE4B1 , 
  pip INT_X17Y26 EE4E1 -> NE2B1 , 
  pip INT_X18Y27 NE2E1 -> NR1B1 , 
  pip INT_X18Y28 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum12<4>" , 
  outpin "Msub_sum12_cy<7>" AMUX ,
  inpin "Mmult_prod6" B4 ,
  pip CLEXL_X13Y27 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y27 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y27 EE4E2 -> NR1B2 , 
  pip INT_X17Y28 NR1E2 -> EL1B1 , 
  pip INT_X18Y28 EL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum12<5>" , 
  outpin "Msub_sum12_cy<7>" BMUX ,
  inpin "Mmult_prod6" B5 ,
  pip CLEXL_X13Y27 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y27 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y27 EE4E3 -> NR1B3 , 
  pip INT_X17Y28 NR1E3 -> EL1B2 , 
  pip INT_X18Y28 EL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum12<6>" , 
  outpin "Msub_sum12_cy<7>" CMUX ,
  inpin "Mmult_prod6" B6 ,
  pip CLEXL_X13Y27 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y27 LOGICOUT19 -> EE4B0 , 
  pip INT_X17Y27 EE4E0 -> NE2B0 , 
  pip INT_X18Y28 LOGICIN_B6 -> LOGICIN_B29 , 
  pip INT_X18Y28 NE2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum12<7>" , 
  outpin "Msub_sum12_cy<7>" DMUX ,
  inpin "Mmult_prod6" B7 ,
  pip CLEXL_X13Y27 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y27 LOGICOUT22 -> EE2B1 , 
  pip INT_X15Y27 EE2E1 -> NE2B1 , 
  pip INT_X16Y28 NE2E1 -> EL1B0 , 
  pip INT_X17Y28 EL1E0 -> EL1B3 , 
  pip INT_X18Y28 EL1E3 -> LOGICIN_B37 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum12<8>" , 
  outpin "Msub_sum12_cy<11>" AMUX ,
  inpin "Mmult_prod6" B8 ,
  pip CLEXL_X13Y28 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y28 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y28 EE4E2 -> ER1B3 , 
  pip INT_X18Y28 ER1E3 -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum12<9>" , 
  outpin "Msub_sum12_cy<11>" BMUX ,
  inpin "Mmult_prod6" B9 ,
  pip CLEXL_X13Y28 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y28 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y28 EE4E3 -> ER1B0 , 
  pip INT_X18Y28 ER1E0 -> NR1B0 , 
  pip INT_X18Y29 NR1E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y28 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum1<0>" , 
  outpin "Msub_sum1_cy<3>" AMUX ,
  inpin "Mmult_prod1" A0 ,
  inpin "Mmult_prod12" A0 ,
  pip CLEXL_X7Y41 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y46 SR1E2 -> LOGICIN_B19 , 
  pip INT_X6Y47 NW2E2 -> SR1B2 , 
  pip INT_X6Y54 SR1E2 -> LOGICIN_B19 , 
  pip INT_X6Y55 NW2E2 -> SR1B2 , 
  pip INT_X7Y41 LOGICOUT13 -> NN4B2 , 
  pip INT_X7Y45 NN4E2 -> NN4B2 , 
  pip INT_X7Y45 NN4E2 -> NR1B2 , 
  pip INT_X7Y46 NR1E2 -> NW2B2 , 
  pip INT_X7Y49 NN4E2 -> NN4B2 , 
  pip INT_X7Y53 NN4E2 -> NR1B2 , 
  pip INT_X7Y54 NR1E2 -> NW2B2 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum1<10>" , 
  outpin "Msub_sum1_cy<11>" CMUX ,
  inpin "Mmult_prod1" A10 ,
  inpin "Mmult_prod12" A10 ,
  pip CLEXL_X7Y43 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y47 LOGICIN_B35 -> LOGICIN_B26 , 
  pip INT_X6Y47 WR1E1 -> LOGICIN_B35 , 
  pip INT_X6Y54 NW2E0 -> NL1B3 , 
  pip INT_X6Y55 NL1E3 -> LOGICIN_B26 , 
  pip INT_X7Y43 LOGICOUT19 -> NN4B0 , 
  pip INT_X7Y47 NN4E0 -> NN2B0 , 
  pip INT_X7Y47 NN4E0 -> WR1B1 , 
  pip INT_X7Y49 NN2E0 -> NN4B0 , 
  pip INT_X7Y53 NN4E0 -> NW2B0 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum1<11>" , 
  outpin "Msub_sum1_cy<11>" DMUX ,
  inpin "Mmult_prod1" A11 ,
  inpin "Mmult_prod12" A11 ,
  pip CLEXL_X7Y43 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y47 LOGICIN_B51 -> LOGICIN_B30 , 
  pip INT_X6Y47 WR1E2 -> LOGICIN_B51 , 
  pip INT_X6Y55 LOGICIN_B51 -> LOGICIN_B30 , 
  pip INT_X6Y55 WR1E2 -> LOGICIN_B51 , 
  pip INT_X7Y43 LOGICOUT22 -> NN4B1 , 
  pip INT_X7Y47 NN4E1 -> NN4B1 , 
  pip INT_X7Y47 NN4E1 -> WR1B2 , 
  pip INT_X7Y51 NN4E1 -> NN4B1 , 
  pip INT_X7Y55 NN4E1 -> WR1B2 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum1<12>" , 
  outpin "Msub_sum1_cy<15>" AMUX ,
  inpin "Mmult_prod1" A12 ,
  inpin "Mmult_prod12" A12 ,
  pip CLEXL_X7Y44 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X5Y46 NW4E2 -> NN4B2 , 
  pip INT_X5Y50 NN4E2 -> NN4B2 , 
  pip INT_X5Y54 NN4E2 -> NE2B2 , 
  pip INT_X6Y45 NW2E2 -> NN2B2 , 
  pip INT_X6Y47 NN2E2 -> LOGICIN_B1 , 
  pip INT_X6Y55 NE2E2 -> LOGICIN_B1 , 
  pip INT_X7Y44 LOGICOUT13 -> NW2B2 , 
  pip INT_X7Y44 LOGICOUT13 -> NW4B2 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum1<13>" , 
  outpin "Msub_sum1_cy<15>" BMUX ,
  inpin "Mmult_prod1" A13 ,
  inpin "Mmult_prod12" A13 ,
  pip CLEXL_X7Y44 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y45 NW2E3 -> NN2B3 , 
  pip INT_X6Y45 NW2E3 -> NN4B3 , 
  pip INT_X6Y47 NN2E3 -> LOGICIN_B19 , 
  pip INT_X6Y49 NN4E3 -> NN4B3 , 
  pip INT_X6Y53 NN4E3 -> NN2B3 , 
  pip INT_X6Y55 NN2E3 -> LOGICIN_B19 , 
  pip INT_X7Y44 LOGICOUT16 -> NW2B3 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum1<14>" , 
  outpin "Msub_sum1_cy<15>" CMUX ,
  inpin "Mmult_prod1" A14 ,
  inpin "Mmult_prod12" A14 ,
  pip CLEXL_X7Y44 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X5Y54 NW4E0 -> NL1B3 , 
  pip INT_X5Y55 NL1E3 -> EL1B2 , 
  pip INT_X6Y47 SR1E1 -> LOGICIN_B29 , 
  pip INT_X6Y48 WR1E1 -> SR1B1 , 
  pip INT_X6Y55 EL1E2 -> LOGICIN_B29 , 
  pip INT_X7Y44 LOGICOUT19 -> NN4B0 , 
  pip INT_X7Y48 NN4E0 -> NN4B0 , 
  pip INT_X7Y48 NN4E0 -> WR1B1 , 
  pip INT_X7Y52 NN4E0 -> NW4B0 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum1<15>" , 
  outpin "Msub_sum1_cy<15>" DMUX ,
  inpin "Mmult_prod1" A15 ,
  inpin "Mmult_prod12" A15 ,
  pip CLEXL_X7Y44 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y47 SR1E2 -> LOGICIN_B52 , 
  pip INT_X6Y48 WR1E2 -> SR1B2 , 
  pip INT_X6Y55 NW2E3 -> LOGICIN_B52 , 
  pip INT_X7Y44 LOGICOUT22 -> NN4B1 , 
  pip INT_X7Y48 NN4E1 -> NN4B1 , 
  pip INT_X7Y48 NN4E1 -> WR1B2 , 
  pip INT_X7Y52 NN4E1 -> NL1B0 , 
  pip INT_X7Y53 NL1E0 -> NL1B3 , 
  pip INT_X7Y54 NL1E3 -> NW2B3 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  ;
net "sum1<16>" , 
  outpin "Msub_sum1_cy<19>" AMUX ,
  inpin "Mmult_prod1" A16 ,
  inpin "Mmult_prod12" A16 ,
  pip CLEXL_X7Y45 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X5Y45 WW2E2 -> NN4B3 , 
  pip INT_X5Y49 NN4E3 -> NN4B3 , 
  pip INT_X5Y53 NN4E3 -> NE2B3 , 
  pip INT_X6Y47 NW2E_S0 -> LOGICIN_B14 , 
  pip INT_X6Y54 NE2E3 -> NR1B3 , 
  pip INT_X6Y55 NR1E3 -> LOGICIN_B14 , 
  pip INT_X7Y45 LOGICOUT13 -> NL1B1 , 
  pip INT_X7Y45 LOGICOUT13 -> WW2B2 , 
  pip INT_X7Y46 NL1E1 -> NL1B0 , 
  pip INT_X7Y47 NL1E0 -> NW2B0 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  ;
net "sum1<17>" , 
  outpin "Msub_sum1_cy<19>" BMUX ,
  inpin "Mmult_prod11" A0 ,
  inpin "Mmult_prod13" A0 ,
  pip CLEXL_X7Y45 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y50 NW2E3 -> LOGICIN_B19 , 
  pip INT_X6Y50 NW2E3 -> NN2B3 , 
  pip INT_X6Y52 NN2E3 -> NN4B3 , 
  pip INT_X6Y56 NN4E3 -> NN2B3 , 
  pip INT_X6Y58 NN2E3 -> LOGICIN_B19 , 
  pip INT_X7Y45 LOGICOUT16 -> NN4B3 , 
  pip INT_X7Y49 NN4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum1<18>" , 
  outpin "Msub_sum1_cy<19>" CMUX ,
  inpin "Mmult_prod11" A1 ,
  inpin "Mmult_prod13" A1 ,
  pip CLEXL_X7Y45 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X5Y45 WW2E0 -> NN4B1 , 
  pip INT_X5Y49 NN4E1 -> NE2B1 , 
  pip INT_X6Y50 LOGICIN_B43 -> LOGICIN_B29 , 
  pip INT_X6Y50 NE2E1 -> LOGICIN_B43 , 
  pip INT_X6Y50 NE2E1 -> NN2B1 , 
  pip INT_X6Y52 NN2E1 -> NN4B1 , 
  pip INT_X6Y56 NN4E1 -> NN2B1 , 
  pip INT_X6Y58 LOGICIN_B43 -> LOGICIN_B29 , 
  pip INT_X6Y58 NN2E1 -> LOGICIN_B43 , 
  pip INT_X7Y45 LOGICOUT19 -> WW2B0 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum1<19>" , 
  outpin "Msub_sum1_cy<19>" DMUX ,
  inpin "Mmult_prod11" A2 ,
  inpin "Mmult_prod13" A2 ,
  pip CLEXL_X7Y45 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X5Y47 NW4E1 -> NL1B0 , 
  pip INT_X5Y47 NW4E1 -> NN4B1 , 
  pip INT_X5Y48 NL1E0 -> NL1B3 , 
  pip INT_X5Y49 NL1E3 -> NE2B3 , 
  pip INT_X5Y51 NN4E1 -> NN4B1 , 
  pip INT_X5Y55 NN4E1 -> NE2B1 , 
  pip INT_X6Y50 NE2E3 -> LOGICIN_B52 , 
  pip INT_X6Y56 NE2E1 -> NL1B0 , 
  pip INT_X6Y57 NL1E0 -> NL1B3 , 
  pip INT_X6Y58 NL1E3 -> LOGICIN_B52 , 
  pip INT_X7Y45 LOGICOUT22 -> NW4B1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum1<1>" , 
  outpin "Msub_sum1_cy<3>" BMUX ,
  inpin "Mmult_prod1" A1 ,
  inpin "Mmult_prod12" A1 ,
  pip CLEXL_X7Y41 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y46 FAN_B -> LOGICIN_B29 , 
  pip INT_X6Y46 NW2E3 -> FAN_B , 
  pip INT_X6Y46 NW2E3 -> NN4B3 , 
  pip INT_X6Y50 NN4E3 -> NL1B2 , 
  pip INT_X6Y51 NL1E2 -> NR1B2 , 
  pip INT_X6Y52 NR1E2 -> NN2B2 , 
  pip INT_X6Y54 NN2E2 -> LOGICIN_B29 , 
  pip INT_X7Y41 LOGICOUT16 -> NN4B3 , 
  pip INT_X7Y45 NN4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum1<20>" , 
  outpin "Msub_sum1_cy<23>" AMUX ,
  inpin "Mmult_prod11" A3 ,
  inpin "Mmult_prod13" A3 ,
  pip CLEXL_X7Y46 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X5Y48 NW4E2 -> NE4B2 , 
  pip INT_X5Y52 NW4E2 -> NE4B2 , 
  pip INT_X6Y50 WR1E3 -> LOGICIN_B39 , 
  pip INT_X6Y58 WR1E3 -> LOGICIN_B39 , 
  pip INT_X7Y46 LOGICOUT13 -> NW4B2 , 
  pip INT_X7Y50 NE4E2 -> NW4B2 , 
  pip INT_X7Y50 NE4E2 -> WR1B3 , 
  pip INT_X7Y54 NE4E2 -> NN4B2 , 
  pip INT_X7Y58 NN4E2 -> WR1B3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum1<21>" , 
  outpin "Msub_sum1_cy<23>" BMUX ,
  inpin "Mmult_prod11" A4 ,
  inpin "Mmult_prod13" A4 ,
  pip CLEXL_X7Y46 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y48 NW2E3 -> NN2B3 , 
  pip INT_X6Y50 NN2E3 -> LOGICIN_B8 , 
  pip INT_X6Y50 NN2E3 -> NN4B3 , 
  pip INT_X6Y54 NN4E3 -> NE2B3 , 
  pip INT_X6Y58 NW2E3 -> LOGICIN_B8 , 
  pip INT_X7Y46 LOGICOUT16 -> NR1B3 , 
  pip INT_X7Y47 NR1E3 -> NW2B3 , 
  pip INT_X7Y55 NE2E3 -> NN2B3 , 
  pip INT_X7Y57 NN2E3 -> NW2B3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum1<22>" , 
  outpin "Msub_sum1_cy<23>" CMUX ,
  inpin "Mmult_prod11" A5 ,
  inpin "Mmult_prod13" A5 ,
  pip CLEXL_X7Y46 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X5Y46 WW2E0 -> NN4B1 , 
  pip INT_X5Y50 NN4E1 -> NE2B1 , 
  pip INT_X5Y50 NN4E1 -> NN4B1 , 
  pip INT_X5Y54 NN4E1 -> NN4B1 , 
  pip INT_X5Y58 NN4E1 -> NE2B1 , 
  pip INT_X6Y51 NE2E1 -> LOGICIN_B15 , 
  pip INT_X6Y59 NE2E1 -> LOGICIN_B15 , 
  pip INT_X7Y46 LOGICOUT19 -> WW2B0 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum1<23>" , 
  outpin "Msub_sum1_cy<23>" DMUX ,
  inpin "Mmult_prod11" A6 ,
  inpin "Mmult_prod13" A6 ,
  pip CLEXL_X7Y46 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y51 WL1E_N3 -> LOGICIN_B7 , 
  pip INT_X6Y59 WL1E_N3 -> LOGICIN_B7 , 
  pip INT_X7Y46 LOGICOUT22 -> NE4B1 , 
  pip INT_X7Y50 NW4E1 -> NE4B1 , 
  pip INT_X7Y50 NW4E1 -> WL1B3 , 
  pip INT_X7Y58 NW4E1 -> WL1B3 , 
  pip INT_X9Y48 NE4E1 -> NW4B1 , 
  pip INT_X9Y52 NE4E1 -> NN4B1 , 
  pip INT_X9Y56 NN4E1 -> NW4B1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum1<24>" , 
  outpin "Msub_sum1_cy<27>" AMUX ,
  inpin "Mmult_prod11" A7 ,
  inpin "Mmult_prod13" A7 ,
  pip CLEXL_X7Y47 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y51 SR1E_N3 -> LOGICIN_B16 , 
  pip INT_X6Y51 WR1E3 -> SR1B3 , 
  pip INT_X6Y59 SR1E_N3 -> LOGICIN_B16 , 
  pip INT_X6Y59 WR1E3 -> SR1B3 , 
  pip INT_X7Y47 LOGICOUT13 -> NN4B2 , 
  pip INT_X7Y51 NN4E2 -> NN4B2 , 
  pip INT_X7Y51 NN4E2 -> WR1B3 , 
  pip INT_X7Y55 NN4E2 -> NN4B2 , 
  pip INT_X7Y59 NN4E2 -> WR1B3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum1<25>" , 
  outpin "Msub_sum1_cy<27>" BMUX ,
  inpin "Mmult_prod11" A8 ,
  inpin "Mmult_prod13" A8 ,
  pip CLEXL_X7Y47 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y51 WL1E1 -> LOGICIN_B23 , 
  pip INT_X6Y59 WL1E1 -> LOGICIN_B23 , 
  pip INT_X7Y47 LOGICOUT16 -> NE4B3 , 
  pip INT_X7Y51 NW4E3 -> WL1B1 , 
  pip INT_X7Y59 NW4E3 -> WL1B1 , 
  pip INT_X9Y49 NE4E3 -> NN4B3 , 
  pip INT_X9Y49 NE4E3 -> NW4B3 , 
  pip INT_X9Y53 NN4E3 -> NN4B3 , 
  pip INT_X9Y57 NN4E3 -> NW4B3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum1<26>" , 
  outpin "Msub_sum1_cy<27>" CMUX ,
  inpin "Mmult_prod11" A9 ,
  inpin "Mmult_prod13" A9 ,
  pip CLEXL_X7Y47 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y51 WR1E1 -> LOGICIN_B44 , 
  pip INT_X6Y51 WR1E1 -> NN2B1 , 
  pip INT_X6Y53 NN2E1 -> NN4B1 , 
  pip INT_X6Y57 NN4E1 -> NN2B1 , 
  pip INT_X6Y59 NN2E1 -> LOGICIN_B44 , 
  pip INT_X7Y47 LOGICOUT19 -> NN4B0 , 
  pip INT_X7Y51 NN4E0 -> WR1B1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum1<27>" , 
  outpin "Msub_sum1_cy<27>" DMUX ,
  inpin "Mmult_prod11" A10 ,
  inpin "Mmult_prod13" A10 ,
  pip CLEXL_X7Y47 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y49 WR1E2 -> NN2B2 , 
  pip INT_X6Y51 NN2E2 -> LOGICIN_B26 , 
  pip INT_X6Y51 NN2E2 -> NN2B2 , 
  pip INT_X6Y53 NN2E2 -> NN4B2 , 
  pip INT_X6Y57 NN4E2 -> NN2B2 , 
  pip INT_X6Y59 NN2E2 -> LOGICIN_B26 , 
  pip INT_X7Y47 LOGICOUT22 -> NN2B1 , 
  pip INT_X7Y49 NN2E1 -> WR1B2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum1<28>" , 
  outpin "sum1<31>" AMUX ,
  inpin "Mmult_prod11" A11 ,
  inpin "Mmult_prod13" A11 ,
  pip CLEXL_X7Y48 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y51 NW2E1 -> LOGICIN_B30 , 
  pip INT_X6Y51 NW2E1 -> NN4B1 , 
  pip INT_X6Y55 NN4E1 -> NE2B1 , 
  pip INT_X6Y59 NW2E1 -> LOGICIN_B30 , 
  pip INT_X7Y48 LOGICOUT13 -> NL1B1 , 
  pip INT_X7Y49 NL1E1 -> NR1B1 , 
  pip INT_X7Y50 NR1E1 -> NW2B1 , 
  pip INT_X7Y56 NE2E1 -> NN2B1 , 
  pip INT_X7Y58 NN2E1 -> NW2B1 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum1<29>" , 
  outpin "sum1<31>" BMUX ,
  inpin "Mmult_prod11" A12 ,
  inpin "Mmult_prod13" A12 ,
  pip CLEXL_X7Y48 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y51 NW2E3 -> LOGICIN_B1 , 
  pip INT_X6Y59 NW2E3 -> LOGICIN_B1 , 
  pip INT_X7Y48 LOGICOUT16 -> NN2B3 , 
  pip INT_X7Y50 NN2E3 -> NN4B3 , 
  pip INT_X7Y50 NN2E3 -> NW2B3 , 
  pip INT_X7Y54 NN4E3 -> NN4B3 , 
  pip INT_X7Y58 NN4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum1<2>" , 
  outpin "Msub_sum1_cy<3>" CMUX ,
  inpin "Mmult_prod1" A2 ,
  inpin "Mmult_prod12" A2 ,
  pip CLEXL_X7Y41 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y42 NW2E0 -> NL1B3 , 
  pip INT_X6Y42 NW2E0 -> NN4B0 , 
  pip INT_X6Y43 NL1E3 -> NR1B3 , 
  pip INT_X6Y44 NR1E3 -> NN2B3 , 
  pip INT_X6Y46 NN2E3 -> LOGICIN_B52 , 
  pip INT_X6Y46 NN4E0 -> NN4B0 , 
  pip INT_X6Y50 NN4E0 -> NR1B0 , 
  pip INT_X6Y51 NR1E0 -> NL1B3 , 
  pip INT_X6Y52 NL1E3 -> NN2B3 , 
  pip INT_X6Y54 NN2E3 -> LOGICIN_B52 , 
  pip INT_X7Y41 LOGICOUT19 -> NW2B0 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum1<30>" , 
  outpin "sum1<31>" CMUX ,
  inpin "Mmult_prod11" A13 ,
  inpin "Mmult_prod13" A13 ,
  pip CLEXL_X7Y48 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y49 NW2E0 -> NL1B3 , 
  pip INT_X6Y49 NW2E0 -> NN4B0 , 
  pip INT_X6Y50 NL1E3 -> NR1B3 , 
  pip INT_X6Y51 NR1E3 -> LOGICIN_B19 , 
  pip INT_X6Y53 NN4E0 -> NN4B0 , 
  pip INT_X6Y57 NN4E0 -> NR1B0 , 
  pip INT_X6Y58 NR1E0 -> NL1B3 , 
  pip INT_X6Y59 NL1E3 -> LOGICIN_B19 , 
  pip INT_X7Y48 LOGICOUT19 -> NW2B0 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum1<31>" , 
  outpin "sum1<31>" DMUX ,
  inpin "Mmult_prod11" A14 ,
  inpin "Mmult_prod13" A14 ,
  pip CLEXL_X7Y48 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y51 WR1E2 -> LOGICIN_B29 , 
  pip INT_X6Y59 WR1E2 -> LOGICIN_B29 , 
  pip INT_X7Y48 LOGICOUT22 -> NR1B1 , 
  pip INT_X7Y49 NR1E1 -> NN2B1 , 
  pip INT_X7Y51 NN2E1 -> NN2B1 , 
  pip INT_X7Y51 NN2E1 -> WR1B2 , 
  pip INT_X7Y53 NN2E1 -> NN4B1 , 
  pip INT_X7Y57 NN4E1 -> NN2B1 , 
  pip INT_X7Y59 NN2E1 -> WR1B2 , 
  pip MACCSITE2_X6Y48 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y56 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum1<3>" , 
  outpin "Msub_sum1_cy<3>" DMUX ,
  inpin "Mmult_prod1" A3 ,
  inpin "Mmult_prod12" A3 ,
  pip CLEXL_X7Y41 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y46 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y46 NW2E1 -> LOGICIN_B43 , 
  pip INT_X6Y54 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y54 NW2E1 -> LOGICIN_B43 , 
  pip INT_X7Y41 LOGICOUT22 -> NN4B1 , 
  pip INT_X7Y45 NN4E1 -> NN4B1 , 
  pip INT_X7Y45 NN4E1 -> NW2B1 , 
  pip INT_X7Y49 NN4E1 -> NN4B1 , 
  pip INT_X7Y53 NN4E1 -> NW2B1 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum1<4>" , 
  outpin "Msub_sum1_cy<7>" AMUX ,
  inpin "Mmult_prod1" A4 ,
  inpin "Mmult_prod12" A4 ,
  pip CLEXL_X7Y42 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y46 WR1E3 -> LOGICIN_B8 , 
  pip INT_X6Y54 WR1E3 -> LOGICIN_B8 , 
  pip INT_X7Y42 LOGICOUT13 -> NN4B2 , 
  pip INT_X7Y46 NN4E2 -> NN4B2 , 
  pip INT_X7Y46 NN4E2 -> WR1B3 , 
  pip INT_X7Y50 NN4E2 -> NN4B2 , 
  pip INT_X7Y54 NN4E2 -> WR1B3 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum1<5>" , 
  outpin "Msub_sum1_cy<7>" BMUX ,
  inpin "Mmult_prod1" A5 ,
  inpin "Mmult_prod12" A5 ,
  pip CLEXL_X7Y42 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X5Y43 WW2E_N3 -> NN2B0 , 
  pip INT_X5Y43 WW2E_N3 -> NN4B0 , 
  pip INT_X5Y45 NN2E0 -> NE2B0 , 
  pip INT_X5Y47 NN4E0 -> NE2B0 , 
  pip INT_X6Y46 NE2E0 -> NR1B0 , 
  pip INT_X6Y47 NR1E0 -> LOGICIN_B15 , 
  pip INT_X6Y48 NE2E0 -> NN4B0 , 
  pip INT_X6Y52 NN4E0 -> NN2B0 , 
  pip INT_X6Y54 NN2E0 -> NR1B0 , 
  pip INT_X6Y55 NR1E0 -> LOGICIN_B15 , 
  pip INT_X7Y42 LOGICOUT16 -> WW2B3 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum1<6>" , 
  outpin "Msub_sum1_cy<7>" CMUX ,
  inpin "Mmult_prod1" A6 ,
  inpin "Mmult_prod12" A6 ,
  pip CLEXL_X7Y42 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y47 NW2E0 -> LOGICIN_B7 , 
  pip INT_X6Y55 NW2E0 -> LOGICIN_B7 , 
  pip INT_X7Y42 LOGICOUT19 -> NN4B0 , 
  pip INT_X7Y46 NN4E0 -> NN4B0 , 
  pip INT_X7Y46 NN4E0 -> NW2B0 , 
  pip INT_X7Y50 NN4E0 -> NN4B0 , 
  pip INT_X7Y54 NN4E0 -> NW2B0 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum1<7>" , 
  outpin "Msub_sum1_cy<7>" DMUX ,
  inpin "Mmult_prod1" A7 ,
  inpin "Mmult_prod12" A7 ,
  pip CLEXL_X7Y42 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y47 WL1E_N3 -> LOGICIN_B16 , 
  pip INT_X6Y55 WL1E_N3 -> LOGICIN_B16 , 
  pip INT_X7Y42 LOGICOUT22 -> NE4B1 , 
  pip INT_X7Y46 NW4E1 -> WL1B3 , 
  pip INT_X7Y54 NW4E1 -> WL1B3 , 
  pip INT_X9Y44 NE4E1 -> NN4B1 , 
  pip INT_X9Y44 NE4E1 -> NW4B1 , 
  pip INT_X9Y48 NN4E1 -> NN4B1 , 
  pip INT_X9Y52 NN4E1 -> NW4B1 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum1<8>" , 
  outpin "Msub_sum1_cy<11>" AMUX ,
  inpin "Mmult_prod1" A8 ,
  inpin "Mmult_prod12" A8 ,
  pip CLEXL_X7Y43 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X5Y45 NW4E2 -> NN2B2 , 
  pip INT_X5Y45 NW4E2 -> NN4B2 , 
  pip INT_X5Y47 NN2E2 -> EL1B1 , 
  pip INT_X5Y49 NN4E2 -> NN4B2 , 
  pip INT_X5Y53 NN4E2 -> NN2B2 , 
  pip INT_X5Y55 NN2E2 -> EL1B1 , 
  pip INT_X6Y47 EL1E1 -> LOGICIN_B23 , 
  pip INT_X6Y55 EL1E1 -> LOGICIN_B23 , 
  pip INT_X7Y43 LOGICOUT13 -> NW4B2 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum1<9>" , 
  outpin "Msub_sum1_cy<11>" BMUX ,
  inpin "Mmult_prod1" A9 ,
  inpin "Mmult_prod12" A9 ,
  pip CLEXL_X7Y43 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y44 NW2E3 -> NL1B2 , 
  pip INT_X6Y44 NW2E3 -> NN4B3 , 
  pip INT_X6Y45 NL1E2 -> NL1B1 , 
  pip INT_X6Y46 NL1E1 -> NR1B1 , 
  pip INT_X6Y47 NR1E1 -> LOGICIN_B44 , 
  pip INT_X6Y48 NN4E3 -> NN4B3 , 
  pip INT_X6Y52 NN4E3 -> NL1B2 , 
  pip INT_X6Y53 NL1E2 -> NL1B1 , 
  pip INT_X6Y54 NL1E1 -> NR1B1 , 
  pip INT_X6Y55 NR1E1 -> LOGICIN_B44 , 
  pip INT_X7Y43 LOGICOUT16 -> NW2B3 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum2<0>" , 
  outpin "Msub_sum2_cy<3>" AMUX ,
  inpin "Mmult_prod1" B0 ,
  pip CLEXM_X5Y33 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y33 LOGICOUT13 -> NN4B2 , 
  pip INT_X5Y37 NN4E2 -> NE2B2 , 
  pip INT_X6Y38 NE2E2 -> NN4B2 , 
  pip INT_X6Y42 NN4E2 -> NN2B2 , 
  pip INT_X6Y44 LOGICIN_B51 -> LOGICIN_B42 , 
  pip INT_X6Y44 NN2E2 -> LOGICIN_B51 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum2<10>" , 
  outpin "Msub_sum2_cy<11>" CMUX ,
  inpin "Mmult_prod1" B10 ,
  pip CLEXM_X5Y35 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y35 LOGICOUT19 -> NE2B0 , 
  pip INT_X6Y36 NE2E0 -> NN4B0 , 
  pip INT_X6Y40 NN4E0 -> NE4B0 , 
  pip INT_X6Y45 WR1E1 -> LOGICIN_B57 , 
  pip INT_X7Y43 NW2E0 -> NN2B0 , 
  pip INT_X7Y45 NN2E0 -> WR1B1 , 
  pip INT_X8Y42 NE4E0 -> NW2B0 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum2<11>" , 
  outpin "Msub_sum2_cy<11>" DMUX ,
  inpin "Mmult_prod1" B11 ,
  pip CLEXM_X5Y35 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y35 LOGICOUT22 -> NN4B1 , 
  pip INT_X5Y39 NN4E1 -> NN4B1 , 
  pip INT_X5Y43 NN4E1 -> EL1B0 , 
  pip INT_X6Y43 EL1E0 -> NR1B0 , 
  pip INT_X6Y44 NR1E0 -> NL1B3 , 
  pip INT_X6Y45 NL1E3 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum2<12>" , 
  outpin "Msub_sum2_cy<15>" AMUX ,
  inpin "Mmult_prod1" B12 ,
  pip CLEXM_X5Y36 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y36 LOGICOUT13 -> NN4B2 , 
  pip INT_X5Y40 NN4E2 -> NN4B2 , 
  pip INT_X5Y44 NN4E2 -> NE2B2 , 
  pip INT_X6Y45 NE2E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum2<13>" , 
  outpin "Msub_sum2_cy<15>" BMUX ,
  inpin "Mmult_prod1" B13 ,
  pip CLEXM_X5Y36 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y36 LOGICOUT16 -> NN4B3 , 
  pip INT_X5Y40 NN4E3 -> NN4B3 , 
  pip INT_X5Y44 NN4E3 -> NE2B3 , 
  pip INT_X6Y45 NE2E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum2<14>" , 
  outpin "Msub_sum2_cy<15>" CMUX ,
  inpin "Mmult_prod1" B14 ,
  pip CLEXM_X5Y36 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y36 LOGICOUT19 -> NN4B0 , 
  pip INT_X5Y40 NN4E0 -> NE2B0 , 
  pip INT_X6Y41 NE2E0 -> NL1B3 , 
  pip INT_X6Y42 NL1E3 -> NR1B3 , 
  pip INT_X6Y43 NR1E3 -> NN2B3 , 
  pip INT_X6Y45 NN2E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum2<15>" , 
  outpin "Msub_sum2_cy<15>" DMUX ,
  inpin "Mmult_prod1" B15 ,
  pip CLEXM_X5Y36 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y36 LOGICOUT22 -> NN4B1 , 
  pip INT_X5Y40 NN4E1 -> NN4B1 , 
  pip INT_X5Y44 NN4E1 -> NL1B0 , 
  pip INT_X5Y45 NL1E0 -> EL1B3 , 
  pip INT_X6Y45 EL1E3 -> LOGICIN_B39 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  ;
net "sum2<16>" , 
  outpin "Msub_sum2_cy<19>" AMUX ,
  inpin "Mmult_prod1" B16 ,
  pip CLEXM_X5Y37 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y37 LOGICOUT13 -> NN4B2 , 
  pip INT_X5Y41 NN4E2 -> NN4B2 , 
  pip INT_X5Y45 NN4E2 -> NL1B1 , 
  pip INT_X5Y46 NL1E1 -> EL1B0 , 
  pip INT_X6Y46 EL1E0 -> LOGICIN_B36 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  ;
net "sum2<17>" , 
  outpin "Msub_sum2_cy<19>" BMUX ,
  inpin "Mmult_prod12" B0 ,
  pip CLEXM_X5Y37 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_BRAM_X3Y38 WW2E_N3 -> NN4B0 , 
  pip INT_BRAM_X3Y42 NN4E0 -> NE2B0 , 
  pip INT_X4Y43 NE2E0 -> NN4B0 , 
  pip INT_X4Y47 NN4E0 -> NE4B0 , 
  pip INT_X5Y37 LOGICOUT16 -> WW2B3 , 
  pip INT_X6Y49 NE4E0 -> NN2B0 , 
  pip INT_X6Y51 NN2E0 -> NR1B0 , 
  pip INT_X6Y52 NR1E0 -> LOGICIN_B42 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum2<18>" , 
  outpin "Msub_sum2_cy<19>" CMUX ,
  inpin "Mmult_prod12" B1 ,
  pip CLEXM_X5Y37 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y37 LOGICOUT19 -> NE4B0 , 
  pip INT_X5Y49 NW2E0 -> NN2B0 , 
  pip INT_X5Y51 NN2E0 -> NE2B0 , 
  pip INT_X6Y40 NW2E0 -> NN4B0 , 
  pip INT_X6Y44 NN4E0 -> NN4B0 , 
  pip INT_X6Y48 NN4E0 -> NW2B0 , 
  pip INT_X6Y52 NE2E0 -> LOGICIN_B38 , 
  pip INT_X7Y39 NE4E0 -> NW2B0 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum2<19>" , 
  outpin "Msub_sum2_cy<19>" DMUX ,
  inpin "Mmult_prod12" B2 ,
  pip CLEXM_X5Y37 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y37 LOGICOUT22 -> NE4B1 , 
  pip INT_X6Y44 NW2E1 -> NN2B1 , 
  pip INT_X6Y46 NN2E1 -> NN4B1 , 
  pip INT_X6Y50 NN4E1 -> NE2B1 , 
  pip INT_X6Y52 NW2E1 -> LOGICIN_B34 , 
  pip INT_X7Y39 NE4E1 -> NN4B1 , 
  pip INT_X7Y43 NN4E1 -> NW2B1 , 
  pip INT_X7Y51 NE2E1 -> NW2B1 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum2<1>" , 
  outpin "Msub_sum2_cy<3>" BMUX ,
  inpin "Mmult_prod1" B1 ,
  pip CLEXM_X5Y33 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X4Y34 NW2E3 -> NN4B3 , 
  pip INT_X4Y38 NN4E3 -> NN4B3 , 
  pip INT_X4Y42 NN4E3 -> NL1B2 , 
  pip INT_X4Y43 NL1E2 -> EL1B1 , 
  pip INT_X5Y33 LOGICOUT16 -> NW2B3 , 
  pip INT_X5Y43 EL1E1 -> NR1B1 , 
  pip INT_X5Y44 NR1E1 -> EL1B0 , 
  pip INT_X6Y44 EL1E0 -> LOGICIN_B38 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum2<20>" , 
  outpin "Msub_sum2_cy<23>" AMUX ,
  inpin "Mmult_prod12" B3 ,
  pip CLEXM_X5Y38 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y38 LOGICOUT13 -> NN4B2 , 
  pip INT_X5Y42 NN4E2 -> NN4B2 , 
  pip INT_X5Y46 NN4E2 -> NE2B2 , 
  pip INT_X6Y47 NE2E2 -> NN4B2 , 
  pip INT_X6Y51 NN4E2 -> NL1B1 , 
  pip INT_X6Y52 NL1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum2<21>" , 
  outpin "Msub_sum2_cy<23>" BMUX ,
  inpin "Mmult_prod12" B4 ,
  pip CLEXM_X5Y38 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_BRAM_BRK_X3Y48 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y40 NW4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y44 NN4E3 -> NN4B3 , 
  pip INT_BRAM_X3Y52 NN4E3 -> EE2B3 , 
  pip INT_X5Y38 LOGICOUT16 -> NW4B3 , 
  pip INT_X5Y52 EE2E3 -> ER1B0 , 
  pip INT_X6Y52 ER1E0 -> LOGICIN_B30 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum2<22>" , 
  outpin "Msub_sum2_cy<23>" CMUX ,
  inpin "Mmult_prod12" B5 ,
  pip CLEXM_X5Y38 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_BRAM_BRK_X3Y48 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y40 NW4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y44 NN4E0 -> NN4B0 , 
  pip INT_BRAM_X3Y52 NN4E0 -> EE2B0 , 
  pip INT_X5Y38 LOGICOUT19 -> NW4B0 , 
  pip INT_X5Y52 EE2E0 -> ER1B1 , 
  pip INT_X6Y52 ER1E1 -> LOGICIN_B58 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum2<23>" , 
  outpin "Msub_sum2_cy<23>" DMUX ,
  inpin "Mmult_prod12" B6 ,
  pip CLEXM_X5Y38 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y38 LOGICOUT22 -> NE2B1 , 
  pip INT_X6Y39 NE2E1 -> NN4B1 , 
  pip INT_X6Y43 NN4E1 -> NN4B1 , 
  pip INT_X6Y47 NN4E1 -> NN4B1 , 
  pip INT_X6Y51 NN4E1 -> NE2B1 , 
  pip INT_X6Y52 WR1E2 -> LOGICIN_B29 , 
  pip INT_X7Y52 NE2E1 -> WR1B2 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum2<24>" , 
  outpin "Msub_sum2_cy<27>" AMUX ,
  inpin "Mmult_prod12" B7 ,
  pip CLEXM_X5Y39 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y39 LOGICOUT13 -> NE2B2 , 
  pip INT_X6Y40 NE2E2 -> NN4B2 , 
  pip INT_X6Y44 NN4E2 -> NN4B2 , 
  pip INT_X6Y48 NN4E2 -> NN2B2 , 
  pip INT_X6Y50 NN2E2 -> NN2B2 , 
  pip INT_X6Y52 LOGICIN_B13 -> LOGICIN_B37 , 
  pip INT_X6Y52 NN2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum2<25>" , 
  outpin "Msub_sum2_cy<27>" BMUX ,
  inpin "Mmult_prod12" B8 ,
  pip CLEXM_X5Y39 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X4Y40 NW2E3 -> NN4B3 , 
  pip INT_X4Y44 NN4E3 -> NN4B3 , 
  pip INT_X4Y48 NN4E3 -> NN4B3 , 
  pip INT_X4Y52 NN4E3 -> EE2B3 , 
  pip INT_X5Y39 LOGICOUT16 -> NW2B3 , 
  pip INT_X6Y52 EE2E3 -> LOGICIN_B31 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum2<26>" , 
  outpin "Msub_sum2_cy<27>" CMUX ,
  inpin "Mmult_prod12" B9 ,
  pip CLEXM_X5Y39 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y39 LOGICOUT19 -> NN2B0 , 
  pip INT_X5Y41 NN2E0 -> NN4B0 , 
  pip INT_X5Y45 NN4E0 -> NN4B0 , 
  pip INT_X5Y49 NN4E0 -> NE2B0 , 
  pip INT_X6Y50 NE2E0 -> NN2B0 , 
  pip INT_X6Y52 NN2E0 -> NR1B0 , 
  pip INT_X6Y53 NR1E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum2<27>" , 
  outpin "Msub_sum2_cy<27>" DMUX ,
  inpin "Mmult_prod12" B10 ,
  pip CLEXM_X5Y39 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y39 LOGICOUT22 -> NE2B1 , 
  pip INT_X6Y40 NE2E1 -> NN4B1 , 
  pip INT_X6Y44 NN4E1 -> NN4B1 , 
  pip INT_X6Y48 NN4E1 -> NN4B1 , 
  pip INT_X6Y52 NN4E1 -> NR1B1 , 
  pip INT_X6Y53 NR1E1 -> LOGICIN_B57 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum2<28>" , 
  outpin "sum2<31>" AMUX ,
  inpin "Mmult_prod12" B11 ,
  pip CLEXM_X5Y40 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X4Y41 NW2E2 -> NN4B2 , 
  pip INT_X4Y45 NN4E2 -> NN4B2 , 
  pip INT_X4Y49 NN4E2 -> NN4B2 , 
  pip INT_X4Y53 NN4E2 -> EE2B2 , 
  pip INT_X5Y40 LOGICOUT13 -> NW2B2 , 
  pip INT_X6Y53 EE2E2 -> LOGICIN_B55 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum2<29>" , 
  outpin "sum2<31>" BMUX ,
  inpin "Mmult_prod12" B12 ,
  pip CLEXM_X5Y40 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y40 LOGICOUT16 -> NE4B3 , 
  pip INT_X6Y53 NW2E3 -> LOGICIN_B1 , 
  pip INT_X7Y42 NE4E3 -> NN4B3 , 
  pip INT_X7Y46 NN4E3 -> NN2B3 , 
  pip INT_X7Y48 NN2E3 -> NN4B3 , 
  pip INT_X7Y52 NN4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum2<2>" , 
  outpin "Msub_sum2_cy<3>" CMUX ,
  inpin "Mmult_prod1" B2 ,
  pip CLEXM_X5Y33 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X4Y38 NW2E0 -> NN2B0 , 
  pip INT_X4Y40 NN2E0 -> NN4B0 , 
  pip INT_X4Y44 NN4E0 -> EE2B0 , 
  pip INT_X5Y33 LOGICOUT19 -> NN4B0 , 
  pip INT_X5Y37 NN4E0 -> NW2B0 , 
  pip INT_X6Y44 EE2E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum2<30>" , 
  outpin "sum2<31>" CMUX ,
  inpin "Mmult_prod12" B13 ,
  pip CLEXM_X5Y40 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X5Y40 LOGICOUT19 -> NN2B0 , 
  pip INT_X5Y42 NN2E0 -> NN4B0 , 
  pip INT_X5Y46 NN4E0 -> NN4B0 , 
  pip INT_X5Y50 NN4E0 -> NL1B3 , 
  pip INT_X5Y51 NL1E3 -> NE2B3 , 
  pip INT_X6Y52 NE2E3 -> NR1B3 , 
  pip INT_X6Y53 NR1E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum2<31>" , 
  outpin "sum2<31>" DMUX ,
  inpin "Mmult_prod12" B14 ,
  pip CLEXM_X5Y40 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y40 LOGICOUT22 -> NE2B1 , 
  pip INT_X6Y41 NE2E1 -> NN4B1 , 
  pip INT_X6Y45 NN4E1 -> NN4B1 , 
  pip INT_X6Y49 NN4E1 -> NN2B1 , 
  pip INT_X6Y51 NN2E1 -> NL1B0 , 
  pip INT_X6Y52 NL1E0 -> NL1B3 , 
  pip INT_X6Y53 NL1E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X6Y52 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum2<3>" , 
  outpin "Msub_sum2_cy<3>" DMUX ,
  inpin "Mmult_prod1" B3 ,
  pip CLEXM_X5Y33 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_BRAM_X3Y35 NW4E1 -> NE4B1 , 
  pip INT_X5Y33 LOGICOUT22 -> NW4B1 , 
  pip INT_X5Y37 NE4E1 -> NN4B1 , 
  pip INT_X5Y41 NN4E1 -> NE2B1 , 
  pip INT_X6Y42 NE2E1 -> NN2B1 , 
  pip INT_X6Y44 NN2E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum2<4>" , 
  outpin "Msub_sum2_cy<7>" AMUX ,
  inpin "Mmult_prod1" B4 ,
  pip CLEXM_X5Y34 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y34 LOGICOUT13 -> NE2B2 , 
  pip INT_X6Y35 NE2E2 -> NN4B2 , 
  pip INT_X6Y39 NN4E2 -> NN4B2 , 
  pip INT_X6Y43 NN4E2 -> NL1B1 , 
  pip INT_X6Y44 NL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum2<5>" , 
  outpin "Msub_sum2_cy<7>" BMUX ,
  inpin "Mmult_prod1" B5 ,
  pip CLEXM_X5Y34 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y34 LOGICOUT16 -> NN4B3 , 
  pip INT_X5Y38 NN4E3 -> NN4B3 , 
  pip INT_X5Y42 NN4E3 -> NE2B3 , 
  pip INT_X6Y43 NE2E3 -> NL1B2 , 
  pip INT_X6Y44 NL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum2<6>" , 
  outpin "Msub_sum2_cy<7>" CMUX ,
  inpin "Mmult_prod1" B6 ,
  pip CLEXM_X5Y34 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X4Y35 NW2E0 -> NN4B0 , 
  pip INT_X4Y39 NN4E0 -> NN4B0 , 
  pip INT_X4Y43 NN4E0 -> NR1B0 , 
  pip INT_X4Y44 NR1E0 -> EL1B3 , 
  pip INT_X5Y34 LOGICOUT19 -> NW2B0 , 
  pip INT_X5Y44 EL1E3 -> EL1B2 , 
  pip INT_X6Y44 EL1E2 -> LOGICIN_B29 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum2<7>" , 
  outpin "Msub_sum2_cy<7>" DMUX ,
  inpin "Mmult_prod1" B7 ,
  pip CLEXM_X5Y34 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y34 LOGICOUT22 -> NL1B0 , 
  pip INT_X5Y35 NL1E0 -> NN2B0 , 
  pip INT_X5Y37 NN2E0 -> NR1B0 , 
  pip INT_X5Y38 NR1E0 -> NN2B0 , 
  pip INT_X5Y40 NN2E0 -> NN4B0 , 
  pip INT_X5Y44 NN4E0 -> EL1B3 , 
  pip INT_X6Y44 EL1E3 -> LOGICIN_B37 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum2<8>" , 
  outpin "Msub_sum2_cy<11>" AMUX ,
  inpin "Mmult_prod1" B8 ,
  pip CLEXM_X5Y35 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y35 LOGICOUT13 -> NN4B2 , 
  pip INT_X5Y39 NN4E2 -> NN4B2 , 
  pip INT_X5Y43 NN4E2 -> NE2B2 , 
  pip INT_X6Y44 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X6Y44 NE2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum2<9>" , 
  outpin "Msub_sum2_cy<11>" BMUX ,
  inpin "Mmult_prod1" B9 ,
  pip CLEXM_X5Y35 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X5Y35 LOGICOUT16 -> NN4B3 , 
  pip INT_X5Y39 NN4E3 -> NN4B3 , 
  pip INT_X5Y43 NN4E3 -> NR1B3 , 
  pip INT_X5Y44 NR1E3 -> NL1B2 , 
  pip INT_X5Y45 NL1E2 -> EL1B1 , 
  pip INT_X6Y45 EL1E1 -> LOGICIN_B34 , 
  pip MACCSITE2_X6Y44 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum3<0>" , 
  outpin "Msub_sum3_cy<3>" AMUX ,
  inpin "Mmult_prod2" A0 ,
  inpin "Mmult_prod22" A0 ,
  pip CLEXM_X16Y20 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X14Y20 WW2E2 -> NE4B3 , 
  pip INT_X16Y18 SS2E2 -> SE4B2 , 
  pip INT_X16Y20 LOGICOUT13 -> SS2B2 , 
  pip INT_X16Y20 LOGICOUT13 -> WW2B2 , 
  pip INT_X16Y22 NE4E3 -> EE2B3 , 
  pip INT_X18Y14 SS2E2 -> LOGICIN_B19 , 
  pip INT_X18Y16 SE4E2 -> SS2B2 , 
  pip INT_X18Y22 EE2E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum3<10>" , 
  outpin "Msub_sum3_cy<11>" CMUX ,
  inpin "Mmult_prod2" A10 ,
  inpin "Mmult_prod22" A10 ,
  pip CLEXM_X16Y22 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X16Y18 SS4E0 -> SE4B0 , 
  pip INT_X16Y22 LOGICOUT19 -> SE2B0 , 
  pip INT_X16Y22 LOGICOUT19 -> SS4B0 , 
  pip INT_X17Y21 SE2E0 -> NE2B0 , 
  pip INT_X18Y15 LOGICIN_B35 -> LOGICIN_B26 , 
  pip INT_X18Y15 SL1E0 -> LOGICIN_B35 , 
  pip INT_X18Y16 SE4E0 -> SL1B0 , 
  pip INT_X18Y22 NE2E0 -> NL1B3 , 
  pip INT_X18Y23 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum3<11>" , 
  outpin "Msub_sum3_cy<11>" DMUX ,
  inpin "Mmult_prod2" A11 ,
  inpin "Mmult_prod22" A11 ,
  pip CLEXM_X16Y22 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X16Y18 SS4E1 -> SE4B1 , 
  pip INT_X16Y22 LOGICOUT22 -> EE2B1 , 
  pip INT_X16Y22 LOGICOUT22 -> SS4B1 , 
  pip INT_X18Y15 SL1E1 -> LOGICIN_B30 , 
  pip INT_X18Y16 SE4E1 -> SL1B1 , 
  pip INT_X18Y22 EE2E1 -> NR1B1 , 
  pip INT_X18Y23 NR1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum3<12>" , 
  outpin "Msub_sum3_cy<15>" AMUX ,
  inpin "Mmult_prod2" A12 ,
  inpin "Mmult_prod22" A12 ,
  pip CLEXM_X16Y23 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X16Y19 SS4E2 -> SE4B2 , 
  pip INT_X16Y23 LOGICOUT13 -> EE2B2 , 
  pip INT_X16Y23 LOGICOUT13 -> SS4B2 , 
  pip INT_X18Y15 SS2E2 -> LOGICIN_B1 , 
  pip INT_X18Y17 SE4E2 -> SS2B2 , 
  pip INT_X18Y23 EE2E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum3<13>" , 
  outpin "Msub_sum3_cy<15>" BMUX ,
  inpin "Mmult_prod2" A13 ,
  inpin "Mmult_prod22" A13 ,
  pip CLEXM_X16Y23 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X16Y15 SS4E3 -> ER1B0 , 
  pip INT_X16Y19 SS4E3 -> SS4B3 , 
  pip INT_X16Y23 LOGICOUT16 -> EE2B3 , 
  pip INT_X16Y23 LOGICOUT16 -> SS4B3 , 
  pip INT_X17Y15 ER1E0 -> EL1B3 , 
  pip INT_X18Y15 EL1E3 -> LOGICIN_B19 , 
  pip INT_X18Y23 EE2E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum3<14>" , 
  outpin "Msub_sum3_cy<15>" CMUX ,
  inpin "Mmult_prod2" A14 ,
  inpin "Mmult_prod22" A14 ,
  pip CLEXM_X16Y23 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X16Y23 LOGICOUT19 -> EL1B3 , 
  pip INT_X16Y23 LOGICOUT19 -> SE4B0 , 
  pip INT_X17Y23 EL1E3 -> EL1B2 , 
  pip INT_X18Y15 SR1E1 -> LOGICIN_B29 , 
  pip INT_X18Y16 SL1E0 -> SR1B1 , 
  pip INT_X18Y17 SS4E0 -> SL1B0 , 
  pip INT_X18Y21 SE4E0 -> SS4B0 , 
  pip INT_X18Y23 EL1E2 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum3<15>" , 
  outpin "Msub_sum3_cy<15>" DMUX ,
  inpin "Mmult_prod2" A15 ,
  inpin "Mmult_prod22" A15 ,
  pip CLEXM_X16Y23 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X16Y23 LOGICOUT22 -> EL1B0 , 
  pip INT_X16Y23 LOGICOUT22 -> SE4B1 , 
  pip INT_X17Y23 EL1E0 -> EL1B3 , 
  pip INT_X18Y15 SR1E2 -> LOGICIN_B52 , 
  pip INT_X18Y16 SL1E1 -> SR1B2 , 
  pip INT_X18Y17 SS4E1 -> SL1B1 , 
  pip INT_X18Y21 SE4E1 -> SS4B1 , 
  pip INT_X18Y23 EL1E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  ;
net "sum3<16>" , 
  outpin "Msub_sum3_cy<19>" AMUX ,
  inpin "Mmult_prod2" A16 ,
  inpin "Mmult_prod22" A16 ,
  pip CLEXM_X16Y24 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X16Y24 LOGICOUT13 -> SE2B2 , 
  pip INT_X17Y15 SS4E2 -> ER1B3 , 
  pip INT_X17Y19 SS4E2 -> SS4B2 , 
  pip INT_X17Y23 SE2E2 -> ER1B3 , 
  pip INT_X17Y23 SE2E2 -> SS4B2 , 
  pip INT_X18Y15 ER1E3 -> LOGICIN_B14 , 
  pip INT_X18Y23 ER1E3 -> LOGICIN_B14 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  ;
net "sum3<17>" , 
  outpin "Msub_sum3_cy<19>" BMUX ,
  inpin "Mmult_prod21" A0 ,
  inpin "Mmult_prod23" A0 ,
  pip CLEXM_X16Y24 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X16Y24 LOGICOUT16 -> NN2B3 , 
  pip INT_X16Y24 LOGICOUT16 -> SE2B3 , 
  pip INT_X16Y26 NN2E3 -> EE2B3 , 
  pip INT_X17Y19 SS4E3 -> SE2B3 , 
  pip INT_X17Y23 SE2E3 -> SS4B3 , 
  pip INT_X18Y18 SE2E3 -> LOGICIN_B19 , 
  pip INT_X18Y26 EE2E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum3<18>" , 
  outpin "Msub_sum3_cy<19>" CMUX ,
  inpin "Mmult_prod21" A1 ,
  inpin "Mmult_prod23" A1 ,
  pip CLEXM_X16Y24 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X16Y24 LOGICOUT19 -> NE2B0 , 
  pip INT_X16Y24 LOGICOUT19 -> SE4B0 , 
  pip INT_X17Y25 NE2E0 -> NE2B0 , 
  pip INT_X18Y18 SR1E1 -> LOGICIN_B29 , 
  pip INT_X18Y19 SS2E0 -> SR1B1 , 
  pip INT_X18Y21 SL1E0 -> SS2B0 , 
  pip INT_X18Y22 SE4E0 -> SL1B0 , 
  pip INT_X18Y26 LOGICIN_B6 -> LOGICIN_B29 , 
  pip INT_X18Y26 NE2E0 -> LOGICIN_B6 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum3<19>" , 
  outpin "Msub_sum3_cy<19>" DMUX ,
  inpin "Mmult_prod21" A2 ,
  inpin "Mmult_prod23" A2 ,
  pip CLEXM_X16Y24 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X16Y24 LOGICOUT22 -> EL1B0 , 
  pip INT_X16Y24 LOGICOUT22 -> SE4B1 , 
  pip INT_X17Y24 EL1E0 -> NE2B0 , 
  pip INT_X18Y18 SS2E2 -> LOGICIN_B52 , 
  pip INT_X18Y20 SR1E2 -> SS2B2 , 
  pip INT_X18Y21 SL1E1 -> SR1B2 , 
  pip INT_X18Y22 SE4E1 -> SL1B1 , 
  pip INT_X18Y25 NE2E0 -> NL1B3 , 
  pip INT_X18Y26 NL1E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum3<1>" , 
  outpin "Msub_sum3_cy<3>" BMUX ,
  inpin "Mmult_prod2" A1 ,
  inpin "Mmult_prod22" A1 ,
  pip CLEXM_X16Y20 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X16Y14 SS4E3 -> ER1B0 , 
  pip INT_X16Y18 SS2E3 -> SS4B3 , 
  pip INT_X16Y20 LOGICOUT16 -> NE2B3 , 
  pip INT_X16Y20 LOGICOUT16 -> SS2B3 , 
  pip INT_X17Y14 ER1E0 -> ER1B1 , 
  pip INT_X17Y21 NE2E3 -> NR1B3 , 
  pip INT_X17Y22 NR1E3 -> EL1B2 , 
  pip INT_X18Y14 ER1E1 -> LOGICIN_B29 , 
  pip INT_X18Y22 EL1E2 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum3<20>" , 
  outpin "Msub_sum3_cy<23>" AMUX ,
  inpin "Mmult_prod21" A3 ,
  inpin "Mmult_prod23" A3 ,
  pip CLEXM_X16Y25 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X16Y25 LOGICOUT13 -> ER1B3 , 
  pip INT_X16Y25 LOGICOUT13 -> SE2B2 , 
  pip INT_X17Y18 SS2E2 -> ER1B3 , 
  pip INT_X17Y20 SS4E2 -> SS2B2 , 
  pip INT_X17Y24 SE2E2 -> SS4B2 , 
  pip INT_X17Y25 ER1E3 -> NE2B3 , 
  pip INT_X18Y18 ER1E3 -> LOGICIN_B39 , 
  pip INT_X18Y26 NE2E3 -> LOGICIN_B39 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum3<21>" , 
  outpin "Msub_sum3_cy<23>" BMUX ,
  inpin "Mmult_prod21" A4 ,
  inpin "Mmult_prod23" A4 ,
  pip CLEXM_X16Y25 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X16Y21 SS4E3 -> SE4B3 , 
  pip INT_X16Y25 LOGICOUT16 -> ER1B0 , 
  pip INT_X16Y25 LOGICOUT16 -> SS4B3 , 
  pip INT_X17Y25 ER1E0 -> NR1B0 , 
  pip INT_X17Y26 NR1E0 -> EL1B3 , 
  pip INT_X18Y18 SL1E3 -> LOGICIN_B8 , 
  pip INT_X18Y19 SE4E3 -> SL1B3 , 
  pip INT_X18Y26 EL1E3 -> LOGICIN_B8 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum3<22>" , 
  outpin "Msub_sum3_cy<23>" CMUX ,
  inpin "Mmult_prod21" A5 ,
  inpin "Mmult_prod23" A5 ,
  pip CLEXM_X16Y25 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X16Y25 LOGICOUT19 -> NN2B0 , 
  pip INT_X16Y25 LOGICOUT19 -> SE2B0 , 
  pip INT_X16Y27 NN2E0 -> EE2B0 , 
  pip INT_X17Y20 SS4E0 -> SE2B0 , 
  pip INT_X17Y24 SE2E0 -> SS4B0 , 
  pip INT_X18Y19 SE2E0 -> LOGICIN_B15 , 
  pip INT_X18Y27 EE2E0 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum3<23>" , 
  outpin "Msub_sum3_cy<23>" DMUX ,
  inpin "Mmult_prod21" A6 ,
  inpin "Mmult_prod23" A6 ,
  pip CLEXM_X16Y25 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X16Y21 SS4E1 -> SE2B1 , 
  pip INT_X16Y25 LOGICOUT22 -> NE2B1 , 
  pip INT_X16Y25 LOGICOUT22 -> SS4B1 , 
  pip INT_X17Y20 SE2E1 -> EL1B0 , 
  pip INT_X17Y26 NE2E1 -> NR1B1 , 
  pip INT_X17Y27 NR1E1 -> EL1B0 , 
  pip INT_X18Y19 SL1E0 -> LOGICIN_B7 , 
  pip INT_X18Y20 EL1E0 -> SL1B0 , 
  pip INT_X18Y27 EL1E0 -> LOGICIN_B7 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum3<24>" , 
  outpin "Msub_sum3_cy<27>" AMUX ,
  inpin "Mmult_prod21" A7 ,
  inpin "Mmult_prod23" A7 ,
  pip CLEXM_X16Y26 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X16Y26 LOGICOUT13 -> ER1B3 , 
  pip INT_X16Y26 LOGICOUT13 -> SE4B2 , 
  pip INT_X17Y26 ER1E3 -> ER1B0 , 
  pip INT_X18Y19 SL1E2 -> SR1B3 , 
  pip INT_X18Y19 SR1E_N3 -> LOGICIN_B16 , 
  pip INT_X18Y20 SS4E2 -> SL1B2 , 
  pip INT_X18Y24 SE4E2 -> SS4B2 , 
  pip INT_X18Y26 ER1E0 -> NR1B0 , 
  pip INT_X18Y27 NR1E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum3<25>" , 
  outpin "Msub_sum3_cy<27>" BMUX ,
  inpin "Mmult_prod21" A8 ,
  inpin "Mmult_prod23" A8 ,
  pip CLEXM_X16Y26 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X16Y26 LOGICOUT16 -> ER1B0 , 
  pip INT_X17Y26 ER1E0 -> ER1B1 , 
  pip INT_X17Y26 ER1E0 -> SE2B0 , 
  pip INT_X18Y19 SL1E1 -> LOGICIN_B23 , 
  pip INT_X18Y20 SR1E1 -> SL1B1 , 
  pip INT_X18Y21 SS4E0 -> SR1B1 , 
  pip INT_X18Y25 SE2E0 -> SS4B0 , 
  pip INT_X18Y26 ER1E1 -> NR1B1 , 
  pip INT_X18Y27 NR1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum3<26>" , 
  outpin "Msub_sum3_cy<27>" CMUX ,
  inpin "Mmult_prod21" A9 ,
  inpin "Mmult_prod23" A9 ,
  pip CLEXM_X16Y26 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X16Y26 LOGICOUT19 -> NL1B3 , 
  pip INT_X16Y26 LOGICOUT19 -> SE4B0 , 
  pip INT_X16Y27 NL1E3 -> EL1B2 , 
  pip INT_X17Y27 EL1E2 -> EL1B1 , 
  pip INT_X18Y19 GFAN0 -> LOGICIN_B44 , 
  pip INT_X18Y19 SR1E1 -> GFAN0 , 
  pip INT_X18Y20 SS4E0 -> SR1B1 , 
  pip INT_X18Y24 SE4E0 -> SS4B0 , 
  pip INT_X18Y27 EL1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum3<27>" , 
  outpin "Msub_sum3_cy<27>" DMUX ,
  inpin "Mmult_prod21" A10 ,
  inpin "Mmult_prod23" A10 ,
  pip CLEXM_X16Y26 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X16Y26 LOGICOUT22 -> EE2B1 , 
  pip INT_X16Y26 LOGICOUT22 -> SE4B1 , 
  pip INT_X18Y19 SR1E2 -> LOGICIN_B26 , 
  pip INT_X18Y20 SS4E1 -> SR1B2 , 
  pip INT_X18Y24 SE4E1 -> SS4B1 , 
  pip INT_X18Y26 EE2E1 -> NE2B1 , 
  pip INT_X18Y27 WR1E2 -> LOGICIN_B26 , 
  pip INT_X19Y27 NE2E1 -> WR1B2 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum3<28>" , 
  outpin "sum3<31>" AMUX ,
  inpin "Mmult_prod21" A11 ,
  inpin "Mmult_prod23" A11 ,
  pip CLEXM_X16Y27 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X16Y27 LOGICOUT13 -> ER1B3 , 
  pip INT_X16Y27 LOGICOUT13 -> SE4B2 , 
  pip INT_X17Y27 ER1E3 -> ER1B0 , 
  pip INT_X18Y19 SR1E0 -> LOGICIN_B30 , 
  pip INT_X18Y20 SR1E3 -> SR1B0 , 
  pip INT_X18Y21 SS4E2 -> SR1B3 , 
  pip INT_X18Y25 SE4E2 -> SS4B2 , 
  pip INT_X18Y27 ER1E0 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum3<29>" , 
  outpin "sum3<31>" BMUX ,
  inpin "Mmult_prod21" A12 ,
  inpin "Mmult_prod23" A12 ,
  pip CLEXM_X16Y27 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X16Y23 SS4E3 -> SE4B3 , 
  pip INT_X16Y27 LOGICOUT16 -> EE2B3 , 
  pip INT_X16Y27 LOGICOUT16 -> SS4B3 , 
  pip INT_X18Y19 LOGICIN_B61 -> LOGICIN_B1 , 
  pip INT_X18Y19 SS2E3 -> LOGICIN_B61 , 
  pip INT_X18Y21 SE4E3 -> SS2B3 , 
  pip INT_X18Y27 EE2E3 -> LOGICIN_B61 , 
  pip INT_X18Y27 LOGICIN_B61 -> LOGICIN_B1 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum3<2>" , 
  outpin "Msub_sum3_cy<3>" CMUX ,
  inpin "Mmult_prod2" A2 ,
  inpin "Mmult_prod22" A2 ,
  pip CLEXM_X16Y20 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X16Y20 LOGICOUT19 -> EE2B0 , 
  pip INT_X18Y14 LOGICIN_B35 -> LOGICIN_B52 , 
  pip INT_X18Y14 SS2E0 -> LOGICIN_B35 , 
  pip INT_X18Y16 SS4E0 -> SS2B0 , 
  pip INT_X18Y20 EE2E0 -> NR1B0 , 
  pip INT_X18Y20 EE2E0 -> SS4B0 , 
  pip INT_X18Y21 NR1E0 -> NL1B3 , 
  pip INT_X18Y22 NL1E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum3<30>" , 
  outpin "sum3<31>" CMUX ,
  inpin "Mmult_prod21" A13 ,
  inpin "Mmult_prod23" A13 ,
  pip CLEXM_X16Y27 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X16Y19 SS4E0 -> ER1B1 , 
  pip INT_X16Y23 SS4E0 -> SS4B0 , 
  pip INT_X16Y27 LOGICOUT19 -> ER1B1 , 
  pip INT_X16Y27 LOGICOUT19 -> SS4B0 , 
  pip INT_X17Y19 ER1E1 -> ER1B2 , 
  pip INT_X17Y27 ER1E1 -> ER1B2 , 
  pip INT_X18Y19 ER1E2 -> LOGICIN_B19 , 
  pip INT_X18Y27 ER1E2 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum3<31>" , 
  outpin "sum3<31>" DMUX ,
  inpin "Mmult_prod21" A14 ,
  inpin "Mmult_prod23" A14 ,
  pip CLEXM_X16Y27 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X16Y27 LOGICOUT22 -> EL1B0 , 
  pip INT_X16Y27 LOGICOUT22 -> SE4B1 , 
  pip INT_X17Y27 EL1E0 -> ER1B1 , 
  pip INT_X18Y19 SS2E1 -> LOGICIN_B29 , 
  pip INT_X18Y21 SS4E1 -> SS2B1 , 
  pip INT_X18Y25 SE4E1 -> SS4B1 , 
  pip INT_X18Y27 ER1E1 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y16 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y24 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum3<3>" , 
  outpin "Msub_sum3_cy<3>" DMUX ,
  inpin "Mmult_prod2" A3 ,
  inpin "Mmult_prod22" A3 ,
  pip CLEXM_X16Y20 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X16Y14 SS4E1 -> ER1B2 , 
  pip INT_X16Y18 SS2E1 -> SS4B1 , 
  pip INT_X16Y20 LOGICOUT22 -> NN2B1 , 
  pip INT_X16Y20 LOGICOUT22 -> SS2B1 , 
  pip INT_X16Y22 NN2E1 -> EL1B0 , 
  pip INT_X17Y14 ER1E2 -> ER1B3 , 
  pip INT_X17Y22 EL1E0 -> EL1B3 , 
  pip INT_X18Y14 ER1E3 -> LOGICIN_B39 , 
  pip INT_X18Y22 EL1E3 -> LOGICIN_B39 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum3<4>" , 
  outpin "Msub_sum3_cy<7>" AMUX ,
  inpin "Mmult_prod2" A4 ,
  inpin "Mmult_prod22" A4 ,
  pip CLEXM_X16Y21 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X16Y13 SS4E2 -> ER1B3 , 
  pip INT_X16Y17 SS4E2 -> SS4B2 , 
  pip INT_X16Y21 LOGICOUT13 -> ER1B3 , 
  pip INT_X16Y21 LOGICOUT13 -> SS4B2 , 
  pip INT_X17Y13 ER1E3 -> NE2B3 , 
  pip INT_X17Y21 ER1E3 -> NE2B3 , 
  pip INT_X18Y14 NE2E3 -> LOGICIN_B8 , 
  pip INT_X18Y22 NE2E3 -> LOGICIN_B8 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum3<5>" , 
  outpin "Msub_sum3_cy<7>" BMUX ,
  inpin "Mmult_prod2" A5 ,
  inpin "Mmult_prod22" A5 ,
  pip CLEXM_X16Y21 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X16Y21 LOGICOUT16 -> NL1B2 , 
  pip INT_X16Y21 LOGICOUT16 -> SE2B3 , 
  pip INT_X16Y22 NL1E2 -> EL1B1 , 
  pip INT_X17Y15 SL1E3 -> ER1B0 , 
  pip INT_X17Y16 SS4E3 -> SL1B3 , 
  pip INT_X17Y20 SE2E3 -> SS4B3 , 
  pip INT_X17Y22 EL1E1 -> NE2B1 , 
  pip INT_X18Y15 ER1E0 -> LOGICIN_B15 , 
  pip INT_X18Y23 NE2E1 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum3<6>" , 
  outpin "Msub_sum3_cy<7>" CMUX ,
  inpin "Mmult_prod2" A6 ,
  inpin "Mmult_prod22" A6 ,
  pip CLEXM_X16Y21 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X16Y21 LOGICOUT19 -> NN2B0 , 
  pip INT_X16Y21 LOGICOUT19 -> SE2B0 , 
  pip INT_X16Y23 NN2E0 -> EE2B0 , 
  pip INT_X17Y16 SS4E0 -> SE2B0 , 
  pip INT_X17Y20 SE2E0 -> SS4B0 , 
  pip INT_X18Y15 SE2E0 -> LOGICIN_B7 , 
  pip INT_X18Y23 EE2E0 -> LOGICIN_B7 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum3<7>" , 
  outpin "Msub_sum3_cy<7>" DMUX ,
  inpin "Mmult_prod2" A7 ,
  inpin "Mmult_prod22" A7 ,
  pip CLEXM_X16Y21 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X16Y16 SL1E1 -> SE2B1 , 
  pip INT_X16Y17 SS4E1 -> SL1B1 , 
  pip INT_X16Y21 LOGICOUT22 -> NE2B1 , 
  pip INT_X16Y21 LOGICOUT22 -> SS4B1 , 
  pip INT_X17Y15 SE2E1 -> EL1B0 , 
  pip INT_X17Y22 NE2E1 -> NR1B1 , 
  pip INT_X17Y23 NR1E1 -> EL1B0 , 
  pip INT_X18Y15 EL1E0 -> LOGICIN_B16 , 
  pip INT_X18Y23 EL1E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum3<8>" , 
  outpin "Msub_sum3_cy<11>" AMUX ,
  inpin "Mmult_prod2" A8 ,
  inpin "Mmult_prod22" A8 ,
  pip CLEXM_X16Y22 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X16Y16 SS4E2 -> SE2B2 , 
  pip INT_X16Y20 SS2E2 -> SS4B2 , 
  pip INT_X16Y22 LOGICOUT13 -> NE2B2 , 
  pip INT_X16Y22 LOGICOUT13 -> SS2B2 , 
  pip INT_X17Y15 SE2E2 -> EL1B1 , 
  pip INT_X17Y23 NE2E2 -> EL1B1 , 
  pip INT_X18Y15 EL1E1 -> LOGICIN_B23 , 
  pip INT_X18Y23 EL1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum3<9>" , 
  outpin "Msub_sum3_cy<11>" BMUX ,
  inpin "Mmult_prod2" A9 ,
  inpin "Mmult_prod22" A9 ,
  pip CLEXM_X16Y22 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X16Y22 LOGICOUT16 -> EL1B2 , 
  pip INT_X16Y22 LOGICOUT16 -> SE4B3 , 
  pip INT_X17Y22 EL1E2 -> NE2B2 , 
  pip INT_X18Y15 SR1E0 -> LOGICIN_B44 , 
  pip INT_X18Y16 SS4E3 -> SR1B0 , 
  pip INT_X18Y20 SE4E3 -> SS4B3 , 
  pip INT_X18Y23 LOGICIN_B51 -> LOGICIN_B44 , 
  pip INT_X18Y23 NE2E2 -> LOGICIN_B51 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum4<0>" , 
  outpin "Msub_sum4_cy<3>" AMUX ,
  inpin "Mmult_prod2" B0 ,
  pip CLEXL_X13Y12 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y12 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y12 EE4E2 -> SE2B2 , 
  pip INT_X18Y11 LOGICIN_B21 -> LOGICIN21 , 
  pip INT_X18Y11 SE2E2 -> LOGICIN_B21 , 
  pip INT_X18Y12 LOGICIN_N21 -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum4<10>" , 
  outpin "Msub_sum4_cy<11>" CMUX ,
  inpin "Mmult_prod2" B10 ,
  pip CLEXL_X13Y14 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y14 LOGICOUT19 -> NE2B0 , 
  pip INT_X14Y15 NE2E0 -> EE4B0 , 
  pip INT_X18Y13 SS2E0 -> LOGICIN_B57 , 
  pip INT_X18Y15 EE4E0 -> SS2B0 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum4<11>" , 
  outpin "Msub_sum4_cy<11>" DMUX ,
  inpin "Mmult_prod2" B11 ,
  pip CLEXL_X13Y14 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y14 LOGICOUT22 -> EE4B1 , 
  pip INT_X17Y13 SL1E1 -> ER1B2 , 
  pip INT_X17Y14 EE4E1 -> SL1B1 , 
  pip INT_X18Y13 ER1E2 -> LOGICIN_B55 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum4<12>" , 
  outpin "Msub_sum4_cy<15>" AMUX ,
  inpin "Mmult_prod2" B12 ,
  pip CLEXL_X13Y15 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y15 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y15 EE4E2 -> SE2B2 , 
  pip INT_X18Y13 SL1E2 -> LOGICIN_B1 , 
  pip INT_X18Y14 SE2E2 -> SL1B2 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum4<13>" , 
  outpin "Msub_sum4_cy<15>" BMUX ,
  inpin "Mmult_prod2" B13 ,
  pip CLEXL_X13Y15 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y15 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y15 EE4E3 -> SE2B3 , 
  pip INT_X18Y13 SL1E3 -> LOGICIN_B27 , 
  pip INT_X18Y14 SE2E3 -> SL1B3 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum4<14>" , 
  outpin "Msub_sum4_cy<15>" CMUX ,
  inpin "Mmult_prod2" B14 ,
  pip CLEXL_X13Y15 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y15 LOGICOUT19 -> SE4B0 , 
  pip INT_X15Y13 SE4E0 -> EE2B0 , 
  pip INT_X17Y13 EE2E0 -> EL1B3 , 
  pip INT_X18Y13 EL1E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum4<15>" , 
  outpin "Msub_sum4_cy<15>" DMUX ,
  inpin "Mmult_prod2" B15 ,
  pip CLEXL_X13Y15 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y15 LOGICOUT22 -> NE2B1 , 
  pip INT_X14Y16 NE2E1 -> EE4B1 , 
  pip INT_X18Y13 SR1E2 -> LOGICIN_B39 , 
  pip INT_X18Y14 SS2E1 -> SR1B2 , 
  pip INT_X18Y16 EE4E1 -> SS2B1 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  ;
net "sum4<16>" , 
  outpin "Msub_sum4_cy<19>" AMUX ,
  inpin "Mmult_prod2" B16 ,
  pip CLEXL_X13Y16 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y16 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y16 EE4E2 -> ER1B3 , 
  pip INT_X18Y14 SS2E_N3 -> LOGICIN_B36 , 
  pip INT_X18Y15 SL1E3 -> SS2B3 , 
  pip INT_X18Y16 ER1E3 -> SL1B3 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  ;
net "sum4<17>" , 
  outpin "Msub_sum4_cy<19>" BMUX ,
  inpin "Mmult_prod22" B0 ,
  pip CLEXL_X13Y16 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y16 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y16 EE4E3 -> NE4B3 , 
  pip INT_X18Y20 WR1E0 -> LOGICIN_B42 , 
  pip INT_X19Y18 NE4E3 -> NN2B3 , 
  pip INT_X19Y20 NN2E3 -> WR1B0 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum4<18>" , 
  outpin "Msub_sum4_cy<19>" CMUX ,
  inpin "Mmult_prod22" B1 ,
  pip CLEXL_X13Y16 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y16 LOGICOUT19 -> EE4B0 , 
  pip INT_X17Y16 EE4E0 -> NE2B0 , 
  pip INT_X18Y17 NE2E0 -> NN2B0 , 
  pip INT_X18Y19 NN2E0 -> NR1B0 , 
  pip INT_X18Y20 NR1E0 -> LOGICIN_B38 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum4<19>" , 
  outpin "Msub_sum4_cy<19>" DMUX ,
  inpin "Mmult_prod22" B2 ,
  pip CLEXL_X13Y16 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y16 LOGICOUT22 -> NE2B1 , 
  pip INT_X14Y17 NE2E1 -> EE2B1 , 
  pip INT_X16Y17 EE2E1 -> NN4B1 , 
  pip INT_X16Y21 NN4E1 -> EL1B0 , 
  pip INT_X17Y21 EL1E0 -> SE2B0 , 
  pip INT_X18Y20 SE2E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum4<1>" , 
  outpin "Msub_sum4_cy<3>" BMUX ,
  inpin "Mmult_prod2" B1 ,
  pip CLEXL_X13Y12 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y12 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y12 EE4E3 -> ER1B0 , 
  pip INT_X18Y12 ER1E0 -> LOGICIN_B38 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum4<20>" , 
  outpin "Msub_sum4_cy<23>" AMUX ,
  inpin "Mmult_prod22" B3 ,
  pip CLEXL_X13Y17 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y17 LOGICOUT13 -> NE4B2 , 
  pip INT_X15Y19 NE4E2 -> EE2B2 , 
  pip INT_X17Y19 EE2E2 -> EL1B1 , 
  pip INT_X18Y19 EL1E1 -> NR1B1 , 
  pip INT_X18Y20 NR1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum4<21>" , 
  outpin "Msub_sum4_cy<23>" BMUX ,
  inpin "Mmult_prod22" B4 ,
  pip CLEXL_X13Y17 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y17 LOGICOUT16 -> NE2B3 , 
  pip INT_X14Y18 NE2E3 -> NE4B3 , 
  pip INT_X16Y20 NE4E3 -> EL1B2 , 
  pip INT_X17Y20 EL1E2 -> EL1B1 , 
  pip INT_X18Y20 EL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum4<22>" , 
  outpin "Msub_sum4_cy<23>" CMUX ,
  inpin "Mmult_prod22" B5 ,
  pip CLEXL_X13Y17 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y17 LOGICOUT19 -> NE2B0 , 
  pip INT_X14Y18 NE2E0 -> NE4B0 , 
  pip INT_X16Y20 NE4E0 -> EL1B3 , 
  pip INT_X17Y20 EL1E3 -> EL1B2 , 
  pip INT_X18Y20 EL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum4<23>" , 
  outpin "Msub_sum4_cy<23>" DMUX ,
  inpin "Mmult_prod22" B6 ,
  pip CLEXL_X13Y17 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y17 LOGICOUT22 -> NE2B1 , 
  pip INT_X14Y18 NE2E1 -> NE4B1 , 
  pip INT_X16Y20 NE4E1 -> EL1B0 , 
  pip INT_X17Y20 EL1E0 -> ER1B1 , 
  pip INT_X18Y20 ER1E1 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum4<24>" , 
  outpin "Msub_sum4_cy<27>" AMUX ,
  inpin "Mmult_prod22" B7 ,
  pip CLEXL_X13Y18 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y18 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y18 EE4E2 -> NE4B2 , 
  pip INT_X18Y20 WR1E3 -> LOGICIN_B37 , 
  pip INT_X19Y20 NE4E2 -> WR1B3 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum4<25>" , 
  outpin "Msub_sum4_cy<27>" BMUX ,
  inpin "Mmult_prod22" B8 ,
  pip CLEXL_X13Y18 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y18 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y18 EE4E3 -> NE2B3 , 
  pip INT_X18Y19 NE2E3 -> NR1B3 , 
  pip INT_X18Y20 NR1E3 -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum4<26>" , 
  outpin "Msub_sum4_cy<27>" CMUX ,
  inpin "Mmult_prod22" B9 ,
  pip CLEXL_X13Y18 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y18 LOGICOUT19 -> NE4B0 , 
  pip INT_X15Y20 NE4E0 -> NE2B0 , 
  pip INT_X16Y21 NE2E0 -> EE2B0 , 
  pip INT_X18Y21 EE2E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum4<27>" , 
  outpin "Msub_sum4_cy<27>" DMUX ,
  inpin "Mmult_prod22" B10 ,
  pip CLEXL_X13Y18 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y18 LOGICOUT22 -> NN2B1 , 
  pip INT_X13Y20 NN2E1 -> EE4B1 , 
  pip INT_X17Y20 EE4E1 -> NE2B1 , 
  pip INT_X18Y21 NE2E1 -> LOGICIN_B57 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum4<28>" , 
  outpin "sum4<31>" AMUX ,
  inpin "Mmult_prod22" B11 ,
  pip CLEXL_X13Y19 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y19 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y19 EE4E2 -> NE2B2 , 
  pip INT_X18Y20 NE2E2 -> NR1B2 , 
  pip INT_X18Y21 NR1E2 -> LOGICIN_B55 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum4<29>" , 
  outpin "sum4<31>" BMUX ,
  inpin "Mmult_prod22" B12 ,
  pip CLEXL_X13Y19 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y19 LOGICOUT16 -> NE4B3 , 
  pip INT_X15Y21 NE4E3 -> EE2B3 , 
  pip INT_X17Y21 EE2E3 -> EL1B2 , 
  pip INT_X18Y21 EL1E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum4<2>" , 
  outpin "Msub_sum4_cy<3>" CMUX ,
  inpin "Mmult_prod2" B2 ,
  pip CLEXL_X13Y12 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y12 LOGICOUT19 -> EE4B0 , 
  pip INT_X17Y12 EE4E0 -> SE2B0 , 
  pip INT_X18Y11 SE2E0 -> NR1B0 , 
  pip INT_X18Y12 NR1E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum4<30>" , 
  outpin "sum4<31>" CMUX ,
  inpin "Mmult_prod22" B13 ,
  pip CLEXL_X13Y19 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y19 LOGICOUT19 -> NE4B0 , 
  pip INT_X15Y21 NE4E0 -> EE2B0 , 
  pip INT_X17Y21 EE2E0 -> EL1B3 , 
  pip INT_X18Y21 EL1E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum4<31>" , 
  outpin "sum4<31>" DMUX ,
  inpin "Mmult_prod22" B14 ,
  pip CLEXL_X13Y19 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y19 LOGICOUT22 -> NN2B1 , 
  pip INT_X13Y21 NN2E1 -> EE4B1 , 
  pip INT_X17Y21 EE4E1 -> ER1B2 , 
  pip INT_X18Y21 ER1E2 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y20 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum4<3>" , 
  outpin "Msub_sum4_cy<3>" DMUX ,
  inpin "Mmult_prod2" B3 ,
  pip CLEXL_X13Y12 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y12 LOGICOUT22 -> NE2B1 , 
  pip INT_X14Y13 NE2E1 -> EE4B1 , 
  pip INT_X18Y12 SL1E1 -> LOGICIN_B44 , 
  pip INT_X18Y13 EE4E1 -> SL1B1 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum4<4>" , 
  outpin "Msub_sum4_cy<7>" AMUX ,
  inpin "Mmult_prod2" B4 ,
  pip CLEXL_X13Y13 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y13 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y13 EE4E2 -> SE2B2 , 
  pip INT_X18Y12 LOGICIN_B51 -> LOGICIN_B30 , 
  pip INT_X18Y12 SE2E2 -> LOGICIN_B51 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum4<5>" , 
  outpin "Msub_sum4_cy<7>" BMUX ,
  inpin "Mmult_prod2" B5 ,
  pip CLEXL_X13Y13 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y13 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y13 EE4E3 -> EL1B2 , 
  pip INT_X18Y12 SL1E2 -> LOGICIN_B58 , 
  pip INT_X18Y13 EL1E2 -> SL1B2 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum4<6>" , 
  outpin "Msub_sum4_cy<7>" CMUX ,
  inpin "Mmult_prod2" B6 ,
  pip CLEXL_X13Y13 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y13 LOGICOUT19 -> EE4B0 , 
  pip INT_X17Y12 SL1E0 -> ER1B1 , 
  pip INT_X17Y13 EE4E0 -> SL1B0 , 
  pip INT_X18Y12 ER1E1 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum4<7>" , 
  outpin "Msub_sum4_cy<7>" DMUX ,
  inpin "Mmult_prod2" B7 ,
  pip CLEXL_X13Y13 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y13 LOGICOUT22 -> EE4B1 , 
  pip INT_X17Y13 EE4E1 -> SE2B1 , 
  pip INT_X18Y12 LOGICIN_B13 -> LOGICIN_B37 , 
  pip INT_X18Y12 SE2E1 -> LOGICIN_B13 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum4<8>" , 
  outpin "Msub_sum4_cy<11>" AMUX ,
  inpin "Mmult_prod2" B8 ,
  pip CLEXL_X13Y14 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y14 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y12 SS2E2 -> ER1B3 , 
  pip INT_X17Y14 EE4E2 -> SS2B2 , 
  pip INT_X18Y12 ER1E3 -> LOGICIN_B31 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum4<9>" , 
  outpin "Msub_sum4_cy<11>" BMUX ,
  inpin "Mmult_prod2" B9 ,
  pip CLEXL_X13Y14 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y14 LOGICOUT16 -> EE4B3 , 
  pip INT_X17Y13 SL1E3 -> ER1B0 , 
  pip INT_X17Y14 EE4E3 -> SL1B3 , 
  pip INT_X18Y13 ER1E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y12 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum5<0>" , 
  outpin "Msub_sum5_cy<3>" AMUX ,
  inpin "Mmult_prod3" A0 ,
  inpin "Mmult_prod32" A0 ,
  pip CLEXL_X13Y39 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y39 LOGICOUT13 -> NE2B2 , 
  pip INT_X14Y40 NE2E2 -> NN4B2 , 
  pip INT_X14Y44 NN4E2 -> NN4B2 , 
  pip INT_X14Y48 NN4E2 -> EE4B2 , 
  pip INT_X14Y48 NN4E2 -> NE4B2 , 
  pip INT_X16Y50 NE4E2 -> NN4B2 , 
  pip INT_X16Y54 NN4E2 -> EL1B1 , 
  pip INT_X17Y54 EL1E1 -> ER1B2 , 
  pip INT_X18Y46 SS2E2 -> LOGICIN_B19 , 
  pip INT_X18Y48 EE4E2 -> SS2B2 , 
  pip INT_X18Y54 ER1E2 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum5<10>" , 
  outpin "Msub_sum5_cy<11>" CMUX ,
  inpin "Mmult_prod3" A10 ,
  inpin "Mmult_prod32" A10 ,
  pip CLEXL_X13Y41 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y41 LOGICOUT19 -> NN4B0 , 
  pip INT_X13Y45 NN4E0 -> EE4B0 , 
  pip INT_X13Y45 NN4E0 -> NN4B0 , 
  pip INT_X13Y49 NN4E0 -> NN4B0 , 
  pip INT_X13Y53 NN4E0 -> EE4B0 , 
  pip INT_X17Y45 EE4E0 -> NE2B0 , 
  pip INT_X17Y53 EE4E0 -> NE2B0 , 
  pip INT_X18Y46 NE2E0 -> NL1B3 , 
  pip INT_X18Y47 NL1E3 -> LOGICIN_B26 , 
  pip INT_X18Y54 NE2E0 -> NL1B3 , 
  pip INT_X18Y55 NL1E3 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum5<11>" , 
  outpin "Msub_sum5_cy<11>" DMUX ,
  inpin "Mmult_prod3" A11 ,
  inpin "Mmult_prod32" A11 ,
  pip CLEXL_X13Y41 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y41 LOGICOUT22 -> NN4B1 , 
  pip INT_X13Y45 NN4E1 -> EE4B1 , 
  pip INT_X13Y45 NN4E1 -> NN4B1 , 
  pip INT_X13Y49 NN4E1 -> NN4B1 , 
  pip INT_X13Y53 NN4E1 -> EE4B1 , 
  pip INT_X17Y45 EE4E1 -> NE2B1 , 
  pip INT_X17Y53 EE4E1 -> NE2B1 , 
  pip INT_X18Y46 NE2E1 -> NR1B1 , 
  pip INT_X18Y47 NR1E1 -> LOGICIN_B30 , 
  pip INT_X18Y54 NE2E1 -> NR1B1 , 
  pip INT_X18Y55 NR1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum5<12>" , 
  outpin "Msub_sum5_cy<15>" AMUX ,
  inpin "Mmult_prod3" A12 ,
  inpin "Mmult_prod32" A12 ,
  pip CLEXL_X13Y42 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y42 LOGICOUT13 -> NN4B2 , 
  pip INT_X13Y46 NN4E2 -> EE4B2 , 
  pip INT_X13Y46 NN4E2 -> NN4B2 , 
  pip INT_X13Y50 NN4E2 -> NN4B2 , 
  pip INT_X13Y54 NN4E2 -> EE4B2 , 
  pip INT_X17Y46 EE4E2 -> NE2B2 , 
  pip INT_X17Y54 EE4E2 -> NE2B2 , 
  pip INT_X18Y47 NE2E2 -> LOGICIN_B1 , 
  pip INT_X18Y55 NE2E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum5<13>" , 
  outpin "Msub_sum5_cy<15>" BMUX ,
  inpin "Mmult_prod3" A13 ,
  inpin "Mmult_prod32" A13 ,
  pip CLEXL_X13Y42 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y42 LOGICOUT16 -> NN4B3 , 
  pip INT_X13Y46 NN4E3 -> EE4B3 , 
  pip INT_X13Y46 NN4E3 -> NN4B3 , 
  pip INT_X13Y50 NN4E3 -> NN4B3 , 
  pip INT_X13Y54 NN4E3 -> EE4B3 , 
  pip INT_X17Y46 EE4E3 -> NE2B3 , 
  pip INT_X17Y54 EE4E3 -> NE2B3 , 
  pip INT_X18Y47 NE2E3 -> LOGICIN_B19 , 
  pip INT_X18Y55 NE2E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum5<14>" , 
  outpin "Msub_sum5_cy<15>" CMUX ,
  inpin "Mmult_prod3" A14 ,
  inpin "Mmult_prod32" A14 ,
  pip CLEXL_X13Y42 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y42 LOGICOUT19 -> NN4B0 , 
  pip INT_X13Y46 NN4E0 -> EE4B0 , 
  pip INT_X13Y46 NN4E0 -> NN4B0 , 
  pip INT_X13Y50 NN4E0 -> EE4B0 , 
  pip INT_X17Y46 EE4E0 -> NE2B0 , 
  pip INT_X17Y50 EE4E0 -> NN4B0 , 
  pip INT_X17Y54 NN4E0 -> NL1B3 , 
  pip INT_X17Y55 NL1E3 -> EL1B2 , 
  pip INT_X18Y47 LOGICIN_B6 -> LOGICIN_B29 , 
  pip INT_X18Y47 NE2E0 -> LOGICIN_B6 , 
  pip INT_X18Y55 EL1E2 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum5<15>" , 
  outpin "Msub_sum5_cy<15>" DMUX ,
  inpin "Mmult_prod3" A15 ,
  inpin "Mmult_prod32" A15 ,
  pip CLEXL_X13Y42 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y42 LOGICOUT22 -> NN4B1 , 
  pip INT_X13Y46 NN4E1 -> EE4B1 , 
  pip INT_X13Y46 NN4E1 -> NE4B1 , 
  pip INT_X15Y48 NE4E1 -> NN4B1 , 
  pip INT_X15Y52 NN4E1 -> NE4B1 , 
  pip INT_X17Y46 EE4E1 -> NE2B1 , 
  pip INT_X17Y54 NE4E1 -> NL1B0 , 
  pip INT_X17Y55 NL1E0 -> EL1B3 , 
  pip INT_X18Y47 LOGICIN_B35 -> LOGICIN_B52 , 
  pip INT_X18Y47 NE2E1 -> LOGICIN_B35 , 
  pip INT_X18Y55 EL1E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  ;
net "sum5<16>" , 
  outpin "Msub_sum5_cy<19>" AMUX ,
  inpin "Mmult_prod3" A16 ,
  inpin "Mmult_prod32" A16 ,
  pip CLEXL_X13Y43 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y43 LOGICOUT13 -> NN4B2 , 
  pip INT_X13Y47 NN4E2 -> EE4B2 , 
  pip INT_X13Y47 NN4E2 -> NN4B2 , 
  pip INT_X13Y51 NN4E2 -> NN4B2 , 
  pip INT_X13Y55 NN4E2 -> EE4B2 , 
  pip INT_X17Y47 EE4E2 -> ER1B3 , 
  pip INT_X17Y55 EE4E2 -> ER1B3 , 
  pip INT_X18Y47 ER1E3 -> LOGICIN_B14 , 
  pip INT_X18Y55 ER1E3 -> LOGICIN_B14 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  ;
net "sum5<17>" , 
  outpin "Msub_sum5_cy<19>" BMUX ,
  inpin "Mmult_prod31" A0 ,
  inpin "Mmult_prod33" A0 ,
  pip CLEXL_X13Y43 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y43 LOGICOUT16 -> NE2B3 , 
  pip INT_X14Y44 NE2E3 -> NN4B3 , 
  pip INT_X14Y48 NN4E3 -> NE4B3 , 
  pip INT_X16Y50 NE4E3 -> EE2B3 , 
  pip INT_X16Y50 NE4E3 -> NN4B3 , 
  pip INT_X16Y54 NN4E3 -> NN4B3 , 
  pip INT_X16Y58 NN4E3 -> EE2B3 , 
  pip INT_X18Y50 EE2E3 -> LOGICIN_B19 , 
  pip INT_X18Y58 EE2E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum5<18>" , 
  outpin "Msub_sum5_cy<19>" CMUX ,
  inpin "Mmult_prod31" A1 ,
  inpin "Mmult_prod33" A1 ,
  pip CLEXL_X13Y43 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y43 LOGICOUT19 -> NE4B0 , 
  pip INT_X15Y45 NE4E0 -> NN4B0 , 
  pip INT_X15Y49 NN4E0 -> NN4B0 , 
  pip INT_X15Y49 NN4E0 -> NR1B0 , 
  pip INT_X15Y50 NR1E0 -> EE2B0 , 
  pip INT_X15Y53 NN4E0 -> NN4B0 , 
  pip INT_X15Y57 NN4E0 -> NR1B0 , 
  pip INT_X15Y58 NR1E0 -> EE2B0 , 
  pip INT_X17Y50 EE2E0 -> ER1B1 , 
  pip INT_X17Y58 EE2E0 -> ER1B1 , 
  pip INT_X18Y50 ER1E1 -> LOGICIN_B29 , 
  pip INT_X18Y58 ER1E1 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum5<19>" , 
  outpin "Msub_sum5_cy<19>" DMUX ,
  inpin "Mmult_prod31" A2 ,
  inpin "Mmult_prod33" A2 ,
  pip CLEXL_X13Y43 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y43 LOGICOUT22 -> NN4B1 , 
  pip INT_X13Y47 NN4E1 -> NN2B1 , 
  pip INT_X13Y49 NN2E1 -> EE4B1 , 
  pip INT_X17Y49 EE4E1 -> NE4B1 , 
  pip INT_X17Y49 EE4E1 -> NN4B1 , 
  pip INT_X17Y53 NN4E1 -> NN4B1 , 
  pip INT_X17Y57 NN4E1 -> NL1B0 , 
  pip INT_X17Y58 NL1E0 -> EL1B3 , 
  pip INT_X18Y50 SR1E2 -> LOGICIN_B52 , 
  pip INT_X18Y51 WR1E2 -> SR1B2 , 
  pip INT_X18Y58 EL1E3 -> LOGICIN_B52 , 
  pip INT_X19Y51 NE4E1 -> WR1B2 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum5<1>" , 
  outpin "Msub_sum5_cy<3>" BMUX ,
  inpin "Mmult_prod3" A1 ,
  inpin "Mmult_prod32" A1 ,
  pip CLEXL_X13Y39 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y39 LOGICOUT16 -> EE2B3 , 
  pip INT_X15Y39 EE2E3 -> NN4B3 , 
  pip INT_X15Y43 NN4E3 -> NE4B3 , 
  pip INT_X15Y43 NN4E3 -> NN4B3 , 
  pip INT_X15Y47 NN4E3 -> NE4B3 , 
  pip INT_X17Y45 NE4E3 -> NR1B3 , 
  pip INT_X17Y46 NR1E3 -> EL1B2 , 
  pip INT_X17Y49 NE4E3 -> NN4B3 , 
  pip INT_X17Y53 NN4E3 -> NR1B3 , 
  pip INT_X17Y54 NR1E3 -> EL1B2 , 
  pip INT_X18Y46 EL1E2 -> LOGICIN_B29 , 
  pip INT_X18Y54 EL1E2 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum5<20>" , 
  outpin "Msub_sum5_cy<23>" AMUX ,
  inpin "Mmult_prod31" A3 ,
  inpin "Mmult_prod33" A3 ,
  pip CLEXL_X13Y44 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y44 LOGICOUT13 -> NE4B2 , 
  pip INT_X15Y46 NE4E2 -> NN4B2 , 
  pip INT_X15Y50 NN4E2 -> EE2B2 , 
  pip INT_X15Y50 NN4E2 -> NN4B2 , 
  pip INT_X15Y54 NN4E2 -> NN4B2 , 
  pip INT_X15Y58 NN4E2 -> EE2B2 , 
  pip INT_X17Y50 EE2E2 -> ER1B3 , 
  pip INT_X17Y58 EE2E2 -> ER1B3 , 
  pip INT_X18Y50 ER1E3 -> LOGICIN_B39 , 
  pip INT_X18Y58 ER1E3 -> LOGICIN_B39 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum5<21>" , 
  outpin "Msub_sum5_cy<23>" BMUX ,
  inpin "Mmult_prod31" A4 ,
  inpin "Mmult_prod33" A4 ,
  pip CLEXL_X13Y44 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y44 LOGICOUT16 -> NE2B3 , 
  pip INT_X14Y45 NE2E3 -> EE4B3 , 
  pip INT_X18Y45 EE4E3 -> NN4B3 , 
  pip INT_X18Y49 NN4E3 -> EL1B2 , 
  pip INT_X18Y49 NN4E3 -> NN4B3 , 
  pip INT_X18Y50 WR1E3 -> LOGICIN_B8 , 
  pip INT_X18Y53 NN4E3 -> NN4B3 , 
  pip INT_X18Y57 NN4E3 -> EL1B2 , 
  pip INT_X18Y58 WR1E3 -> LOGICIN_B8 , 
  pip INT_X19Y49 EL1E2 -> NR1B2 , 
  pip INT_X19Y50 NR1E2 -> WR1B3 , 
  pip INT_X19Y57 EL1E2 -> NR1B2 , 
  pip INT_X19Y58 NR1E2 -> WR1B3 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum5<22>" , 
  outpin "Msub_sum5_cy<23>" CMUX ,
  inpin "Mmult_prod31" A5 ,
  inpin "Mmult_prod33" A5 ,
  pip CLEXL_X13Y44 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y44 LOGICOUT19 -> NE2B0 , 
  pip INT_X14Y45 NE2E0 -> NN4B0 , 
  pip INT_X14Y49 NN4E0 -> NE4B0 , 
  pip INT_X16Y51 NE4E0 -> EE2B0 , 
  pip INT_X16Y51 NE4E0 -> NN4B0 , 
  pip INT_X16Y55 NN4E0 -> NN4B0 , 
  pip INT_X16Y59 NN4E0 -> EE2B0 , 
  pip INT_X18Y51 EE2E0 -> LOGICIN_B15 , 
  pip INT_X18Y59 EE2E0 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum5<23>" , 
  outpin "Msub_sum5_cy<23>" DMUX ,
  inpin "Mmult_prod31" A6 ,
  inpin "Mmult_prod33" A6 ,
  pip CLEXL_X13Y44 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y44 LOGICOUT22 -> NE4B1 , 
  pip INT_X15Y46 NE4E1 -> NE4B1 , 
  pip INT_X15Y46 NE4E1 -> NN4B1 , 
  pip INT_X15Y50 NN4E1 -> NN4B1 , 
  pip INT_X15Y54 NN4E1 -> EE2B1 , 
  pip INT_X17Y48 NE4E1 -> NN2B1 , 
  pip INT_X17Y50 NN2E1 -> NR1B1 , 
  pip INT_X17Y51 NR1E1 -> EL1B0 , 
  pip INT_X17Y54 EE2E1 -> NN4B1 , 
  pip INT_X17Y58 NN4E1 -> NR1B1 , 
  pip INT_X17Y59 NR1E1 -> EL1B0 , 
  pip INT_X18Y51 EL1E0 -> LOGICIN_B7 , 
  pip INT_X18Y59 EL1E0 -> LOGICIN_B7 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum5<24>" , 
  outpin "Msub_sum5_cy<27>" AMUX ,
  inpin "Mmult_prod31" A7 ,
  inpin "Mmult_prod33" A7 ,
  pip CLEXL_X13Y45 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y45 LOGICOUT13 -> EE4B2 , 
  pip INT_X17Y45 EE4E2 -> NN4B2 , 
  pip INT_X17Y49 NN4E2 -> NL1B1 , 
  pip INT_X17Y49 NN4E2 -> NN4B2 , 
  pip INT_X17Y50 NL1E1 -> EL1B0 , 
  pip INT_X17Y53 NN4E2 -> NN4B2 , 
  pip INT_X17Y57 NN4E2 -> NL1B1 , 
  pip INT_X17Y58 NL1E1 -> EL1B0 , 
  pip INT_X18Y50 EL1E0 -> NR1B0 , 
  pip INT_X18Y51 NR1E0 -> LOGICIN_B16 , 
  pip INT_X18Y58 EL1E0 -> NR1B0 , 
  pip INT_X18Y59 NR1E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum5<25>" , 
  outpin "Msub_sum5_cy<27>" BMUX ,
  inpin "Mmult_prod31" A8 ,
  inpin "Mmult_prod33" A8 ,
  pip CLEXL_X13Y45 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y45 LOGICOUT16 -> NN4B3 , 
  pip INT_X13Y49 NN4E3 -> EE4B3 , 
  pip INT_X13Y49 NN4E3 -> NN4B3 , 
  pip INT_X13Y53 NN4E3 -> NN4B3 , 
  pip INT_X13Y57 NN4E3 -> NE4B3 , 
  pip INT_X15Y59 NE4E3 -> EE2B3 , 
  pip INT_X17Y49 EE4E3 -> NE2B3 , 
  pip INT_X17Y59 EE2E3 -> ER1B0 , 
  pip INT_X18Y50 NE2E3 -> NL1B2 , 
  pip INT_X18Y51 LOGICIN_B51 -> LOGICIN_B23 , 
  pip INT_X18Y51 NL1E2 -> LOGICIN_B51 , 
  pip INT_X18Y59 ER1E0 -> LOGICIN_B6 , 
  pip INT_X18Y59 LOGICIN_B6 -> LOGICIN_B23 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum5<26>" , 
  outpin "Msub_sum5_cy<27>" CMUX ,
  inpin "Mmult_prod31" A9 ,
  inpin "Mmult_prod33" A9 ,
  pip CLEXL_X13Y45 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y45 LOGICOUT19 -> NE4B0 , 
  pip INT_X15Y47 NE4E0 -> NE4B0 , 
  pip INT_X17Y49 NE4E0 -> NE4B0 , 
  pip INT_X17Y49 NE4E0 -> NN4B0 , 
  pip INT_X17Y53 NN4E0 -> NN4B0 , 
  pip INT_X17Y57 NN4E0 -> NE4B0 , 
  pip INT_X18Y51 WR1E1 -> LOGICIN_B44 , 
  pip INT_X18Y59 WR1E1 -> LOGICIN_B44 , 
  pip INT_X19Y51 NE4E0 -> WR1B1 , 
  pip INT_X19Y59 NE4E0 -> WR1B1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum5<27>" , 
  outpin "Msub_sum5_cy<27>" DMUX ,
  inpin "Mmult_prod31" A10 ,
  inpin "Mmult_prod33" A10 ,
  pip CLEXL_X13Y45 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y45 LOGICOUT22 -> NE4B1 , 
  pip INT_X15Y47 NE4E1 -> NN4B1 , 
  pip INT_X15Y51 NN4E1 -> EE2B1 , 
  pip INT_X15Y51 NN4E1 -> NN4B1 , 
  pip INT_X15Y55 NN4E1 -> NN4B1 , 
  pip INT_X15Y59 NN4E1 -> EE2B1 , 
  pip INT_X17Y51 EE2E1 -> ER1B2 , 
  pip INT_X17Y59 EE2E1 -> ER1B2 , 
  pip INT_X18Y51 ER1E2 -> LOGICIN_B26 , 
  pip INT_X18Y59 ER1E2 -> LOGICIN_B26 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum5<28>" , 
  outpin "sum5<31>" AMUX ,
  inpin "Mmult_prod31" A11 ,
  inpin "Mmult_prod33" A11 ,
  pip CLEXL_X13Y46 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y46 LOGICOUT13 -> NE4B2 , 
  pip INT_X15Y48 NE4E2 -> NE4B2 , 
  pip INT_X17Y50 NE4E2 -> NN4B2 , 
  pip INT_X17Y50 NE4E2 -> NR1B2 , 
  pip INT_X17Y51 NR1E2 -> EL1B1 , 
  pip INT_X17Y54 NN4E2 -> NN4B2 , 
  pip INT_X17Y58 NN4E2 -> NR1B2 , 
  pip INT_X17Y59 NR1E2 -> EL1B1 , 
  pip INT_X18Y51 EL1E1 -> LOGICIN_B30 , 
  pip INT_X18Y59 EL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum5<29>" , 
  outpin "sum5<31>" BMUX ,
  inpin "Mmult_prod31" A12 ,
  inpin "Mmult_prod33" A12 ,
  pip CLEXL_X13Y46 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y46 LOGICOUT16 -> NE4B3 , 
  pip INT_X15Y48 NE4E3 -> NE4B3 , 
  pip INT_X17Y50 NE4E3 -> NN4B3 , 
  pip INT_X17Y50 NE4E3 -> NR1B3 , 
  pip INT_X17Y51 NR1E3 -> EL1B2 , 
  pip INT_X17Y54 NN4E3 -> NN4B3 , 
  pip INT_X17Y58 NN4E3 -> NR1B3 , 
  pip INT_X17Y59 NR1E3 -> EL1B2 , 
  pip INT_X18Y51 EL1E2 -> LOGICIN_B1 , 
  pip INT_X18Y59 EL1E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum5<2>" , 
  outpin "Msub_sum5_cy<3>" CMUX ,
  inpin "Mmult_prod3" A2 ,
  inpin "Mmult_prod32" A2 ,
  pip CLEXL_X13Y39 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y39 LOGICOUT19 -> NN4B0 , 
  pip INT_X13Y43 NN4E0 -> NN4B0 , 
  pip INT_X13Y47 NN4E0 -> EE4B0 , 
  pip INT_X17Y47 EE4E0 -> NN4B0 , 
  pip INT_X17Y47 EE4E0 -> SE2B0 , 
  pip INT_X17Y51 NN4E0 -> EL1B3 , 
  pip INT_X18Y46 LOGICIN_B35 -> LOGICIN_B52 , 
  pip INT_X18Y46 SE2E0 -> LOGICIN_B35 , 
  pip INT_X18Y51 EL1E3 -> NR1B3 , 
  pip INT_X18Y52 NR1E3 -> NN2B3 , 
  pip INT_X18Y54 NN2E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum5<30>" , 
  outpin "sum5<31>" CMUX ,
  inpin "Mmult_prod31" A13 ,
  inpin "Mmult_prod33" A13 ,
  pip CLEXL_X13Y46 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y46 LOGICOUT19 -> NE4B0 , 
  pip INT_X15Y48 NE4E0 -> NE4B0 , 
  pip INT_X17Y50 NE4E0 -> EL1B3 , 
  pip INT_X17Y50 NE4E0 -> NN2B0 , 
  pip INT_X17Y52 NN2E0 -> NN4B0 , 
  pip INT_X17Y56 NN4E0 -> NR1B0 , 
  pip INT_X17Y57 NR1E0 -> NE2B0 , 
  pip INT_X18Y50 EL1E3 -> NR1B3 , 
  pip INT_X18Y51 NR1E3 -> LOGICIN_B19 , 
  pip INT_X18Y58 NE2E0 -> NL1B3 , 
  pip INT_X18Y59 NL1E3 -> LOGICIN_B19 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum5<31>" , 
  outpin "sum5<31>" DMUX ,
  inpin "Mmult_prod31" A14 ,
  inpin "Mmult_prod33" A14 ,
  pip CLEXL_X13Y46 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y46 LOGICOUT22 -> NN4B1 , 
  pip INT_X13Y50 NN4E1 -> EE4B1 , 
  pip INT_X13Y50 NN4E1 -> NN4B1 , 
  pip INT_X13Y54 NN4E1 -> NN4B1 , 
  pip INT_X13Y58 NN4E1 -> EE4B1 , 
  pip INT_X17Y50 EE4E1 -> ER1B2 , 
  pip INT_X17Y58 EE4E1 -> ER1B2 , 
  pip INT_X18Y50 ER1E2 -> NR1B2 , 
  pip INT_X18Y51 NR1E2 -> LOGICIN_B29 , 
  pip INT_X18Y58 ER1E2 -> NR1B2 , 
  pip INT_X18Y59 NR1E2 -> LOGICIN_B29 , 
  pip MACCSITE2_X18Y48 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X18Y56 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum5<3>" , 
  outpin "Msub_sum5_cy<3>" DMUX ,
  inpin "Mmult_prod3" A3 ,
  inpin "Mmult_prod32" A3 ,
  pip CLEXL_X13Y39 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y39 LOGICOUT22 -> NE2B1 , 
  pip INT_X13Y39 LOGICOUT22 -> NE4B1 , 
  pip INT_X14Y40 NE2E1 -> NN4B1 , 
  pip INT_X14Y44 NN4E1 -> NE4B1 , 
  pip INT_X15Y41 NE4E1 -> NE2B1 , 
  pip INT_X16Y42 NE2E1 -> NE4B1 , 
  pip INT_X16Y46 NE4E1 -> NN4B1 , 
  pip INT_X16Y50 NN4E1 -> NN4B1 , 
  pip INT_X16Y54 NN4E1 -> EL1B0 , 
  pip INT_X17Y54 EL1E0 -> EL1B3 , 
  pip INT_X18Y44 NE4E1 -> NN2B1 , 
  pip INT_X18Y46 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y46 NN2E1 -> LOGICIN_B43 , 
  pip INT_X18Y54 EL1E3 -> LOGICIN_B39 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum5<4>" , 
  outpin "Msub_sum5_cy<7>" AMUX ,
  inpin "Mmult_prod3" A4 ,
  inpin "Mmult_prod32" A4 ,
  pip CLEXL_X13Y40 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y40 LOGICOUT13 -> NE4B2 , 
  pip INT_X13Y40 LOGICOUT13 -> NN4B2 , 
  pip INT_X13Y44 NN4E2 -> NN4B2 , 
  pip INT_X13Y48 NN4E2 -> EE4B2 , 
  pip INT_X15Y42 NE4E2 -> NE4B2 , 
  pip INT_X17Y44 NE4E2 -> NE4B2 , 
  pip INT_X17Y48 EE4E2 -> NN4B2 , 
  pip INT_X17Y52 NN4E2 -> NE4B2 , 
  pip INT_X18Y46 WR1E3 -> LOGICIN_B8 , 
  pip INT_X18Y54 WR1E3 -> LOGICIN_B8 , 
  pip INT_X19Y46 NE4E2 -> WR1B3 , 
  pip INT_X19Y54 NE4E2 -> WR1B3 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum5<5>" , 
  outpin "Msub_sum5_cy<7>" BMUX ,
  inpin "Mmult_prod3" A5 ,
  inpin "Mmult_prod32" A5 ,
  pip CLEXL_X13Y40 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y40 LOGICOUT16 -> NE4B3 , 
  pip INT_X15Y42 NE4E3 -> NE4B3 , 
  pip INT_X15Y42 NE4E3 -> NN4B3 , 
  pip INT_X15Y46 NN4E3 -> NN4B3 , 
  pip INT_X15Y50 NN4E3 -> NN4B3 , 
  pip INT_X15Y54 NN4E3 -> EE2B3 , 
  pip INT_X17Y44 NE4E3 -> NN2B3 , 
  pip INT_X17Y46 NN2E3 -> NL1B2 , 
  pip INT_X17Y47 NL1E2 -> EL1B1 , 
  pip INT_X17Y54 EE2E3 -> ER1B0 , 
  pip INT_X18Y47 EL1E1 -> LOGICIN_B15 , 
  pip INT_X18Y54 ER1E0 -> NR1B0 , 
  pip INT_X18Y55 NR1E0 -> LOGICIN_B15 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum5<6>" , 
  outpin "Msub_sum5_cy<7>" CMUX ,
  inpin "Mmult_prod3" A6 ,
  inpin "Mmult_prod32" A6 ,
  pip CLEXL_X13Y40 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X13Y40 LOGICOUT19 -> EE2B0 , 
  pip INT_X13Y40 LOGICOUT19 -> NE2B0 , 
  pip INT_X14Y41 NE2E0 -> NE4B0 , 
  pip INT_X15Y40 EE2E0 -> NN4B0 , 
  pip INT_X15Y44 NN4E0 -> NN4B0 , 
  pip INT_X15Y48 NN4E0 -> NN4B0 , 
  pip INT_X15Y52 NN4E0 -> NE4B0 , 
  pip INT_X16Y43 NE4E0 -> NE4B0 , 
  pip INT_X17Y54 NE4E0 -> NE2B0 , 
  pip INT_X18Y45 NE4E0 -> NN2B0 , 
  pip INT_X18Y47 NN2E0 -> LOGICIN_B7 , 
  pip INT_X18Y55 NE2E0 -> LOGICIN_B7 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum5<7>" , 
  outpin "Msub_sum5_cy<7>" DMUX ,
  inpin "Mmult_prod3" A7 ,
  inpin "Mmult_prod32" A7 ,
  pip CLEXL_X13Y40 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X13Y40 LOGICOUT22 -> EE2B1 , 
  pip INT_X13Y40 LOGICOUT22 -> NE4B1 , 
  pip INT_X15Y40 EE2E1 -> NN4B1 , 
  pip INT_X15Y42 NE4E1 -> NE4B1 , 
  pip INT_X15Y44 NN4E1 -> NN4B1 , 
  pip INT_X15Y48 NN4E1 -> NE4B1 , 
  pip INT_X17Y44 NE4E1 -> NN2B1 , 
  pip INT_X17Y46 NN2E1 -> NR1B1 , 
  pip INT_X17Y47 NR1E1 -> EL1B0 , 
  pip INT_X17Y50 NE4E1 -> NN4B1 , 
  pip INT_X17Y54 NN4E1 -> NR1B1 , 
  pip INT_X17Y55 NR1E1 -> EL1B0 , 
  pip INT_X18Y47 EL1E0 -> LOGICIN_B16 , 
  pip INT_X18Y55 EL1E0 -> LOGICIN_B16 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum5<8>" , 
  outpin "Msub_sum5_cy<11>" AMUX ,
  inpin "Mmult_prod3" A8 ,
  inpin "Mmult_prod32" A8 ,
  pip CLEXL_X13Y41 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X13Y41 LOGICOUT13 -> NE4B2 , 
  pip INT_X13Y41 LOGICOUT13 -> NN4B2 , 
  pip INT_X13Y45 NN4E2 -> NE4B2 , 
  pip INT_X15Y43 NE4E2 -> NE2B2 , 
  pip INT_X15Y47 NE4E2 -> NN2B2 , 
  pip INT_X15Y49 NN2E2 -> NE4B2 , 
  pip INT_X16Y44 NE2E2 -> NE4B2 , 
  pip INT_X17Y51 NE4E2 -> NN4B2 , 
  pip INT_X17Y55 NN4E2 -> EL1B1 , 
  pip INT_X18Y46 NE4E2 -> NL1B1 , 
  pip INT_X18Y47 NL1E1 -> LOGICIN_B23 , 
  pip INT_X18Y55 EL1E1 -> LOGICIN_B23 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum5<9>" , 
  outpin "Msub_sum5_cy<11>" BMUX ,
  inpin "Mmult_prod3" A9 ,
  inpin "Mmult_prod32" A9 ,
  pip CLEXL_X13Y41 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X13Y41 LOGICOUT16 -> NN4B3 , 
  pip INT_X13Y45 NN4E3 -> NE4B3 , 
  pip INT_X13Y45 NN4E3 -> NN2B3 , 
  pip INT_X13Y47 NN2E3 -> EE4B3 , 
  pip INT_X15Y47 NE4E3 -> NN4B3 , 
  pip INT_X15Y51 NN4E3 -> NN4B3 , 
  pip INT_X15Y55 NN4E3 -> EE2B3 , 
  pip INT_X17Y47 EE4E3 -> ER1B0 , 
  pip INT_X17Y55 EE2E3 -> ER1B0 , 
  pip INT_X18Y47 ER1E0 -> LOGICIN_B44 , 
  pip INT_X18Y55 ER1E0 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum6<0>" , 
  outpin "Msub_sum6_cy<3>" AMUX ,
  inpin "Mmult_prod3" B0 ,
  pip CLEXL_X17Y37 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X17Y37 LOGICOUT13 -> NN4B2 , 
  pip INT_X17Y41 NN4E2 -> NN2B2 , 
  pip INT_X17Y43 NN2E2 -> NL1B1 , 
  pip INT_X17Y44 NL1E1 -> EL1B0 , 
  pip INT_X18Y44 EL1E0 -> LOGICIN_B42 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum6<10>" , 
  outpin "Msub_sum6_cy<11>" CMUX ,
  inpin "Mmult_prod3" B10 ,
  pip CLEXL_X17Y39 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X17Y39 LOGICOUT19 -> NN4B0 , 
  pip INT_X17Y43 NN4E0 -> NE4B0 , 
  pip INT_X18Y45 WR1E1 -> LOGICIN_B57 , 
  pip INT_X19Y45 NE4E0 -> WR1B1 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum6<11>" , 
  outpin "Msub_sum6_cy<11>" DMUX ,
  inpin "Mmult_prod3" B11 ,
  pip CLEXL_X17Y39 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X17Y39 LOGICOUT22 -> NN4B1 , 
  pip INT_X17Y43 NN4E1 -> NE2B1 , 
  pip INT_X18Y44 NE2E1 -> NR1B1 , 
  pip INT_X18Y45 GFAN1 -> LOGICIN_B55 , 
  pip INT_X18Y45 NR1E1 -> GFAN1 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum6<12>" , 
  outpin "Msub_sum6_cy<15>" AMUX ,
  inpin "Mmult_prod3" B12 ,
  pip CLEXL_X17Y40 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X17Y40 LOGICOUT13 -> NN4B2 , 
  pip INT_X17Y44 NN4E2 -> NE2B2 , 
  pip INT_X18Y45 NE2E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum6<13>" , 
  outpin "Msub_sum6_cy<15>" BMUX ,
  inpin "Mmult_prod3" B13 ,
  pip CLEXL_X17Y40 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X17Y40 LOGICOUT16 -> NN4B3 , 
  pip INT_X17Y44 NN4E3 -> NE2B3 , 
  pip INT_X18Y45 NE2E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum6<14>" , 
  outpin "Msub_sum6_cy<15>" CMUX ,
  inpin "Mmult_prod3" B14 ,
  pip CLEXL_X17Y40 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X17Y40 LOGICOUT19 -> NN4B0 , 
  pip INT_X17Y44 NN4E0 -> NR1B0 , 
  pip INT_X17Y45 NR1E0 -> EL1B3 , 
  pip INT_X18Y45 EL1E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum6<15>" , 
  outpin "Msub_sum6_cy<15>" DMUX ,
  inpin "Mmult_prod3" B15 ,
  pip CLEXL_X17Y40 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X17Y40 LOGICOUT22 -> NN4B1 , 
  pip INT_X17Y44 NN4E1 -> NE2B1 , 
  pip INT_X18Y45 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X18Y45 NE2E1 -> LOGICIN_B43 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  ;
net "sum6<16>" , 
  outpin "Msub_sum6_cy<19>" AMUX ,
  inpin "Mmult_prod3" B16 ,
  pip CLEXL_X17Y41 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X17Y41 LOGICOUT13 -> NN4B2 , 
  pip INT_X17Y45 NN4E2 -> NL1B1 , 
  pip INT_X17Y46 NL1E1 -> EL1B0 , 
  pip INT_X18Y46 EL1E0 -> LOGICIN_B36 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  ;
net "sum6<17>" , 
  outpin "Msub_sum6_cy<19>" BMUX ,
  inpin "Mmult_prod32" B0 ,
  pip CLEXL_X17Y41 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X17Y41 LOGICOUT16 -> NE4B3 , 
  pip INT_X18Y52 WR1E0 -> LOGICIN_B42 , 
  pip INT_X19Y43 NE4E3 -> NN4B3 , 
  pip INT_X19Y47 NN4E3 -> NN4B3 , 
  pip INT_X19Y51 NN4E3 -> NR1B3 , 
  pip INT_X19Y52 NR1E3 -> WR1B0 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum6<18>" , 
  outpin "Msub_sum6_cy<19>" CMUX ,
  inpin "Mmult_prod32" B1 ,
  pip CLEXL_X17Y41 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X17Y41 LOGICOUT19 -> NN4B0 , 
  pip INT_X17Y45 NN4E0 -> NN4B0 , 
  pip INT_X17Y49 NN4E0 -> NN2B0 , 
  pip INT_X17Y51 NN2E0 -> NE2B0 , 
  pip INT_X18Y52 NE2E0 -> LOGICIN_B38 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum6<19>" , 
  outpin "Msub_sum6_cy<19>" DMUX ,
  inpin "Mmult_prod32" B2 ,
  pip CLEXL_X17Y41 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X17Y41 LOGICOUT22 -> NN4B1 , 
  pip INT_X17Y45 NN4E1 -> NN4B1 , 
  pip INT_X17Y49 NN4E1 -> NE2B1 , 
  pip INT_X18Y50 NE2E1 -> NN2B1 , 
  pip INT_X18Y52 NN2E1 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum6<1>" , 
  outpin "Msub_sum6_cy<3>" BMUX ,
  inpin "Mmult_prod3" B1 ,
  pip CLEXL_X17Y37 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X17Y37 LOGICOUT16 -> NE2B3 , 
  pip INT_X18Y38 NE2E3 -> NN4B3 , 
  pip INT_X18Y42 NN4E3 -> NL1B2 , 
  pip INT_X18Y43 NL1E2 -> NL1B1 , 
  pip INT_X18Y44 NL1E1 -> LOGICIN_B38 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum6<20>" , 
  outpin "Msub_sum6_cy<23>" AMUX ,
  inpin "Mmult_prod32" B3 ,
  pip CLEXL_X17Y42 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X17Y42 LOGICOUT13 -> NN4B2 , 
  pip INT_X17Y46 NN4E2 -> NN4B2 , 
  pip INT_X17Y50 NN4E2 -> NE2B2 , 
  pip INT_X18Y51 NE2E2 -> NL1B1 , 
  pip INT_X18Y52 NL1E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum6<21>" , 
  outpin "Msub_sum6_cy<23>" BMUX ,
  inpin "Mmult_prod32" B4 ,
  pip CLEXL_X17Y42 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X17Y42 LOGICOUT16 -> NN4B3 , 
  pip INT_X17Y46 NN4E3 -> NN4B3 , 
  pip INT_X17Y50 NN4E3 -> NL1B2 , 
  pip INT_X17Y51 NL1E2 -> NR1B2 , 
  pip INT_X17Y52 NR1E2 -> EL1B1 , 
  pip INT_X18Y52 EL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum6<22>" , 
  outpin "Msub_sum6_cy<23>" CMUX ,
  inpin "Mmult_prod32" B5 ,
  pip CLEXL_X17Y42 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X17Y42 LOGICOUT19 -> NE4B0 , 
  pip INT_X18Y52 NW2E2 -> LOGICIN_B58 , 
  pip INT_X19Y44 NE4E0 -> NN4B0 , 
  pip INT_X19Y48 NN4E0 -> NL1B3 , 
  pip INT_X19Y49 NL1E3 -> NL1B2 , 
  pip INT_X19Y50 NL1E2 -> NR1B2 , 
  pip INT_X19Y51 NR1E2 -> NW2B2 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum6<23>" , 
  outpin "Msub_sum6_cy<23>" DMUX ,
  inpin "Mmult_prod32" B6 ,
  pip CLEXL_X17Y42 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X17Y42 LOGICOUT22 -> NE4B1 , 
  pip INT_X18Y52 WR1E2 -> LOGICIN_B29 , 
  pip INT_X19Y44 NE4E1 -> NN4B1 , 
  pip INT_X19Y48 NN4E1 -> NN4B1 , 
  pip INT_X19Y52 NN4E1 -> WR1B2 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum6<24>" , 
  outpin "Msub_sum6_cy<27>" AMUX ,
  inpin "Mmult_prod32" B7 ,
  pip CLEXL_X17Y43 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X17Y43 LOGICOUT13 -> NN4B2 , 
  pip INT_X17Y47 NN4E2 -> NN4B2 , 
  pip INT_X17Y51 NN4E2 -> NE2B2 , 
  pip INT_X18Y52 LOGICIN_B13 -> LOGICIN_B37 , 
  pip INT_X18Y52 NE2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum6<25>" , 
  outpin "Msub_sum6_cy<27>" BMUX ,
  inpin "Mmult_prod32" B8 ,
  pip CLEXL_X17Y43 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X17Y43 LOGICOUT16 -> NN4B3 , 
  pip INT_X17Y47 NN4E3 -> NN4B3 , 
  pip INT_X17Y51 NN4E3 -> NE4B3 , 
  pip INT_X18Y52 WR1E_S0 -> LOGICIN_B31 , 
  pip INT_X19Y53 NE4E3 -> WR1B0 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum6<26>" , 
  outpin "Msub_sum6_cy<27>" CMUX ,
  inpin "Mmult_prod32" B9 ,
  pip CLEXL_X17Y43 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X17Y43 LOGICOUT19 -> NN4B0 , 
  pip INT_X17Y47 NN4E0 -> NE2B0 , 
  pip INT_X18Y48 NE2E0 -> NN4B0 , 
  pip INT_X18Y52 NN4E0 -> NR1B0 , 
  pip INT_X18Y53 NR1E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum6<27>" , 
  outpin "Msub_sum6_cy<27>" DMUX ,
  inpin "Mmult_prod32" B10 ,
  pip CLEXL_X17Y43 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X17Y43 LOGICOUT22 -> NN4B1 , 
  pip INT_X17Y47 NN4E1 -> NN4B1 , 
  pip INT_X17Y51 NN4E1 -> NE2B1 , 
  pip INT_X18Y52 NE2E1 -> NR1B1 , 
  pip INT_X18Y53 NR1E1 -> LOGICIN_B57 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum6<28>" , 
  outpin "sum6<31>" AMUX ,
  inpin "Mmult_prod32" B11 ,
  pip CLEXL_X17Y44 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X16Y49 NW2E2 -> NN4B2 , 
  pip INT_X16Y53 NN4E2 -> EE2B2 , 
  pip INT_X17Y44 LOGICOUT13 -> NN4B2 , 
  pip INT_X17Y48 NN4E2 -> NW2B2 , 
  pip INT_X18Y53 EE2E2 -> LOGICIN_B55 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum6<29>" , 
  outpin "sum6<31>" BMUX ,
  inpin "Mmult_prod32" B12 ,
  pip CLEXL_X17Y44 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X17Y44 LOGICOUT16 -> NN4B3 , 
  pip INT_X17Y48 NN4E3 -> NN4B3 , 
  pip INT_X17Y52 NN4E3 -> NR1B3 , 
  pip INT_X17Y53 NR1E3 -> EL1B2 , 
  pip INT_X18Y53 EL1E2 -> LOGICIN_B1 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum6<2>" , 
  outpin "Msub_sum6_cy<3>" CMUX ,
  inpin "Mmult_prod3" B2 ,
  pip CLEXL_X17Y37 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X17Y37 LOGICOUT19 -> NN4B0 , 
  pip INT_X17Y41 NN4E0 -> NE2B0 , 
  pip INT_X18Y42 NE2E0 -> NR1B0 , 
  pip INT_X18Y43 NR1E0 -> NR1B0 , 
  pip INT_X18Y44 NR1E0 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum6<30>" , 
  outpin "sum6<31>" CMUX ,
  inpin "Mmult_prod32" B13 ,
  pip CLEXL_X17Y44 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X17Y44 LOGICOUT19 -> NN4B0 , 
  pip INT_X17Y48 NN4E0 -> NN4B0 , 
  pip INT_X17Y52 NN4E0 -> EL1B3 , 
  pip INT_X18Y52 EL1E3 -> NR1B3 , 
  pip INT_X18Y53 NR1E3 -> LOGICIN_B27 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum6<31>" , 
  outpin "sum6<31>" DMUX ,
  inpin "Mmult_prod32" B14 ,
  pip CLEXL_X17Y44 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X17Y44 LOGICOUT22 -> NN4B1 , 
  pip INT_X17Y48 NN4E1 -> NN4B1 , 
  pip INT_X17Y52 NN4E1 -> NL1B0 , 
  pip INT_X17Y53 NL1E0 -> EL1B3 , 
  pip INT_X18Y53 EL1E3 -> LOGICIN_B52 , 
  pip MACCSITE2_X18Y52 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum6<3>" , 
  outpin "Msub_sum6_cy<3>" DMUX ,
  inpin "Mmult_prod3" B3 ,
  pip CLEXL_X17Y37 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X17Y37 LOGICOUT22 -> NE2B1 , 
  pip INT_X18Y38 NE2E1 -> NN4B1 , 
  pip INT_X18Y42 NN4E1 -> NN2B1 , 
  pip INT_X18Y44 NN2E1 -> LOGICIN_B44 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum6<4>" , 
  outpin "Msub_sum6_cy<7>" AMUX ,
  inpin "Mmult_prod3" B4 ,
  pip CLEXL_X17Y38 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X17Y38 LOGICOUT13 -> NN4B2 , 
  pip INT_X17Y42 NN4E2 -> NN2B2 , 
  pip INT_X17Y44 NN2E2 -> EL1B1 , 
  pip INT_X18Y44 EL1E1 -> LOGICIN_B30 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum6<5>" , 
  outpin "Msub_sum6_cy<7>" BMUX ,
  inpin "Mmult_prod3" B5 ,
  pip CLEXL_X17Y38 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X17Y38 LOGICOUT16 -> NN4B3 , 
  pip INT_X17Y42 NN4E3 -> NE2B3 , 
  pip INT_X18Y43 NE2E3 -> NL1B2 , 
  pip INT_X18Y44 NL1E2 -> LOGICIN_B58 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum6<6>" , 
  outpin "Msub_sum6_cy<7>" CMUX ,
  inpin "Mmult_prod3" B6 ,
  pip CLEXL_X17Y38 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X17Y38 LOGICOUT19 -> NN4B0 , 
  pip INT_X17Y42 NN4E0 -> NE2B0 , 
  pip INT_X18Y43 NE2E0 -> NL1B3 , 
  pip INT_X18Y44 FAN_B -> LOGICIN_B29 , 
  pip INT_X18Y44 NL1E3 -> FAN_B , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum6<7>" , 
  outpin "Msub_sum6_cy<7>" DMUX ,
  inpin "Mmult_prod3" B7 ,
  pip CLEXL_X17Y38 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X17Y38 LOGICOUT22 -> NN4B1 , 
  pip INT_X17Y42 NN4E1 -> NE2B1 , 
  pip INT_X18Y43 NE2E1 -> NR1B1 , 
  pip INT_X18Y44 GFAN1 -> LOGICIN_B37 , 
  pip INT_X18Y44 NR1E1 -> GFAN1 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum6<8>" , 
  outpin "Msub_sum6_cy<11>" AMUX ,
  inpin "Mmult_prod3" B8 ,
  pip CLEXL_X17Y39 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X17Y39 LOGICOUT13 -> NN4B2 , 
  pip INT_X17Y43 NN4E2 -> NE2B2 , 
  pip INT_X18Y44 LOGICIN_B13 -> LOGICIN_B31 , 
  pip INT_X18Y44 NE2E2 -> LOGICIN_B13 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum6<9>" , 
  outpin "Msub_sum6_cy<11>" BMUX ,
  inpin "Mmult_prod3" B9 ,
  pip CLEXL_X17Y39 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X17Y39 LOGICOUT16 -> NN4B3 , 
  pip INT_X17Y43 NN4E3 -> NE2B3 , 
  pip INT_X18Y44 LOGICIN_B52 -> LOGICIN52 , 
  pip INT_X18Y44 NE2E3 -> LOGICIN_B52 , 
  pip INT_X18Y45 LOGICIN_N52 -> LOGICIN_B34 , 
  pip MACCSITE2_X18Y44 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum7<0>" , 
  outpin "Msub_sum7_cy<3>" AMUX ,
  inpin "Mmult_prod4" A0 ,
  inpin "Mmult_prod42" A0 ,
  pip CLEXM_X8Y20 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X6Y14 SS2E2 -> LOGICIN_B19 , 
  pip INT_X6Y16 SS2E2 -> SS2B2 , 
  pip INT_X6Y18 SW4E2 -> SS2B2 , 
  pip INT_X6Y22 NW2E3 -> LOGICIN_B19 , 
  pip INT_X7Y21 WR1E3 -> NW2B3 , 
  pip INT_X8Y20 LOGICOUT13 -> NR1B2 , 
  pip INT_X8Y20 LOGICOUT13 -> SW4B2 , 
  pip INT_X8Y21 NR1E2 -> WR1B3 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum7<10>" , 
  outpin "Msub_sum7_cy<11>" CMUX ,
  inpin "Mmult_prod4" A10 ,
  inpin "Mmult_prod42" A10 ,
  pip CLEXM_X8Y22 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X6Y15 LOGICIN_B35 -> LOGICIN_B26 , 
  pip INT_X6Y15 SL1E0 -> LOGICIN_B35 , 
  pip INT_X6Y16 SS4E0 -> SL1B0 , 
  pip INT_X6Y20 SW4E0 -> SS4B0 , 
  pip INT_X6Y22 WL1E_N3 -> NL1B3 , 
  pip INT_X6Y23 NL1E3 -> LOGICIN_B26 , 
  pip INT_X7Y21 SW2E0 -> WL1B3 , 
  pip INT_X8Y22 LOGICOUT19 -> SW2B0 , 
  pip INT_X8Y22 LOGICOUT19 -> SW4B0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum7<11>" , 
  outpin "Msub_sum7_cy<11>" DMUX ,
  inpin "Mmult_prod4" A11 ,
  inpin "Mmult_prod42" A11 ,
  pip CLEXM_X8Y22 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X6Y15 SL1E1 -> LOGICIN_B30 , 
  pip INT_X6Y16 SS4E1 -> SL1B1 , 
  pip INT_X6Y20 SW4E1 -> SS4B1 , 
  pip INT_X6Y23 NW2E1 -> LOGICIN_B30 , 
  pip INT_X7Y22 WL1E0 -> NW2B1 , 
  pip INT_X8Y22 LOGICOUT22 -> SW4B1 , 
  pip INT_X8Y22 LOGICOUT22 -> WL1B0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum7<12>" , 
  outpin "Msub_sum7_cy<15>" AMUX ,
  inpin "Mmult_prod4" A12 ,
  inpin "Mmult_prod42" A12 ,
  pip CLEXM_X8Y23 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X6Y15 SS2E2 -> LOGICIN_B1 , 
  pip INT_X6Y17 SS4E2 -> SS2B2 , 
  pip INT_X6Y21 SW4E2 -> SS4B2 , 
  pip INT_X6Y23 WW2E2 -> LOGICIN_B1 , 
  pip INT_X8Y23 LOGICOUT13 -> SW4B2 , 
  pip INT_X8Y23 LOGICOUT13 -> WW2B2 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum7<13>" , 
  outpin "Msub_sum7_cy<15>" BMUX ,
  inpin "Mmult_prod4" A13 ,
  inpin "Mmult_prod42" A13 ,
  pip CLEXM_X8Y23 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X6Y15 SW2E2 -> LOGICIN_B19 , 
  pip INT_X6Y23 SW2E2 -> LOGICIN_B19 , 
  pip INT_X7Y16 SS4E2 -> SW2B2 , 
  pip INT_X7Y20 SS4E2 -> SS4B2 , 
  pip INT_X7Y24 NW2E3 -> SS4B2 , 
  pip INT_X7Y24 NW2E3 -> SW2B2 , 
  pip INT_X8Y23 LOGICOUT16 -> NW2B3 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum7<14>" , 
  outpin "Msub_sum7_cy<15>" CMUX ,
  inpin "Mmult_prod4" A14 ,
  inpin "Mmult_prod42" A14 ,
  pip CLEXM_X8Y23 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X6Y15 SR1E1 -> LOGICIN_B29 , 
  pip INT_X6Y16 SL1E0 -> SR1B1 , 
  pip INT_X6Y17 SW4E0 -> SL1B0 , 
  pip INT_X6Y23 WR1E2 -> LOGICIN_B29 , 
  pip INT_X7Y23 WR1E1 -> WR1B2 , 
  pip INT_X8Y19 SS4E0 -> SW4B0 , 
  pip INT_X8Y23 LOGICOUT19 -> SS4B0 , 
  pip INT_X8Y23 LOGICOUT19 -> WR1B1 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum7<15>" , 
  outpin "Msub_sum7_cy<15>" DMUX ,
  inpin "Mmult_prod4" A15 ,
  inpin "Mmult_prod42" A15 ,
  pip CLEXM_X8Y23 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X6Y15 SR1E2 -> LOGICIN_B52 , 
  pip INT_X6Y16 SL1E1 -> SR1B2 , 
  pip INT_X6Y17 SW4E1 -> SL1B1 , 
  pip INT_X6Y23 WR1E3 -> LOGICIN_B52 , 
  pip INT_X7Y23 WR1E2 -> WR1B3 , 
  pip INT_X8Y19 SS4E1 -> SW4B1 , 
  pip INT_X8Y23 LOGICOUT22 -> SS4B1 , 
  pip INT_X8Y23 LOGICOUT22 -> WR1B2 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  ;
net "sum7<16>" , 
  outpin "Msub_sum7_cy<19>" AMUX ,
  inpin "Mmult_prod4" A16 ,
  inpin "Mmult_prod42" A16 ,
  pip CLEXM_X8Y24 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X6Y15 SR1E3 -> LOGICIN_B14 , 
  pip INT_X6Y16 SS4E2 -> SR1B3 , 
  pip INT_X6Y20 SS4E2 -> SS4B2 , 
  pip INT_X6Y23 SR1E3 -> LOGICIN_B14 , 
  pip INT_X6Y24 WW2E2 -> SR1B3 , 
  pip INT_X6Y24 WW2E2 -> SS4B2 , 
  pip INT_X8Y24 LOGICOUT13 -> WW2B2 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  ;
net "sum7<17>" , 
  outpin "Msub_sum7_cy<19>" BMUX ,
  inpin "Mmult_prod41" A0 ,
  inpin "Mmult_prod43" A0 ,
  pip CLEXM_X8Y24 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X6Y18 SL1E3 -> LOGICIN_B19 , 
  pip INT_X6Y19 SL1E3 -> SL1B3 , 
  pip INT_X6Y20 SS4E3 -> SL1B3 , 
  pip INT_X6Y24 WW2E3 -> SS4B3 , 
  pip INT_X6Y25 WW2E_N3 -> NL1B3 , 
  pip INT_X6Y26 NL1E3 -> LOGICIN_B19 , 
  pip INT_X8Y24 LOGICOUT16 -> WW2B3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum7<18>" , 
  outpin "Msub_sum7_cy<19>" CMUX ,
  inpin "Mmult_prod41" A1 ,
  inpin "Mmult_prod43" A1 ,
  pip CLEXM_X8Y24 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X6Y18 SR1E1 -> LOGICIN_B29 , 
  pip INT_X6Y19 SS2E0 -> SR1B1 , 
  pip INT_X6Y21 SL1E0 -> SS2B0 , 
  pip INT_X6Y22 SW4E0 -> SL1B0 , 
  pip INT_X6Y26 LOGICIN_B6 -> LOGICIN_B29 , 
  pip INT_X6Y26 NW2E0 -> LOGICIN_B6 , 
  pip INT_X7Y25 NW2E0 -> NW2B0 , 
  pip INT_X8Y24 LOGICOUT19 -> NW2B0 , 
  pip INT_X8Y24 LOGICOUT19 -> SW4B0 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum7<19>" , 
  outpin "Msub_sum7_cy<19>" DMUX ,
  inpin "Mmult_prod41" A2 ,
  inpin "Mmult_prod43" A2 ,
  pip CLEXM_X8Y24 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X6Y18 WW2E2 -> LOGICIN_B52 , 
  pip INT_X6Y26 LOGICIN_B35 -> LOGICIN_B52 , 
  pip INT_X6Y26 NW2E1 -> LOGICIN_B35 , 
  pip INT_X7Y25 NW2E1 -> NW2B1 , 
  pip INT_X8Y18 SL1E2 -> WW2B2 , 
  pip INT_X8Y19 SR1E2 -> SL1B2 , 
  pip INT_X8Y20 SS4E1 -> SR1B2 , 
  pip INT_X8Y24 LOGICOUT22 -> NW2B1 , 
  pip INT_X8Y24 LOGICOUT22 -> SS4B1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum7<1>" , 
  outpin "Msub_sum7_cy<3>" BMUX ,
  inpin "Mmult_prod4" A1 ,
  inpin "Mmult_prod42" A1 ,
  pip CLEXM_X8Y20 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X6Y14 SR1E1 -> LOGICIN_B29 , 
  pip INT_X6Y15 WW2E0 -> SR1B1 , 
  pip INT_X6Y22 LOGICIN_B6 -> LOGICIN_B29 , 
  pip INT_X6Y22 NW4E3 -> SR1B3 , 
  pip INT_X6Y22 SR1E_N3 -> LOGICIN_B6 , 
  pip INT_X8Y15 SR1E0 -> WW2B0 , 
  pip INT_X8Y16 SS4E3 -> SR1B0 , 
  pip INT_X8Y20 LOGICOUT16 -> NW4B3 , 
  pip INT_X8Y20 LOGICOUT16 -> SS4B3 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum7<20>" , 
  outpin "Msub_sum7_cy<23>" AMUX ,
  inpin "Mmult_prod41" A3 ,
  inpin "Mmult_prod43" A3 ,
  pip CLEXM_X8Y25 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X5Y18 SW2E2 -> ER1B3 , 
  pip INT_X6Y18 ER1E3 -> LOGICIN_B39 , 
  pip INT_X6Y19 SS4E2 -> SW2B2 , 
  pip INT_X6Y23 SW4E2 -> SS4B2 , 
  pip INT_X6Y26 WR1E3 -> LOGICIN_B39 , 
  pip INT_X7Y26 NW2E2 -> WR1B3 , 
  pip INT_X8Y25 LOGICOUT13 -> NW2B2 , 
  pip INT_X8Y25 LOGICOUT13 -> SW4B2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum7<21>" , 
  outpin "Msub_sum7_cy<23>" BMUX ,
  inpin "Mmult_prod41" A4 ,
  inpin "Mmult_prod43" A4 ,
  pip CLEXM_X8Y25 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X6Y18 WL1E2 -> LOGICIN_B8 , 
  pip INT_X6Y26 WL1E2 -> LOGICIN_B8 , 
  pip INT_X7Y18 SS2E3 -> WL1B2 , 
  pip INT_X7Y20 SW2E3 -> SS2B3 , 
  pip INT_X7Y26 WR1E_S0 -> WL1B2 , 
  pip INT_X8Y21 SS4E3 -> SW2B3 , 
  pip INT_X8Y25 LOGICOUT16 -> NN2B3 , 
  pip INT_X8Y25 LOGICOUT16 -> SS4B3 , 
  pip INT_X8Y27 NN2E3 -> WR1B0 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum7<22>" , 
  outpin "Msub_sum7_cy<23>" CMUX ,
  inpin "Mmult_prod41" A5 ,
  inpin "Mmult_prod43" A5 ,
  pip CLEXM_X8Y25 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X6Y19 WW2E0 -> LOGICIN_B15 , 
  pip INT_X6Y27 NW2E1 -> LOGICIN_B15 , 
  pip INT_X7Y26 WR1E1 -> NW2B1 , 
  pip INT_X8Y19 SS2E0 -> WW2B0 , 
  pip INT_X8Y21 SS4E0 -> SS2B0 , 
  pip INT_X8Y25 LOGICOUT19 -> NR1B0 , 
  pip INT_X8Y25 LOGICOUT19 -> SS4B0 , 
  pip INT_X8Y26 NR1E0 -> WR1B1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum7<23>" , 
  outpin "Msub_sum7_cy<23>" DMUX ,
  inpin "Mmult_prod41" A6 ,
  inpin "Mmult_prod43" A6 ,
  pip CLEXM_X8Y25 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X6Y19 SL1E0 -> LOGICIN_B7 , 
  pip INT_X6Y20 SW2E0 -> SL1B0 , 
  pip INT_X6Y27 SR1E_N3 -> LOGICIN_B7 , 
  pip INT_X6Y27 WR1E3 -> SR1B3 , 
  pip INT_X7Y21 WL1E0 -> SW2B0 , 
  pip INT_X7Y27 WR1E2 -> WR1B3 , 
  pip INT_X8Y21 SS4E1 -> WL1B0 , 
  pip INT_X8Y25 LOGICOUT22 -> NN2B1 , 
  pip INT_X8Y25 LOGICOUT22 -> SS4B1 , 
  pip INT_X8Y27 NN2E1 -> WR1B2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum7<24>" , 
  outpin "Msub_sum7_cy<27>" AMUX ,
  inpin "Mmult_prod41" A7 ,
  inpin "Mmult_prod43" A7 ,
  pip CLEXM_X8Y26 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X6Y19 WR1E0 -> LOGICIN_B16 , 
  pip INT_X6Y26 WL1E0 -> NL1B0 , 
  pip INT_X6Y27 NL1E0 -> LOGICIN_B16 , 
  pip INT_X7Y19 WW2E2 -> WR1B0 , 
  pip INT_X7Y26 WL1E1 -> WL1B0 , 
  pip INT_X8Y26 LOGICOUT13 -> SE2B2 , 
  pip INT_X8Y26 LOGICOUT13 -> WL1B1 , 
  pip INT_X9Y19 SS4E2 -> WW2B2 , 
  pip INT_X9Y23 SS2E2 -> SS4B2 , 
  pip INT_X9Y25 SE2E2 -> SS2B2 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum7<25>" , 
  outpin "Msub_sum7_cy<27>" BMUX ,
  inpin "Mmult_prod41" A8 ,
  inpin "Mmult_prod43" A8 ,
  pip CLEXM_X8Y26 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X6Y19 LOGICIN_B6 -> LOGICIN_B23 , 
  pip INT_X6Y19 WW2E_N3 -> LOGICIN_B6 , 
  pip INT_X6Y27 WL1E1 -> LOGICIN_B23 , 
  pip INT_X7Y27 NW2E3 -> WL1B1 , 
  pip INT_X8Y18 SS4E3 -> WW2B3 , 
  pip INT_X8Y22 SS4E3 -> SS4B3 , 
  pip INT_X8Y26 LOGICOUT16 -> NW2B3 , 
  pip INT_X8Y26 LOGICOUT16 -> SS4B3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum7<26>" , 
  outpin "Msub_sum7_cy<27>" CMUX ,
  inpin "Mmult_prod41" A9 ,
  inpin "Mmult_prod43" A9 ,
  pip CLEXM_X8Y26 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X6Y19 GFAN0 -> LOGICIN_B44 , 
  pip INT_X6Y19 SR1E1 -> GFAN0 , 
  pip INT_X6Y20 SS4E0 -> SR1B1 , 
  pip INT_X6Y24 SW4E0 -> SS4B0 , 
  pip INT_X6Y27 WR1E1 -> LOGICIN_B44 , 
  pip INT_X7Y27 NW2E0 -> WR1B1 , 
  pip INT_X8Y26 LOGICOUT19 -> NW2B0 , 
  pip INT_X8Y26 LOGICOUT19 -> SW4B0 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum7<27>" , 
  outpin "Msub_sum7_cy<27>" DMUX ,
  inpin "Mmult_prod41" A10 ,
  inpin "Mmult_prod43" A10 ,
  pip CLEXM_X8Y26 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X6Y19 LOGICIN_B13 -> LOGICIN_B26 , 
  pip INT_X6Y19 SL1E1 -> LOGICIN_B13 , 
  pip INT_X6Y20 SS4E1 -> SL1B1 , 
  pip INT_X6Y24 SW4E1 -> SS4B1 , 
  pip INT_X6Y27 WR1E2 -> LOGICIN_B26 , 
  pip INT_X7Y27 NW2E1 -> WR1B2 , 
  pip INT_X8Y26 LOGICOUT22 -> NW2B1 , 
  pip INT_X8Y26 LOGICOUT22 -> SW4B1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum7<28>" , 
  outpin "sum7<31>" AMUX ,
  inpin "Mmult_prod41" A11 ,
  inpin "Mmult_prod43" A11 ,
  pip CLEXM_X8Y27 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X6Y19 SR1E0 -> LOGICIN_B30 , 
  pip INT_X6Y20 SR1E3 -> SR1B0 , 
  pip INT_X6Y21 SS4E2 -> SR1B3 , 
  pip INT_X6Y25 SW4E2 -> SS4B2 , 
  pip INT_X6Y27 WL1E0 -> LOGICIN_B30 , 
  pip INT_X7Y27 WL1E1 -> WL1B0 , 
  pip INT_X8Y27 LOGICOUT13 -> SW4B2 , 
  pip INT_X8Y27 LOGICOUT13 -> WL1B1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum7<29>" , 
  outpin "sum7<31>" BMUX ,
  inpin "Mmult_prod41" A12 ,
  inpin "Mmult_prod43" A12 ,
  pip CLEXM_X8Y27 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X6Y19 LOGICIN_B61 -> LOGICIN_B1 , 
  pip INT_X6Y19 WW2E3 -> LOGICIN_B61 , 
  pip INT_X6Y27 SW2E2 -> LOGICIN_B1 , 
  pip INT_X7Y28 NW2E3 -> SW2B2 , 
  pip INT_X8Y19 SS4E3 -> WW2B3 , 
  pip INT_X8Y23 SS4E3 -> SS4B3 , 
  pip INT_X8Y27 LOGICOUT16 -> NW2B3 , 
  pip INT_X8Y27 LOGICOUT16 -> SS4B3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum7<2>" , 
  outpin "Msub_sum7_cy<3>" CMUX ,
  inpin "Mmult_prod4" A2 ,
  inpin "Mmult_prod42" A2 ,
  pip CLEXM_X8Y20 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X6Y14 WW2E2 -> LOGICIN_B52 , 
  pip INT_X6Y22 WL1E2 -> LOGICIN_B52 , 
  pip INT_X7Y22 NW2E_S0 -> WL1B2 , 
  pip INT_X8Y14 SR1E2 -> WW2B2 , 
  pip INT_X8Y15 SR1E1 -> SR1B2 , 
  pip INT_X8Y16 SS4E0 -> SR1B1 , 
  pip INT_X8Y20 LOGICOUT19 -> NN2B0 , 
  pip INT_X8Y20 LOGICOUT19 -> SS4B0 , 
  pip INT_X8Y22 NN2E0 -> NW2B0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum7<30>" , 
  outpin "sum7<31>" CMUX ,
  inpin "Mmult_prod41" A13 ,
  inpin "Mmult_prod43" A13 ,
  pip CLEXM_X8Y27 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X6Y19 SR1E2 -> LOGICIN_B19 , 
  pip INT_X6Y20 SR1E1 -> SR1B2 , 
  pip INT_X6Y21 SW4E0 -> SR1B1 , 
  pip INT_X6Y27 WL1E2 -> LOGICIN_B19 , 
  pip INT_X7Y27 WL1E3 -> WL1B2 , 
  pip INT_X8Y23 SS4E0 -> SW4B0 , 
  pip INT_X8Y27 LOGICOUT19 -> SS4B0 , 
  pip INT_X8Y27 LOGICOUT19 -> WL1B3 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum7<31>" , 
  outpin "sum7<31>" DMUX ,
  inpin "Mmult_prod41" A14 ,
  inpin "Mmult_prod43" A14 ,
  pip CLEXM_X8Y27 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X6Y19 SS2E1 -> LOGICIN_B29 , 
  pip INT_X6Y21 SS4E1 -> SS2B1 , 
  pip INT_X6Y25 SW4E1 -> SS4B1 , 
  pip INT_X6Y27 WW2E1 -> LOGICIN_B29 , 
  pip INT_X8Y27 LOGICOUT22 -> SW4B1 , 
  pip INT_X8Y27 LOGICOUT22 -> WW2B1 , 
  pip MACCSITE2_X6Y16 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y24 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum7<3>" , 
  outpin "Msub_sum7_cy<3>" DMUX ,
  inpin "Mmult_prod4" A3 ,
  inpin "Mmult_prod42" A3 ,
  pip CLEXM_X8Y20 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X6Y14 WL1E3 -> LOGICIN_B39 , 
  pip INT_X6Y21 WL1E_N3 -> NL1B3 , 
  pip INT_X6Y22 NL1E3 -> LOGICIN_B39 , 
  pip INT_X7Y14 WL1E0 -> WL1B3 , 
  pip INT_X7Y20 WL1E0 -> WL1B3 , 
  pip INT_X8Y14 SS4E1 -> WL1B0 , 
  pip INT_X8Y18 SS2E1 -> SS4B1 , 
  pip INT_X8Y20 LOGICOUT22 -> SS2B1 , 
  pip INT_X8Y20 LOGICOUT22 -> WL1B0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum7<4>" , 
  outpin "Msub_sum7_cy<7>" AMUX ,
  inpin "Mmult_prod4" A4 ,
  inpin "Mmult_prod42" A4 ,
  pip CLEXM_X8Y21 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X6Y14 SR1E2 -> LOGICIN_B8 , 
  pip INT_X6Y15 SS2E1 -> SR1B2 , 
  pip INT_X6Y17 SS4E1 -> SS2B1 , 
  pip INT_X6Y21 SW2E1 -> SS4B1 , 
  pip INT_X6Y22 WR1E3 -> LOGICIN_B8 , 
  pip INT_X7Y22 NW2E2 -> SW2B1 , 
  pip INT_X7Y22 NW2E2 -> WR1B3 , 
  pip INT_X8Y21 LOGICOUT13 -> NW2B2 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum7<5>" , 
  outpin "Msub_sum7_cy<7>" BMUX ,
  inpin "Mmult_prod4" A5 ,
  inpin "Mmult_prod42" A5 ,
  pip CLEXM_X8Y21 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X6Y15 SR1E0 -> LOGICIN_B15 , 
  pip INT_X6Y16 SL1E3 -> SR1B0 , 
  pip INT_X6Y17 SW4E3 -> SL1B3 , 
  pip INT_X6Y23 WR1E1 -> LOGICIN_B15 , 
  pip INT_X7Y23 WR1E0 -> WR1B1 , 
  pip INT_X8Y19 SS2E3 -> SW4B3 , 
  pip INT_X8Y21 LOGICOUT16 -> NN2B3 , 
  pip INT_X8Y21 LOGICOUT16 -> SS2B3 , 
  pip INT_X8Y23 NN2E3 -> WR1B0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum7<6>" , 
  outpin "Msub_sum7_cy<7>" CMUX ,
  inpin "Mmult_prod4" A6 ,
  inpin "Mmult_prod42" A6 ,
  pip CLEXM_X8Y21 M_CMUX -> CLEXM_LOGICOUT19 , 
  pip INT_X6Y15 SS2E_N3 -> LOGICIN_B7 , 
  pip INT_X6Y16 SW2E3 -> SS2B3 , 
  pip INT_X6Y23 NW2E0 -> LOGICIN_B7 , 
  pip INT_X7Y17 SS4E3 -> SW2B3 , 
  pip INT_X7Y21 NW2E_S0 -> SS4B3 , 
  pip INT_X7Y22 NW2E0 -> NW2B0 , 
  pip INT_X8Y21 LOGICOUT19 -> NW2B0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum7<7>" , 
  outpin "Msub_sum7_cy<7>" DMUX ,
  inpin "Mmult_prod4" A7 ,
  inpin "Mmult_prod42" A7 ,
  pip CLEXM_X8Y21 M_DMUX -> CLEXM_LOGICOUT22 , 
  pip INT_X5Y16 SS4E0 -> SE2B0 , 
  pip INT_X5Y20 SW4E0 -> SS4B0 , 
  pip INT_X6Y15 SE2E0 -> LOGICIN_B16 , 
  pip INT_X6Y23 WL1E_N3 -> LOGICIN_B16 , 
  pip INT_X7Y22 NW2E1 -> SW4B0 , 
  pip INT_X7Y22 NW2E1 -> WL1B3 , 
  pip INT_X8Y21 LOGICOUT22 -> NW2B1 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum7<8>" , 
  outpin "Msub_sum7_cy<11>" AMUX ,
  inpin "Mmult_prod4" A8 ,
  inpin "Mmult_prod42" A8 ,
  pip CLEXM_X8Y22 M_AMUX -> CLEXM_LOGICOUT13 , 
  pip INT_X6Y15 WL1E1 -> LOGICIN_B23 , 
  pip INT_X6Y23 WL1E1 -> LOGICIN_B23 , 
  pip INT_X7Y15 SW2E2 -> WL1B1 , 
  pip INT_X7Y23 WR1E3 -> WL1B1 , 
  pip INT_X8Y16 SS4E2 -> SW2B2 , 
  pip INT_X8Y20 SS2E2 -> SS4B2 , 
  pip INT_X8Y22 LOGICOUT13 -> NR1B2 , 
  pip INT_X8Y22 LOGICOUT13 -> SS2B2 , 
  pip INT_X8Y23 NR1E2 -> WR1B3 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum7<9>" , 
  outpin "Msub_sum7_cy<11>" BMUX ,
  inpin "Mmult_prod4" A9 ,
  inpin "Mmult_prod42" A9 ,
  pip CLEXM_X8Y22 M_BMUX -> CLEXM_LOGICOUT16 , 
  pip INT_X6Y15 SS2E0 -> LOGICIN_B44 , 
  pip INT_X6Y17 SR1E0 -> SS2B0 , 
  pip INT_X6Y18 SS4E3 -> SR1B0 , 
  pip INT_X6Y22 WW2E3 -> SS4B3 , 
  pip INT_X6Y23 LOGICIN_B6 -> LOGICIN_B44 , 
  pip INT_X6Y23 WW2E_N3 -> LOGICIN_B6 , 
  pip INT_X8Y22 LOGICOUT16 -> WW2B3 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum8<0>" , 
  outpin "Msub_sum8_cy<3>" AMUX ,
  inpin "Mmult_prod4" B0 ,
  pip CLEXL_X7Y19 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X5Y12 SR1E3 -> ER1B0 , 
  pip INT_X5Y13 SS4E2 -> SR1B3 , 
  pip INT_X5Y17 SW4E2 -> SS4B2 , 
  pip INT_X6Y12 ER1E0 -> LOGICIN_B42 , 
  pip INT_X7Y19 LOGICOUT13 -> SW4B2 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum8<10>" , 
  outpin "Msub_sum8_cy<11>" CMUX ,
  inpin "Mmult_prod4" B10 ,
  pip CLEXL_X7Y21 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_BRAM_BRK_X3Y16 SS4E3 -> SE4B3 , 
  pip INT_BRAM_X3Y20 WW4E_S0 -> SS4B3 , 
  pip INT_X5Y14 SE4E3 -> SE2B3 , 
  pip INT_X6Y13 FAN_B -> LOGICIN_B57 , 
  pip INT_X6Y13 SE2E3 -> FAN_B , 
  pip INT_X7Y21 LOGICOUT19 -> WW4B0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum8<11>" , 
  outpin "Msub_sum8_cy<11>" DMUX ,
  inpin "Mmult_prod4" B11 ,
  pip CLEXL_X7Y21 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y13 SR1E2 -> LOGICIN_B55 , 
  pip INT_X6Y14 SW2E1 -> SR1B2 , 
  pip INT_X7Y15 SS4E1 -> SW2B1 , 
  pip INT_X7Y19 SS2E1 -> SS4B1 , 
  pip INT_X7Y21 LOGICOUT22 -> SS2B1 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum8<12>" , 
  outpin "Msub_sum8_cy<15>" AMUX ,
  inpin "Mmult_prod4" B12 ,
  pip CLEXL_X7Y22 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y13 SW2E2 -> LOGICIN_B1 , 
  pip INT_X7Y14 SS4E2 -> SW2B2 , 
  pip INT_X7Y18 SS4E2 -> SS4B2 , 
  pip INT_X7Y22 LOGICOUT13 -> SS4B2 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum8<13>" , 
  outpin "Msub_sum8_cy<15>" BMUX ,
  inpin "Mmult_prod4" B13 ,
  pip CLEXL_X7Y22 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y13 WL1E3 -> LOGICIN_B27 , 
  pip INT_X7Y13 SR1E0 -> WL1B3 , 
  pip INT_X7Y14 SS4E3 -> SR1B0 , 
  pip INT_X7Y18 SS4E3 -> SS4B3 , 
  pip INT_X7Y22 LOGICOUT16 -> SS4B3 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum8<14>" , 
  outpin "Msub_sum8_cy<15>" CMUX ,
  inpin "Mmult_prod4" B14 ,
  pip CLEXL_X7Y22 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y13 LOGICIN_B35 -> LOGICIN_B52 , 
  pip INT_X6Y13 SW2E0 -> LOGICIN_B35 , 
  pip INT_X7Y14 SS4E0 -> SW2B0 , 
  pip INT_X7Y18 SS4E0 -> SS4B0 , 
  pip INT_X7Y22 LOGICOUT19 -> SS4B0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum8<15>" , 
  outpin "Msub_sum8_cy<15>" DMUX ,
  inpin "Mmult_prod4" B15 ,
  pip CLEXL_X7Y22 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y13 LOGICIN_B43 -> LOGICIN_B39 , 
  pip INT_X6Y13 SW2E1 -> LOGICIN_B43 , 
  pip INT_X7Y14 SS4E1 -> SW2B1 , 
  pip INT_X7Y18 SS4E1 -> SS4B1 , 
  pip INT_X7Y22 LOGICOUT22 -> SS4B1 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB39_INT1 -> B15_DSP48A1_SITE , 
  ;
net "sum8<16>" , 
  outpin "Msub_sum8_cy<19>" AMUX ,
  inpin "Mmult_prod4" B16 ,
  pip CLEXL_X7Y23 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y14 SW2E_N3 -> LOGICIN_B36 , 
  pip INT_X7Y14 SR1E3 -> SW2B3 , 
  pip INT_X7Y15 SS4E2 -> SR1B3 , 
  pip INT_X7Y19 SS4E2 -> SS4B2 , 
  pip INT_X7Y23 LOGICOUT13 -> SS4B2 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB36_INT2 -> B16_DSP48A1_SITE , 
  ;
net "sum8<17>" , 
  outpin "Msub_sum8_cy<19>" BMUX ,
  inpin "Mmult_prod42" B0 ,
  pip CLEXL_X7Y23 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y20 SL1E0 -> LOGICIN_B42 , 
  pip INT_X6Y21 SR1E0 -> SL1B0 , 
  pip INT_X6Y22 SW2E3 -> SR1B0 , 
  pip INT_X7Y23 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB42_INT0 -> B0_DSP48A1_SITE , 
  ;
net "sum8<18>" , 
  outpin "Msub_sum8_cy<19>" CMUX ,
  inpin "Mmult_prod42" B1 ,
  pip CLEXL_X7Y23 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y20 SS2E0 -> LOGICIN_B38 , 
  pip INT_X6Y22 SW2E0 -> SS2B0 , 
  pip INT_X7Y23 LOGICOUT19 -> SW2B0 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum8<19>" , 
  outpin "Msub_sum8_cy<19>" DMUX ,
  inpin "Mmult_prod42" B2 ,
  pip CLEXL_X7Y23 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y20 WL1E0 -> LOGICIN_B34 , 
  pip INT_X7Y20 SS2E1 -> WL1B0 , 
  pip INT_X7Y22 SL1E1 -> SS2B1 , 
  pip INT_X7Y23 LOGICOUT22 -> SL1B1 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum8<1>" , 
  outpin "Msub_sum8_cy<3>" BMUX ,
  inpin "Mmult_prod4" B1 ,
  pip CLEXL_X7Y19 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y12 SR1E0 -> LOGICIN_B38 , 
  pip INT_X6Y13 SL1E3 -> SR1B0 , 
  pip INT_X6Y14 SS4E3 -> SL1B3 , 
  pip INT_X6Y18 SW2E3 -> SS4B3 , 
  pip INT_X7Y19 LOGICOUT16 -> SW2B3 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB38_INT0 -> B1_DSP48A1_SITE , 
  ;
net "sum8<20>" , 
  outpin "Msub_sum8_cy<23>" AMUX ,
  inpin "Mmult_prod42" B3 ,
  pip CLEXL_X7Y24 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X5Y20 SL1E3 -> ER1B0 , 
  pip INT_X5Y21 SR1E3 -> SL1B3 , 
  pip INT_X5Y22 SW4E2 -> SR1B3 , 
  pip INT_X6Y20 ER1E0 -> LOGICIN_B44 , 
  pip INT_X7Y24 LOGICOUT13 -> SW4B2 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum8<21>" , 
  outpin "Msub_sum8_cy<23>" BMUX ,
  inpin "Mmult_prod42" B4 ,
  pip CLEXL_X7Y24 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y20 SR1E0 -> LOGICIN_B30 , 
  pip INT_X6Y21 SW2E3 -> SR1B0 , 
  pip INT_X7Y22 SS2E3 -> SW2B3 , 
  pip INT_X7Y24 LOGICOUT16 -> SS2B3 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum8<22>" , 
  outpin "Msub_sum8_cy<23>" CMUX ,
  inpin "Mmult_prod42" B5 ,
  pip CLEXL_X7Y24 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X5Y20 SS2E0 -> ER1B1 , 
  pip INT_X5Y22 SW4E0 -> SS2B0 , 
  pip INT_X6Y20 ER1E1 -> LOGICIN_B58 , 
  pip INT_X7Y24 LOGICOUT19 -> SW4B0 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum8<23>" , 
  outpin "Msub_sum8_cy<23>" DMUX ,
  inpin "Mmult_prod42" B6 ,
  pip CLEXL_X7Y24 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y20 SW2E1 -> LOGICIN_B29 , 
  pip INT_X7Y21 SL1E1 -> SW2B1 , 
  pip INT_X7Y22 SS2E1 -> SL1B1 , 
  pip INT_X7Y24 LOGICOUT22 -> SS2B1 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum8<24>" , 
  outpin "Msub_sum8_cy<27>" AMUX ,
  inpin "Mmult_prod42" B7 ,
  pip CLEXL_X7Y25 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X5Y20 SL1E2 -> ER1B3 , 
  pip INT_X5Y21 SW4E2 -> SL1B2 , 
  pip INT_X6Y20 ER1E3 -> LOGICIN_B37 , 
  pip INT_X7Y23 SS2E2 -> SW4B2 , 
  pip INT_X7Y25 LOGICOUT13 -> SS2B2 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum8<25>" , 
  outpin "Msub_sum8_cy<27>" BMUX ,
  inpin "Mmult_prod42" B8 ,
  pip CLEXL_X7Y25 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y20 SW2E3 -> LOGICIN_B31 , 
  pip INT_X7Y21 SS4E3 -> SW2B3 , 
  pip INT_X7Y25 LOGICOUT16 -> SS4B3 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum8<26>" , 
  outpin "Msub_sum8_cy<27>" CMUX ,
  inpin "Mmult_prod42" B9 ,
  pip CLEXL_X7Y25 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y21 SS2E0 -> LOGICIN_B34 , 
  pip INT_X6Y23 SL1E0 -> SS2B0 , 
  pip INT_X6Y24 SW2E0 -> SL1B0 , 
  pip INT_X7Y25 LOGICOUT19 -> SW2B0 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum8<27>" , 
  outpin "Msub_sum8_cy<27>" DMUX ,
  inpin "Mmult_prod42" B10 ,
  pip CLEXL_X7Y25 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y21 WL1E0 -> LOGICIN_B57 , 
  pip INT_X7Y21 SS4E1 -> WL1B0 , 
  pip INT_X7Y25 LOGICOUT22 -> SS4B1 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB57_INT1 -> B10_DSP48A1_SITE , 
  ;
net "sum8<28>" , 
  outpin "sum8<31>" AMUX ,
  inpin "Mmult_prod42" B11 ,
  pip CLEXL_X7Y26 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y21 SR1E2 -> LOGICIN_B55 , 
  pip INT_X6Y22 WL1E1 -> SR1B2 , 
  pip INT_X7Y22 SS4E2 -> WL1B1 , 
  pip INT_X7Y26 LOGICOUT13 -> SS4B2 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB55_INT1 -> B11_DSP48A1_SITE , 
  ;
net "sum8<29>" , 
  outpin "sum8<31>" BMUX ,
  inpin "Mmult_prod42" B12 ,
  pip CLEXL_X7Y26 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y21 WL1E2 -> LOGICIN_B1 , 
  pip INT_X7Y21 SS2E3 -> WL1B2 , 
  pip INT_X7Y23 SL1E3 -> SS2B3 , 
  pip INT_X7Y24 SS2E3 -> SL1B3 , 
  pip INT_X7Y26 LOGICOUT16 -> SS2B3 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB1_INT1 -> B12_DSP48A1_SITE , 
  ;
net "sum8<2>" , 
  outpin "Msub_sum8_cy<3>" CMUX ,
  inpin "Mmult_prod4" B2 ,
  pip CLEXL_X7Y19 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y12 SS2E0 -> LOGICIN_B34 , 
  pip INT_X6Y14 SS4E0 -> SS2B0 , 
  pip INT_X6Y18 SW2E0 -> SS4B0 , 
  pip INT_X7Y19 LOGICOUT19 -> SW2B0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB34_INT0 -> B2_DSP48A1_SITE , 
  ;
net "sum8<30>" , 
  outpin "sum8<31>" CMUX ,
  inpin "Mmult_prod42" B13 ,
  pip CLEXL_X7Y26 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y21 SL1E3 -> LOGICIN_B27 , 
  pip INT_X6Y22 SS4E3 -> SL1B3 , 
  pip INT_X6Y26 NW2E_S0 -> SS4B3 , 
  pip INT_X7Y26 LOGICOUT19 -> NW2B0 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB27_INT1 -> B13_DSP48A1_SITE , 
  ;
net "sum8<31>" , 
  outpin "sum8<31>" DMUX ,
  inpin "Mmult_prod42" B14 ,
  pip CLEXL_X7Y26 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y21 SW2E2 -> LOGICIN_B52 , 
  pip INT_X7Y22 SR1E2 -> SW2B2 , 
  pip INT_X7Y23 SL1E1 -> SR1B2 , 
  pip INT_X7Y24 SS2E1 -> SL1B1 , 
  pip INT_X7Y26 LOGICOUT22 -> SS2B1 , 
  pip MACCSITE2_X6Y20 MACC_LOGICINB52_INT1 -> B14_DSP48A1_SITE , 
  ;
net "sum8<3>" , 
  outpin "Msub_sum8_cy<3>" DMUX ,
  inpin "Mmult_prod4" B3 ,
  pip CLEXL_X7Y19 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X5Y13 SS4E1 -> SE2B1 , 
  pip INT_X5Y17 SW4E1 -> SS4B1 , 
  pip INT_X6Y12 SE2E1 -> LOGICIN_B44 , 
  pip INT_X7Y19 LOGICOUT22 -> SW4B1 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB44_INT0 -> B3_DSP48A1_SITE , 
  ;
net "sum8<4>" , 
  outpin "Msub_sum8_cy<7>" AMUX ,
  inpin "Mmult_prod4" B4 ,
  pip CLEXL_X7Y20 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y12 LOGICIN_B51 -> LOGICIN_B30 , 
  pip INT_X6Y12 SL1E2 -> LOGICIN_B51 , 
  pip INT_X6Y13 SS2E2 -> SL1B2 , 
  pip INT_X6Y15 SS4E2 -> SS2B2 , 
  pip INT_X6Y19 SW2E2 -> SS4B2 , 
  pip INT_X7Y20 LOGICOUT13 -> SW2B2 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB30_INT0 -> B4_DSP48A1_SITE , 
  ;
net "sum8<5>" , 
  outpin "Msub_sum8_cy<7>" BMUX ,
  inpin "Mmult_prod4" B5 ,
  pip CLEXL_X7Y20 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y12 FAN_B -> LOGICIN_B58 , 
  pip INT_X6Y12 WL1E2 -> FAN_B , 
  pip INT_X7Y12 SS4E3 -> WL1B2 , 
  pip INT_X7Y16 SS4E3 -> SS4B3 , 
  pip INT_X7Y20 LOGICOUT16 -> SS4B3 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB58_INT0 -> B5_DSP48A1_SITE , 
  ;
net "sum8<6>" , 
  outpin "Msub_sum8_cy<7>" CMUX ,
  inpin "Mmult_prod4" B6 ,
  pip CLEXL_X7Y20 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y12 SR1E1 -> LOGICIN_B29 , 
  pip INT_X6Y13 SS2E0 -> SR1B1 , 
  pip INT_X6Y15 SS4E0 -> SS2B0 , 
  pip INT_X6Y19 SW2E0 -> SS4B0 , 
  pip INT_X7Y20 LOGICOUT19 -> SW2B0 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB29_INT0 -> B6_DSP48A1_SITE , 
  ;
net "sum8<7>" , 
  outpin "Msub_sum8_cy<7>" DMUX ,
  inpin "Mmult_prod4" B7 ,
  pip CLEXL_X7Y20 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y12 NL1E_S0 -> LOGICIN_B37 , 
  pip INT_X6Y12 WL1E0 -> NL1B0 , 
  pip INT_X7Y12 SS4E1 -> WL1B0 , 
  pip INT_X7Y16 SS4E1 -> SS4B1 , 
  pip INT_X7Y20 LOGICOUT22 -> SS4B1 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB37_INT0 -> B7_DSP48A1_SITE , 
  ;
net "sum8<8>" , 
  outpin "Msub_sum8_cy<11>" AMUX ,
  inpin "Mmult_prod4" B8 ,
  pip CLEXL_X7Y21 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y12 SL1E3 -> LOGICIN_B31 , 
  pip INT_X6Y13 SR1E3 -> SL1B3 , 
  pip INT_X6Y14 SW2E2 -> SR1B3 , 
  pip INT_X7Y15 SS2E2 -> SW2B2 , 
  pip INT_X7Y17 SS4E2 -> SS2B2 , 
  pip INT_X7Y21 LOGICOUT13 -> SS4B2 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB31_INT0 -> B8_DSP48A1_SITE , 
  ;
net "sum8<9>" , 
  outpin "Msub_sum8_cy<11>" BMUX ,
  inpin "Mmult_prod4" B9 ,
  pip CLEXL_X7Y21 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y13 SR1E0 -> LOGICIN_B34 , 
  pip INT_X6Y14 SW2E3 -> SR1B0 , 
  pip INT_X7Y15 SS4E3 -> SW2B3 , 
  pip INT_X7Y19 SS2E3 -> SS4B3 , 
  pip INT_X7Y21 LOGICOUT16 -> SS2B3 , 
  pip MACCSITE2_X6Y12 MACC_LOGICINB34_INT1 -> B9_DSP48A1_SITE , 
  ;
net "sum9<0>" , 
  outpin "Msub_sum9_cy<3>" AMUX ,
  inpin "Mmult_prod5" A0 ,
  inpin "Mmult_prod52" A0 ,
  pip CLEXL_X9Y29 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y30 NW2E3 -> LOGICIN_B19 , 
  pip INT_X6Y32 NW2E3 -> NN4B3 , 
  pip INT_X6Y36 NN4E3 -> NN2B3 , 
  pip INT_X6Y38 NN2E3 -> LOGICIN_B19 , 
  pip INT_X7Y29 WW2E2 -> NN2B3 , 
  pip INT_X7Y29 WW2E2 -> NW2B3 , 
  pip INT_X7Y31 NN2E3 -> NW2B3 , 
  pip INT_X9Y29 LOGICOUT13 -> WW2B2 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum9<10>" , 
  outpin "Msub_sum9_cy<11>" CMUX ,
  inpin "Mmult_prod5" A10 ,
  inpin "Mmult_prod52" A10 ,
  pip CLEXL_X9Y31 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y31 WR1E2 -> LOGICIN_B26 , 
  pip INT_X6Y38 NW2E0 -> NL1B3 , 
  pip INT_X6Y39 NL1E3 -> LOGICIN_B26 , 
  pip INT_X7Y31 WW2E0 -> WR1B2 , 
  pip INT_X7Y33 NW4E0 -> NN2B0 , 
  pip INT_X7Y35 NN2E0 -> NN2B0 , 
  pip INT_X7Y37 NN2E0 -> NW2B0 , 
  pip INT_X9Y31 LOGICOUT19 -> NW4B0 , 
  pip INT_X9Y31 LOGICOUT19 -> WW2B0 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum9<11>" , 
  outpin "Msub_sum9_cy<11>" DMUX ,
  inpin "Mmult_prod5" A11 ,
  inpin "Mmult_prod52" A11 ,
  pip CLEXL_X9Y31 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y31 WL1E0 -> LOGICIN_B30 , 
  pip INT_X6Y39 WR1E1 -> LOGICIN_B30 , 
  pip INT_X7Y31 WW2E1 -> WL1B0 , 
  pip INT_X7Y39 WL1E_N3 -> WR1B1 , 
  pip INT_X8Y38 NW2E1 -> WL1B3 , 
  pip INT_X9Y31 LOGICOUT22 -> NN4B1 , 
  pip INT_X9Y31 LOGICOUT22 -> WW2B1 , 
  pip INT_X9Y35 NN4E1 -> NN2B1 , 
  pip INT_X9Y37 NN2E1 -> NW2B1 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum9<12>" , 
  outpin "Msub_sum9_cy<15>" AMUX ,
  inpin "Mmult_prod5" A12 ,
  inpin "Mmult_prod52" A12 ,
  pip CLEXL_X9Y32 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y31 SW2E2 -> LOGICIN_B1 , 
  pip INT_X6Y39 WR1E2 -> LOGICIN_B1 , 
  pip INT_X7Y32 WW2E2 -> SW2B2 , 
  pip INT_X7Y38 NW4E2 -> NL1B1 , 
  pip INT_X7Y39 NL1E1 -> WR1B2 , 
  pip INT_X9Y32 LOGICOUT13 -> NN4B2 , 
  pip INT_X9Y32 LOGICOUT13 -> WW2B2 , 
  pip INT_X9Y36 NN4E2 -> NW4B2 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum9<13>" , 
  outpin "Msub_sum9_cy<15>" BMUX ,
  inpin "Mmult_prod5" A13 ,
  inpin "Mmult_prod52" A13 ,
  pip CLEXL_X9Y32 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y31 SS2E2 -> LOGICIN_B19 , 
  pip INT_X6Y33 SW2E2 -> SS2B2 , 
  pip INT_X6Y39 NW2E3 -> LOGICIN_B19 , 
  pip INT_X7Y34 NW4E3 -> NN4B3 , 
  pip INT_X7Y34 NW4E3 -> SW2B2 , 
  pip INT_X7Y38 NN4E3 -> NW2B3 , 
  pip INT_X9Y32 LOGICOUT16 -> NW4B3 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum9<14>" , 
  outpin "Msub_sum9_cy<15>" CMUX ,
  inpin "Mmult_prod5" A14 ,
  inpin "Mmult_prod52" A14 ,
  pip CLEXL_X9Y32 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y31 SR1E1 -> LOGICIN_B29 , 
  pip INT_X6Y32 WW2E0 -> NN4B1 , 
  pip INT_X6Y32 WW2E0 -> SR1B1 , 
  pip INT_X6Y36 NN4E1 -> NE4B1 , 
  pip INT_X6Y39 NW2E2 -> LOGICIN_B29 , 
  pip INT_X7Y38 WR1E2 -> NW2B2 , 
  pip INT_X8Y32 WR1E1 -> WW2B0 , 
  pip INT_X8Y38 NE4E1 -> WR1B2 , 
  pip INT_X9Y32 LOGICOUT19 -> WR1B1 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum9<15>" , 
  outpin "Msub_sum9_cy<15>" DMUX ,
  inpin "Mmult_prod5" A15 ,
  inpin "Mmult_prod52" A15 ,
  pip CLEXL_X9Y32 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y31 WW2E2 -> LOGICIN_B52 , 
  pip INT_X6Y39 LOGICIN_B35 -> LOGICIN_B52 , 
  pip INT_X6Y39 NW2E1 -> LOGICIN_B35 , 
  pip INT_X7Y38 NW4E1 -> NW2B1 , 
  pip INT_X8Y31 SR1E2 -> WW2B2 , 
  pip INT_X8Y32 WR1E2 -> SR1B2 , 
  pip INT_X9Y32 LOGICOUT22 -> NN4B1 , 
  pip INT_X9Y32 LOGICOUT22 -> WR1B2 , 
  pip INT_X9Y36 NN4E1 -> NW4B1 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB52_INT3 -> A15_DSP48A1_SITE , 
  ;
net "sum9<16>" , 
  outpin "Msub_sum9_cy<19>" AMUX ,
  inpin "Mmult_prod5" A16 ,
  inpin "Mmult_prod52" A16 ,
  pip CLEXL_X9Y33 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y31 SR1E3 -> LOGICIN_B14 , 
  pip INT_X6Y32 WW2E2 -> SR1B3 , 
  pip INT_X6Y34 NW4E3 -> NN4B3 , 
  pip INT_X6Y38 NN4E3 -> NR1B3 , 
  pip INT_X6Y39 NR1E3 -> LOGICIN_B14 , 
  pip INT_X8Y32 SW2E2 -> NW4B3 , 
  pip INT_X8Y32 SW2E2 -> WW2B2 , 
  pip INT_X9Y33 LOGICOUT13 -> SW2B2 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB14_INT3 -> A16_DSP48A1_SITE , 
  ;
net "sum9<17>" , 
  outpin "Msub_sum9_cy<19>" BMUX ,
  inpin "Mmult_prod51" A0 ,
  inpin "Mmult_prod53" A0 ,
  pip CLEXL_X9Y33 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y34 SW2E2 -> LOGICIN_B19 , 
  pip INT_X6Y36 NW2E3 -> NN4B3 , 
  pip INT_X6Y40 NN4E3 -> NN2B3 , 
  pip INT_X6Y42 NN2E3 -> LOGICIN_B19 , 
  pip INT_X7Y35 NW4E3 -> NW2B3 , 
  pip INT_X7Y35 NW4E3 -> SW2B2 , 
  pip INT_X9Y33 LOGICOUT16 -> NW4B3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB19_INT2 -> A0_DSP48A1_SITE , 
  ;
net "sum9<18>" , 
  outpin "Msub_sum9_cy<19>" CMUX ,
  inpin "Mmult_prod51" A1 ,
  inpin "Mmult_prod53" A1 ,
  pip CLEXL_X9Y33 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y34 WR1E2 -> LOGICIN_B29 , 
  pip INT_X6Y34 WR1E2 -> NN2B2 , 
  pip INT_X6Y36 NN2E2 -> NN4B2 , 
  pip INT_X6Y40 NN4E2 -> NN2B2 , 
  pip INT_X6Y42 NN2E2 -> LOGICIN_B29 , 
  pip INT_X7Y34 WR1E1 -> WR1B2 , 
  pip INT_X8Y34 NW2E0 -> WR1B1 , 
  pip INT_X9Y33 LOGICOUT19 -> NW2B0 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum9<19>" , 
  outpin "Msub_sum9_cy<19>" DMUX ,
  inpin "Mmult_prod51" A2 ,
  inpin "Mmult_prod53" A2 ,
  pip CLEXL_X9Y33 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y34 WR1E3 -> LOGICIN_B52 , 
  pip INT_X6Y42 WR1E3 -> LOGICIN_B52 , 
  pip INT_X7Y34 NW2E2 -> NN4B2 , 
  pip INT_X7Y34 NW2E2 -> WR1B3 , 
  pip INT_X7Y38 NN4E2 -> NN4B2 , 
  pip INT_X7Y42 NN4E2 -> WR1B3 , 
  pip INT_X8Y33 WR1E2 -> NW2B2 , 
  pip INT_X9Y33 LOGICOUT22 -> WR1B2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum9<1>" , 
  outpin "Msub_sum9_cy<3>" BMUX ,
  inpin "Mmult_prod5" A1 ,
  inpin "Mmult_prod52" A1 ,
  pip CLEXL_X9Y29 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y30 WL1E1 -> LOGICIN_B29 , 
  pip INT_X6Y38 FAN_B -> LOGICIN_B29 , 
  pip INT_X6Y38 WW2E2 -> FAN_B , 
  pip INT_X7Y30 NW2E3 -> WL1B1 , 
  pip INT_X8Y29 WL1E2 -> NW2B3 , 
  pip INT_X8Y38 NW2E3 -> WW2B2 , 
  pip INT_X9Y29 LOGICOUT16 -> NN4B3 , 
  pip INT_X9Y29 LOGICOUT16 -> WL1B2 , 
  pip INT_X9Y33 NN4E3 -> NN4B3 , 
  pip INT_X9Y37 NN4E3 -> NW2B3 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB29_INT2 -> A1_DSP48A1_SITE , 
  ;
net "sum9<20>" , 
  outpin "Msub_sum9_cy<23>" AMUX ,
  inpin "Mmult_prod51" A3 ,
  inpin "Mmult_prod53" A3 ,
  pip CLEXL_X9Y34 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y34 SR1E2 -> LOGICIN_B39 , 
  pip INT_X6Y35 WW2E1 -> SR1B2 , 
  pip INT_X6Y42 WW2E2 -> LOGICIN_B39 , 
  pip INT_X8Y35 NW2E2 -> WW2B1 , 
  pip INT_X8Y42 WR1E3 -> WW2B2 , 
  pip INT_X9Y34 LOGICOUT13 -> NN4B2 , 
  pip INT_X9Y34 LOGICOUT13 -> NW2B2 , 
  pip INT_X9Y38 NN4E2 -> NN4B2 , 
  pip INT_X9Y42 NN4E2 -> WR1B3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum9<21>" , 
  outpin "Msub_sum9_cy<23>" BMUX ,
  inpin "Mmult_prod51" A4 ,
  inpin "Mmult_prod53" A4 ,
  pip CLEXL_X9Y34 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X5Y37 NW4E0 -> NN4B0 , 
  pip INT_X5Y41 NN4E0 -> NR1B0 , 
  pip INT_X5Y42 NR1E0 -> EL1B3 , 
  pip INT_X6Y34 WL1E2 -> LOGICIN_B8 , 
  pip INT_X6Y42 EL1E3 -> LOGICIN_B8 , 
  pip INT_X7Y34 WW2E3 -> WL1B2 , 
  pip INT_X7Y35 WW2E_N3 -> NW4B0 , 
  pip INT_X9Y34 LOGICOUT16 -> WW2B3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum9<22>" , 
  outpin "Msub_sum9_cy<23>" CMUX ,
  inpin "Mmult_prod51" A5 ,
  inpin "Mmult_prod53" A5 ,
  pip CLEXL_X9Y34 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y35 WR1E1 -> LOGICIN_B15 , 
  pip INT_X6Y43 NW2E1 -> LOGICIN_B15 , 
  pip INT_X7Y35 NW2E1 -> NN4B1 , 
  pip INT_X7Y35 WL1E_N3 -> WR1B1 , 
  pip INT_X7Y39 NN4E1 -> NN2B1 , 
  pip INT_X7Y41 NN2E1 -> NR1B1 , 
  pip INT_X7Y42 NR1E1 -> NW2B1 , 
  pip INT_X8Y34 WR1E1 -> NW2B1 , 
  pip INT_X8Y34 WR1E1 -> WL1B3 , 
  pip INT_X9Y34 LOGICOUT19 -> WR1B1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum9<23>" , 
  outpin "Msub_sum9_cy<23>" DMUX ,
  inpin "Mmult_prod51" A6 ,
  inpin "Mmult_prod53" A6 ,
  pip CLEXL_X9Y34 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y34 WL1E0 -> NL1B0 , 
  pip INT_X6Y35 NL1E0 -> LOGICIN_B7 , 
  pip INT_X6Y43 WL1E_N3 -> LOGICIN_B7 , 
  pip INT_X7Y34 WW2E1 -> WL1B0 , 
  pip INT_X7Y36 NW4E1 -> NN2B1 , 
  pip INT_X7Y38 NN2E1 -> NE4B1 , 
  pip INT_X7Y42 NW4E1 -> WL1B3 , 
  pip INT_X9Y34 LOGICOUT22 -> NW4B1 , 
  pip INT_X9Y34 LOGICOUT22 -> WW2B1 , 
  pip INT_X9Y40 NE4E1 -> NW4B1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum9<24>" , 
  outpin "Msub_sum9_cy<27>" AMUX ,
  inpin "Mmult_prod51" A7 ,
  inpin "Mmult_prod53" A7 ,
  pip CLEXL_X9Y35 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y35 WR1E0 -> LOGICIN_B16 , 
  pip INT_X6Y35 WR1E0 -> NN2B0 , 
  pip INT_X6Y37 NN2E0 -> NE4B0 , 
  pip INT_X6Y41 NW4E0 -> NN2B0 , 
  pip INT_X6Y43 NN2E0 -> LOGICIN_B16 , 
  pip INT_X7Y35 WW2E2 -> WR1B0 , 
  pip INT_X8Y39 NE4E0 -> NW4B0 , 
  pip INT_X9Y35 LOGICOUT13 -> WW2B2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum9<25>" , 
  outpin "Msub_sum9_cy<27>" BMUX ,
  inpin "Mmult_prod51" A8 ,
  inpin "Mmult_prod53" A8 ,
  pip CLEXL_X9Y35 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y35 WL1E1 -> LOGICIN_B23 , 
  pip INT_X6Y43 WL1E1 -> LOGICIN_B23 , 
  pip INT_X7Y35 SW2E2 -> WL1B1 , 
  pip INT_X7Y43 NW4E3 -> WL1B1 , 
  pip INT_X8Y36 NW2E3 -> SW2B2 , 
  pip INT_X9Y35 LOGICOUT16 -> NN2B3 , 
  pip INT_X9Y35 LOGICOUT16 -> NW2B3 , 
  pip INT_X9Y37 NN2E3 -> NN4B3 , 
  pip INT_X9Y41 NN4E3 -> NW4B3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum9<26>" , 
  outpin "Msub_sum9_cy<27>" CMUX ,
  inpin "Mmult_prod51" A9 ,
  inpin "Mmult_prod53" A9 ,
  pip CLEXL_X9Y35 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y35 WW2E0 -> LOGICIN_B44 , 
  pip INT_X6Y35 WW2E0 -> NN2B1 , 
  pip INT_X6Y37 NN2E1 -> NN4B1 , 
  pip INT_X6Y41 NN4E1 -> NN2B1 , 
  pip INT_X6Y43 NN2E1 -> LOGICIN_B44 , 
  pip INT_X8Y35 WR1E1 -> WW2B0 , 
  pip INT_X9Y35 LOGICOUT19 -> WR1B1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;
net "sum9<27>" , 
  outpin "Msub_sum9_cy<27>" DMUX ,
  inpin "Mmult_prod51" A10 ,
  inpin "Mmult_prod53" A10 ,
  pip CLEXL_X9Y35 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y35 SR1E2 -> LOGICIN_B26 , 
  pip INT_X6Y36 NW2E2 -> NE4B2 , 
  pip INT_X6Y36 NW2E2 -> SR1B2 , 
  pip INT_X6Y43 SR1E2 -> LOGICIN_B26 , 
  pip INT_X6Y44 NW4E2 -> SR1B2 , 
  pip INT_X7Y35 WW2E1 -> NW2B2 , 
  pip INT_X8Y38 NE4E2 -> NN4B2 , 
  pip INT_X8Y42 NN4E2 -> NW4B2 , 
  pip INT_X9Y35 LOGICOUT22 -> WW2B1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB26_INT3 -> A10_DSP48A1_SITE , 
  ;
net "sum9<28>" , 
  outpin "sum9<31>" AMUX ,
  inpin "Mmult_prod51" A11 ,
  inpin "Mmult_prod53" A11 ,
  pip CLEXL_X9Y36 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y35 WL1E0 -> LOGICIN_B30 , 
  pip INT_X6Y40 WL1E0 -> NN2B1 , 
  pip INT_X6Y42 NN2E1 -> NR1B1 , 
  pip INT_X6Y43 NR1E1 -> LOGICIN_B30 , 
  pip INT_X7Y35 WL1E1 -> WL1B0 , 
  pip INT_X7Y40 NW4E2 -> WL1B0 , 
  pip INT_X8Y35 SW2E2 -> WL1B1 , 
  pip INT_X9Y36 LOGICOUT13 -> NN2B2 , 
  pip INT_X9Y36 LOGICOUT13 -> SW2B2 , 
  pip INT_X9Y38 NN2E2 -> NW4B2 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB30_INT3 -> A11_DSP48A1_SITE , 
  ;
net "sum9<29>" , 
  outpin "sum9<31>" BMUX ,
  inpin "Mmult_prod51" A12 ,
  inpin "Mmult_prod53" A12 ,
  pip CLEXL_X9Y36 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y35 WR1E2 -> LOGICIN_B1 , 
  pip INT_X6Y43 NW2E3 -> LOGICIN_B1 , 
  pip INT_X7Y35 WW2E0 -> WR1B2 , 
  pip INT_X7Y42 NW4E3 -> NW2B3 , 
  pip INT_X9Y35 SR1E0 -> WW2B0 , 
  pip INT_X9Y36 LOGICOUT16 -> NN4B3 , 
  pip INT_X9Y36 LOGICOUT16 -> SR1B0 , 
  pip INT_X9Y40 NN4E3 -> NW4B3 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB1_INT3 -> A12_DSP48A1_SITE , 
  ;
net "sum9<2>" , 
  outpin "Msub_sum9_cy<3>" CMUX ,
  inpin "Mmult_prod5" A2 ,
  inpin "Mmult_prod52" A2 ,
  pip CLEXL_X9Y29 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y30 WL1E2 -> LOGICIN_B52 , 
  pip INT_X6Y38 NW2E3 -> LOGICIN_B52 , 
  pip INT_X7Y30 NW4E_S0 -> WL1B2 , 
  pip INT_X7Y31 NW4E0 -> NL1B3 , 
  pip INT_X7Y32 NL1E3 -> NN2B3 , 
  pip INT_X7Y34 NN2E3 -> NN2B3 , 
  pip INT_X7Y36 NN2E3 -> NR1B3 , 
  pip INT_X7Y37 NR1E3 -> NW2B3 , 
  pip INT_X9Y29 LOGICOUT19 -> NW4B0 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB52_INT2 -> A2_DSP48A1_SITE , 
  ;
net "sum9<30>" , 
  outpin "sum9<31>" CMUX ,
  inpin "Mmult_prod51" A13 ,
  inpin "Mmult_prod53" A13 ,
  pip CLEXL_X9Y36 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y35 WL1E2 -> LOGICIN_B19 , 
  pip INT_X6Y43 WL1E2 -> LOGICIN_B19 , 
  pip INT_X7Y35 SW2E3 -> WL1B2 , 
  pip INT_X7Y43 NW4E_S0 -> WL1B2 , 
  pip INT_X8Y36 NW2E_S0 -> SW2B3 , 
  pip INT_X9Y36 LOGICOUT19 -> NN2B0 , 
  pip INT_X9Y36 LOGICOUT19 -> NW2B0 , 
  pip INT_X9Y38 NN2E0 -> NN4B0 , 
  pip INT_X9Y42 NN4E0 -> NW4B0 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB19_INT3 -> A13_DSP48A1_SITE , 
  ;
net "sum9<31>" , 
  outpin "sum9<31>" DMUX ,
  inpin "Mmult_prod51" A14 ,
  inpin "Mmult_prod53" A14 ,
  pip CLEXL_X9Y36 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y35 SW2E1 -> LOGICIN_B29 , 
  pip INT_X6Y37 NW2E2 -> NN4B2 , 
  pip INT_X6Y41 NN4E2 -> NN2B2 , 
  pip INT_X6Y43 NN2E2 -> LOGICIN_B29 , 
  pip INT_X7Y36 WW2E1 -> NW2B2 , 
  pip INT_X7Y36 WW2E1 -> SW2B1 , 
  pip INT_X9Y36 LOGICOUT22 -> WW2B1 , 
  pip MACCSITE2_X6Y32 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  pip MACCSITE2_X6Y40 MACC_LOGICINB29_INT3 -> A14_DSP48A1_SITE , 
  ;
net "sum9<3>" , 
  outpin "Msub_sum9_cy<3>" DMUX ,
  inpin "Mmult_prod5" A3 ,
  inpin "Mmult_prod52" A3 ,
  pip CLEXL_X9Y29 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y30 WR1E3 -> LOGICIN_B39 , 
  pip INT_X6Y36 NW4E1 -> NL1B0 , 
  pip INT_X6Y37 NL1E0 -> NL1B3 , 
  pip INT_X6Y38 NL1E3 -> LOGICIN_B39 , 
  pip INT_X7Y30 WR1E2 -> WR1B3 , 
  pip INT_X8Y30 NW2E1 -> WR1B2 , 
  pip INT_X8Y34 NW2E1 -> NW4B1 , 
  pip INT_X9Y29 LOGICOUT22 -> NN4B1 , 
  pip INT_X9Y29 LOGICOUT22 -> NW2B1 , 
  pip INT_X9Y33 NN4E1 -> NW2B1 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB39_INT2 -> A3_DSP48A1_SITE , 
  ;
net "sum9<4>" , 
  outpin "Msub_sum9_cy<7>" AMUX ,
  inpin "Mmult_prod5" A4 ,
  inpin "Mmult_prod52" A4 ,
  pip CLEXL_X9Y30 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y30 SR1E2 -> LOGICIN_B8 , 
  pip INT_X6Y31 WW2E1 -> SR1B2 , 
  pip INT_X6Y38 WR1E3 -> LOGICIN_B8 , 
  pip INT_X7Y36 NW4E2 -> NN2B2 , 
  pip INT_X7Y38 NN2E2 -> WR1B3 , 
  pip INT_X8Y31 NW2E2 -> WW2B1 , 
  pip INT_X9Y30 LOGICOUT13 -> NN4B2 , 
  pip INT_X9Y30 LOGICOUT13 -> NW2B2 , 
  pip INT_X9Y34 NN4E2 -> NW4B2 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB8_INT2 -> A4_DSP48A1_SITE , 
  ;
net "sum9<5>" , 
  outpin "Msub_sum9_cy<7>" BMUX ,
  inpin "Mmult_prod5" A5 ,
  inpin "Mmult_prod52" A5 ,
  pip CLEXL_X9Y30 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X4Y32 NW2E2 -> NN4B2 , 
  pip INT_X4Y36 NN4E2 -> NN2B2 , 
  pip INT_X4Y38 NN2E2 -> NE2B2 , 
  pip INT_X5Y30 WW4E3 -> NL1B2 , 
  pip INT_X5Y31 NL1E2 -> EL1B1 , 
  pip INT_X5Y31 NL1E2 -> NW2B2 , 
  pip INT_X5Y39 NE2E2 -> EL1B1 , 
  pip INT_X6Y31 EL1E1 -> LOGICIN_B15 , 
  pip INT_X6Y39 EL1E1 -> LOGICIN_B15 , 
  pip INT_X9Y30 LOGICOUT16 -> WW4B3 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB15_INT3 -> A5_DSP48A1_SITE , 
  ;
net "sum9<6>" , 
  outpin "Msub_sum9_cy<7>" CMUX ,
  inpin "Mmult_prod5" A6 ,
  inpin "Mmult_prod52" A6 ,
  pip CLEXL_X9Y30 L_CMUX -> CLEXL_LOGICOUT19 , 
  pip INT_X6Y31 WW2E_N3 -> LOGICIN_B7 , 
  pip INT_X6Y33 NW4E0 -> NN4B0 , 
  pip INT_X6Y37 NN4E0 -> NN2B0 , 
  pip INT_X6Y39 NN2E0 -> LOGICIN_B7 , 
  pip INT_X8Y30 NW2E_S0 -> WW2B3 , 
  pip INT_X8Y31 NW2E0 -> NW4B0 , 
  pip INT_X9Y30 LOGICOUT19 -> NW2B0 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB7_INT3 -> A6_DSP48A1_SITE , 
  ;
net "sum9<7>" , 
  outpin "Msub_sum9_cy<7>" DMUX ,
  inpin "Mmult_prod5" A7 ,
  inpin "Mmult_prod52" A7 ,
  pip CLEXL_X9Y30 L_DMUX -> CLEXL_LOGICOUT22 , 
  pip INT_X6Y31 SW2E_N3 -> LOGICIN_B16 , 
  pip INT_X6Y33 NW4E1 -> NN4B1 , 
  pip INT_X6Y37 NN4E1 -> NL1B0 , 
  pip INT_X6Y38 NL1E0 -> NR1B0 , 
  pip INT_X6Y39 NR1E0 -> LOGICIN_B16 , 
  pip INT_X7Y31 WL1E3 -> SW2B3 , 
  pip INT_X8Y31 NW2E1 -> NW4B1 , 
  pip INT_X8Y31 NW2E1 -> WL1B3 , 
  pip INT_X9Y30 LOGICOUT22 -> NW2B1 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB16_INT3 -> A7_DSP48A1_SITE , 
  ;
net "sum9<8>" , 
  outpin "Msub_sum9_cy<11>" AMUX ,
  inpin "Mmult_prod5" A8 ,
  inpin "Mmult_prod52" A8 ,
  pip CLEXL_X9Y31 L_AMUX -> CLEXL_LOGICOUT13 , 
  pip INT_X6Y31 WL1E1 -> LOGICIN_B23 , 
  pip INT_X6Y37 WL1E0 -> NN2B1 , 
  pip INT_X6Y39 NN2E1 -> LOGICIN_B23 , 
  pip INT_X7Y31 WW2E2 -> WL1B1 , 
  pip INT_X7Y37 NW4E2 -> WL1B0 , 
  pip INT_X9Y31 LOGICOUT13 -> NN4B2 , 
  pip INT_X9Y31 LOGICOUT13 -> WW2B2 , 
  pip INT_X9Y35 NN4E2 -> NW4B2 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB23_INT3 -> A8_DSP48A1_SITE , 
  ;
net "sum9<9>" , 
  outpin "Msub_sum9_cy<11>" BMUX ,
  inpin "Mmult_prod5" A9 ,
  inpin "Mmult_prod52" A9 ,
  pip CLEXL_X9Y31 L_BMUX -> CLEXL_LOGICOUT16 , 
  pip INT_X6Y31 WR1E1 -> LOGICIN_B44 , 
  pip INT_X6Y37 WL1E1 -> NL1B1 , 
  pip INT_X6Y38 NL1E1 -> NR1B1 , 
  pip INT_X6Y39 NR1E1 -> LOGICIN_B44 , 
  pip INT_X7Y31 WR1E0 -> WR1B1 , 
  pip INT_X7Y37 NW4E3 -> WL1B1 , 
  pip INT_X8Y31 WL1E2 -> WR1B0 , 
  pip INT_X9Y31 LOGICOUT16 -> NN4B3 , 
  pip INT_X9Y31 LOGICOUT16 -> WL1B2 , 
  pip INT_X9Y35 NN4E3 -> NW4B3 , 
  pip MACCSITE2_X6Y28 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  pip MACCSITE2_X6Y36 MACC_LOGICINB44_INT3 -> A9_DSP48A1_SITE , 
  ;

# =======================================================
# SUMMARY
# Number of Module Defs: 0
# Number of Module Insts: 0
# Number of Primitive Insts: 180
# Number of Nets: 1951
# =======================================================

