5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd inc1.1.vcd -o inc1.1.cdd -v inc1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" inc1.1.v 1 21 1
2 1 5 8000c 1 3d 5002 0 0 1 26 2 $u0
1 a 3 830004 1 0 0 0 1 25 102
4 1 1 0 0
3 1 main.$u0 "main.$u0" inc1.1.v 0 10 1
2 2 6 50008 1 0 21004 0 0 1 16 0
2 3 6 10001 0 1 1410 0 0 1 9 a
2 4 6 10008 1 37 16 2 3
2 5 7 10001 0 1 1410 0 0 1 9 a
2 6 7 10003 1 52 1012 0 5 1 26 2
2 7 8 30003 1 1 1008 0 0 1 9 a
2 8 8 30003 0 2a 1000 0 0 1 26 2
2 9 8 30003 1 29 1002 7 8 1 26 2
2 10 9 10001 0 1 1410 0 0 1 9 a
2 11 9 10003 0 52 1012 0 10 1 26 2
4 11 0 0 0
4 9 0 11 0
4 6 0 9 9
4 4 11 6 6
3 1 main.$u1 "main.$u1" inc1.1.v 0 19 1
