// Seed: 353974766
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    input wire id_5,
    output wire id_6,
    input tri1 id_7,
    output supply0 id_8,
    output supply1 id_9
);
  wire id_11;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output logic id_2,
    output logic id_3,
    input logic id_4,
    output logic id_5,
    output wor id_6,
    output supply1 id_7,
    input logic id_8
);
  initial begin : LABEL_0
    id_5 <= 1;
    id_3 <= id_8;
    id_2 <= id_4;
  end
  module_0 modCall_1 (
      id_0,
      id_6,
      id_7,
      id_0,
      id_0,
      id_1,
      id_6,
      id_1,
      id_7,
      id_6
  );
  assign modCall_1.type_15 = 0;
endmodule
