m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/zetako
vALUControl
Z0 !s110 1574132159
!i10b 1
!s100 B`EC9:5R9PHBW2?LGb>K@0
IzB<R_bf60LMIEje^29FMR3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/zetako/git/Single-cycle-CPU-verilog/design/SingleCycleCPU
Z3 w1574132026
Z4 8/home/zetako/git/Single-cycle-CPU-verilog/design/control.v
Z5 F/home/zetako/git/Single-cycle-CPU-verilog/design/control.v
L0 91
Z6 OV;L;10.5c;63
r1
!s85 0
31
Z7 !s108 1574132159.000000
Z8 !s107 /home/zetako/git/Single-cycle-CPU-verilog/design/control.v|
Z9 !s90 -reportprogress|300|-work|SingleCyCleCPU|-stats=none|/home/zetako/git/Single-cycle-CPU-verilog/design/control.v|
!i113 1
Z10 o-work SingleCyCleCPU
Z11 tCvgOpt 0
n@a@l@u@control
vcontrolor
R0
!i10b 1
!s100 9C;QX2Aze<HgeA?zzSCXO3
IB9S6_OYDeVDC1D>2^e_AQ3
R1
R2
R3
R4
R5
L0 125
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vmainControl
R0
!i10b 1
!s100 ?WfSh]i^iEldMOB3470AS1
I7ngajYDD]g5<O@aI_:VCR2
R1
R2
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
nmain@control
vmainCtl_test
R0
!i10b 1
!s100 2N`Glb<bhm[A3`=`@_0[L0
I2?jAY41SjCG:]6KNMNn7l1
R1
R2
w1574132143
8/home/zetako/git/Single-cycle-CPU-verilog/design/control_test.v
F/home/zetako/git/Single-cycle-CPU-verilog/design/control_test.v
L0 1
R6
r1
!s85 0
31
R7
!s107 /home/zetako/git/Single-cycle-CPU-verilog/design/control_test.v|
!s90 -reportprogress|300|-work|SingleCyCleCPU|-stats=none|/home/zetako/git/Single-cycle-CPU-verilog/design/control_test.v|
!i113 1
R10
R11
nmain@ctl_test
