#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar  1 11:31:37 2023
# Process ID: 14401
# Current directory: /home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/design_1_imginfile_0_0_synth_1
# Command line: vivado -log design_1_imginfile_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_imginfile_0_0.tcl
# Log file: /home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/design_1_imginfile_0_0_synth_1/design_1_imginfile_0_0.vds
# Journal file: /home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/design_1_imginfile_0_0_synth_1/vivado.jou
# Running On: pc-eii144, OS: Linux, CPU Frequency: 1200.215 MHz, CPU Physical cores: 8, Host memory: 67102 MB
#-----------------------------------------------------------
source design_1_imginfile_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_imginfile_0_0
Command: synth_design -top design_1_imginfile_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14415
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1699.578 ; gain = 322.832 ; free physical = 51318 ; free virtual = 59167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1081.980; parent = 873.950; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2690.898; parent = 1699.582; children = 991.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_imginfile_0_0' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.gen/sources_1/bd/design_1/ip/design_1_imginfile_0_0/synth/design_1_imginfile_0_0.vhd:64]
INFO: [Synth 8-3491] module 'imginfile' declared at '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:13' bound to instance 'U0' of component 'imginfile' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.gen/sources_1/bd/design_1/ip/design_1_imginfile_0_0/synth/design_1_imginfile_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'imginfile' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'imginfile' (0#1) [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'design_1_imginfile_0_0' (0#1) [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.gen/sources_1/bd/design_1/ip/design_1_imginfile_0_0/synth/design_1_imginfile_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1767.547 ; gain = 390.801 ; free physical = 51406 ; free virtual = 59255
Synthesis current peak Physical Memory [PSS] (MB): peak = 1081.980; parent = 873.950; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2758.867; parent = 1767.551; children = 991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.391 ; gain = 405.645 ; free physical = 51395 ; free virtual = 59244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1081.980; parent = 873.950; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2773.711; parent = 1782.395; children = 991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1790.395 ; gain = 413.648 ; free physical = 51395 ; free virtual = 59244
Synthesis current peak Physical Memory [PSS] (MB): peak = 1081.980; parent = 873.950; children = 208.030
INFO: [Device 21-403] Loading part xc7z020clg400-1
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2781.715; parent = 1790.398; children = 991.316
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'pixel_reg' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'start_reg' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:35]
WARNING: [Synth 8-327] inferring latch for variable 'send.n_pixel_reg' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'send.n_line_reg' [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1799.301 ; gain = 422.555 ; free physical = 51388 ; free virtual = 59238
Synthesis current peak Physical Memory [PSS] (MB): peak = 1081.980; parent = 873.950; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2790.621; parent = 1799.305; children = 991.316
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51073 ; free virtual = 58926
Synthesis current peak Physical Memory [PSS] (MB): peak = 1334.845; parent = 1126.946; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2951.699; parent = 1960.383; children = 991.316
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51072 ; free virtual = 58925
Synthesis current peak Physical Memory [PSS] (MB): peak = 1336.329; parent = 1128.431; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2951.699; parent = 1960.383; children = 991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5971] Combinational loop found in the design within module (design_1_imginfile_0_0) during invertor optimization at instance (i_127) [/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.srcs/sources_1/new/imginfile.vhd:28]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51072 ; free virtual = 58924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.036; parent = 1129.138; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2951.699; parent = 1960.383; children = 991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51072 ; free virtual = 58924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.142; parent = 1129.243; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2951.699; parent = 1960.383; children = 991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51072 ; free virtual = 58924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.146; parent = 1129.247; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2951.699; parent = 1960.383; children = 991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51072 ; free virtual = 58924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.208; parent = 1129.310; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2951.699; parent = 1960.383; children = 991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51072 ; free virtual = 58924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.271; parent = 1129.372; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2951.699; parent = 1960.383; children = 991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51072 ; free virtual = 58924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.274; parent = 1129.376; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2951.699; parent = 1960.383; children = 991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51072 ; free virtual = 58924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.278; parent = 1129.380; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2951.699; parent = 1960.383; children = 991.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |     1|
|3     |LUT2   |    82|
|4     |LUT4   |     9|
|5     |LUT5   |     9|
|6     |LUT6   |    17|
|7     |MUXF7  |     2|
|8     |MUXF8  |     1|
|9     |LD     |    66|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   207|
|2     |  U0     |imginfile |   207|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51072 ; free virtual = 58924
Synthesis current peak Physical Memory [PSS] (MB): peak = 1337.282; parent = 1129.384; children = 208.030
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2951.699; parent = 1960.383; children = 991.316
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.379 ; gain = 583.633 ; free physical = 51074 ; free virtual = 58926
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.387 ; gain = 583.633 ; free physical = 51073 ; free virtual = 58926
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1966.316 ; gain = 0.000 ; free physical = 51179 ; free virtual = 59031
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.660 ; gain = 0.000 ; free physical = 51089 ; free virtual = 58941
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  LD => LDCE: 66 instances

Synth Design complete, checksum: e24189b
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2093.660 ; gain = 716.914 ; free physical = 51305 ; free virtual = 59157
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/design_1_imginfile_0_0_synth_1/design_1_imginfile_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2428.637 ; gain = 334.977 ; free physical = 50938 ; free virtual = 58791
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/bchedote/Documents/innovR-arch-test/imgInPL/imgInPL.runs/design_1_imginfile_0_0_synth_1/design_1_imginfile_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_imginfile_0_0_utilization_synth.rpt -pb design_1_imginfile_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  1 11:32:06 2023...
