INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/SR4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SR4
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/MUX2x8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX2x8
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/LabMCU_16_17/labbfiler/cpu_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/REG8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG8
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/labbfiler/stack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stack
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/LabMCU_16_17/labbfiler/registerblock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity registerblock
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/REG6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity REG6
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/MUX3x6.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX3x6
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/LabMCU_16_17/komponenter/ALU8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU8
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/LabMCU_16_17/labbfiler/instruktionsavkodare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instruktionsavkodare
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/LabMCU_16_17/labbfiler/berakningsenhet.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity berakningsenhet
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/labbfiler/adressvaljare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adressvaljare
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sources_1/imports/labbfiler/cpu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu
INFO: [VRFC 10-163] Analyzing VHDL file "U:/Workspace/vivado/digitalteknik/2016/labMCU/labMCU.srcs/sim_1/imports/tb/cpu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cpu_tb
