<stg><name>vector_multiply_hw</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="12" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %out_write_assign = phi float [ 0.000000e+00, %0 ], [ %sum, %2 ]

]]></Node>
<StgValue><ssdm name="out_write_assign"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %i = phi i10 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond = icmp eq i10 %i, -240

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %i_1 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %a_addr = getelementptr [784 x float]* %a, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load = load float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %b_addr = getelementptr [784 x float]* %b, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="10">
<![CDATA[
:4  %b_load = load float* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32">
<![CDATA[
:0  ret float %out_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="10">
<![CDATA[
:2  %a_load = load float* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="10">
<![CDATA[
:4  %b_load = load float* %b_addr, align 4

]]></Node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_1 = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_1 = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="30" st_id="6" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_1 = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="31" st_id="7" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_1 = fmul float %a_load, %b_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="32" st_id="8" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sum = fadd float %out_write_assign, %tmp_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="33" st_id="9" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sum = fadd float %out_write_assign, %tmp_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="34" st_id="10" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sum = fadd float %out_write_assign, %tmp_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="35" st_id="11" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sum = fadd float %out_write_assign, %tmp_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="36" st_id="12" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %sum = fadd float %out_write_assign, %tmp_1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="37" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="51" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="out_write_assign" fromId="53" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="55" from="StgValue_13" to="out_write_assign" fromId="13" toId="14">
</dataflow>
<dataflow id="56" from="sum" to="out_write_assign" fromId="36" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="57" from="StgValue_37" to="out_write_assign" fromId="37" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="59" from="StgValue_58" to="i" fromId="58" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="60" from="StgValue_13" to="i" fromId="13" toId="15">
</dataflow>
<dataflow id="61" from="i_1" to="i" fromId="18" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="StgValue_37" to="i" fromId="37" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="63" from="i" to="exitcond" fromId="15" toId="16">
</dataflow>
<dataflow id="65" from="StgValue_64" to="exitcond" fromId="64" toId="16">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="66" toId="17">
</dataflow>
<dataflow id="69" from="StgValue_68" to="empty" fromId="68" toId="17">
</dataflow>
<dataflow id="70" from="StgValue_68" to="empty" fromId="68" toId="17">
</dataflow>
<dataflow id="71" from="StgValue_68" to="empty" fromId="68" toId="17">
</dataflow>
<dataflow id="72" from="i" to="i_1" fromId="15" toId="18">
</dataflow>
<dataflow id="74" from="StgValue_73" to="i_1" fromId="73" toId="18">
</dataflow>
<dataflow id="75" from="exitcond" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="76" from="i" to="tmp" fromId="15" toId="20">
</dataflow>
<dataflow id="77" from="a" to="a_addr" fromId="51" toId="21">
</dataflow>
<dataflow id="79" from="StgValue_78" to="a_addr" fromId="78" toId="21">
</dataflow>
<dataflow id="80" from="tmp" to="a_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="81" from="a_addr" to="a_load" fromId="21" toId="22">
</dataflow>
<dataflow id="82" from="b" to="b_addr" fromId="52" toId="23">
</dataflow>
<dataflow id="83" from="StgValue_78" to="b_addr" fromId="78" toId="23">
</dataflow>
<dataflow id="84" from="tmp" to="b_addr" fromId="20" toId="23">
</dataflow>
<dataflow id="85" from="b_addr" to="b_load" fromId="23" toId="24">
</dataflow>
<dataflow id="86" from="out_write_assign" to="StgValue_25" fromId="14" toId="25">
</dataflow>
<dataflow id="87" from="a_addr" to="a_load" fromId="21" toId="26">
</dataflow>
<dataflow id="88" from="b_addr" to="b_load" fromId="23" toId="27">
</dataflow>
<dataflow id="89" from="a_load" to="tmp_1" fromId="26" toId="28">
</dataflow>
<dataflow id="90" from="b_load" to="tmp_1" fromId="27" toId="28">
</dataflow>
<dataflow id="91" from="a_load" to="tmp_1" fromId="26" toId="29">
</dataflow>
<dataflow id="92" from="b_load" to="tmp_1" fromId="27" toId="29">
</dataflow>
<dataflow id="93" from="a_load" to="tmp_1" fromId="26" toId="30">
</dataflow>
<dataflow id="94" from="b_load" to="tmp_1" fromId="27" toId="30">
</dataflow>
<dataflow id="95" from="a_load" to="tmp_1" fromId="26" toId="31">
</dataflow>
<dataflow id="96" from="b_load" to="tmp_1" fromId="27" toId="31">
</dataflow>
<dataflow id="97" from="out_write_assign" to="sum" fromId="14" toId="32">
</dataflow>
<dataflow id="98" from="tmp_1" to="sum" fromId="31" toId="32">
</dataflow>
<dataflow id="99" from="out_write_assign" to="sum" fromId="14" toId="33">
</dataflow>
<dataflow id="100" from="tmp_1" to="sum" fromId="31" toId="33">
</dataflow>
<dataflow id="101" from="out_write_assign" to="sum" fromId="14" toId="34">
</dataflow>
<dataflow id="102" from="tmp_1" to="sum" fromId="31" toId="34">
</dataflow>
<dataflow id="103" from="out_write_assign" to="sum" fromId="14" toId="35">
</dataflow>
<dataflow id="104" from="tmp_1" to="sum" fromId="31" toId="35">
</dataflow>
<dataflow id="105" from="out_write_assign" to="sum" fromId="14" toId="36">
</dataflow>
<dataflow id="106" from="tmp_1" to="sum" fromId="31" toId="36">
</dataflow>
<dataflow id="107" from="exitcond" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
