INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Excercises/Vivado/GenPurReg/GenPurReg.srcs/sources_1/new/state_machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Excercises/Vivado/GenPurReg/GenPurReg.srcs/sources_1/new/State_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_TB
