{
    "run_config": {
        "target": "qemu",
        "xlspike": {
            "timeout": 480
        },
        "qemu": {
            "timeout": 240
        }
    },
    "parallel": "-j",
    "copy_objects": false,
    "build_target": "clean all",
    "build_config": {
        "SOC": "evalsoc",
        "DOWNLOAD": "ilm"
    },
    "checks": {
        "PASS": ["passed", "Passed"],
        "FAIL": ["MEPC", "failed", "Failed", "FAILURE", "ERROR", "test error apprears"]
    },
    "appdirs": [
        "DSP/Examples/RISCV",
        "DSP/Test",
        "DSP/Benchmark"
    ],
    "build_configs": {
        "rv32imafc_zfh": { "CORE": "n300f", "ARCH_EXT": "_zfh" },
        "rv32imafc_zfh_zvfh_zve32f": { "CORE": "n300f", "ARCH_EXT": "_zfh_zvfh_zve32f" },
        "rv32imafc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs": { "CORE": "n300f", "ARCH_EXT": "_zfh_zvfh_zve32f_zba_zbb_zbc_zbs" },
        "rv32imafc_zfh_zvfh_zve32f_xxldsp": { "CORE": "n300f", "ARCH_EXT": "_zfh_zvfh_zve32f_xxldsp" },
        "rv32imafc_zfh_zvfh_zve32f_xxldspn1x": { "CORE": "n300f", "ARCH_EXT": "_zfh_zvfh_zve32f_xxldspn1x" },
        "rv32imafc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_xxldsp": { "CORE": "n300f", "ARCH_EXT": "_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_xxldsp" },
        "rv32imafc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_xxldspn1x": { "CORE": "n300f", "ARCH_EXT": "_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_xxldspn1x" },
        "rv32imafdc_zfh": { "CORE": "n300fd", "ARCH_EXT": "_zfh" },
        "rv32imafdc_zfh_zvfh_zve32f": { "CORE": "n300fd", "ARCH_EXT": "_zfh_zvfh_zve32f" },
        "rv32imafdc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs": { "CORE": "n300fd", "ARCH_EXT": "_zfh_zvfh_zve32f_zba_zbb_zbc_zbs" },
        "rv32imafdc_zfh_zvfh_zve32f_xxldsp": { "CORE": "n300fd", "ARCH_EXT": "_zfh_zvfh_zve32f_xxldsp" },
        "rv32imafdc_zfh_zvfh_zve32f_xxldspn1x": { "CORE": "n300fd", "ARCH_EXT": "_zfh_zvfh_zve32f_xxldspn1x" },
        "rv32imafdc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_xxldsp": { "CORE": "n300fd", "ARCH_EXT": "_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_xxldsp" },
        "rv32imafdc_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_xxldspn1x": { "CORE": "n300fd", "ARCH_EXT": "_zfh_zvfh_zve32f_zba_zbb_zbc_zbs_xxldspn1x" },
        "rv64imafc_zfh": { "CORE": "nx900f", "ARCH_EXT": "_zfh" },
        "rv64imafc_zfh_zvfh_zve64f": { "CORE": "nx900f", "ARCH_EXT": "_zfh_zvfh_zve64f" },
        "rv64imafc_zfh_zvfh_zve64f_zba_zbb_zbc_zbs": { "CORE": "nx900f", "ARCH_EXT": "_zfh_zvfh_zve64f_zba_zbb_zbc_zbs" },
        "rv64imafc_zfh_zvfh_zve64f_xxldsp": { "CORE": "nx900f", "ARCH_EXT": "_zfh_zvfh_zve64f_xxldsp" },
        "rv64imafc_zfh_zvfh_zve64f_zba_zbb_zbc_zbs_xxldsp": { "CORE": "nx900f", "ARCH_EXT": "_zfh_zvfh_zve64f_zba_zbb_zbc_zbs_xxldsp" },
        "rv64imafdc_zfh": { "CORE": "nx900fd", "ARCH_EXT": "_zfh" },
        "rv64imafdcv_zfh_zvfh": { "CORE": "nx900fd", "ARCH_EXT": "v_zfh_zvfh" },
        "rv64imafdcv_zfh_zvfh_zba_zbb_zbc_zbs": { "CORE": "nx900fd", "ARCH_EXT": "v_zfh_zvfh_zba_zbb_zbc_zbs" },
        "rv64imafdcv_zfh_zvfh_xxldsp": { "CORE": "nx900fd", "ARCH_EXT": "v_zfh_zvfh_xxldsp" },
        "rv64imafdcv_zfh_zvfh_zba_zbb_zbc_zbs_xxldsp": { "CORE": "nx900fd", "ARCH_EXT": "v_zfh_zvfh_zba_zbb_zbc_zbs_xxldsp" }
    }
}
