/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [21:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [11:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [23:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [9:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire [10:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [17:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = celloutsig_1_2z[22] ? celloutsig_1_1z[0] : celloutsig_1_3z;
  assign celloutsig_0_6z = celloutsig_0_5z ? celloutsig_0_4z : celloutsig_0_5z;
  assign celloutsig_0_8z = _00_ ? celloutsig_0_0z[6] : celloutsig_0_1z[1];
  assign celloutsig_0_15z = celloutsig_0_12z[15] ? celloutsig_0_12z[18] : celloutsig_0_14z;
  assign celloutsig_1_0z = in_data[173] ? in_data[128] : in_data[159];
  assign celloutsig_1_8z = !(in_data[159] ? celloutsig_1_1z[1] : celloutsig_1_4z[3]);
  assign celloutsig_0_3z = !(celloutsig_0_0z[5] ? celloutsig_0_0z[4] : _01_);
  assign celloutsig_1_12z = !(celloutsig_1_8z ? celloutsig_1_5z : celloutsig_1_9z);
  assign celloutsig_0_5z = !(celloutsig_0_4z ? celloutsig_0_0z[3] : celloutsig_0_3z);
  assign celloutsig_0_14z = ~celloutsig_0_9z[14];
  assign celloutsig_0_11z = ~((celloutsig_0_1z[0] | celloutsig_0_1z[0]) & (celloutsig_0_5z | celloutsig_0_8z));
  assign celloutsig_0_19z = ~((celloutsig_0_10z[1] | celloutsig_0_10z[1]) & (celloutsig_0_1z[0] | celloutsig_0_13z));
  assign celloutsig_0_16z = celloutsig_0_15z ^ celloutsig_0_5z;
  assign celloutsig_0_22z = celloutsig_0_6z ^ celloutsig_0_0z[1];
  reg [5:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _17_ <= 6'h00;
    else _17_ <= { in_data[87:85], celloutsig_0_1z };
  assign { _02_[5], _00_, _02_[3:1], _01_ } = _17_;
  assign celloutsig_0_12z = in_data[55:34] & in_data[74:53];
  assign celloutsig_1_2z = in_data[146:123] & in_data[187:164];
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z } === celloutsig_0_12z[13:11];
  assign celloutsig_0_4z = celloutsig_0_0z >= { celloutsig_0_0z[7:4], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_4z[4:3], celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z } > { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_9z[13:10], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_5z } && { celloutsig_0_9z[13:5], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_6z = { celloutsig_1_4z[15:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z } < { celloutsig_1_2z[23:21], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_3z = { celloutsig_1_2z[11:9], celloutsig_1_1z } < { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_18z = celloutsig_0_13z & ~(celloutsig_0_15z);
  assign celloutsig_0_25z = celloutsig_0_20z[4:0] % { 1'h1, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_5z };
  assign celloutsig_1_17z = { celloutsig_1_13z[8:7], celloutsig_1_3z } * celloutsig_1_4z[11:9];
  assign celloutsig_1_19z = celloutsig_1_16z[3:1] * celloutsig_1_13z[12:10];
  assign celloutsig_0_24z = celloutsig_0_4z ? { celloutsig_0_0z[7:2], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_14z } : { _02_[3:1], _01_, celloutsig_0_19z, 1'h0, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_7z = { celloutsig_0_0z[6:1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z } !== { in_data[44:37], celloutsig_0_1z };
  assign celloutsig_1_13z = celloutsig_1_2z[17:1] | { celloutsig_1_4z[10:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_16z = celloutsig_1_13z[14:4] | celloutsig_1_4z[10:0];
  assign celloutsig_1_1z = in_data[170:168] | { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_14z } << { celloutsig_0_12z[15], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_18z = { celloutsig_1_13z[15:7], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_12z } >>> { celloutsig_1_17z[2], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_16z };
  assign celloutsig_0_0z = in_data[30:23] - in_data[51:44];
  assign celloutsig_1_4z = in_data[185:168] - { in_data[152:142], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_9z = { _02_[5], _00_, _02_[3:1], celloutsig_0_4z, _02_[5], _00_, _02_[3:1], _01_, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, _02_[5], _00_, _02_[3:1], _01_, celloutsig_0_4z, celloutsig_0_7z } - { celloutsig_0_8z, celloutsig_0_5z, _02_[5], _00_, _02_[3:1], _01_, celloutsig_0_7z, _02_[5], _00_, _02_[3:1], _01_, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_10z = celloutsig_0_9z[3:1] - { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_1z = celloutsig_0_0z[3:1] - celloutsig_0_0z[3:1];
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 10'h000;
    else if (!clkin_data[96]) celloutsig_1_11z = { celloutsig_1_4z[7:4], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign { _02_[4], _02_[0] } = { _00_, _01_ };
  assign { out_data[148:128], out_data[98:96], out_data[43:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
