# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_5.srcs/sources_1/imports/sources_1/imports/Downloads/lab4_src" --include "../../../../project_5.srcs/sources_1/imports/sources_1/imports/Lab0" \
"../../../../project_5.srcs/sources_1/imports/sources_1/new/ALUCtrl.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/new/CSR_ALU.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/new/Core.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/new/CtrlUnit.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/imports/Downloads/lab4_src/DMem.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/new/Exception_ctrl.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/imports/Downloads/lab4_src/IMem.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/new/ImmedGen.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/imports/Downloads/lab4_src/Mem.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/imports/Downloads/alu.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/imports/Downloads/comparator.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/new/csr_file.v" \
"../../../../project_5.srcs/sources_1/imports/sources_1/imports/Downloads/reg_file.v" \
"../../../../project_5.srcs/sim_1/imports/new/Core_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
