

================================================================
== Vivado HLS Report for 'init_3'
================================================================
* Date:           Mon Dec  7 17:37:37 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      0.00|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     24|
|Register         |        -|      -|      26|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      26|     26|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_29  |    or    |      0|  0|   2|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   2|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  12|          2|   12|         24|
    |ap_return_1  |  12|          2|   12|         24|
    +-------------+----+-----------+-----+-----------+
    |Total        |  24|          4|   24|         48|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+-----+-----------+
    |       Name       | FF | Bits| Const Bits|
    +------------------+----+-----+-----------+
    |ap_CS_fsm         |   1|    1|          0|
    |ap_done_reg       |   1|    1|          0|
    |ap_return_0_preg  |  12|   12|          0|
    |ap_return_1_preg  |  12|   12|          0|
    +------------------+----+-----+-----------+
    |Total             |  26|   26|          0|
    +------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+---------+--------------+--------------+
|  RTL Ports  | Dir | Bits| Protocol| Source Object|    C Type    |
+-------------+-----+-----+---------+--------------+--------------+
|ap_clk       |  in |    1|        -|    init.3    | return value |
|ap_rst       |  in |    1|        -|    init.3    | return value |
|ap_start     |  in |    1|        -|    init.3    | return value |
|ap_done      | out |    1|        -|    init.3    | return value |
|ap_continue  |  in |    1|        -|    init.3    | return value |
|ap_idle      | out |    1|        -|    init.3    | return value |
|ap_ready     | out |    1|        -|    init.3    | return value |
|ap_return_0  | out |   12|        -|    init.3    | return value |
|ap_return_1  | out |   12|        -|    init.3    | return value |
|p_rows       |  in |   32| ap_none |    p_rows    |    scalar    |
|p_cols       |  in |   32| ap_none |    p_cols    |    scalar    |
+-------------+-----+-----+---------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_2 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecIFCore(i32 %p_cols, [1 x i8]* @p_str, [10 x i8]* @p_str58, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [24 x i8]* @p_str59)

ST_1: stg_3 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecIFCore(i32 %p_rows, [1 x i8]* @p_str, [10 x i8]* @p_str58, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [24 x i8]* @p_str59)

ST_1: p_cols_read [1/1] 0.00ns
entry:2  %p_cols_read = call i32 @_ssdm_op_WireRead.i32(i32 %p_cols) ; <i32> [#uses=1]

ST_1: p_rows_read [1/1] 0.00ns
entry:3  %p_rows_read = call i32 @_ssdm_op_WireRead.i32(i32 %p_rows) ; <i32> [#uses=1]

ST_1: tmp [1/1] 0.00ns
entry:4  %tmp = trunc i32 %p_rows_read to i12            ; <i12> [#uses=1]

ST_1: tmp_25 [1/1] 0.00ns
entry:5  %tmp_25 = trunc i32 %p_cols_read to i12         ; <i12> [#uses=1]

ST_1: mrv [1/1] 0.00ns
entry:6  %mrv = insertvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" undef, i12 %tmp, 0 ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=1]

ST_1: mrv_1 [1/1] 0.00ns
entry:7  %mrv_1 = insertvalue %"hls::Mat<1080, 1920, 0>::init.1_ret" %mrv, i12 %tmp_25, 1 ; <%"hls::Mat<1080, 1920, 0>::init.1_ret"> [#uses=1]

ST_1: stg_10 [1/1] 0.00ns
entry:8  ret %"hls::Mat<1080, 1920, 0>::init.1_ret" %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ p_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1aec70c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1bd35450; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2       (specifcore ) [ 00]
stg_3       (specifcore ) [ 00]
p_cols_read (wireread   ) [ 00]
p_rows_read (wireread   ) [ 00]
tmp         (trunc      ) [ 00]
tmp_25      (trunc      ) [ 00]
mrv         (insertvalue) [ 00]
mrv_1       (insertvalue) [ 00]
stg_10      (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_rows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_rows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="p_cols_read_wireread_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="32" slack="0"/>
<pin id="18" dir="0" index="1" bw="32" slack="0"/>
<pin id="19" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_cols_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="p_rows_read_wireread_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="p_rows_read/1 "/>
</bind>
</comp>

<comp id="29" class="1004" name="tmp_fu_29">
<pin_list>
<pin id="30" dir="0" index="0" bw="32" slack="0"/>
<pin id="31" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="33" class="1004" name="tmp_25_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="32" slack="0"/>
<pin id="35" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_25/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="mrv_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="24" slack="0"/>
<pin id="39" dir="0" index="1" bw="12" slack="0"/>
<pin id="40" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(54) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="mrv_1_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="24" slack="0"/>
<pin id="45" dir="0" index="1" bw="12" slack="0"/>
<pin id="46" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(54) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="12" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="12" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="22" pin="2"/><net_sink comp="29" pin=0"/></net>

<net id="36"><net_src comp="16" pin="2"/><net_sink comp="33" pin=0"/></net>

<net id="41"><net_src comp="14" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="42"><net_src comp="29" pin="1"/><net_sink comp="37" pin=1"/></net>

<net id="47"><net_src comp="37" pin="2"/><net_sink comp="43" pin=0"/></net>

<net id="48"><net_src comp="33" pin="1"/><net_sink comp="43" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		mrv : 1
		mrv_1 : 2
		stg_10 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
| wireread | p_cols_read_wireread_fu_16 |
|          | p_rows_read_wireread_fu_22 |
|----------|----------------------------|
|   trunc  |          tmp_fu_29         |
|          |        tmp_25_fu_33        |
|----------|----------------------------|
|insertvalue|          mrv_fu_37         |
|          |         mrv_1_fu_43        |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
