# Simple fully connected neural network

This is my first attempt at making a verilog/SystemVerilog simple NN

