// Seed: 2613046330
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  assign id_3 = ~1;
  logic id_6;
  reg   id_7;
  logic id_8;
  tri1  id_9;
  always id_7 <= id_9[1'b0];
  logic id_10;
  type_21 id_11 (
      .id_0(id_7),
      .id_1(id_6 - id_7),
      .id_2(1),
      .id_3(id_1)
  );
  logic id_12;
  logic id_13;
  logic id_14;
  type_24(
      {1, 1, id_6}, id_6, id_13, 1
  );
  logic id_15;
endmodule
