
*** Running vivado
    with args -log rhd_axi_tb_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source rhd_axi_tb_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source rhd_axi_tb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top rhd_axi_tb_wrapper -part xck26-sfvc784-2LVI-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LVI-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_axi_vip_0_0/rhd_axi_tb_axi_vip_0_0.dcp' for cell 'rhd_axi_tb_i/axi_vip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_axi_0_0/rhd_axi_tb_rhd_axi_0_0.dcp' for cell 'rhd_axi_tb_i/rhd_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/bd/rhd_axi_tb/ip/rhd_axi_tb_rhd_headstage_slave_0_6/rhd_axi_tb_rhd_headstage_slave_0_6.dcp' for cell 'rhd_axi_tb_i/rhd_headstage_slave_full_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0.dcp' for cell 'rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_1/xpm_cdc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0.dcp' for cell 'rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_1bit_inst_2/xpm_cdc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/bd/xpm_cdc_1bit/ip/xpm_cdc_1bit_xpm_cdc_0_0/xpm_cdc_1bit_xpm_cdc_0_0.dcp' for cell 'rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/xpm_cdc_5bit_inst_3/xpm_cdc_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1507.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0'
Finished Parsing XDC File [c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0'
Parsing XDC File [c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0'
Finished Parsing XDC File [c:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'rhd_axi_tb_i/rhd_axi_0/inst/rhd_S00_AXI/rhd/fifo_inst/U0'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1909.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1909.973 ; gain = 1381.863
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1909.973 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1aa2e19bd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1909.973 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 599 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e62ee7d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 2197.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 18 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: 73e3ff08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.387 . Memory (MB): peak = 2197.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 29 cells and removed 1825 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bbeb4e5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.610 . Memory (MB): peak = 2197.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3086 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG aclk_IBUF_BUFG_inst to drive 94 load(s) on clock net aclk_IBUF_inst/O
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 181d99f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.660 . Memory (MB): peak = 2197.273 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10b19217f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.688 . Memory (MB): peak = 2197.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10b19217f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.691 . Memory (MB): peak = 2197.273 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              18  |                                              0  |
|  Constant propagation         |              29  |            1825  |                                              0  |
|  Sweep                        |               0  |            3086  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2197.273 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10b19217f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.694 . Memory (MB): peak = 2197.273 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10b19217f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2197.273 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10b19217f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.273 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2197.273 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 10b19217f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2197.273 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file rhd_axi_tb_wrapper_drc_opted.rpt -pb rhd_axi_tb_wrapper_drc_opted.pb -rpx rhd_axi_tb_wrapper_drc_opted.rpx
Command: report_drc -file rhd_axi_tb_wrapper_drc_opted.rpt -pb rhd_axi_tb_wrapper_drc_opted.pb -rpx rhd_axi_tb_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.runs/impl_1/rhd_axi_tb_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.runs/impl_1/rhd_axi_tb_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.059 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 30219272

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2229.059 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2229.059 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c872c48f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.634 . Memory (MB): peak = 2245.742 ; gain = 16.684

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fc289c47

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2659.496 ; gain = 430.438

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fc289c47

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2659.496 ; gain = 430.438
Phase 1 Placer Initialization | Checksum: fc289c47

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2659.496 ; gain = 430.438

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: e0c5625e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2661.480 ; gain = 432.422

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: e0c5625e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2663.301 ; gain = 434.242

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: e0c5625e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3118.703 ; gain = 889.645

Phase 2.1.1.4 PBP: Add part constraints
Phase 2.1.1.4 PBP: Add part constraints | Checksum: e0c5625e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3118.703 ; gain = 889.645
Phase 2.1.1 Partition Driven Placement | Checksum: e0c5625e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3118.703 ; gain = 889.645
Phase 2.1 Floorplanning | Checksum: e0c5625e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3118.703 ; gain = 889.645

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e0c5625e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3118.703 ; gain = 889.645

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e0c5625e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 3118.703 ; gain = 889.645

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: e569f23c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3246.906 ; gain = 1017.848
Phase 2 Global Placement | Checksum: e569f23c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3246.906 ; gain = 1017.848

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e569f23c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 3246.906 ; gain = 1017.848

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e569f23c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 3246.906 ; gain = 1017.848

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13e96776e

Time (s): cpu = 00:00:09 ; elapsed = 00:01:07 . Memory (MB): peak = 3246.906 ; gain = 1017.848

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 11b6f8ad9

Time (s): cpu = 00:00:09 ; elapsed = 00:01:12 . Memory (MB): peak = 3246.906 ; gain = 1017.848

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 12b762221

Time (s): cpu = 00:00:09 ; elapsed = 00:01:12 . Memory (MB): peak = 3246.906 ; gain = 1017.848
Phase 3.3.3 Slice Area Swap | Checksum: 12b762221

Time (s): cpu = 00:00:09 ; elapsed = 00:01:13 . Memory (MB): peak = 3246.906 ; gain = 1017.848
Phase 3.3 Small Shape DP | Checksum: 16069aff0

Time (s): cpu = 00:00:11 ; elapsed = 00:01:24 . Memory (MB): peak = 3253.090 ; gain = 1024.031

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 16069aff0

Time (s): cpu = 00:00:12 ; elapsed = 00:01:27 . Memory (MB): peak = 3253.090 ; gain = 1024.031

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 16069aff0

Time (s): cpu = 00:00:12 ; elapsed = 00:01:27 . Memory (MB): peak = 3253.090 ; gain = 1024.031
Phase 3 Detail Placement | Checksum: 16069aff0

Time (s): cpu = 00:00:12 ; elapsed = 00:01:27 . Memory (MB): peak = 3253.090 ; gain = 1024.031

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 16069aff0

Time (s): cpu = 00:00:12 ; elapsed = 00:01:34 . Memory (MB): peak = 3253.090 ; gain = 1024.031
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3264.844 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22c15d2bd

Time (s): cpu = 00:00:14 ; elapsed = 00:01:51 . Memory (MB): peak = 3264.844 ; gain = 1035.785

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22c15d2bd

Time (s): cpu = 00:00:14 ; elapsed = 00:01:51 . Memory (MB): peak = 3264.844 ; gain = 1035.785
Phase 4.3 Placer Reporting | Checksum: 22c15d2bd

Time (s): cpu = 00:00:14 ; elapsed = 00:01:51 . Memory (MB): peak = 3264.844 ; gain = 1035.785

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3264.844 ; gain = 0.000

Time (s): cpu = 00:00:14 ; elapsed = 00:01:51 . Memory (MB): peak = 3264.844 ; gain = 1035.785
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2245e5c80

Time (s): cpu = 00:00:14 ; elapsed = 00:01:51 . Memory (MB): peak = 3264.844 ; gain = 1035.785
Ending Placer Task | Checksum: 15bca1a3f

Time (s): cpu = 00:00:14 ; elapsed = 00:01:51 . Memory (MB): peak = 3264.844 ; gain = 1035.785
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:01:53 . Memory (MB): peak = 3264.844 ; gain = 1038.016
INFO: [runtcl-4] Executing : report_io -file rhd_axi_tb_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 3264.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rhd_axi_tb_wrapper_utilization_placed.rpt -pb rhd_axi_tb_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rhd_axi_tb_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3264.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 3264.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.runs/impl_1/rhd_axi_tb_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 4016.695 ; gain = 751.852
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 4016.695 ; gain = 751.852
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 4016.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.runs/impl_1/rhd_axi_tb_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4dec7e05 ConstDB: 0 ShapeSum: 4231796d RouteDB: cbac22cd
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 4016.695 ; gain = 0.000
Post Restoration Checksum: NetGraph: 3f9b4ccf | NumContArr: 62f28fa | Constraints: e6a71379 | Timing: 0
Phase 1 Build RT Design | Checksum: 12c718942

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12c718942

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12c718942

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 18eb6f1a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 4016.695 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 190
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 115
  Number of Partially Routed Nets     = 75
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1407e8c73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1407e8c73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 244733bdf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1e97b0a0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1e97b0a0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1e97b0a0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1e97b0a0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1e97b0a0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00873449 %
  Global Horizontal Routing Utilization  = 0.00811811 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 6.57277%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 10.9005%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 14.4231%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 9.61538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1e97b0a0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e97b0a0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e97b0a0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1e97b0a0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: f71ebb0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4016.695 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4016.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file rhd_axi_tb_wrapper_drc_routed.rpt -pb rhd_axi_tb_wrapper_drc_routed.pb -rpx rhd_axi_tb_wrapper_drc_routed.rpx
Command: report_drc -file rhd_axi_tb_wrapper_drc_routed.rpt -pb rhd_axi_tb_wrapper_drc_routed.pb -rpx rhd_axi_tb_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.runs/impl_1/rhd_axi_tb_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file rhd_axi_tb_wrapper_methodology_drc_routed.rpt -pb rhd_axi_tb_wrapper_methodology_drc_routed.pb -rpx rhd_axi_tb_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rhd_axi_tb_wrapper_methodology_drc_routed.rpt -pb rhd_axi_tb_wrapper_methodology_drc_routed.pb -rpx rhd_axi_tb_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.runs/impl_1/rhd_axi_tb_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file rhd_axi_tb_wrapper_power_routed.rpt -pb rhd_axi_tb_wrapper_power_summary_routed.pb -rpx rhd_axi_tb_wrapper_power_routed.rpx
Command: report_power -file rhd_axi_tb_wrapper_power_routed.rpt -pb rhd_axi_tb_wrapper_power_summary_routed.pb -rpx rhd_axi_tb_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4016.695 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file rhd_axi_tb_wrapper_route_status.rpt -pb rhd_axi_tb_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file rhd_axi_tb_wrapper_timing_summary_routed.rpt -pb rhd_axi_tb_wrapper_timing_summary_routed.pb -rpx rhd_axi_tb_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LVI, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file rhd_axi_tb_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file rhd_axi_tb_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rhd_axi_tb_wrapper_bus_skew_routed.rpt -pb rhd_axi_tb_wrapper_bus_skew_routed.pb -rpx rhd_axi_tb_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LVI, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 4016.695 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.runs/impl_1/rhd_axi_tb_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 11:45:56 2023...
