#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Apr 15 22:51:27 2021
# Process ID: 26508
# Current directory: C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1
# Command line: vivado.exe -log first_zynq_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source first_zynq_system_wrapper.tcl -notrace
# Log file: C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper.vdi
# Journal file: C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source first_zynq_system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0.dcp' for cell 'first_zynq_system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/first_zynq_system_processing_system7_0_0.dcp' for cell 'first_zynq_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_50M_0/first_zynq_system_rst_ps7_0_50M_0.dcp' for cell 'first_zynq_system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0.dcp' for cell 'first_zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'first_zynq_system_i/axi_gpio_0/gpio_io_o[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/.Xil/Vivado-26508-LAPTOP-QPR00H51/dcp_3/first_zynq_system_axi_gpio_0_0.edf:3791]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'first_zynq_system_i/axi_gpio_0/gpio_io_o[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/.Xil/Vivado-26508-LAPTOP-QPR00H51/dcp_3/first_zynq_system_axi_gpio_0_0.edf:3798]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'first_zynq_system_i/axi_gpio_0/gpio_io_o[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/.Xil/Vivado-26508-LAPTOP-QPR00H51/dcp_3/first_zynq_system_axi_gpio_0_0.edf:3805]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'first_zynq_system_i/axi_gpio_0/gpio_io_o[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/.Xil/Vivado-26508-LAPTOP-QPR00H51/dcp_3/first_zynq_system_axi_gpio_0_0.edf:3812]
Parsing XDC File [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/first_zynq_system_processing_system7_0_0.xdc] for cell 'first_zynq_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/first_zynq_system_processing_system7_0_0.xdc] for cell 'first_zynq_system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0_board.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0_board.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0.xdc] for cell 'first_zynq_system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_50M_0/first_zynq_system_rst_ps7_0_50M_0_board.xdc] for cell 'first_zynq_system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_50M_0/first_zynq_system_rst_ps7_0_50M_0_board.xdc] for cell 'first_zynq_system_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_50M_0/first_zynq_system_rst_ps7_0_50M_0.xdc] for cell 'first_zynq_system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_50M_0/first_zynq_system_rst_ps7_0_50M_0.xdc] for cell 'first_zynq_system_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_processing_system7_0_0/first_zynq_system_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_axi_gpio_0_0/first_zynq_system_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_rst_ps7_0_50M_0/first_zynq_system_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.srcs/sources_1/bd/first_zynq_system/ip/first_zynq_system_auto_pc_0/first_zynq_system_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 526.563 ; gain = 277.059
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.390 . Memory (MB): peak = 535.961 ; gain = 9.398
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1c88487a1

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10894aaa0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1001.652 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 32 cells.
Phase 2 Constant propagation | Checksum: 18cd4d6fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.289 . Memory (MB): peak = 1001.652 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 198 unconnected nets.
INFO: [Opt 31-11] Eliminated 275 unconnected cells.
Phase 3 Sweep | Checksum: 213c76562

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 1001.652 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 20824e39b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.886 . Memory (MB): peak = 1001.652 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1001.652 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 20824e39b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.901 . Memory (MB): peak = 1001.652 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20824e39b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1001.652 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.652 ; gain = 475.090
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1001.652 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1001.652 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1001.652 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 153fe3d45

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 23bab857b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 23bab857b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.387 ; gain = 22.734
Phase 1 Placer Initialization | Checksum: 23bab857b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 256b5061f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 256b5061f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25e6227d1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d17c0a64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d17c0a64

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2354debfa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17ea2748d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: edbf40ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: edbf40ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734
Phase 3 Detail Placement | Checksum: edbf40ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.752. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 149f67467

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734
Phase 4.1 Post Commit Optimization | Checksum: 149f67467

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 149f67467

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 149f67467

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16afb9c81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16afb9c81

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734
Ending Placer Task | Checksum: 1105f20c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1024.387 ; gain = 22.734
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1024.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1024.387 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1024.387 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1024.387 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 26644887 ConstDB: 0 ShapeSum: e9fad83a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 112873bd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 112873bd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 112873bd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 112873bd9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.188 ; gain = 79.801
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14a48f3a8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.718 | TNS=0.000  | WHS=-0.144 | THS=-11.849|

Phase 2 Router Initialization | Checksum: 16944bcbf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d794fd3f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1d8c78648

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.656 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19c436163

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: cb57bef6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.656 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12e6e8010

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801
Phase 4 Rip-up And Reroute | Checksum: 12e6e8010

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: bcd4d54f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.807 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: bcd4d54f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: bcd4d54f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801
Phase 5 Delay and Skew Optimization | Checksum: bcd4d54f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bd05b163

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.807 | TNS=0.000  | WHS=0.100  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 5e0220d5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801
Phase 6 Post Hold Fix | Checksum: 5e0220d5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.298846 %
  Global Horizontal Routing Utilization  = 0.472886 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f03c3167

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f03c3167

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d3df3ce6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.807 | TNS=0.000  | WHS=0.100  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d3df3ce6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1104.188 ; gain = 79.801
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1104.188 ; gain = 79.801

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1104.188 ; gain = 79.801
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1104.188 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab3/first_zynq_design/first_zynq_design.runs/impl_1/first_zynq_system_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file first_zynq_system_wrapper_power_routed.rpt -pb first_zynq_system_wrapper_power_summary_routed.pb -rpx first_zynq_system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile first_zynq_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./first_zynq_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1470.000 ; gain = 334.277
INFO: [Common 17-206] Exiting Vivado at Thu Apr 15 22:52:28 2021...
