<html><body><samp><pre>
<!@TC:1504706727>
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.1
#Hostname: ITK-D655

#Implementation: byggern

<a name=compilerReport1>$ Start of Compile</a>
#Wed Sep 06 16:05:27 2017

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1504706727> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1504706727> | Setting time resolution to ns
@N: : <a href="C:\users\tobib\byggern\gal.vhd:6:7:6:21:@N::@XP_MSG">gal.vhd(6)</a><!@TM:1504706727> | Top entity is set to GAL_addrSelect.
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\users\tobib\byggern\gal.vhd:6:7:6:21:@N:CD630:@XP_MSG">gal.vhd(6)</a><!@TM:1504706727> | Synthesizing work.gal_addrselect.behavioral 
Post processing for work.gal_addrselect.behavioral
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\users\tobib\byggern\gal.vhd:16:8:16:15:@W:CL240:@XP_MSG">gal.vhd(16)</a><!@TM:1504706727> | oled_dc is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\users\tobib\byggern\gal.vhd:10:8:10:10:@W:CL159:@XP_MSG">gal.vhd(10)</a><!@TM:1504706727> | Input a9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\users\tobib\byggern\gal.vhd:11:8:11:10:@W:CL159:@XP_MSG">gal.vhd(11)</a><!@TM:1504706727> | Input a8 is unused</font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 06 16:05:27 2017

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N: : <!@TM:1504706728> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 67MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 06 16:05:28 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport2>Synopsys CPLD Technology Mapper, Version maplat, Build 923R, Built May  6 2014</a>
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version I-2014.03LC 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1504706729> | Running in 64-bit mode. 
---------------------------------------
<a name=resourceUsage3>Resource Usage Report</a>

Simple gate primitives:
IBUF            4 uses
OBUF            4 uses
INV             2 uses
AND2            2 uses


@N:<a href="@N:FC100:@XP_HELP">FC100</a> : <!@TM:1504706729> | Timing Report not generated for this device, please use place and route tools for timing analysis. 
I-2014.03LC 
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 102MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 06 16:05:29 2017

###########################################################]

</pre></samp></body></html>
