// Seed: 1251608940
module module_0 ();
  assign id_1 = 1;
  id_2(
      id_1, {id_3{1}}, id_4, id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_7 = id_7[1];
  wire id_8, id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  supply0 id_10;
  wire id_11, id_12, id_13, id_14;
  wire id_15;
  assign id_10 = 1;
  assign id_14 = id_8;
endmodule
