INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bms_p/Desktop/vlsi 1/100daysofrtl/shiftregister-not/shiftregister.srcs/sources_1/new/shiftregister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bms_p/Desktop/vlsi 1/100daysofrtl/shiftregister-not/shiftregister.srcs/sim_1/new/shiftregistertb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_tb
