{
  "design": {
    "design_info": {
      "boundary_crc": "0x3DC272BB48B52E68",
      "device": "xczu19eg-ffvc1760-2-i",
      "gen_directory": "../../../../blink_led.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "clock_buffer": "",
      "controller": ""
    },
    "ports": {
      "sysclk100_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_IBUF_DS_P_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sysclk100_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_IBUF_DS_N_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "GPIO_LED0": {
        "direction": "O"
      }
    },
    "components": {
      "clock_buffer": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "design_1_util_ds_buf_0_0",
        "xci_path": "ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci",
        "inst_hier_path": "clock_buffer"
      },
      "controller": {
        "vlnv": "xilinx.com:module_ref:controller:1.0",
        "xci_name": "design_1_controller_0_0",
        "xci_path": "ip/design_1_controller_0_0/design_1_controller_0_0.xci",
        "inst_hier_path": "controller",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_IBUF_DS_N_0",
                "value_src": "ip_prop"
              }
            }
          },
          "LED": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "IBUF_DS_N_0_1": {
        "ports": [
          "sysclk100_n",
          "clock_buffer/IBUF_DS_N"
        ]
      },
      "IBUF_DS_P_0_1": {
        "ports": [
          "sysclk100_p",
          "clock_buffer/IBUF_DS_P"
        ]
      },
      "clock_buffer_IBUF_OUT": {
        "ports": [
          "clock_buffer/IBUF_OUT",
          "controller/CLK"
        ]
      },
      "controller_0_LED": {
        "ports": [
          "controller/LED",
          "GPIO_LED0"
        ]
      }
    }
  }
}