<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-pip-defs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-pip-defs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2008 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cp">#ifndef __CVMX_PIP_DEFS_H__</span>
<span class="cp">#define __CVMX_PIP_DEFS_H__</span>

<span class="cm">/*</span>
<span class="cm"> * Enumeration representing the amount of packet processing</span>
<span class="cm"> * and validation performed by the input hardware.</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">cvmx_pip_port_parse_mode</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Packet input doesn&#39;t perform any processing of the input</span>
<span class="cm">	 * packet.</span>
<span class="cm">	 */</span>
	<span class="n">CVMX_PIP_PORT_CFG_MODE_NONE</span> <span class="o">=</span> <span class="mi">0ull</span><span class="p">,</span>
	<span class="cm">/*</span>
<span class="cm">	 * Full packet processing is performed with pointer starting</span>
<span class="cm">	 * at the L2 (ethernet MAC) header.</span>
<span class="cm">	 */</span>
	<span class="n">CVMX_PIP_PORT_CFG_MODE_SKIPL2</span> <span class="o">=</span> <span class="mi">1ull</span><span class="p">,</span>
	<span class="cm">/*</span>
<span class="cm">	 * Input packets are assumed to be IP.  Results from non IP</span>
<span class="cm">	 * packets is undefined. Pointers reference the beginning of</span>
<span class="cm">	 * the IP header.</span>
<span class="cm">	 */</span>
	<span class="n">CVMX_PIP_PORT_CFG_MODE_SKIPIP</span> <span class="o">=</span> <span class="mi">2ull</span>
<span class="p">};</span>

<span class="cp">#define CVMX_PIP_BCK_PRS \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000038ull)</span>
<span class="cp">#define CVMX_PIP_BIST_STATUS \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000000ull)</span>
<span class="cp">#define CVMX_PIP_CRC_CTLX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000040ull + (((offset) &amp; 1) * 8))</span>
<span class="cp">#define CVMX_PIP_CRC_IVX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000050ull + (((offset) &amp; 1) * 8))</span>
<span class="cp">#define CVMX_PIP_DEC_IPSECX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000080ull + (((offset) &amp; 3) * 8))</span>
<span class="cp">#define CVMX_PIP_DSA_SRC_GRP \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000190ull)</span>
<span class="cp">#define CVMX_PIP_DSA_VID_GRP \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000198ull)</span>
<span class="cp">#define CVMX_PIP_FRM_LEN_CHKX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000180ull + (((offset) &amp; 1) * 8))</span>
<span class="cp">#define CVMX_PIP_GBL_CFG \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000028ull)</span>
<span class="cp">#define CVMX_PIP_GBL_CTL \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000020ull)</span>
<span class="cp">#define CVMX_PIP_HG_PRI_QOS \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A00001A0ull)</span>
<span class="cp">#define CVMX_PIP_INT_EN \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000010ull)</span>
<span class="cp">#define CVMX_PIP_INT_REG \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000008ull)</span>
<span class="cp">#define CVMX_PIP_IP_OFFSET \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000060ull)</span>
<span class="cp">#define CVMX_PIP_PRT_CFGX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000200ull + (((offset) &amp; 63) * 8))</span>
<span class="cp">#define CVMX_PIP_PRT_TAGX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000400ull + (((offset) &amp; 63) * 8))</span>
<span class="cp">#define CVMX_PIP_QOS_DIFFX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000600ull + (((offset) &amp; 63) * 8))</span>
<span class="cp">#define CVMX_PIP_QOS_VLANX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A00000C0ull + (((offset) &amp; 7) * 8))</span>
<span class="cp">#define CVMX_PIP_QOS_WATCHX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000100ull + (((offset) &amp; 7) * 8))</span>
<span class="cp">#define CVMX_PIP_RAW_WORD \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A00000B0ull)</span>
<span class="cp">#define CVMX_PIP_SFT_RST \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000030ull)</span>
<span class="cp">#define CVMX_PIP_STAT0_PRTX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000800ull + (((offset) &amp; 63) * 80))</span>
<span class="cp">#define CVMX_PIP_STAT1_PRTX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000808ull + (((offset) &amp; 63) * 80))</span>
<span class="cp">#define CVMX_PIP_STAT2_PRTX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000810ull + (((offset) &amp; 63) * 80))</span>
<span class="cp">#define CVMX_PIP_STAT3_PRTX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000818ull + (((offset) &amp; 63) * 80))</span>
<span class="cp">#define CVMX_PIP_STAT4_PRTX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000820ull + (((offset) &amp; 63) * 80))</span>
<span class="cp">#define CVMX_PIP_STAT5_PRTX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000828ull + (((offset) &amp; 63) * 80))</span>
<span class="cp">#define CVMX_PIP_STAT6_PRTX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000830ull + (((offset) &amp; 63) * 80))</span>
<span class="cp">#define CVMX_PIP_STAT7_PRTX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000838ull + (((offset) &amp; 63) * 80))</span>
<span class="cp">#define CVMX_PIP_STAT8_PRTX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000840ull + (((offset) &amp; 63) * 80))</span>
<span class="cp">#define CVMX_PIP_STAT9_PRTX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000848ull + (((offset) &amp; 63) * 80))</span>
<span class="cp">#define CVMX_PIP_STAT_CTL \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000018ull)</span>
<span class="cp">#define CVMX_PIP_STAT_INB_ERRSX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0001A10ull + (((offset) &amp; 63) * 32))</span>
<span class="cp">#define CVMX_PIP_STAT_INB_OCTSX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0001A08ull + (((offset) &amp; 63) * 32))</span>
<span class="cp">#define CVMX_PIP_STAT_INB_PKTSX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0001A00ull + (((offset) &amp; 63) * 32))</span>
<span class="cp">#define CVMX_PIP_TAG_INCX(offset) \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0001800ull + (((offset) &amp; 63) * 8))</span>
<span class="cp">#define CVMX_PIP_TAG_MASK \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000070ull)</span>
<span class="cp">#define CVMX_PIP_TAG_SECRET \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000068ull)</span>
<span class="cp">#define CVMX_PIP_TODO_ENTRY \</span>
<span class="cp">	 CVMX_ADD_IO_SEG(0x00011800A0000078ull)</span>

<span class="k">union</span> <span class="n">cvmx_pip_bck_prs</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bck_prs_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_62</span><span class="o">:</span><span class="mi">50</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hiwater</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_5_7</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lowater</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bck_prs_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bck_prs_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bck_prs_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bck_prs_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bck_prs_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bck_prs_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_bist_status</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_63</span><span class="o">:</span><span class="mi">46</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bist</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bist</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_bist_status_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_crc_ctlx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_crc_ctlx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_2_63</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">invres</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reflect</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_crc_ctlx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_crc_ctlx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_crc_ctlx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_crc_ctlx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_crc_ivx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_crc_ivx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">iv</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_crc_ivx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_crc_ivx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_crc_ivx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_crc_ivx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_dec_ipsecx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_63</span><span class="o">:</span><span class="mi">46</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tcp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">udp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dprt</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dec_ipsecx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_dsa_src_grp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dsa_src_grp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">map15</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map14</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map13</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map12</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map11</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map10</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map9</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map8</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map7</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map6</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map5</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map4</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map2</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map0</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dsa_src_grp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dsa_src_grp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dsa_src_grp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_dsa_vid_grp</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dsa_vid_grp_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">map15</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map14</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map13</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map12</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map11</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map10</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map9</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map8</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map7</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map6</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map5</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map4</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map3</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map2</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">map0</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dsa_vid_grp_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dsa_vid_grp_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_dsa_vid_grp_s</span> <span class="n">cn56xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_frm_len_chkx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_frm_len_chkx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxlen</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minlen</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_frm_len_chkx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_frm_len_chkx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_frm_len_chkx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_frm_len_chkx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_frm_len_chkx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_gbl_cfg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_63</span><span class="o">:</span><span class="mi">45</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tag_syn</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_udp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">max_l2</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_15</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">raw_shf</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_7</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">nip_shf</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_cfg_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_gbl_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_63</span><span class="o">:</span><span class="mi">37</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsa_grp_tvid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsa_grp_scmd</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsa_grp_sid</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_21_23</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ring_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ignrs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vs_wqe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vs_qos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l2_mal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tcp_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_prt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_mal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_eext</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_opts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip_hop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip_mal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_63</span><span class="o">:</span><span class="mi">47</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ignrs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vs_wqe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vs_qos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l2_mal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tcp_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_prt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_mal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_eext</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_opts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip_hop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip_mal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_cn56xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_21_63</span><span class="o">:</span><span class="mi">43</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ring_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_17_19</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ignrs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vs_wqe</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vs_qos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l2_mal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tcp_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_prt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">l4_mal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_eext</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_opts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip_hop</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip_mal</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip_chk</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_cn30xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_gbl_ctl_cn30xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_hg_pri_qos</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_hg_pri_qos_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_11_63</span><span class="o">:</span><span class="mi">53</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_6_7</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pri</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_hg_pri_qos_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_hg_pri_qos_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_hg_pri_qos_s</span> <span class="n">cn56xx</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_int_en</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_63</span><span class="o">:</span><span class="mi">51</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">punyerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_63</span><span class="o">:</span><span class="mi">51</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">punyerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_cn56xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_cn58xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_63</span><span class="o">:</span><span class="mi">51</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">punyerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_en_cn30xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_int_reg</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_63</span><span class="o">:</span><span class="mi">51</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">punyerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_63</span><span class="o">:</span><span class="mi">55</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_cn52xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_63</span><span class="o">:</span><span class="mi">51</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">punyerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_cn52xx</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_cn56xxp1</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_12_63</span><span class="o">:</span><span class="mi">52</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_cn58xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_63</span><span class="o">:</span><span class="mi">51</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">punyerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_9_11</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">beperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">feperr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">todoovr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skprunt</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">badtag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">prtnxa</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">bckprs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crcerr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pktdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_int_reg_cn30xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_ip_offset</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">offset</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_ip_offset_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_prt_cfgx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_53_63</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pad_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp_wat_47</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_wat_47</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_37_39</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rawdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tag_inc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dyn_rs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inst_hdr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp_wat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">hg_qos</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_wat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_vsel</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_vod</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_diff</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_vlan</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_15</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crc_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">higig_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dsa_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skip</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_37_63</span><span class="o">:</span><span class="mi">27</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rawdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tag_inc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dyn_rs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inst_hdr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp_wat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_27</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_wat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_19</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_diff</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_vlan</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_15</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skip</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_cn38xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_37_63</span><span class="o">:</span><span class="mi">27</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rawdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tag_inc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dyn_rs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inst_hdr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp_wat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_27</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_wat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_19</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_diff</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_vlan</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_15</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crc_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skip</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_cn38xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_53_63</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pad_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">vlan_len</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">lenerr_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">maxerr_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">minerr_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp_wat_47</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_wat_47</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_37_39</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rawdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tag_inc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dyn_rs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inst_hdr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp_wat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_27</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_wat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_19</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_vod</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_diff</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_vlan</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_15</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crc_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skip</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_cn50xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_cn58xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_37_63</span><span class="o">:</span><span class="mi">27</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rawdrp</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tag_inc</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dyn_rs</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inst_hdr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp_wat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_27_27</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_wat</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_19</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_vod</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_diff</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos_vlan</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_13_15</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">crc_en</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_10_11</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_7</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">skip</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_cfgx_cn58xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_prt_tagx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_40_63</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grptagbase</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grptagmask</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grptag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grptag_mskip</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tag_mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inc_vs</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inc_vlan</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inc_prt_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_dprt_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_dprt_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_sprt_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_sprt_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_nxth_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_pctl_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_dst_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_dst_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_src_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_src_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tcp6_tag_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tcp4_tag_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_tag_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_tag_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">non_tag_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_40_63</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grptagbase</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grptagmask</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grptag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_30_30</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tag_mode</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inc_vs</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inc_vlan</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">inc_prt_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_dprt_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_dprt_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_sprt_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_sprt_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_nxth_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_pctl_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_dst_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_dst_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_src_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_src_flag</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tcp6_tag_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">tcp4_tag_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip6_tag_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">ip4_tag_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">non_tag_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_cn30xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_prt_tagx_cn30xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_qos_diffx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_diffx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_qos_vlanx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_7_63</span><span class="o">:</span><span class="mi">57</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos1</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_3</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_3_63</span><span class="o">:</span><span class="mi">61</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_cn30xx</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_cn30xx</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_cn30xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_vlanx_cn30xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_qos_watchx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mask</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_19_19</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">match_type</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">match_value</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mask</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_28_31</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">grp</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_23_23</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">qos</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_18_19</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">match_type</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">match_value</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_cn30xx</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_cn30xx</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_cn30xx</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_cn30xx</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_qos_watchx_cn30xx</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_raw_word</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_56_63</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">word</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_raw_word_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_sft_rst</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rst</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_sft_rst_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat0_prtx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">drp_pkts</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">drp_octs</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat0_prtx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat1_prtx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">octs</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat1_prtx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat2_prtx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">pkts</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">raw</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat2_prtx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat3_prtx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">bcst</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mcst</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat3_prtx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat4_prtx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">h65to127</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">h64</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat4_prtx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat5_prtx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">h256to511</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">h128to255</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat5_prtx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat6_prtx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">h1024to1518</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">h512to1023</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat6_prtx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat7_prtx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">fcs</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">h1519</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat7_prtx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat8_prtx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">frag</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">undersz</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat8_prtx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat9_prtx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">jabber</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">oversz</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat9_prtx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat_ctl</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_1_63</span><span class="o">:</span><span class="mi">63</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">rdclr</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_ctl_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat_inb_errsx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">errs</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_errsx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat_inb_octsx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_48_63</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">octs</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_octsx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_stat_inb_pktsx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pkts</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_stat_inb_pktsx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_tag_incx</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_8_63</span><span class="o">:</span><span class="mi">56</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">en</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_incx_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_tag_mask</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_16_63</span><span class="o">:</span><span class="mi">48</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mask</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_mask_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_tag_secret</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_32_63</span><span class="o">:</span><span class="mi">32</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">dst</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">src</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_tag_secret_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">union</span> <span class="n">cvmx_pip_todo_entry</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">val</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">reserved_62_62</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">entry</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">s</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn38xxp2</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn52xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn52xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn56xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn56xxp1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_pip_todo_entry_s</span> <span class="n">cn58xxp1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
