============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 27 2023  03:32:17 am
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-27468 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450        26400     
                                              
             Setup:-      82                  
       Uncertainty:-      10                  
     Required Time:=    1358                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3227                  
             Slack:=  -27468                  

Exceptions/Constraints:
  input_delay             -800            in_del_9_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   wdata_in[0]           
   3227   28827   175      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0   28827     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-27468 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450        26400     
                                              
             Setup:-      82                  
       Uncertainty:-      10                  
     Required Time:=    1358                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3227                  
             Slack:=  -27468                  

Exceptions/Constraints:
  input_delay             -800            in_del_8_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   wdata_in[1]           
   3227   28827   175      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0   28827     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-27468 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450        26400     
                                              
             Setup:-      82                  
       Uncertainty:-      10                  
     Required Time:=    1358                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3227                  
             Slack:=  -27468                  

Exceptions/Constraints:
  input_delay             -800            in_del_6_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   wdata_in[3]           
   3227   28827   175      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0   28827     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-27468 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450        26400     
                                              
             Setup:-      82                  
       Uncertainty:-      10                  
     Required Time:=    1358                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3227                  
             Slack:=  -27468                  

Exceptions/Constraints:
  input_delay             -800            in_del_7_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   wdata_in[2]           
   3227   28827   175      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0   28827     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-27468 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450        26400     
                                              
             Setup:-      82                  
       Uncertainty:-      10                  
     Required Time:=    1358                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3227                  
             Slack:=  -27468                  

Exceptions/Constraints:
  input_delay             -800            in_del_4_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   wdata_in[5]           
   3227   28827   175      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0   28827     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-27468 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450        26400     
                                              
             Setup:-      82                  
       Uncertainty:-      10                  
     Required Time:=    1358                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3227                  
             Slack:=  -27468                  

Exceptions/Constraints:
  input_delay             -800            in_del_5_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   wdata_in[4]           
   3227   28827   175      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0   28827     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-27468 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450        26400     
                                              
             Setup:-      82                  
       Uncertainty:-      10                  
     Required Time:=    1358                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3227                  
             Slack:=  -27468                  

Exceptions/Constraints:
  input_delay             -800            in_del_3_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   wdata_in[6]           
   3227   28827   175      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0   28827     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-27468 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     450            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1450        26400     
                                              
             Setup:-      82                  
       Uncertainty:-      10                  
     Required Time:=    1358                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3227                  
             Slack:=  -27468                  

Exceptions/Constraints:
  input_delay             -800            in_del_2_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   wdata_in[7]           
   3227   28827   175      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0   28827     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-27352 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     138                  
       Uncertainty:-      10                  
     Required Time:=    1752                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3505                  
             Slack:=  -27352                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
    102   28935    97      1    1.1  NAND2X0_RVT  wptr_full/g8694/Y        
    139   29073    55      4    2.5  MUX21X1_RVT  wptr_full/g8693/Y        
     31   29105    32      1    0.5  INVX0_RVT    wptr_full/g5534/Y        
      0   29105     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-27343 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     137                  
       Uncertainty:-      10                  
     Required Time:=    1753                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3496                  
             Slack:=  -27343                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
    103   28936    98      1    1.1  NAND2X0_RVT  rptr_empty/g3/Y           
    131   29067    48      3    1.6  MUX21X1_RVT  rptr_empty/g2/Y           
     29   29096    28      1    0.5  INVX0_RVT    rptr_empty/g5311/Y        
      0   29096     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: VIOLATED (-27329 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     137                  
       Uncertainty:-      10                  
     Required Time:=    1753                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3482                  
             Slack:=  -27329                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5586__4319/Y  
    111   29052    45      4    2.3  HADDX1_RVT   wptr_full/g5573__8698/SO 
     30   29082    29      2    1.0  INVX1_RVT    wptr_full/g5568/Y        
      0   29082     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: VIOLATED (-27329 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     137                  
       Uncertainty:-      10                  
     Required Time:=    1753                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3482                  
             Slack:=  -27329                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5586__4319/Y  
    111   29052    45      4    2.3  HADDX1_RVT   wptr_full/g5573__8698/SO 
     30   29082    29      2    1.0  INVX1_RVT    wptr_full/g5568/Y        
      0   29082     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: VIOLATED (-27328 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     137                  
       Uncertainty:-      10                  
     Required Time:=    1753                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3482                  
             Slack:=  -27328                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5565__6131/Y  
    111   29052    44      4    2.3  HADDX1_RVT   wptr_full/g5551__8700/SO 
     30   29082    28      2    1.0  INVX1_RVT    wptr_full/g5547/Y        
      0   29082     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: VIOLATED (-27328 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     137                  
       Uncertainty:-      10                  
     Required Time:=    1753                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3482                  
             Slack:=  -27328                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5565__6131/Y  
    111   29052    44      4    2.3  HADDX1_RVT   wptr_full/g5551__8700/SO 
     30   29082    28      2    1.0  INVX1_RVT    wptr_full/g5547/Y        
      0   29082     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: VIOLATED (-27328 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     136                  
       Uncertainty:-      10                  
     Required Time:=    1754                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3482                  
             Slack:=  -27328                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5554__5526/Y  
    112   29053    45      4    2.5  HADDX1_RVT   wptr_full/g5538__8696/SO 
     28   29082    27      1    0.5  INVX0_RVT    wptr_full/g5535/Y        
      0   29082     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: VIOLATED (-27328 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     136                  
       Uncertainty:-      10                  
     Required Time:=    1754                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3482                  
             Slack:=  -27328                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5564__7098/Y  
    112   29053    45      4    2.5  HADDX1_RVT   wptr_full/g5552__8702/SO 
     28   29082    27      1    0.5  INVX0_RVT    wptr_full/g5549/Y        
      0   29082     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: VIOLATED (-27323 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     142                  
       Uncertainty:-      10                  
     Required Time:=    1748                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3472                  
             Slack:=  -27323                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
     80   28955    44      3    3.2  OR2X1_RVT    rptr_empty/g5550/Y        
    117   29072    43      2    1.4  XNOR2X1_RVT  rptr_empty/g5382__5526/Y  
      0   29072     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: VIOLATED (-27322 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     140                  
       Uncertainty:-      10                  
     Required Time:=    1750                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3472                  
             Slack:=  -27322                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                     
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT           
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y          
     80   28955    44      3    3.2  OR2X1_RVT    rptr_empty/g5550/Y       
    117   29072    43      2    1.4  XNOR2X1_RVT  rptr_empty/g5382__5526/Y 
      0   29072     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: VIOLATED (-27317 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     139                  
       Uncertainty:-      10                  
     Required Time:=    1751                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3468                  
             Slack:=  -27317                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                     
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT           
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y          
     80   28955    44      3    3.2  OR2X1_RVT    rptr_empty/g20/Y         
    113   29068    40      2    1.0  XNOR2X1_RVT  rptr_empty/g3__3680/Y    
      0   29068     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: VIOLATED (-27317 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     139                  
       Uncertainty:-      10                  
     Required Time:=    1751                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3468                  
             Slack:=  -27317                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                     
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT           
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y          
     80   28955    44      3    3.2  OR2X1_RVT    rptr_empty/g20/Y         
    113   29068    40      2    1.0  XNOR2X1_RVT  rptr_empty/g3__3680/Y    
      0   29068     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: VIOLATED (-27309 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     137                  
       Uncertainty:-      10                  
     Required Time:=    1753                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3461                  
             Slack:=  -27309                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
    118   28952    44      1    0.6  AND3X1_RVT   rptr_empty/g54/Y          
     75   29027    43      4    2.1  AO221X1_RVT  rptr_empty/g53/Y          
     34   29061    31      2    1.0  INVX0_RVT    rptr_empty/g5340/Y        
      0   29061     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: VIOLATED (-27309 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     137                  
       Uncertainty:-      10                  
     Required Time:=    1753                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3461                  
             Slack:=  -27309                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
    118   28952    44      1    0.6  AND3X1_RVT   rptr_empty/g54/Y          
     75   29027    43      4    2.1  AO221X1_RVT  rptr_empty/g53/Y          
     34   29061    31      2    1.0  INVX0_RVT    rptr_empty/g5340/Y        
      0   29061     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: VIOLATED (-27305 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     145                  
       Uncertainty:-      10                  
     Required Time:=    1745                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3451                  
             Slack:=  -27305                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
    102   28935    97      1    1.1  NAND2X0_RVT  wptr_full/g8694/Y        
    116   29051    53      4    2.5  MUX21X1_RVT  wptr_full/g8693/Y        
      0   29051     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: VIOLATED (-27303 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     142                  
       Uncertainty:-      10                  
     Required Time:=    1748                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3451                  
             Slack:=  -27303                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                    
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT          
    102   28935    97      1    1.1  NAND2X0_RVT  wptr_full/g8694/Y       
    116   29051    53      4    2.5  MUX21X1_RVT  wptr_full/g8693/Y       
      0   29051     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: VIOLATED (-27300 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     136                  
       Uncertainty:-      10                  
     Required Time:=    1754                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3453                  
             Slack:=  -27300                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
    102   28935    44      1    1.0  AND2X1_RVT   rptr_empty/g5507__2346/Y  
     86   29021    40      3    1.8  HADDX1_RVT   rptr_empty/g5325__5559/SO 
     32   29053    30      3    1.5  INVX1_RVT    rptr_empty/g5322/Y        
      0   29053     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D  
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: VIOLATED (-27300 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     136                  
       Uncertainty:-      10                  
     Required Time:=    1754                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3453                  
             Slack:=  -27300                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
    102   28935    44      1    1.0  AND2X1_RVT   rptr_empty/g5507__2346/Y  
     86   29021    40      3    1.8  HADDX1_RVT   rptr_empty/g5325__5559/SO 
     32   29053    30      3    1.5  INVX1_RVT    rptr_empty/g5322/Y        
      0   29053     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/D  
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: VIOLATED (-27299 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     139                  
       Uncertainty:-      10                  
     Required Time:=    1751                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3450                  
             Slack:=  -27299                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
    102   28935    44      1    1.0  AND2X1_RVT   rptr_empty/g5507__2346/Y  
    115   29050    36      3    1.8  HADDX1_RVT   rptr_empty/g5325__5559/SO 
      0   29050     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: VIOLATED (-27299 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     139                  
       Uncertainty:-      10                  
     Required Time:=    1751                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3450                  
             Slack:=  -27299                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
    102   28935    44      1    1.0  AND2X1_RVT   rptr_empty/g5507__2346/Y  
    115   29050    36      3    1.8  HADDX1_RVT   rptr_empty/g5325__5559/SO 
      0   29050     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: VIOLATED (-27295 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     141                  
       Uncertainty:-      10                  
     Required Time:=    1749                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3445                  
             Slack:=  -27295                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                     
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT           
    103   28936    98      1    1.1  NAND2X0_RVT  rptr_empty/g3/Y          
    108   29045    46      3    1.6  MUX21X1_RVT  rptr_empty/g2/Y          
      0   29045     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: VIOLATED (-27288 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     136                  
       Uncertainty:-      10                  
     Required Time:=    1754                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3442                  
             Slack:=  -27288                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
    117   28949    43      1    0.5  AND3X1_RVT   wptr_full/g8688/Y        
     64   29013    40      4    2.3  AO21X1_RVT   wptr_full/g5542__5477/Y  
     29   29042    27      2    1.0  INVX1_RVT    wptr_full/g5539/Y        
      0   29042     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: VIOLATED (-27286 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     135                  
       Uncertainty:-      10                  
     Required Time:=    1755                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3442                  
             Slack:=  -27286                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                    
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT          
    117   28949    43      1    0.5  AND3X1_RVT   wptr_full/g8688/Y       
     64   29013    40      4    2.3  AO21X1_RVT   wptr_full/g5542__5477/Y 
     29   29042    27      2    1.0  INVX1_RVT    wptr_full/g5539/Y       
      0   29042     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: VIOLATED (-27280 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     153                  
       Uncertainty:-      10                  
     Required Time:=    1737                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3417                  
             Slack:=  -27280                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                     
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT           
    121   28955    34      1    0.5  AO21X1_RVT   rptr_empty/g18/Y         
     62   29017    89      4    2.1  NAND2X0_RVT  rptr_empty/g17/Y         
      0   29017     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: VIOLATED (-27280 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     153                  
       Uncertainty:-      10                  
     Required Time:=    1737                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3417                  
             Slack:=  -27280                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                     
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT           
    121   28955    34      1    0.5  AO21X1_RVT   rptr_empty/g18/Y         
     62   29017    89      4    2.1  NAND2X0_RVT  rptr_empty/g17/Y         
      0   29017     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: VIOLATED (-27278 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     142                  
       Uncertainty:-      10                  
     Required Time:=    1748                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3426                  
             Slack:=  -27278                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     73   28907    85      1    0.5  NAND3X0_RVT  rptr_empty/g5319__2398/Y  
     75   28982    77      4    2.1  NAND2X0_RVT  rptr_empty/g17/Y          
     44   29026    45      2    1.0  INVX0_RVT    rptr_empty/g5308/Y        
      0   29026     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: VIOLATED (-27278 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     142                  
       Uncertainty:-      10                  
     Required Time:=    1748                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3426                  
             Slack:=  -27278                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     73   28907    85      1    0.5  NAND3X0_RVT  rptr_empty/g5319__2398/Y  
     75   28982    77      4    2.1  NAND2X0_RVT  rptr_empty/g17/Y          
     44   29026    45      2    1.0  INVX0_RVT    rptr_empty/g5308/Y        
      0   29026     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: VIOLATED (-27271 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     142                  
       Uncertainty:-      10                  
     Required Time:=    1748                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3418                  
             Slack:=  -27271                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     84   28917    85      1    0.5  NAND2X0_RVT  wptr_full/g5556__3680/Y  
    102   29018    46      4    2.3  AO21X1_RVT   wptr_full/g5542__5477/Y  
      0   29018     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: VIOLATED (-27269 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      22                  
       Uncertainty:-      10                  
     Required Time:=    1868                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3537                  
             Slack:=  -27269                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                    
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT          
     73   28905    84      1    0.5  NAND3X0_RVT wptr_full/g8523__9315/Y 
     85   28990    20      1    0.5  AOI21X1_RVT wptr_full/g2__8662/Y    
     77   29067    39      1    0.6  AND4X1_RVT  wptr_full/g8689/Y       
     37   29104    37      1    0.6  NAND3X0_RVT wptr_full/g8515__1881/Y 
     33   29137    35      1    0.5  NAND2X0_RVT wptr_full/g8514__6131/Y 
      0   29137     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: VIOLATED (-27269 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     141                  
       Uncertainty:-      10                  
     Required Time:=    1749                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3418                  
             Slack:=  -27269                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                    
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT          
     84   28917    85      1    0.5  NAND2X0_RVT  wptr_full/g5556__3680/Y 
    102   29018    46      4    2.3  AO21X1_RVT   wptr_full/g5542__5477/Y 
      0   29018     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: VIOLATED (-27266 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_5_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1794                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3460                  
             Slack:=  -27266                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
     80   28955    44      3    3.2  OR2X1_RVT    rptr_empty/g20/Y          
    105   29060    33      2    1.0  HADDX1_RVT   rptr_empty/g23/SO         
      0   29060     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: VIOLATED (-27266 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      96                  
       Uncertainty:-      10                  
     Required Time:=    1794                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3460                  
             Slack:=  -27266                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
     80   28955    44      3    3.2  OR2X1_RVT    rptr_empty/g20/Y          
    105   29060    33      2    1.0  HADDX1_RVT   rptr_empty/g23/SO         
      0   29060     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: VIOLATED (-27264 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     101                  
       Uncertainty:-      10                  
     Required Time:=    1789                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3453                  
             Slack:=  -27264                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5554__5526/Y  
    112   29053    45      4    2.5  HADDX1_RVT   wptr_full/g5538__8696/SO 
      0   29053     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: VIOLATED (-27264 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     101                  
       Uncertainty:-      10                  
     Required Time:=    1789                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3453                  
             Slack:=  -27264                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5564__7098/Y  
    112   29053    45      4    2.5  HADDX1_RVT   wptr_full/g5552__8702/SO 
      0   29053     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: VIOLATED (-27263 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      99                  
       Uncertainty:-      10                  
     Required Time:=    1791                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3453                  
             Slack:=  -27263                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5554__5526/Y  
    112   29053    45      4    2.5  HADDX1_RVT   wptr_full/g5538__8696/SO 
      0   29053     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: VIOLATED (-27263 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      99                  
       Uncertainty:-      10                  
     Required Time:=    1791                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3453                  
             Slack:=  -27263                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5564__7098/Y  
    112   29053    45      4    2.5  HADDX1_RVT   wptr_full/g5552__8702/SO 
      0   29053     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: VIOLATED (-27263 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     100                  
       Uncertainty:-      10                  
     Required Time:=    1790                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27263                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g8669/Y        
    111   29052    44      3    2.3  HADDX1_RVT   wptr_full/g8668/SO       
      0   29052     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: VIOLATED (-27263 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     100                  
       Uncertainty:-      10                  
     Required Time:=    1790                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27263                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g8669/Y        
    111   29052    44      3    2.3  HADDX1_RVT   wptr_full/g8668/SO       
      0   29052     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: VIOLATED (-27263 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     100                  
       Uncertainty:-      10                  
     Required Time:=    1790                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27263                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g42/Y          
    111   29052    44      3    2.3  HADDX1_RVT   wptr_full/g45/SO         
      0   29052     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: VIOLATED (-27263 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     100                  
       Uncertainty:-      10                  
     Required Time:=    1790                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27263                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g42/Y          
    111   29052    44      3    2.3  HADDX1_RVT   wptr_full/g45/SO         
      0   29052     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: VIOLATED (-27261 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      99                  
       Uncertainty:-      10                  
     Required Time:=    1791                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27261                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5586__4319/Y  
    111   29052    45      4    2.3  HADDX1_RVT   wptr_full/g5573__8698/SO 
      0   29052     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: VIOLATED (-27261 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      99                  
       Uncertainty:-      10                  
     Required Time:=    1791                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27261                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5586__4319/Y  
    111   29052    45      4    2.3  HADDX1_RVT   wptr_full/g5573__8698/SO 
      0   29052     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: VIOLATED (-27261 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     100                  
       Uncertainty:-      10                  
     Required Time:=    1790                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3451                  
             Slack:=  -27261                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
     66   28940    29      1    1.0  OR2X1_RVT    rptr_empty/g5336__5122/Y  
    111   29051    43      3    2.3  HADDX1_RVT   rptr_empty/g5327__5555/SO 
      0   29051     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: VIOLATED (-27261 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     100                  
       Uncertainty:-      10                  
     Required Time:=    1790                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3451                  
             Slack:=  -27261                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
     66   28940    29      1    1.0  OR2X1_RVT    rptr_empty/g5336__5122/Y  
    111   29051    43      3    2.3  HADDX1_RVT   rptr_empty/g5327__5555/SO 
      0   29051     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: VIOLATED (-27261 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     100                  
       Uncertainty:-      10                  
     Required Time:=    1790                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3451                  
             Slack:=  -27261                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
     66   28940    29      1    1.0  OR2X1_RVT    rptr_empty/g5/Y           
    111   29051    43      3    2.3  HADDX1_RVT   rptr_empty/g5307__5557/SO 
      0   29051     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: VIOLATED (-27261 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_9_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     100                  
       Uncertainty:-      10                  
     Required Time:=    1790                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3451                  
             Slack:=  -27261                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
     66   28940    29      1    1.0  OR2X1_RVT    rptr_empty/g5/Y           
    111   29051    43      3    2.3  HADDX1_RVT   rptr_empty/g5307__5557/SO 
      0   29051     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: VIOLATED (-27261 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      99                  
       Uncertainty:-      10                  
     Required Time:=    1791                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27261                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5565__6131/Y  
    111   29052    44      4    2.3  HADDX1_RVT   wptr_full/g5551__8700/SO 
      0   29052     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: VIOLATED (-27261 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      99                  
       Uncertainty:-      10                  
     Required Time:=    1791                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27261                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5565__6131/Y  
    111   29052    44      4    2.3  HADDX1_RVT   wptr_full/g5551__8700/SO 
      0   29052     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: VIOLATED (-27259 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      94                  
       Uncertainty:-      10                  
     Required Time:=    1796                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3455                  
             Slack:=  -27259                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
     80   28955    44      3    3.2  OR2X1_RVT    rptr_empty/g5550/Y        
    100   29055    29      1    0.5  HADDX1_RVT   rptr_empty/g45/SO         
      0   29055     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: VIOLATED (-27257 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     143                  
       Uncertainty:-      10                  
     Required Time:=    1747                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3404                  
             Slack:=  -27257                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                    
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT          
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y       
     73   28948    29      1    0.5  OA21X1_RVT   wptr_full/g41/Y         
     55   29004    55      3    1.8  AO21X1_RVT   wptr_full/g40/Y         
      0   29004     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: VIOLATED (-27256 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     137                  
       Uncertainty:-      10                  
     Required Time:=    1753                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3408                  
             Slack:=  -27256                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
    175   29008    31      2    1.4  OAI221X1_RVT rptr_empty/g88/Y          
      0   29008     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: VIOLATED (-27252 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     145                  
       Uncertainty:-      10                  
     Required Time:=    1745                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3398                  
             Slack:=  -27252                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
    124   28998    53      3    2.3  AO221X1_RVT  rptr_empty/g5521/Y        
      0   28998     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: VIOLATED (-27252 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     145                  
       Uncertainty:-      10                  
     Required Time:=    1745                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3398                  
             Slack:=  -27252                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
    124   28998    53      3    2.3  AO221X1_RVT  rptr_empty/g5521/Y        
      0   28998     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: VIOLATED (-27252 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     145                  
       Uncertainty:-      10                  
     Required Time:=    1745                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3398                  
             Slack:=  -27252                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
    124   28998    53      3    2.3  AO221X1_RVT  rptr_empty/g5523/Y        
      0   28998     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: VIOLATED (-27252 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     145                  
       Uncertainty:-      10                  
     Required Time:=    1745                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3398                  
             Slack:=  -27252                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                      
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y           
    124   28998    53      3    2.3  AO221X1_RVT  rptr_empty/g5523/Y        
      0   28998     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: VIOLATED (-27252 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      97                  
       Uncertainty:-      10                  
     Required Time:=    1793                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3445                  
             Slack:=  -27252                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT    wptr_full/g5/Y           
    104   29045    36      2    1.4  HADDX1_RVT   wptr_full/g5644__8246/SO 
      0   29045     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: VIOLATED (-27248 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     142                  
       Uncertainty:-      10                  
     Required Time:=    1748                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3396                  
             Slack:=  -27248                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                     
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT           
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y          
    122   28996    51      4    2.1  AO221X1_RVT  rptr_empty/g53/Y         
      0   28996     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: VIOLATED (-27248 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     142                  
       Uncertainty:-      10                  
     Required Time:=    1748                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3396                  
             Slack:=  -27248                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                     
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT           
     41   28874    72      9    5.7  INVX8_RVT    rptr_empty/g7/Y          
    122   28996    51      4    2.1  AO221X1_RVT  rptr_empty/g53/Y         
      0   28996     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: VIOLATED (-27246 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     137                  
       Uncertainty:-      10                  
     Required Time:=    1753                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3398                  
             Slack:=  -27246                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
    133   28966    43      3    1.8  AO21X1_RVT   wptr_full/g40/Y          
     32   28998    31      2    1.4  INVX1_RVT    wptr_full/g5550/Y        
      0   28998     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: VIOLATED (-27245 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     137                  
       Uncertainty:-      10                  
     Required Time:=    1753                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3398                  
             Slack:=  -27245                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
    133   28966    43      3    1.8  AO21X1_RVT   wptr_full/g40/Y          
     32   28998    31      2    1.4  INVX1_RVT    wptr_full/g5550/Y        
      0   28998     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: VIOLATED (-27243 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-     142                  
       Uncertainty:-      10                  
     Required Time:=    1748                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3391                  
             Slack:=  -27243                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    winc                     
   3232   28832   181     15    8.7  I1025_NS     io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT    wptr_full/g8687/Y        
    116   28991    46      2    1.4  AO221X1_RVT  wptr_full/g79/Y          
      0   28991     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: VIOLATED (-27235 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      74                  
       Uncertainty:-      10                  
     Required Time:=    1816                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3451                  
             Slack:=  -27235                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                    
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT          
    102   28935    97      1    1.1  NAND2X0_RVT wptr_full/g8694/Y       
    116   29051    53      4    2.5  MUX21X1_RVT wptr_full/g8693/Y       
      0   29051     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: VIOLATED (-27229 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      66                  
       Uncertainty:-      10                  
     Required Time:=    1824                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3453                  
             Slack:=  -27229                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                      
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT            
    102   28935    44      1    1.0  AND2X1_RVT  rptr_empty/g5507__2346/Y  
     86   29021    40      3    1.8  HADDX1_RVT  rptr_empty/g5325__5559/SO 
     32   29053    30      3    1.5  INVX1_RVT   rptr_empty/g5322/Y        
      0   29053     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: VIOLATED (-27227 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      72                  
       Uncertainty:-      10                  
     Required Time:=    1818                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3445                  
             Slack:=  -27227                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                      
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT            
    103   28936    98      1    1.1  NAND2X0_RVT rptr_empty/g3/Y           
    108   29045    46      3    1.6  MUX21X1_RVT rptr_empty/g2/Y           
      0   29045     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: VIOLATED (-27211 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      84                  
       Uncertainty:-      10                  
     Required Time:=    1806                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3417                  
             Slack:=  -27211                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                     
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT           
    121   28955    34      1    0.5  AO21X1_RVT  rptr_empty/g18/Y         
     62   29017    89      4    2.1  NAND2X0_RVT rptr_empty/g17/Y         
      0   29017     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: VIOLATED (-27211 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      16                  
       Uncertainty:-      10                  
     Required Time:=    1874                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3485                  
             Slack:=  -27211                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                     
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT           
    118   28952    44      1    0.6  AND3X1_RVT  rptr_empty/g5549/Y       
     47   28999    48      1    0.6  NAND4X0_RVT rptr_empty/g5540/Y       
     86   29085    19      1    0.5  OAI22X1_RVT rptr_empty/g5398__5539/Y 
      0   29085     -      1      -  DFFASX1_RVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: VIOLATED (-27200 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      72                  
       Uncertainty:-      10                  
     Required Time:=    1818                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3418                  
             Slack:=  -27200                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                    
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT          
     84   28917    85      1    0.5  NAND2X0_RVT wptr_full/g5556__3680/Y 
    102   29018    46      4    2.3  AO21X1_RVT  wptr_full/g5542__5477/Y 
      0   29018     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: VIOLATED (-27190 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      27                  
       Uncertainty:-      10                  
     Required Time:=    1863                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3453                  
             Slack:=  -27190                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                     
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT   wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT   wptr_full/g5554__5526/Y  
    112   29053    45      4    2.5  HADDX1_RVT  wptr_full/g5538__8696/SO 
      0   29053     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_9_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: VIOLATED (-27190 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      27                  
       Uncertainty:-      10                  
     Required Time:=    1863                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3453                  
             Slack:=  -27190                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                     
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT   wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT   wptr_full/g5564__7098/Y  
    112   29053    45      4    2.5  HADDX1_RVT  wptr_full/g5552__8702/SO 
      0   29053     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_3_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: VIOLATED (-27189 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      75                  
       Uncertainty:-      10                  
     Required Time:=    1815                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3404                  
             Slack:=  -27189                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                    
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT          
     43   28875    73     10    6.7  INVX8_RVT   wptr_full/g8687/Y       
     73   28948    29      1    0.5  OA21X1_RVT  wptr_full/g41/Y         
     55   29004    55      3    1.8  AO21X1_RVT  wptr_full/g40/Y         
      0   29004     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: VIOLATED (-27189 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      27                  
       Uncertainty:-      10                  
     Required Time:=    1863                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27189                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                     
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT   wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT   wptr_full/g5586__4319/Y  
    111   29052    45      4    2.3  HADDX1_RVT  wptr_full/g5573__8698/SO 
      0   29052     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_1_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: VIOLATED (-27188 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      26                  
       Uncertainty:-      10                  
     Required Time:=    1864                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27188                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                    
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT          
     43   28875    73     10    6.7  INVX8_RVT   wptr_full/g8687/Y       
     66   28941    29      1    1.0  OR2X1_RVT   wptr_full/g42/Y         
    111   29052    44      3    2.3  HADDX1_RVT  wptr_full/g45/SO        
      0   29052     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: VIOLATED (-27188 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      26                  
       Uncertainty:-      10                  
     Required Time:=    1864                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27188                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                     
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT   wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT   wptr_full/g5565__6131/Y  
    111   29052    44      4    2.3  HADDX1_RVT  wptr_full/g5551__8700/SO 
      0   29052     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_4_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: VIOLATED (-27188 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      26                  
       Uncertainty:-      10                  
     Required Time:=    1864                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3452                  
             Slack:=  -27188                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                    
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT          
     43   28875    73     10    6.7  INVX8_RVT   wptr_full/g8687/Y       
     66   28941    29      1    1.0  OR2X1_RVT   wptr_full/g8669/Y       
    111   29052    44      3    2.3  HADDX1_RVT  wptr_full/g8668/SO      
      0   29052     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: VIOLATED (-27187 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      26                  
       Uncertainty:-      10                  
     Required Time:=    1864                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3451                  
             Slack:=  -27187                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                      
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT   rptr_empty/g7/Y           
     66   28940    29      1    1.0  OR2X1_RVT   rptr_empty/g5/Y           
    111   29051    43      3    2.3  HADDX1_RVT  rptr_empty/g5307__5557/SO 
      0   29051     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: VIOLATED (-27187 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      26                  
       Uncertainty:-      10                  
     Required Time:=    1864                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3451                  
             Slack:=  -27187                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                      
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT   rptr_empty/g7/Y           
     66   28940    29      1    1.0  OR2X1_RVT   rptr_empty/g5336__5122/Y  
    111   29051    43      3    2.3  HADDX1_RVT  rptr_empty/g5327__5555/SO 
      0   29051     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: VIOLATED (-27185 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      66                  
       Uncertainty:-      10                  
     Required Time:=    1824                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3408                  
             Slack:=  -27185                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)    rinc                     
   3234   28834   183     10   10.4  I1025_NS     io_b_rinc/DOUT           
    175   29008    31      2    1.4  OAI221X1_RVT rptr_empty/g88/Y         
      0   29008     -      2      -  DFFARX1_RVT  rptr_empty/rbin_reg_0_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: VIOLATED (-27185 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      20                  
       Uncertainty:-      10                  
     Required Time:=    1870                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3455                  
             Slack:=  -27185                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                      
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT   rptr_empty/g7/Y           
     80   28955    44      3    3.2  OR2X1_RVT   rptr_empty/g20/Y          
    100   29055    30      1    0.5  HADDX1_RVT  rptr_empty/g5413__6161/SO 
      0   29055     -      1      -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: VIOLATED (-27184 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      20                  
       Uncertainty:-      10                  
     Required Time:=    1870                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3455                  
             Slack:=  -27184                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                      
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT            
     41   28874    72      9    5.7  INVX8_RVT   rptr_empty/g7/Y           
     80   28955    44      3    3.2  OR2X1_RVT   rptr_empty/g5550/Y        
    100   29055    29      1    0.5  HADDX1_RVT  rptr_empty/g5409__7482/SO 
      0   29055     -      1      -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: VIOLATED (-27182 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      74                  
       Uncertainty:-      10                  
     Required Time:=    1816                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3398                  
             Slack:=  -27182                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                     
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT           
     41   28874    72      9    5.7  INVX8_RVT   rptr_empty/g7/Y          
    124   28998    53      3    2.3  AO221X1_RVT rptr_empty/g5523/Y       
      0   28998     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: VIOLATED (-27182 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      74                  
       Uncertainty:-      10                  
     Required Time:=    1816                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3398                  
             Slack:=  -27182                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                     
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT           
     41   28874    72      9    5.7  INVX8_RVT   rptr_empty/g7/Y          
    124   28998    53      3    2.3  AO221X1_RVT rptr_empty/g5521/Y       
      0   28998     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: VIOLATED (-27180 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      74                  
       Uncertainty:-      10                  
     Required Time:=    1816                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3396                  
             Slack:=  -27180                  

Exceptions/Constraints:
  input_delay             -800            in_del 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   rinc                     
   3234   28834   183     10   10.4  I1025_NS    io_b_rinc/DOUT           
     41   28874    72      9    5.7  INVX8_RVT   rptr_empty/g7/Y          
    122   28996    51      4    2.1  AO221X1_RVT rptr_empty/g53/Y         
      0   28996     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: VIOLATED (-27178 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      23                  
       Uncertainty:-      10                  
     Required Time:=    1867                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3445                  
             Slack:=  -27178                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                     
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT   wptr_full/g8687/Y        
     66   28941    29      1    1.0  OR2X1_RVT   wptr_full/g5/Y           
    104   29045    36      2    1.4  HADDX1_RVT  wptr_full/g5644__8246/SO 
      0   29045     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_0_/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: VIOLATED (-27173 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
        Drv Adjust:+       0        25400     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900        26400     
                                              
             Setup:-      72                  
       Uncertainty:-      10                  
     Required Time:=    1818                  
      Launch Clock:-   26400                  
       Input Delay:-    -800                  
         Data Path:-    3391                  
             Slack:=  -27173                  

Exceptions/Constraints:
  input_delay             -800            in_del_1_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0   25600 25400      1 2574.1  (arrival)   winc                     
   3232   28832   181     15    8.7  I1025_NS    io_b_winc/DOUT           
     43   28875    73     10    6.7  INVX8_RVT   wptr_full/g8687/Y        
    116   28991    46      2    1.4  AO221X1_RVT wptr_full/g79/Y          
      0   28991     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: MET (3 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -800                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1687                  
             Slack:=       3                  

Exceptions/Constraints:
  output_delay             -800            ou_del 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      -    1000   500     52      -  (arrival)    rptr_empty/rempty_reg/CLK 
    210    1210    59      1    1.4  DFFASX1_RVT  rptr_empty/rempty_reg/QN  
     36    1246    43      4    4.3  INVX2_RVT    rptr_empty/fopt5500/Y     
     61    1307    30      1   21.8  NBUFFX16_RVT fopt/Y                    
   1380    2687   893      1 1433.3  D8I1025_NS   io_t_rempty/PADIO         
      0    2687     -      -      -  (port)       rempty                    
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: MET (11 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
      Output Delay:-    -800                  
       Uncertainty:-      10                  
     Required Time:=    2690                  
      Launch Clock:-    1000                  
         Data Path:-    1679                  
             Slack:=      11                  

Exceptions/Constraints:
  output_delay             -800            ou_del_10_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -    1000   500     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    187    1187    46      2    1.3  DFFARX1_RVT wptr_full/wfull_reg/QN  
     42    1229    46      4    3.3  INVX1_RVT   wptr_full/g7/Y          
     68    1296    38      1   21.8  NBUFFX8_RVT fopt20/Y                
   1383    2679   892      1 1433.3  D8I1025_NS  io_t_wfull/PADIO        
      0    2679     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: MET (292 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     179                  
       Uncertainty:-      10                  
     Required Time:=    1711                  
      Launch Clock:-    1000                  
         Data Path:-     419                  
             Slack:=     292                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    284    1284    83      9  7.5  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     28    1312    43      2  1.1  INVX1_RVT      fifomem/g261/Y             
     55    1367    54      2  1.3  NAND2X0_RVT    fifomem/g258__2883/Y       
     24    1391    30      1  0.5  INVX0_RVT      fifomem/g257/Y             
     28    1419    44      1  0.0  NAND2X0_RVT    fifomem/g247__7098/Y       
      0    1419     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: MET (295 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     179                  
       Uncertainty:-      10                  
     Required Time:=    1711                  
      Launch Clock:-    1000                  
         Data Path:-     416                  
             Slack:=     295                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    279    1279    77     11  6.7  DFFARX1_RVT    rptr_empty/rbin_reg_7_/Q   
     27    1306    41      2  1.0  INVX1_RVT      fifomem/g260/Y             
     56    1362    63      2  1.3  NAND2X0_RVT    fifomem/g255__9315/Y       
     25    1387    33      1  0.5  INVX0_RVT      fifomem/g254/Y             
     30    1416    44      1  0.0  NAND2X0_RVT    fifomem/g252__4733/Y       
      0    1416     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: MET (302 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     169                  
       Uncertainty:-      10                  
     Required Time:=    1721                  
      Launch Clock:-    1000                  
         Data Path:-     420                  
             Slack:=     302                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    284    1284    83      9  7.5  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     28    1312    43      2  1.1  INVX1_RVT      fifomem/g261/Y             
     55    1367    54      2  1.3  NAND2X0_RVT    fifomem/g258__2883/Y       
     52    1420    24      1  0.0  OR2X1_RVT      fifomem/g248__6131/Y       
      0    1420     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: MET (304 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     169                  
       Uncertainty:-      10                  
     Required Time:=    1721                  
      Launch Clock:-    1000                  
         Data Path:-     417                  
             Slack:=     304                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_7_/CLK 
    279    1279    77     11  6.7  DFFARX1_RVT    rptr_empty/rbin_reg_7_/Q   
     27    1306    41      2  1.0  INVX1_RVT      fifomem/g260/Y             
     56    1362    63      2  1.3  NAND2X0_RVT    fifomem/g255__9315/Y       
     55    1417    24      1  0.0  OR2X1_RVT      fifomem/g250__5115/Y       
      0    1417     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: MET (312 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     179                  
       Uncertainty:-      10                  
     Required Time:=    1711                  
      Launch Clock:-    1000                  
         Data Path:-     400                  
             Slack:=     312                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    284    1284    83      9  7.5  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     28    1312    43      2  1.1  INVX1_RVT      fifomem/g261/Y             
     60    1372    29      2  1.0  AND2X1_RVT     fifomem/g256__9945/Y       
     28    1400    44      1  0.0  NAND2X0_RVT    fifomem/g246__8246/Y       
      0    1400     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: MET (312 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     168                  
       Uncertainty:-      10                  
     Required Time:=    1722                  
      Launch Clock:-    1000                  
         Data Path:-     410                  
             Slack:=     312                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    274    1274    71      9  5.9  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     28    1302    40      2  1.1  INVX1_RVT      fifomem/g244/Y            
     55    1357    55      2  1.4  NAND2X0_RVT    fifomem/g241__1705/Y      
     53    1410    22      1  0.0  OR2X1_RVT      fifomem/g233__6260/Y      
      0    1410     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: MET (313 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     167                  
       Uncertainty:-      10                  
     Required Time:=    1723                  
      Launch Clock:-    1000                  
         Data Path:-     410                  
             Slack:=     313                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    274    1274    71      9  5.9  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     28    1302    40      2  1.1  INVX1_RVT      fifomem/g244/Y            
     55    1357    55      2  1.4  NAND2X0_RVT    fifomem/g241__1705/Y      
     53    1410    20      1  0.0  OR2X1_RVT      fifomem/g235__8428/Y      
      0    1410     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: MET (320 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     171                  
       Uncertainty:-      10                  
     Required Time:=    1719                  
      Launch Clock:-    1000                  
         Data Path:-     400                  
             Slack:=     320                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    284    1284    83      9  7.5  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     28    1312    43      2  1.1  INVX1_RVT      fifomem/g261/Y             
     60    1372    29      2  1.0  AND2X1_RVT     fifomem/g256__9945/Y       
     28    1400    27      1  0.0  NAND2X0_RVT    fifomem/g251__7482/Y       
      0    1400     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (326 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     176                  
       Uncertainty:-      10                  
     Required Time:=    1714                  
      Launch Clock:-    1000                  
         Data Path:-     388                  
             Slack:=     326                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    274    1274    71      9  5.9  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     28    1302    40      2  1.1  INVX1_RVT      fifomem/g244/Y            
     58    1360    28      2  1.0  AND2X1_RVT     fifomem/g240__2802/Y      
     27    1388    40      1  0.0  NAND2X0_RVT    fifomem/g234__4319/Y      
      0    1388     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (330 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     168                  
       Uncertainty:-      10                  
     Required Time:=    1722                  
      Launch Clock:-    1000                  
         Data Path:-     392                  
             Slack:=     330                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    187    1187    62      3  1.9  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     69    1256    69     10  6.0  INVX1_RVT      wptr_full/g44/Y           
     27    1283    38      2  1.0  INVX1_RVT      fifomem/g243/Y            
     54    1337    62      2  1.4  NAND2X0_RVT    fifomem/g239__1617/Y      
     55    1392    22      1  0.0  OR2X1_RVT      fifomem/g232__5107/Y      
      0    1392     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (331 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     167                  
       Uncertainty:-      10                  
     Required Time:=    1723                  
      Launch Clock:-    1000                  
         Data Path:-     392                  
             Slack:=     331                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    187    1187    62      3  1.9  DFFARX1_RVT    wptr_full/wbin_reg_7_/QN  
     69    1256    69     10  6.0  INVX1_RVT      wptr_full/g44/Y           
     27    1283    38      2  1.0  INVX1_RVT      fifomem/g243/Y            
     54    1337    62      2  1.4  NAND2X0_RVT    fifomem/g239__1617/Y      
     55    1392    21      1  0.0  OR2X1_RVT      fifomem/g237__6783/Y      
      0    1392     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (331 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     172                  
       Uncertainty:-      10                  
     Required Time:=    1718                  
      Launch Clock:-    1000                  
         Data Path:-     388                  
             Slack:=     331                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    274    1274    71      9  5.9  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     28    1302    40      2  1.1  INVX1_RVT      fifomem/g244/Y            
     58    1360    28      2  1.0  AND2X1_RVT     fifomem/g240__2802/Y      
     27    1388    29      1  0.0  NAND2X0_RVT    fifomem/g236__5526/Y      
      0    1388     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (341 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     169                  
       Uncertainty:-      10                  
     Required Time:=    1721                  
      Launch Clock:-    1000                  
         Data Path:-     380                  
             Slack:=     341                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_9_/CLK 
    267    1267    82      9  7.4  DFFARX1_RVT    rptr_empty/rbin_reg_9_/Q   
     62    1328    53      1  0.7  NAND2X0_RVT    fifomem/g259__2346/Y       
     52    1380    24      1  0.0  OR2X1_RVT      fifomem/g249__1881/Y       
      0    1380     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (357 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     168                  
       Uncertainty:-      10                  
     Required Time:=    1722                  
      Launch Clock:-    1000                  
         Data Path:-     365                  
             Slack:=     357                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    257    1257    68      9  5.8  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     57    1314    50      1  0.7  NAND2X0_RVT    fifomem/g242__5122/Y      
     51    1365    22      1  0.0  OR2X1_RVT      fifomem/g231__2398/Y      
      0    1365     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (399 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     178                  
       Uncertainty:-      10                  
     Required Time:=    1712                  
      Launch Clock:-    1000                  
         Data Path:-     312                  
             Slack:=     399                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    270    1270    87     12  8.0  DFFARX1_RVT    rptr_empty/rbin_reg_8_/Q   
     42    1312    44      1  0.0  NAND3X0_RVT    fifomem/g253__6161/Y       
      0    1312     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (414 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-     177                  
       Uncertainty:-      10                  
     Required Time:=    1713                  
      Launch Clock:-    1000                  
         Data Path:-     300                  
             Slack:=     414                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    257    1257    68      9  5.8  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     42    1300    40      1  0.0  NAND3X0_RVT    fifomem/g238__3680/Y      
      0    1300     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (417 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_0_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (417 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_1_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (417 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_2_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (417 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_3_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (417 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_4_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (417 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_5_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (417 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_6_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (417 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_7_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (417 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_0_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (417 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_1_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (417 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_2_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (417 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_3_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (417 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_4_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (417 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_5_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (417 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_6_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (417 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_7_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (417 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_0_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (417 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_1_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (417 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_2_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (417 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_3_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (417 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_4_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (417 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_5_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (417 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_6_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (417 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_7_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (417 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_0_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (417 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_1_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (417 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_2_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (417 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_3_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (417 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_4_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (417 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_5_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (417 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_6_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (417 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_7_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (417 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_0_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (417 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_1_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (417 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_2_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (417 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_3_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (417 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_4_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (417 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_5_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (417 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_6_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (417 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_7_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (417 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_0_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (417 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_1_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (417 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_2_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (417 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_3_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (417 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_4_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (417 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_5_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (417 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_6_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (417 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_7_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 159: MET (417 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_0_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 160: MET (417 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_1_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (417 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_2_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 162: MET (417 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_3_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 163: MET (417 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_4_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 164: MET (417 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_5_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 165: MET (417 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_6_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (417 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_7_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (417 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_0_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (417 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_1_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (417 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_2_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (417 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_3_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (417 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_4_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (417 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_5_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (417 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_6_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (417 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900          450     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1450     
                                              
             Setup:-    -209                  
       Uncertainty:-      10                  
     Required Time:=    2099                  
      Launch Clock:-    1450                  
         Data Path:-     232                  
             Slack:=     417                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1450   500      8    -  (arrival)      wdata_reg_7_/CLK           
    232    1682    27      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0    1682     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 176: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 177: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 178: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 179: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 180: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 181: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 182: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 183: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 184: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 185: MET (586 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 186: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 187: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 188: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 189: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 190: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 191: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 192: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 193: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 194: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 195: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 196: MET (586 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-      67                  
       Uncertainty:-      10                  
     Required Time:=    1823                  
      Launch Clock:-    1000                  
         Data Path:-     238                  
             Slack:=     586                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    238    1238    31      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0    1238     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 197: MET (802 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -183                  
       Uncertainty:-      10                  
     Required Time:=    2073                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     802                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    191    1191    65      3  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     80    1271    83     17  7.7  INVX1_RVT      rptr_empty/g5495/Y         
      0    1271     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (802 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -183                  
       Uncertainty:-      10                  
     Required Time:=    2073                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     802                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    191    1191    65      3  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     80    1271    83     17  7.7  INVX1_RVT      rptr_empty/g5495/Y         
      0    1271     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (802 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -183                  
       Uncertainty:-      10                  
     Required Time:=    2073                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     802                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    191    1191    65      3  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     80    1271    83     17  7.7  INVX1_RVT      rptr_empty/g5495/Y         
      0    1271     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (802 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -183                  
       Uncertainty:-      10                  
     Required Time:=    2073                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     802                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    191    1191    65      3  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     80    1271    83     17  7.7  INVX1_RVT      rptr_empty/g5495/Y         
      0    1271     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (802 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -183                  
       Uncertainty:-      10                  
     Required Time:=    2073                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     802                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    191    1191    65      3  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     80    1271    83     17  7.7  INVX1_RVT      rptr_empty/g5495/Y         
      0    1271     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (802 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -183                  
       Uncertainty:-      10                  
     Required Time:=    2073                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     802                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    191    1191    65      3  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     80    1271    83     17  7.7  INVX1_RVT      rptr_empty/g5495/Y         
      0    1271     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (802 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -183                  
       Uncertainty:-      10                  
     Required Time:=    2073                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     802                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    191    1191    65      3  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     80    1271    83     17  7.7  INVX1_RVT      rptr_empty/g5495/Y         
      0    1271     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (802 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -183                  
       Uncertainty:-      10                  
     Required Time:=    2073                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     802                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    191    1191    65      3  2.3  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     80    1271    83     17  7.7  INVX1_RVT      rptr_empty/g5495/Y         
      0    1271     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (810 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -190                  
       Uncertainty:-      10                  
     Required Time:=    2080                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     810                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    271    1271    67     16  5.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0    1271     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (810 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -190                  
       Uncertainty:-      10                  
     Required Time:=    2080                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     810                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    271    1271    67     16  5.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0    1271     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (810 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -190                  
       Uncertainty:-      10                  
     Required Time:=    2080                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     810                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    271    1271    67     16  5.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0    1271     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (810 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -190                  
       Uncertainty:-      10                  
     Required Time:=    2080                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     810                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    271    1271    67     16  5.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0    1271     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (810 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -190                  
       Uncertainty:-      10                  
     Required Time:=    2080                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     810                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    271    1271    67     16  5.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0    1271     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (810 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -190                  
       Uncertainty:-      10                  
     Required Time:=    2080                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     810                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    271    1271    67     16  5.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0    1271     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 211: MET (810 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -190                  
       Uncertainty:-      10                  
     Required Time:=    2080                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     810                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    271    1271    67     16  5.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0    1271     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 212: MET (810 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -190                  
       Uncertainty:-      10                  
     Required Time:=    2080                  
      Launch Clock:-    1000                  
         Data Path:-     271                  
             Slack:=     810                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    271    1271    67     16  5.3  DFFARX1_RVT    rptr_empty/rbin_reg_5_/Q   
      0    1271     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 213: MET (811 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -191                  
       Uncertainty:-      10                  
     Required Time:=    2081                  
      Launch Clock:-    1000                  
         Data Path:-     270                  
             Slack:=     811                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    270    1270    65     16  5.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1270     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 214: MET (811 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -191                  
       Uncertainty:-      10                  
     Required Time:=    2081                  
      Launch Clock:-    1000                  
         Data Path:-     270                  
             Slack:=     811                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    270    1270    65     16  5.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1270     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 215: MET (811 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -191                  
       Uncertainty:-      10                  
     Required Time:=    2081                  
      Launch Clock:-    1000                  
         Data Path:-     270                  
             Slack:=     811                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    270    1270    65     16  5.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1270     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 216: MET (811 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -191                  
       Uncertainty:-      10                  
     Required Time:=    2081                  
      Launch Clock:-    1000                  
         Data Path:-     270                  
             Slack:=     811                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    270    1270    65     16  5.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1270     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 217: MET (811 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -191                  
       Uncertainty:-      10                  
     Required Time:=    2081                  
      Launch Clock:-    1000                  
         Data Path:-     270                  
             Slack:=     811                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    270    1270    65     16  5.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1270     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 218: MET (811 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -191                  
       Uncertainty:-      10                  
     Required Time:=    2081                  
      Launch Clock:-    1000                  
         Data Path:-     270                  
             Slack:=     811                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    270    1270    65     16  5.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1270     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 219: MET (811 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -191                  
       Uncertainty:-      10                  
     Required Time:=    2081                  
      Launch Clock:-    1000                  
         Data Path:-     270                  
             Slack:=     811                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    270    1270    65     16  5.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1270     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 220: MET (811 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -191                  
       Uncertainty:-      10                  
     Required Time:=    2081                  
      Launch Clock:-    1000                  
         Data Path:-     270                  
             Slack:=     811                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    270    1270    65     16  5.1  DFFARX1_RVT    rptr_empty/rbin_reg_6_/Q   
      0    1270     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 221: MET (821 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -195                  
       Uncertainty:-      10                  
     Required Time:=    2085                  
      Launch Clock:-    1000                  
         Data Path:-     264                  
             Slack:=     821                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    264    1264    58     13  4.1  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0    1264     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (821 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -195                  
       Uncertainty:-      10                  
     Required Time:=    2085                  
      Launch Clock:-    1000                  
         Data Path:-     264                  
             Slack:=     821                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    264    1264    58     13  4.1  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0    1264     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (821 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -195                  
       Uncertainty:-      10                  
     Required Time:=    2085                  
      Launch Clock:-    1000                  
         Data Path:-     264                  
             Slack:=     821                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    264    1264    58     13  4.1  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0    1264     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (821 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -195                  
       Uncertainty:-      10                  
     Required Time:=    2085                  
      Launch Clock:-    1000                  
         Data Path:-     264                  
             Slack:=     821                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    264    1264    58     13  4.1  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0    1264     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (821 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -195                  
       Uncertainty:-      10                  
     Required Time:=    2085                  
      Launch Clock:-    1000                  
         Data Path:-     264                  
             Slack:=     821                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    264    1264    58     13  4.1  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0    1264     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (821 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -195                  
       Uncertainty:-      10                  
     Required Time:=    2085                  
      Launch Clock:-    1000                  
         Data Path:-     264                  
             Slack:=     821                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    264    1264    58     13  4.1  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0    1264     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (821 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -195                  
       Uncertainty:-      10                  
     Required Time:=    2085                  
      Launch Clock:-    1000                  
         Data Path:-     264                  
             Slack:=     821                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    264    1264    58     13  4.1  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0    1264     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (821 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -195                  
       Uncertainty:-      10                  
     Required Time:=    2085                  
      Launch Clock:-    1000                  
         Data Path:-     264                  
             Slack:=     821                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    264    1264    58     13  4.1  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0    1264     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (824 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     262                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    262    1262    56     15  3.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1262     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (824 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     262                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    262    1262    56     15  3.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1262     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (824 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     262                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    262    1262    56     15  3.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1262     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (824 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     262                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    262    1262    56     15  3.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1262     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (824 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     262                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    262    1262    56     15  3.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1262     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (824 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     262                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    262    1262    56     15  3.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1262     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (824 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     262                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    262    1262    56     15  3.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1262     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (824 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     262                  
             Slack:=     824                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    262    1262    56     15  3.8  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0    1262     -     15    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (825 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    261    1261    55     13  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1261     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (825 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    261    1261    55     13  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1261     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (825 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    261    1261    55     13  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1261     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (825 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    261    1261    55     13  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1261     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (825 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    261    1261    55     13  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1261     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (825 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    261    1261    55     13  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1261     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (825 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    261    1261    55     13  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1261     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (825 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -196                  
       Uncertainty:-      10                  
     Required Time:=    2086                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     825                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    261    1261    55     13  3.7  DFFARX1_RVT    rptr_empty/rbin_reg_3_/Q   
      0    1261     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (828 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     828                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    222    1222    91      6  5.9  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     39    1261    47     14  5.0  INVX4_RVT      wptr_full/g8617/Y          
      0    1261     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (828 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     828                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    222    1222    91      6  5.9  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     39    1261    47     14  5.0  INVX4_RVT      wptr_full/g8617/Y          
      0    1261     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (828 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     828                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    222    1222    91      6  5.9  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     39    1261    47     14  5.0  INVX4_RVT      wptr_full/g8617/Y          
      0    1261     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (828 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     828                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    222    1222    91      6  5.9  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     39    1261    47     14  5.0  INVX4_RVT      wptr_full/g8617/Y          
      0    1261     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (828 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     828                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    222    1222    91      6  5.9  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     39    1261    47     14  5.0  INVX4_RVT      wptr_full/g8617/Y          
      0    1261     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (828 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     828                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    222    1222    91      6  5.9  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     39    1261    47     14  5.0  INVX4_RVT      wptr_full/g8617/Y          
      0    1261     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (828 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     828                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    222    1222    91      6  5.9  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     39    1261    47     14  5.0  INVX4_RVT      wptr_full/g8617/Y          
      0    1261     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (828 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     261                  
             Slack:=     828                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    222    1222    91      6  5.9  DFFARX1_RVT    wptr_full/wbin_reg_1_/QN   
     39    1261    47     14  5.0  INVX4_RVT      wptr_full/g8617/Y          
      0    1261     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (829 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     829                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    259    1259    52     13  3.3  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1259     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (829 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     829                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    259    1259    52     13  3.3  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1259     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (829 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     829                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    259    1259    52     13  3.3  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1259     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (829 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     829                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    259    1259    52     13  3.3  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1259     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (829 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     829                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    259    1259    52     13  3.3  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1259     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (829 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     829                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    259    1259    52     13  3.3  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1259     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (829 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     829                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    259    1259    52     13  3.3  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1259     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (829 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     259                  
             Slack:=     829                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    259    1259    52     13  3.3  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0    1259     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (830 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    258    1258    51     14  3.2  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0    1258     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (830 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    258    1258    51     14  3.2  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0    1258     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (830 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    258    1258    51     14  3.2  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0    1258     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (830 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    258    1258    51     14  3.2  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0    1258     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (830 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    258    1258    51     14  3.2  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0    1258     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (830 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    258    1258    51     14  3.2  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0    1258     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (830 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    258    1258    51     14  3.2  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0    1258     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (830 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     258                  
             Slack:=     830                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    258    1258    51     14  3.2  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0    1258     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (832 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    208    1208    78      6  4.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     48    1256    50     16  4.3  INVX2_RVT      rptr_empty/g5493/Y         
      0    1256     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (832 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    208    1208    78      6  4.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     48    1256    50     16  4.3  INVX2_RVT      rptr_empty/g5493/Y         
      0    1256     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (832 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    208    1208    78      6  4.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     48    1256    50     16  4.3  INVX2_RVT      rptr_empty/g5493/Y         
      0    1256     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (832 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    208    1208    78      6  4.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     48    1256    50     16  4.3  INVX2_RVT      rptr_empty/g5493/Y         
      0    1256     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (832 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    208    1208    78      6  4.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     48    1256    50     16  4.3  INVX2_RVT      rptr_empty/g5493/Y         
      0    1256     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (832 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    208    1208    78      6  4.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     48    1256    50     16  4.3  INVX2_RVT      rptr_empty/g5493/Y         
      0    1256     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (832 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    208    1208    78      6  4.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     48    1256    50     16  4.3  INVX2_RVT      rptr_empty/g5493/Y         
      0    1256     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (832 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     256                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    208    1208    78      6  4.1  DFFARX1_RVT    rptr_empty/rbin_reg_1_/QN  
     48    1256    50     16  4.3  INVX2_RVT      rptr_empty/g5493/Y         
      0    1256     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (832 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    204    1204    75      4  3.6  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     52    1255    51     16  5.4  INVX2_RVT      wptr_full/g8630/Y          
      0    1255     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (832 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    204    1204    75      4  3.6  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     52    1255    51     16  5.4  INVX2_RVT      wptr_full/g8630/Y          
      0    1255     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (832 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    204    1204    75      4  3.6  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     52    1255    51     16  5.4  INVX2_RVT      wptr_full/g8630/Y          
      0    1255     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (832 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    204    1204    75      4  3.6  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     52    1255    51     16  5.4  INVX2_RVT      wptr_full/g8630/Y          
      0    1255     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (832 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    204    1204    75      4  3.6  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     52    1255    51     16  5.4  INVX2_RVT      wptr_full/g8630/Y          
      0    1255     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (832 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    204    1204    75      4  3.6  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     52    1255    51     16  5.4  INVX2_RVT      wptr_full/g8630/Y          
      0    1255     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (832 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    204    1204    75      4  3.6  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     52    1255    51     16  5.4  INVX2_RVT      wptr_full/g8630/Y          
      0    1255     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (832 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -198                  
       Uncertainty:-      10                  
     Required Time:=    2088                  
      Launch Clock:-    1000                  
         Data Path:-     255                  
             Slack:=     832                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    204    1204    75      4  3.6  DFFARX1_RVT    wptr_full/wbin_reg_2_/QN   
     52    1255    51     16  5.4  INVX2_RVT      wptr_full/g8630/Y          
      0    1255     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (837 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     837                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    253    1253    46     10  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0    1253     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (837 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     837                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    253    1253    46     10  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0    1253     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (837 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     837                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    253    1253    46     10  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0    1253     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (837 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     837                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    253    1253    46     10  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0    1253     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (837 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     837                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    253    1253    46     10  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0    1253     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (837 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     837                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    253    1253    46     10  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0    1253     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (837 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     837                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    253    1253    46     10  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0    1253     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (837 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -200                  
       Uncertainty:-      10                  
     Required Time:=    2090                  
      Launch Clock:-    1000                  
         Data Path:-     253                  
             Slack:=     837                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    253    1253    46     10  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_0_/Q   
      0    1253     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (839 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     839                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    192    1192    66      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     56    1248    53     19  7.3  INVX2_RVT      rptr_empty/g5477/Y         
      0    1248     -     19    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (839 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     839                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    192    1192    66      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     56    1248    53     19  7.3  INVX2_RVT      rptr_empty/g5477/Y         
      0    1248     -     19    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (839 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     839                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    192    1192    66      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     56    1248    53     19  7.3  INVX2_RVT      rptr_empty/g5477/Y         
      0    1248     -     19    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (839 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     839                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    192    1192    66      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     56    1248    53     19  7.3  INVX2_RVT      rptr_empty/g5477/Y         
      0    1248     -     19    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (839 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     839                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    192    1192    66      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     56    1248    53     19  7.3  INVX2_RVT      rptr_empty/g5477/Y         
      0    1248     -     19    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (839 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     839                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    192    1192    66      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     56    1248    53     19  7.3  INVX2_RVT      rptr_empty/g5477/Y         
      0    1248     -     19    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (839 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     839                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    192    1192    66      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     56    1248    53     19  7.3  INVX2_RVT      rptr_empty/g5477/Y         
      0    1248     -     19    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (839 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -197                  
       Uncertainty:-      10                  
     Required Time:=    2087                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     839                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    192    1192    66      3  2.4  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     56    1248    53     19  7.3  INVX2_RVT      rptr_empty/g5477/Y         
      0    1248     -     19    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (845 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -203                  
       Uncertainty:-      10                  
     Required Time:=    2093                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    248    1248    40     10  1.7  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0    1248     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (845 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -203                  
       Uncertainty:-      10                  
     Required Time:=    2093                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    248    1248    40     10  1.7  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0    1248     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (845 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -203                  
       Uncertainty:-      10                  
     Required Time:=    2093                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    248    1248    40     10  1.7  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0    1248     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (845 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -203                  
       Uncertainty:-      10                  
     Required Time:=    2093                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    248    1248    40     10  1.7  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0    1248     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (845 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -203                  
       Uncertainty:-      10                  
     Required Time:=    2093                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    248    1248    40     10  1.7  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0    1248     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 306: MET (845 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -203                  
       Uncertainty:-      10                  
     Required Time:=    2093                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    248    1248    40     10  1.7  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0    1248     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 307: MET (845 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -203                  
       Uncertainty:-      10                  
     Required Time:=    2093                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    248    1248    40     10  1.7  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0    1248     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 308: MET (845 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     900            0     
       Src Latency:+       0            0     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=    1900         1000     
                                              
             Setup:-    -203                  
       Uncertainty:-      10                  
     Required Time:=    2093                  
      Launch Clock:-    1000                  
         Data Path:-     248                  
             Slack:=     845                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -    1000   500     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    248    1248    40     10  1.7  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0    1248     -     10    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

