{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1744392111091 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744392111097 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test_bcom_DE2_115 EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"test_bcom_DE2_115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744392111177 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744392111227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744392111227 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\] 71 7704 0 0 " "Implementing clock multiplication of 71, clock division of 7704, and phase shift of 0 degrees (0 ps) for PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_test_altpll.v" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/db/pll_test_altpll.v" 46 -1 0 } } { "" "" { Generic "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1744392111274 ""}  } { { "db/pll_test_altpll.v" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/db/pll_test_altpll.v" 46 -1 0 } } { "" "" { Generic "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1744392111274 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744392111622 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744392111796 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744392111796 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744392111796 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1744392111796 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1744392111796 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744392111796 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744392111796 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744392111796 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744392111796 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1744392111796 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1744392111796 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744392111796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL_test:PLL_test_inst\|altpll:altpll_component\|PLL_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1744392112319 ""}  } { { "db/pll_test_altpll.v" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/db/pll_test_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744392112319 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/top_test_bcom_DE2_115.sdc " "Reading SDC File: 'sdc/top_test_bcom_DE2_115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1744392112478 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1744392112493 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1744392112493 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1744392112493 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1744392112493 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1744392112493 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744392112493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744392112493 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1744392112493 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1744392112493 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744392112509 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744392112509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744392112509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744392112509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744392112509 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744392112509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744392112509 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744392112509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744392112533 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1744392112533 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744392112533 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_A " "Node \"ADC_CLK_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_B " "Node \"ADC_CLK_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[0\] " "Node \"ADC_DA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[10\] " "Node \"ADC_DA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[11\] " "Node \"ADC_DA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[12\] " "Node \"ADC_DA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[13\] " "Node \"ADC_DA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[1\] " "Node \"ADC_DA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[2\] " "Node \"ADC_DA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[3\] " "Node \"ADC_DA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[4\] " "Node \"ADC_DA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[5\] " "Node \"ADC_DA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[6\] " "Node \"ADC_DA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[7\] " "Node \"ADC_DA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[8\] " "Node \"ADC_DA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[9\] " "Node \"ADC_DA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[0\] " "Node \"ADC_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[10\] " "Node \"ADC_DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[11\] " "Node \"ADC_DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[12\] " "Node \"ADC_DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[13\] " "Node \"ADC_DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[1\] " "Node \"ADC_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[2\] " "Node \"ADC_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[3\] " "Node \"ADC_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[4\] " "Node \"ADC_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[5\] " "Node \"ADC_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[6\] " "Node \"ADC_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[7\] " "Node \"ADC_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[8\] " "Node \"ADC_DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[9\] " "Node \"ADC_DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OEB_A " "Node \"ADC_OEB_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OEB_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OEB_B " "Node \"ADC_OEB_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OEB_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_A " "Node \"ADC_OTR_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_B " "Node \"ADC_OTR_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CLK_A " "Node \"DAC_CLK_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_CLK_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CLK_B " "Node \"DAC_CLK_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_CLK_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[0\] " "Node \"DAC_DA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[10\] " "Node \"DAC_DA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[11\] " "Node \"DAC_DA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[12\] " "Node \"DAC_DA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[13\] " "Node \"DAC_DA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[1\] " "Node \"DAC_DA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[2\] " "Node \"DAC_DA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[3\] " "Node \"DAC_DA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[4\] " "Node \"DAC_DA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[5\] " "Node \"DAC_DA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[6\] " "Node \"DAC_DA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[7\] " "Node \"DAC_DA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[8\] " "Node \"DAC_DA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[9\] " "Node \"DAC_DA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[0\] " "Node \"DAC_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[10\] " "Node \"DAC_DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[11\] " "Node \"DAC_DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[12\] " "Node \"DAC_DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[13\] " "Node \"DAC_DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[1\] " "Node \"DAC_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[2\] " "Node \"DAC_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[3\] " "Node \"DAC_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[4\] " "Node \"DAC_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[5\] " "Node \"DAC_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[6\] " "Node \"DAC_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[7\] " "Node \"DAC_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[8\] " "Node \"DAC_DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[9\] " "Node \"DAC_DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_MODE " "Node \"DAC_MODE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_MODE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_WRT_A " "Node \"DAC_WRT_A\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_WRT_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_WRT_B " "Node \"DAC_WRT_B\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_WRT_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_SMA_ADC4 " "Node \"OSC_SMA_ADC4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_SMA_ADC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_DAC4 " "Node \"SMA_DAC4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_DAC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1744392112605 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1744392112605 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744392112636 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1744392112684 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744392114487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744392114581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744392114613 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744392115185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744392115185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744392115561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X92_Y49 X103_Y60 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y49 to location X103_Y60" {  } { { "loc" "" { Generic "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y49 to location X103_Y60"} { { 12 { 0 ""} 92 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1744392116991 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744392116991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1744392117181 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1744392117181 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744392117181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744392117181 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1744392117526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744392117534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744392117722 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744392117722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744392117938 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744392118188 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1744392118435 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../src/top_test_bcom_DE2_115.sv" "" { Text "W:/MASTER_1/PDS-Practicas/Practica5/P5/src/top_test_bcom_DE2_115.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1744392118435 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1744392118435 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/output_files/test_bcom_DE2_115.fit.smsg " "Generated suppressed messages file W:/MASTER_1/PDS-Practicas/Practica5/P5/quartus/output_files/test_bcom_DE2_115.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744392119987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 101 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6564 " "Peak virtual memory: 6564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744392121985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 11 19:22:01 2025 " "Processing ended: Fri Apr 11 19:22:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744392121985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744392121985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744392121985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744392121985 ""}
