
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v
# synth_design -part xc7z020clg484-3 -top ldp_top -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top ldp_top -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 200067 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1503.535 ; gain = 34.895 ; free physical = 253375 ; free virtual = 314160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ldp_top' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9489]
	Parameter FOLDFACTOR bound to: 4 - type: integer 
	Parameter LOG2FOLDFACTOR bound to: 2 - type: integer 
	Parameter NUMINSTANCES bound to: 360 - type: integer 
	Parameter LLRWIDTH bound to: 6 - type: integer 
	Parameter NUMVNS bound to: 3 - type: integer 
	Parameter LASTSHIFTDIST bound to: 2 - type: integer 
	Parameter LASTSHIFTWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ldpc_vncluster' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9903]
	Parameter NUMVNS bound to: 3 - type: integer 
	Parameter ENABLE_DISABLE bound to: 0 - type: integer 
	Parameter FOLDFACTOR bound to: 4 - type: integer 
	Parameter LASTSHIFTWIDTH bound to: 2 - type: integer 
	Parameter LLRWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ldpc_vn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10143]
	Parameter FOLDFACTOR bound to: 4 - type: integer 
	Parameter LLRWIDTH bound to: 6 - type: integer 
	Parameter RAM_LATENCY bound to: 2 - type: integer 
	Parameter CALC_LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_vn' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10143]
INFO: [Synth 8-6157] synthesizing module 'ldpc_ram_behav' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9242]
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter LOG2DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_ram_behav' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9242]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_vncluster' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9903]
INFO: [Synth 8-6157] synthesizing module 'ldpc_vncluster__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9903]
	Parameter NUMVNS bound to: 3 - type: integer 
	Parameter ENABLE_DISABLE bound to: 1 - type: integer 
	Parameter FOLDFACTOR bound to: 4 - type: integer 
	Parameter LASTSHIFTWIDTH bound to: 2 - type: integer 
	Parameter LLRWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ldpc_ram_behav__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9242]
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter LOG2DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_ram_behav__parameterized0' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9242]
INFO: [Synth 8-6157] synthesizing module 'ldpc_ram_behav__parameterized1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9242]
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter LOG2DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_ram_behav__parameterized1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9242]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_vncluster__parameterized0' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9903]
INFO: [Synth 8-6157] synthesizing module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:17]
	Parameter FOLDFACTOR bound to: 4 - type: integer 
	Parameter LLRWIDTH bound to: 6 - type: integer 
	Parameter RAM_LATENCY bound to: 2 - type: integer 
	Parameter CALC_LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_cn' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:17]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
INFO: [Synth 8-6157] synthesizing module 'ldpc_ram_behav__parameterized2' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9242]
	Parameter WIDTH bound to: 69 - type: integer 
	Parameter LOG2DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_ram_behav__parameterized2' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9242]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
WARNING: [Synth 8-689] width (11) of port connection 'llr_addr' does not match port width (8) of module 'ldpc_cn' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9851]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'ldpc_iocontrol' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8550]
	Parameter FOLDFACTOR bound to: 4 - type: integer 
	Parameter LOG2FOLDFACTOR bound to: 2 - type: integer 
	Parameter LASTSHIFTWIDTH bound to: 2 - type: integer 
	Parameter NUMINSTANCES bound to: 360 - type: integer 
	Parameter DONT_SHIFT bound to: 0 - type: integer 
	Parameter S_IDLE bound to: 0 - type: integer 
	Parameter S_PREPDECODE0 bound to: 1 - type: integer 
	Parameter S_PREPDECODE1 bound to: 2 - type: integer 
	Parameter S_FETCHCMD0 bound to: 3 - type: integer 
	Parameter S_FETCHCMD1 bound to: 4 - type: integer 
	Parameter S_STOREMSG bound to: 5 - type: integer 
	Parameter S_STOREPARITYMSG bound to: 6 - type: integer 
	Parameter S_STORESHIFTEDPARITY bound to: 7 - type: integer 
	Parameter S_FINISHPIPE0 bound to: 8 - type: integer 
	Parameter S_FINISHPIPE1 bound to: 9 - type: integer 
	Parameter S_FINISHPIPE2 bound to: 10 - type: integer 
	Parameter S_FINISHPIPE3 bound to: 11 - type: integer 
	Parameter S_FINISHPIPE4 bound to: 12 - type: integer 
	Parameter S_FINISHPIPE5 bound to: 13 - type: integer 
	Parameter S_FINISHPIPE6 bound to: 14 - type: integer 
	Parameter S_RESTART bound to: 15 - type: integer 
	Parameter TURNAROUND_WAITSTATES bound to: 11 - type: integer 
	Parameter LOCAL_DELAY bound to: 1 - type: integer 
	Parameter RAM_LATENCY bound to: 2 - type: integer 
	Parameter VN_PIPES bound to: 3 - type: integer 
	Parameter SHUFFLE_PIPES bound to: 3 - type: integer 
	Parameter CN_PIPES bound to: 2 - type: integer 
	Parameter MAX_PIPES bound to: 3 - type: integer 
	Parameter SHUFFLE_PREPSTAGES bound to: 1 - type: integer 
	Parameter DISABLE_PREPSTAGES bound to: 1 - type: integer 
	Parameter LATENCY_VN_DEST bound to: 8 - type: integer 
	Parameter LATENCY_CN_DEST bound to: 9 - type: integer 
	Parameter LATENCY_CNVN_MAX bound to: 9 - type: integer 
	Parameter LATENCY_DISABLE_DL bound to: 8 - type: integer 
	Parameter LATENCY_DISABLE_UL bound to: 7 - type: integer 
	Parameter LATENCY_SHIFTVALS_DL bound to: 5 - type: integer 
	Parameter LATENCY_SHIFTVALS_UL bound to: 4 - type: integer 
	Parameter LATENCY_SHIFTVALS_MAX bound to: 5 - type: integer 
WARNING: [Synth 8-324] index 16 out of range [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8715]
WARNING: [Synth 8-6014] Unused sequential element turnaround_next_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8670]
WARNING: [Synth 8-6014] Unused sequential element last_group_next_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8674]
WARNING: [Synth 8-6014] Unused sequential element vn_addr_del_reg[8] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8960]
WARNING: [Synth 8-6014] Unused sequential element shiftval_del_reg[5] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8965]
WARNING: [Synth 8-6014] Unused sequential element shiftval_del_reg[6] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8965]
WARNING: [Synth 8-6014] Unused sequential element shiftval_del_reg[7] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8965]
WARNING: [Synth 8-6014] Unused sequential element shiftval_del_reg[8] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8965]
WARNING: [Synth 8-6014] Unused sequential element we_vnmsg_del_reg[8] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8957]
WARNING: [Synth 8-6014] Unused sequential element disable_vn_del_reg[8] was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8962]
WARNING: [Synth 8-5788] Register ta_count_reg in module ldpc_iocontrol is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8700]
WARNING: [Synth 8-3848] Net addr_vn_lo in module/entity ldpc_iocontrol does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8574]
WARNING: [Synth 8-3848] Net addr_cn_lo in module/entity ldpc_iocontrol does not have driver. [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8586]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_iocontrol' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8550]
INFO: [Synth 8-6157] synthesizing module 'ldpc_edgetable' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:537]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_edgetable' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:537]
INFO: [Synth 8-6157] synthesizing module 'ldpc_shuffle' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9286]
	Parameter FOLDFACTOR bound to: 4 - type: integer 
	Parameter NUMINSTANCES bound to: 360 - type: integer 
	Parameter LOG2INSTANCES bound to: 6 - type: integer 
	Parameter LLRWIDTH bound to: 6 - type: integer 
	Parameter LASTSHIFTWIDTH bound to: 2 - type: integer 
	Parameter LASTSHIFTDIST bound to: 2 - type: integer 
	Parameter SHIFT0_MULT bound to: 23 - type: integer 
	Parameter SHIFT1_MULT bound to: 3 - type: integer 
	Parameter SECTION_LEN bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ldpc_muxreg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9190]
	Parameter LLRWIDTH bound to: 6 - type: integer 
	Parameter NUMINPS bound to: 4 - type: integer 
	Parameter MUXSIZE bound to: 4 - type: integer 
	Parameter SELBITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_muxreg' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9190]
INFO: [Synth 8-6157] synthesizing module 'ldpc_muxreg__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9190]
	Parameter LLRWIDTH bound to: 6 - type: integer 
	Parameter NUMINPS bound to: 8 - type: integer 
	Parameter MUXSIZE bound to: 8 - type: integer 
	Parameter SELBITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_muxreg__parameterized0' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9190]
INFO: [Synth 8-6157] synthesizing module 'ldpc_muxreg__parameterized1' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9190]
	Parameter LLRWIDTH bound to: 6 - type: integer 
	Parameter NUMINPS bound to: 12 - type: integer 
	Parameter MUXSIZE bound to: 3 - type: integer 
	Parameter SELBITS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ldpc_muxreg__parameterized1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9190]
INFO: [Synth 8-6155] done synthesizing module 'ldpc_shuffle' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9286]
INFO: [Synth 8-6155] done synthesizing module 'ldp_top' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:9489]
WARNING: [Synth 8-3331] design ldpc_vn has unconnected port first_iteration
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[71]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[70]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[69]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[68]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[67]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[66]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[65]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[64]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[63]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[62]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[61]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[60]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[59]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[58]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[57]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[56]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[55]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[54]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[53]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[52]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[51]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[50]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[49]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[48]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[47]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[46]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[45]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[44]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[43]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[42]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[41]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[40]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[39]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[38]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[37]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[36]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[35]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[34]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[33]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[32]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[31]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[30]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[29]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[28]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[27]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[26]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[25]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[24]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[23]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[22]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[21]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[20]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[19]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1 has unconnected port din[18]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_vn_lo[1]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_vn_lo[0]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_cn_lo[1]
WARNING: [Synth 8-3331] design ldpc_iocontrol has unconnected port addr_cn_lo[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1628.379 ; gain = 159.738 ; free physical = 252498 ; free virtual = 313284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1628.379 ; gain = 159.738 ; free physical = 252499 ; free virtual = 313286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1636.375 ; gain = 167.734 ; free physical = 252499 ; free virtual = 313286
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[0]' into 'we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8959]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[1]' into 'we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8959]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[2]' into 'we_vnmsg_del_reg[2]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8959]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[3]' into 'we_vnmsg_del_reg[3]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8959]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[4]' into 'we_vnmsg_del_reg[4]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8959]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[5]' into 'we_vnmsg_del_reg[5]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8959]
INFO: [Synth 8-4471] merging register 'cn_rd_del_reg[6]' into 'we_vnmsg_del_reg[6]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8959]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[0]' into 'disable_vn_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8963]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[1]' into 'disable_vn_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8963]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[2]' into 'disable_vn_del_reg[2]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8963]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[3]' into 'disable_vn_del_reg[3]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8963]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[4]' into 'disable_vn_del_reg[4]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8963]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[5]' into 'disable_vn_del_reg[5]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8963]
INFO: [Synth 8-4471] merging register 'disable_cn_del_reg[6]' into 'disable_vn_del_reg[6]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8963]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:8683]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ldpc_iocontrol'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vn_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "first_half_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "vn_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wait_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "first_half_int" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vn_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift0_int1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0000 |                             0000
           S_PREPDECODE0 |                             0001 |                             0001
           S_PREPDECODE1 |                             0010 |                             0010
             S_FETCHCMD0 |                             0011 |                             0011
             S_FETCHCMD1 |                             0100 |                             0100
    S_STORESHIFTEDPARITY |                             0101 |                             0111
              S_STOREMSG |                             0110 |                             0101
        S_STOREPARITYMSG |                             0111 |                             0110
           S_FINISHPIPE0 |                             1000 |                             1000
               S_RESTART |                             1001 |                             1111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ldpc_iocontrol'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1736.656 ; gain = 268.016 ; free physical = 254039 ; free virtual = 314831
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |ldpc_shuffle__GB0 |           1|     41128|
|2     |ldpc_shuffle__GB1 |           1|     11072|
|3     |ldp_top__GCB0     |           1|     40812|
|4     |ldp_top__GCB1     |           1|     35952|
|5     |ldp_top__GCB2     |           1|     13992|
|6     |ldp_top__GCB3     |           1|     30666|
|7     |ldp_top__GCB4     |           1|      7632|
|8     |ldp_top__GCB5     |           1|     31542|
|9     |ldp_top__GCB6     |           1|      9186|
|10    |ldp_top__GCB7     |           1|      7632|
|11    |ldp_top__GCB8     |           1|     42960|
|12    |ldp_top__GCB9     |           1|     12872|
|13    |ldp_top__GCB10    |           1|     13978|
|14    |ldp_top__GCB11    |           1|     32730|
|15    |ldp_top__GCB12    |           1|     33690|
|16    |ldp_top__GCB13    |           1|      9186|
|17    |ldp_top__GCB14    |           1|     10176|
|18    |ldp_top__GCB15    |           1|     12720|
|19    |ldp_top__GCB16    |           1|     38664|
|20    |ldp_top__GCB17    |           1|     10740|
|21    |ldp_top__GCB18    |           1|     11334|
|22    |ldp_top__GCB19    |           1|     11448|
|23    |ldp_top__GCB20    |           1|     13992|
|24    |ldp_top__GCB21    |           1|     35442|
|25    |ldp_top__GCB22    |           1|      9666|
|26    |ldp_top__GCB23    |           1|     11830|
|27    |ldp_top__GCB24    |           1|     17778|
|28    |ldp_top__GCB25    |           1|     16124|
|29    |ldp_top__GCB26    |           1|     17780|
+------+------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 720   
	   2 Input      9 Bit       Adders := 363   
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 361   
	   2 Input      5 Bit       Adders := 721   
	   3 Input      5 Bit       Adders := 720   
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1441  
+---Registers : 
	               69 Bit    Registers := 360   
	               51 Bit    Registers := 119   
	               34 Bit    Registers := 1     
	               30 Bit    Registers := 1080  
	               17 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               11 Bit    Registers := 3600  
	               10 Bit    Registers := 1080  
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 5401  
	                5 Bit    Registers := 7562  
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12277 
+---RAMs : 
	             138K Bit         RAMs := 360   
	             102K Bit         RAMs := 119   
	              68K Bit         RAMs := 1     
	              34K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 720   
	   2 Input     13 Bit        Muxes := 2     
	  10 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1440  
	   2 Input     10 Bit        Muxes := 1440  
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  10 Input      8 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 360   
	   2 Input      6 Bit        Muxes := 2520  
	   3 Input      6 Bit        Muxes := 360   
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4680  
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1082  
	  10 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3611  
	   5 Input      1 Bit        Muxes := 360   
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ldpc_muxreg__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__29 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__30 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__31 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__63 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__65 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__66 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__67 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__68 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__69 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__70 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__71 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__72 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__73 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__74 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__75 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__76 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__77 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__78 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__79 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__80 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__81 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__82 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__83 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__84 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__85 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__86 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__87 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__89 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__90 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__91 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__92 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__93 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__94 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__95 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__96 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__97 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__98 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__99 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__100 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__101 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__102 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__103 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__104 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__105 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__106 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__107 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__108 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__109 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__110 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__111 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__112 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__113 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__114 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__115 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__116 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__117 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__118 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__119 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__120 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__121 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__122 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__123 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__124 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__125 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__126 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__127 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__128 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__129 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__130 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__131 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__132 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__133 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__134 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__135 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__136 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__137 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__138 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__139 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__140 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__141 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__142 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__143 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__144 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__145 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__146 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__147 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__148 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__149 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__150 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__151 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__152 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__153 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__154 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__155 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__156 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__157 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__158 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__159 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__160 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__161 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__162 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__163 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__164 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__165 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__166 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__167 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__168 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__169 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__170 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__171 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__172 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__173 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__174 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__175 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__176 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__177 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__178 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__179 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__180 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__181 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__182 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__183 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__184 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__185 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__186 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__187 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__188 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__189 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__190 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__191 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__192 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__193 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__194 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__195 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__196 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__197 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__198 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__199 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__200 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__201 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__202 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__203 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__204 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__205 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__206 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__207 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__208 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__209 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__210 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__211 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__212 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__213 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__214 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__215 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__216 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__217 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__218 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__219 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__220 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__221 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__222 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__223 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__224 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__225 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__226 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__227 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__228 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__229 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__230 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__231 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__232 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__233 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__234 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__235 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__236 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__237 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__238 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__239 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__240 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__241 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__242 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__243 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__244 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__245 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__246 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__247 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__248 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__249 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__250 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__251 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__252 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__253 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__254 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__255 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__256 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__257 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__258 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__259 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__260 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__261 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__262 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__263 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__264 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__265 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__266 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__267 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__268 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__269 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__270 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__271 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__272 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__273 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__274 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__275 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__276 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__277 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__278 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__279 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__280 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__281 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__282 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__283 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__284 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__285 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__286 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__287 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__288 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__289 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__290 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__291 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__292 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__293 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__294 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__295 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__296 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__297 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__298 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__299 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__300 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__301 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__302 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__303 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__304 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__305 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__306 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__307 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__308 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__309 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__310 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__311 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__312 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__313 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__314 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__315 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__316 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__317 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__318 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__319 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__320 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__321 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__322 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__323 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__324 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__325 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__186 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__187 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__188 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__189 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__190 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__191 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__192 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__193 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__194 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__195 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__196 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__197 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__198 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__199 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__200 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__201 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__202 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__203 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__204 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__205 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__206 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__207 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__208 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__209 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__210 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__211 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__212 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__213 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__214 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__215 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__216 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__217 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__218 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__219 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__220 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__221 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__222 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__223 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__224 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__225 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__226 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__227 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__228 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__229 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__230 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__231 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__232 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__233 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__234 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__235 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__236 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__237 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__238 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__239 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__240 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__241 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__242 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__243 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__244 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__245 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__246 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__247 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__248 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__249 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__250 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__251 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__252 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__253 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__254 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__255 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__256 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__83 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__84 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__85 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__86 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__87 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__95 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__96 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__97 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__122 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__123 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__124 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__125 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__126 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__127 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__128 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__129 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__130 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__131 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__132 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__133 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__134 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__135 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__136 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__137 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__138 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__139 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__140 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__141 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__142 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__143 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__144 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__145 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__146 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__147 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__148 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__149 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__150 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__151 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__152 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__153 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__154 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__155 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__156 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__157 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__158 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__159 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__160 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__161 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__162 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__163 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__164 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__165 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__166 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__167 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__168 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__169 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__170 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__171 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__172 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__173 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__174 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__175 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__176 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__177 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__178 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__179 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__180 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__181 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__182 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__183 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__184 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__185 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__186 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__187 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__188 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__189 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__190 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__191 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__192 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__193 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__194 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__195 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__196 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__197 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__198 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__199 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__200 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__201 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__202 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__203 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__204 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__205 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__206 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__207 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__208 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__209 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__210 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__211 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__212 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__213 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__214 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__215 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__216 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__217 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__218 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__219 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__220 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__221 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__222 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__223 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__224 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__225 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__226 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__227 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__228 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__229 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__230 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__231 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__232 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__233 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__234 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__235 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__236 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__237 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__238 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__239 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__240 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__241 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__242 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__243 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__244 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__245 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__246 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__247 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__248 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__249 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__250 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__251 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__252 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__253 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__254 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__255 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__256 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__257 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__258 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__259 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__260 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__261 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__262 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__263 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__264 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__265 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__266 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__267 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__268 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__269 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__270 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__271 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__272 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__273 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__274 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__275 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__276 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__277 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__278 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__279 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__280 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__281 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__282 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__283 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__284 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__285 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__286 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__287 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__288 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__289 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__290 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__291 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__292 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__293 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__294 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__295 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__296 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__297 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__298 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__299 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__300 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__301 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__302 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__303 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__304 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__305 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__306 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__307 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__308 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__309 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__310 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__311 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__312 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__313 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__314 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__315 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__316 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__317 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__318 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__319 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__320 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__321 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__322 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__323 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__324 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__325 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__326 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__327 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__328 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__329 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__330 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__331 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__332 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__333 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__334 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__335 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__336 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__337 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__338 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__339 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__340 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__341 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__342 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__343 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__344 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__345 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__346 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__347 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__348 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__349 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__350 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__351 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__352 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__353 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__354 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__355 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__356 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__357 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__358 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1__359 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__parameterized0__257 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__258 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__259 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__260 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__261 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__262 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__263 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__264 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__265 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__266 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__267 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__268 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__269 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__270 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__271 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__272 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__273 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__274 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__275 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__276 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__277 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__278 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__279 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__280 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__281 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__282 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__283 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__284 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__285 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__286 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__287 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__288 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__289 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__290 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__291 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__292 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__293 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__294 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__295 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__296 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__297 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__298 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__299 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__300 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__301 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__302 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__303 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__304 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__305 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__306 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__307 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__308 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__309 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__310 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__311 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__312 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__313 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__314 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__315 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__316 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__317 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__318 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__319 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__320 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__321 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__322 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__323 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__324 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__325 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__326 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__327 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__328 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__329 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__330 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__331 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__332 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__333 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__334 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__335 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__336 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__337 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__338 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__339 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__340 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__341 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__342 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__343 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__344 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__345 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__346 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__347 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__348 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__349 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__350 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__351 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__352 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__353 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__354 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__355 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__356 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__357 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__358 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0__359 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module ldpc_muxreg__326 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__327 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__328 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__329 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__330 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__331 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__332 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__333 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__334 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__335 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__336 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__337 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__338 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__339 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__340 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__341 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__342 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__343 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__344 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__345 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__346 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__347 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__348 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__349 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__350 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__351 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__352 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__353 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__354 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__355 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__356 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__357 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__358 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg__359 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_muxreg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
Module ldpc_shuffle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 360   
Module ldpc_ram_behav__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__1 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__2 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__3 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__4 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__5 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__6 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__7 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__8 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__9 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__10 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__11 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__12 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__13 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__14 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__15 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__16 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__17 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__18 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__56 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__19 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__20 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__62 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__21 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__65 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__63 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__22 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__58 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__66 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__23 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__71 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__70 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__69 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__24 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__74 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__73 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__72 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__25 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__77 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__76 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__75 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__26 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__80 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__79 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__78 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__27 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__83 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__82 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__81 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__28 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__67 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__68 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__84 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__102 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__103 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__104 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__105 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__106 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__107 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__108 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__109 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__110 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__111 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__112 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__29 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__89 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__88 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__87 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__30 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__85 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__86 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__90 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__113 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__114 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__31 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__95 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__94 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__93 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__32 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__98 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__97 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__96 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__115 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__116 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__117 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__118 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__33 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__91 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__92 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__99 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__119 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__34 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__104 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__103 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__102 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__35 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__107 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__106 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__105 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__36 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__110 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__109 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__108 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__37 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__113 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__112 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__111 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__38 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__116 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__115 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__114 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__39 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__100 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__101 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__117 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__120 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__121 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__122 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__123 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__124 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__125 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__126 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__127 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__128 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__129 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__130 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__131 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__132 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__133 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__134 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__135 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__136 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__137 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__138 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__139 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__140 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__141 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__142 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__143 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__144 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__145 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__146 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__147 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__148 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__149 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__150 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__151 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__152 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__153 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__154 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__155 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__156 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__157 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__158 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__159 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__160 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__161 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__162 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__163 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__164 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__165 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__166 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__167 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__168 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__169 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__170 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__171 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__172 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__173 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__174 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__175 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__176 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__177 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__178 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__179 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__180 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__181 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__182 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__183 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__184 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__185 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__186 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__187 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__188 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__189 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__190 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__191 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__40 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__122 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__121 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__120 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__41 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__125 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__124 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__123 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__192 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__193 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__194 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__42 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__128 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__127 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__126 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__195 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__196 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__43 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__131 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__130 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__129 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__197 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__44 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__134 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__133 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__132 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__198 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__199 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__200 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__45 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__137 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__136 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__135 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__201 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__46 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__140 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__139 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__138 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__202 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__203 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__204 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__47 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__118 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__119 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__141 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__205 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__206 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__207 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__208 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__209 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__210 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__211 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__212 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__213 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__214 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__215 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__216 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__217 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__218 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__219 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__220 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__221 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__222 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__223 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__224 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__225 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__226 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__227 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__228 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__229 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__230 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__231 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__232 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__48 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__146 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__145 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__144 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__49 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__142 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__143 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__147 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__233 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__234 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__50 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__152 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__151 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__150 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__51 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__155 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__154 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__153 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__52 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__148 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__149 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__156 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__235 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__236 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__237 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__238 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__239 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__53 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__161 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__160 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__159 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__54 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__164 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__163 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__162 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__55 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__167 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__166 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__165 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__56 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__170 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__169 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__168 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__57 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__173 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__172 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__171 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__58 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__176 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__175 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__174 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__59 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__179 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__178 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__177 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__60 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__157 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__158 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__180 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__61 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__185 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__184 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__183 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__62 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__188 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__187 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__186 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__63 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__191 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__190 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__189 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__64 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__194 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__193 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__192 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__65 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__197 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__196 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__195 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__66 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__200 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__199 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__198 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__67 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__203 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__202 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__201 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__68 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__206 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__205 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__204 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__69 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__209 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__208 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__207 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__70 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__181 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__182 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__210 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__240 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__241 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__242 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__243 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__244 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__245 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__246 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__247 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__248 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__249 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__250 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__251 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__252 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__253 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__254 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__255 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__256 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__257 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__258 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__259 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__260 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__261 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__262 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__263 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__264 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__265 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__266 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__267 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__268 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__269 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__270 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__271 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__272 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__273 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__274 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__275 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__276 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__277 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__278 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__279 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__280 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__281 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__282 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__283 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__284 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__285 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__286 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__71 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__215 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__214 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__213 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__72 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__218 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__217 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__216 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__287 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__288 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__289 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__290 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__73 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__211 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__212 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__219 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__291 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__292 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__74 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__224 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__223 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__222 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__75 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__227 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__226 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__225 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__76 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__230 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__229 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__228 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__77 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__233 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__232 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__231 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__78 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__236 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__235 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__234 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__79 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__239 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__238 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__237 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__80 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__242 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__241 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__240 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__81 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__245 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__244 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__243 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__82 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__220 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__221 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__246 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__83 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__251 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__250 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__249 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__84 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__254 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__253 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__252 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__85 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__257 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__256 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__255 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__86 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__260 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__259 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__258 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__87 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__263 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__262 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__261 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__88 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__266 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__265 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__264 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__89 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__269 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__268 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__267 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__90 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__272 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__271 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__270 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__91 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__275 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__274 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__273 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__92 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__278 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__277 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__276 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__93 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__247 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__248 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__279 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__293 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__294 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__295 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__296 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__297 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__298 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__299 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__300 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__301 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__301 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__302 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__302 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__303 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__303 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__304 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__304 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__305 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__305 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__306 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__306 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__307 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__307 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__308 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__308 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__309 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__309 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__310 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__310 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__311 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__311 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__312 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__313 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__312 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__314 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__313 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__315 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__314 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__316 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__315 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__317 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__316 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__318 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__317 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__319 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__318 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__319 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__320 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__320 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__321 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__322 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__323 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__321 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__322 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__323 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__324 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__324 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__325 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__325 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_cn__326 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__326 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__327 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__327 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__328 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__328 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__329 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__329 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__330 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__330 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__331 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__331 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__332 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__332 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__333 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__333 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized2__334 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__334 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__335 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__335 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__336 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__336 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__337 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__337 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__338 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__338 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__339 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__339 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__340 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__340 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__341 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__341 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__342 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__342 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__343 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__343 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__344 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__344 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__345 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__345 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__346 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__94 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__284 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__283 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__282 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__347 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__346 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__348 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__347 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__95 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__287 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__286 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__285 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn__348 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__349 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__349 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__350 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__350 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__351 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__351 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__352 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__352 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__353 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__353 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__354 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__354 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__355 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__355 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__356 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__356 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__357 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__357 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__358 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__358 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2__359 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_ram_behav__96 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__280 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__281 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__288 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
+---RAMs : 
	             138K Bit         RAMs := 1     
Module ldpc_cn__359 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__97 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__293 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__292 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__291 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__98 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__296 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__295 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__294 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__99 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__299 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__298 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__297 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__100 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__302 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__301 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__300 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__101 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__305 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__304 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__303 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__102 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__308 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__307 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__306 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__103 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__311 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__310 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__309 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__104 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__314 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__313 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__312 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__105 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__317 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__316 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__315 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__106 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__320 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__319 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__318 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__107 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__289 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__290 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__321 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_cn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               30 Bit    Registers := 3     
	               11 Bit    Registers := 5     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 21    
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__108 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__329 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__328 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__327 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__109 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__332 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__331 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__330 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__110 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__335 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__334 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__333 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__111 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__338 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__337 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__336 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__112 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__341 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__340 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__339 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__113 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__344 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__343 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__342 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__114 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__347 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__346 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__345 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_edgetable 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module ldpc_iocontrol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	  10 Input     13 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	  10 Input      8 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  10 Input      6 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 21    
Module ldpc_ram_behav__115 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__350 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__349 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__348 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__116 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__353 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__352 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__351 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__117 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__356 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__355 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__354 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__118 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__359 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__358 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__357 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
+---RAMs : 
	             102K Bit         RAMs := 1     
Module ldpc_vn__325 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__326 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_ram_behav__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---RAMs : 
	              68K Bit         RAMs := 1     
Module ldpc_ram_behav__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module ldpc_vn__322 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__323 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ldpc_vn__324 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10275]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10275]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10378]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10378]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del2_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del2_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del2_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del2_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10275]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10275]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10378]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10378]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del2_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del2_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del2_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del2_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10275]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10275]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10378]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10378]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del2_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del2_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del2_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del2_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10275]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10275]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10378]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10378]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/we_vnmsg_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10375]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10274]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del2_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del2_reg[0][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[0][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/vnram_rdaddr_del2_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[2].ldpc_vnlasti/vnram_rdaddr_del2_reg[1][10:0]' into 'varnodes[0].ldpc_vn0i/vnram_rdaddr_del2_reg[1][10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10376]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[0]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/we_vnmsg_del_reg[1]' into 'varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10273]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10275]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10275]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[0]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[0]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10378]
INFO: [Synth 8-4471] merging register 'varnodes[1].ldpc_vni/disable_del2_reg[1]' into 'varnodes[0].ldpc_vn0i/disable_del2_reg[1]' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/dvb_s2_ldpc_decoder.v:10378]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[6].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[1].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[14].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[35].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[37].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[72].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[27].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[28].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[29].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[75].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[36].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[9].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[12].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[13].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[16].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[17].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM varnodes[29].ldpc_vnclusteri/united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[7].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[17].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[25].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[32].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[212].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[144].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[145].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[146].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[153].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[154].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[155].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[162].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[163].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[341].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[1].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[6].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[14].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[35].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[72].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[1].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[6].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[14].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[35].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' (FDC) to 'i_4/varnodes[72].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[1].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[6].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[14].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[35].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' (FDC) to 'i_4/varnodes[72].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[1].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[6].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[14].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[35].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]' (FDC) to 'i_4/varnodes[72].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[1].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[6].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[14].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[35].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' (FDC) to 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_4/varnodes[37].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]' (FDC) to 'i_4/varnodes[72].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del2_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[11].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[25].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[27].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_6/varnodes[11].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[1]' (FDC) to 'i_6/varnodes[11].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/varnodes[25].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[1]' (FDC) to 'i_6/varnodes[25].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/varnodes[27].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[1]' (FDC) to 'i_6/varnodes[27].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cni/fixed_msg_reg[4]' (FDC) to 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cni/fixed_msg_reg[4]' (FDC) to 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cni/fixed_msg_reg[4]' (FDC) to 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cni/fixed_msg_reg[4]' (FDC) to 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cni/fixed_msg_reg[4]' (FDC) to 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[0][8]' (FDC) to 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[1][8]' (FDC) to 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[0][9]' (FDC) to 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[1][9]' (FDC) to 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[1][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[27].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[1][10]' (FDC) to 'i_6/checknodes[27].ldpc_cni/addr_cn_del_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cnholder_i/addr_del_reg[8]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cnholder_i/addr_del_reg[9]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cnholder_i/addr_del_reg[10]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[0][8]' (FDC) to 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[1][8]' (FDC) to 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[0][9]' (FDC) to 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[1][9]' (FDC) to 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[1][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[28].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[1][10]' (FDC) to 'i_6/checknodes[28].ldpc_cni/addr_cn_del_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cnholder_i/addr_del_reg[8]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cnholder_i/addr_del_reg[9]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cnholder_i/addr_del_reg[10]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[0][8]' (FDC) to 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[1][8]' (FDC) to 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[0][9]' (FDC) to 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[1][9]' (FDC) to 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[1][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[29].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[1][10]' (FDC) to 'i_6/checknodes[29].ldpc_cni/addr_cn_del_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cnholder_i/addr_del_reg[8]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cnholder_i/addr_del_reg[9]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cnholder_i/addr_del_reg[10]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[0][8]' (FDC) to 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[1][8]' (FDC) to 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[0][9]' (FDC) to 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[1][9]' (FDC) to 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[1][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[36].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[1][10]' (FDC) to 'i_6/checknodes[36].ldpc_cni/addr_cn_del_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cnholder_i/addr_del_reg[8]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cnholder_i/addr_del_reg[9]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cnholder_i/addr_del_reg[10]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[0][8]' (FDC) to 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[1][8]' (FDC) to 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[0][9]' (FDC) to 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[1][9]' (FDC) to 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[1][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[75].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[1][10]' (FDC) to 'i_6/checknodes[75].ldpc_cni/addr_cn_del_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[8]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[9]' (FD) to 'i_6/checknodes[75].ldpc_cnholder_i/addr_del_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[75].ldpc_cnholder_i/addr_del_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[11].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[25].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[27].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_6/varnodes[11].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del2_reg[0]' (FDC) to 'i_6/varnodes[11].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/varnodes[25].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del2_reg[0]' (FDC) to 'i_6/varnodes[25].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/varnodes[27].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del2_reg[0]' (FDC) to 'i_6/varnodes[27].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cni/addr_del2_reg[0][8]' (FDC) to 'i_6/checknodes[27].ldpc_cni/addr_del2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cni/addr_del2_reg[0][9]' (FDC) to 'i_6/checknodes[27].ldpc_cni/addr_del2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cni/addr_del2_reg[0][8]' (FDC) to 'i_6/checknodes[28].ldpc_cni/addr_del2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cni/addr_del2_reg[0][9]' (FDC) to 'i_6/checknodes[28].ldpc_cni/addr_del2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cni/addr_del2_reg[0][8]' (FDC) to 'i_6/checknodes[29].ldpc_cni/addr_del2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cni/addr_del2_reg[0][9]' (FDC) to 'i_6/checknodes[29].ldpc_cni/addr_del2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cni/addr_del2_reg[0][8]' (FDC) to 'i_6/checknodes[36].ldpc_cni/addr_del2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cni/addr_del2_reg[0][9]' (FDC) to 'i_6/checknodes[36].ldpc_cni/addr_del2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cni/addr_del2_reg[0][8]' (FDC) to 'i_6/checknodes[75].ldpc_cni/addr_del2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cni/addr_del2_reg[0][9]' (FDC) to 'i_6/checknodes[75].ldpc_cni/addr_del2_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cni/addr_del2_reg[1][8]' (FDC) to 'i_6/checknodes[27].ldpc_cni/addr_del2_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[27].ldpc_cni/addr_del2_reg[1][9]' (FDC) to 'i_6/checknodes[27].ldpc_cni/addr_del2_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cni/addr_del2_reg[1][8]' (FDC) to 'i_6/checknodes[28].ldpc_cni/addr_del2_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[28].ldpc_cni/addr_del2_reg[1][9]' (FDC) to 'i_6/checknodes[28].ldpc_cni/addr_del2_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cni/addr_del2_reg[1][8]' (FDC) to 'i_6/checknodes[29].ldpc_cni/addr_del2_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[29].ldpc_cni/addr_del2_reg[1][9]' (FDC) to 'i_6/checknodes[29].ldpc_cni/addr_del2_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cni/addr_del2_reg[1][8]' (FDC) to 'i_6/checknodes[36].ldpc_cni/addr_del2_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[36].ldpc_cni/addr_del2_reg[1][9]' (FDC) to 'i_6/checknodes[36].ldpc_cni/addr_del2_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cni/addr_del2_reg[1][8]' (FDC) to 'i_6/checknodes[75].ldpc_cni/addr_del2_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'i_6/checknodes[75].ldpc_cni/addr_del2_reg[1][9]' (FDC) to 'i_6/checknodes[75].ldpc_cni/addr_del2_reg[1][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[27].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[28].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[29].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[36].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[75].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[11].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[25].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[27].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_6/varnodes[11].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del2_reg[1]' (FDC) to 'i_6/varnodes[11].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/varnodes[25].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del2_reg[1]' (FDC) to 'i_6/varnodes[25].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_6/varnodes[27].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del2_reg[1]' (FDC) to 'i_6/varnodes[27].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[11].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[25].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[27].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[9].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[12].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[13].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[16].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[17].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[29].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_7/varnodes[9].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' (FDC) to 'i_7/varnodes[17].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/varnodes[12].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' (FDC) to 'i_7/varnodes[17].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/varnodes[13].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' (FDC) to 'i_7/varnodes[17].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/varnodes[16].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' (FDC) to 'i_7/varnodes[17].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/varnodes[17].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]' (FDC) to 'i_7/varnodes[29].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/varnodes[9].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' (FDC) to 'i_7/varnodes[17].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/varnodes[12].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]' (FDC) to 'i_7/varnodes[17].ldpc_vnclusteri/varnodes[0].ldpc_vn0i/we_vnmsg_del_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[100].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[106].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[117].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[7].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[17].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[25].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[32].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[212].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[212].ldpc_cnholder_i/addr_del_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[100].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[106].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[117].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[7].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[17].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[25].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[32].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[212].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[100].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[106].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[117].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[100].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[106].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\varnodes[117].ldpc_vnclusteri /\varnodes[0].ldpc_vn0i/disable_del_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[144].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[145].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[146].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[153].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[154].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[155].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[162].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[163].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[341].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[341].ldpc_cnholder_i/addr_del_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[144].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[145].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[146].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[153].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[154].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[155].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[162].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[163].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[341].ldpc_cni /\addr_cn_del_reg[0][10] )
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[71]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[70]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[69]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[68]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[67]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[66]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[65]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[64]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[63]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[62]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[61]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[60]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[59]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[58]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[57]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[56]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[55]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[54]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[53]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[52]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[51]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[50]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[49]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[48]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[47]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[46]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[45]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[44]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[43]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[42]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[41]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[40]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[39]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[38]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[37]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[36]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[35]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[34]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[33]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[32]
WARNING: [Synth 8-3331] design ldpc_muxreg__parameterized1__254 has unconnected port din[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[166].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[314].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[176].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[161].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[249].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[160].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[159].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[158].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[196].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[197].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[157].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[186].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[330].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[156].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[192].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[312].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[311].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[310].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[299].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[193].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[187].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[188].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[149].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[309].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[148].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[147].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[175].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[140].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[139].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[174].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[251].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[138].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[250].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[195].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[134].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[194].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[133].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[132].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[132].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[133].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[134].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[138].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[139].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[140].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[147].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[148].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[149].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[156].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[157].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[158].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[159].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[160].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[161].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[166].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[174].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[175].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[176].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[186].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[187].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[188].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\checknodes[192].ldpc_cni /\addr_cn_del_reg[0][10] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[228].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[227].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[233].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[241].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[284].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[242].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[229].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[230].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[231].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[232].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[240].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[247].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[226].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM united_ram.ldpc_vn_rami/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[225].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[89].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[246].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM checknodes[298].ldpc_cnholder_i/storage_reg to conserve power
INFO: [Common 17-14] Message 'Synth 8-4652' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4652' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4652' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4652' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4652' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "vn_count" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:41 . Memory (MB): peak = 2503.762 ; gain = 1035.121 ; free physical = 253151 ; free virtual = 314136
---------------------------------------------------------------------------------

Report Cell Usage: 
+------+--------------+-------+
|      |Cell          |Count  |
+------+--------------+-------+
|1     |BUF           |   1091|
|2     |GATE_2_11     |   6861|
|3     |GATE_2_13     |      4|
|4     |GATE_2_14_OR  |  49353|
|5     |GATE_2_1_NOR  |   2281|
|6     |GATE_2_2      |  41460|
|7     |GATE_2_4      |   3752|
|8     |GATE_2_6_XOR  |  21581|
|9     |GATE_2_7_NAND |   7184|
|10    |GATE_2_8_AND  |  32468|
|11    |GATE_2_9_XNOR |   2169|
|12    |INV           |  18020|
|13    |MUX1          |  92970|
|14    |MUXCY         |   1920|
|15    |MUXCY_L       |  10099|
|16    |RAMB36E1      |   1804|
|17    |XORCY         |   9741|
|18    |FD            |   3934|
|19    |FDC           | 124126|
|20    |FDCE          |  16654|
|21    |FDE           |      8|
|22    |FDP           |     96|
+------+--------------+-------+

Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:02:46 . Memory (MB): peak = 2503.762 ; gain = 1035.121 ; free physical = 254730 ; free virtual = 315718
INFO: [Common 17-83] Releasing license: Synthesis
480 Infos, 213 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:26:09 2022...
