arrLoopRandom

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.066842                       # Number of seconds simulated
sim_ticks                                 66842385000                       # Number of ticks simulated
final_tick                                66842385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 936612                       # Simulator instruction rate (inst/s)
host_op_rate                                   936612                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1422560256                       # Simulator tick rate (ticks/s)
host_mem_usage                                6703252                       # Number of bytes of host memory used
host_seconds                                    46.99                       # Real time elapsed on the host
sim_insts                                    44008943                       # Number of instructions simulated
sim_ops                                      44008943                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED  66842385000                       # Cumulative time (in ticks) in various power states
system.cache.hits                            57850951                       # Number of hits
system.cache.misses                            162193                       # Number of misses
system.cache.missLatency::samples              162193                       # Ticks for misses to the cache
system.cache.missLatency::mean           54436.634133                       # Ticks for misses to the cache
system.cache.missLatency::gmean          47402.481753                       # Ticks for misses to the cache
system.cache.missLatency::stdev          39432.938176                       # Ticks for misses to the cache
system.cache.missLatency::0-65535              150996     93.10%     93.10% # Ticks for misses to the cache
system.cache.missLatency::65536-131071           5868      3.62%     96.71% # Ticks for misses to the cache
system.cache.missLatency::131072-196607          1310      0.81%     97.52% # Ticks for misses to the cache
system.cache.missLatency::196608-262143          2005      1.24%     98.76% # Ticks for misses to the cache
system.cache.missLatency::262144-327679          1776      1.09%     99.85% # Ticks for misses to the cache
system.cache.missLatency::327680-393215           174      0.11%     99.96% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             1      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::458752-524287             2      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             0      0.00%     99.96% # Ticks for misses to the cache
system.cache.missLatency::589824-655359            61      0.04%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                162193                       # Ticks for misses to the cache
system.cache.hitRatio                        0.997204                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port       486563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port     20759680                       # Cumulative packet size per connected master and slave (bytes)
