<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 10.1.03 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 nf2_top_par.ncd nf2_top.pcf

</twCmdLine><twDesign>nf2_top_par.ncd</twDesign><twPCF>nf2_top.pcf</twPCF><twDevInfo arch="virtex2p" pkg="ff1152"><twDevName>xc2vp50</twDevName><twSpeedGrade>-7</twSpeedGrade><twSpeedVer>PRODUCTION 1.94 2008-07-25</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr"></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo>INFO:Timing:2802 - Read 321 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these constraints.  For more details please do a search for &quot;timing:2802&quot; at http://www.xilinx.com/support.</twInfo><twWarn>WARNING:Timing:3223 - Timing constraint PATH &quot;TS01_path&quot; TIG; ignored during timing analysis.</twWarn><twWarn>WARNING:Timing:3223 - Timing constraint PATH &quot;TS02_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo>INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.</twInfo><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo>INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twErrRpt><twConst twConstType="NETDELAY" ><twConstHead uID="0x33244170"><twConstName UCFConstName="">NET &quot;rgmii_0_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.452</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x330487e0"><twConstName UCFConstName="">NET &quot;rgmii_1_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.588</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34fc0980"><twConstName UCFConstName="">NET &quot;rgmii_2_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.603</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x346bf340"><twConstName UCFConstName="">NET &quot;rgmii_3_rxc_ibuf&quot; MAXDELAY = 2.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.466</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x347d0bd0"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/clk_dcm0/clk0dcm&quot; MAXDELAY = 0.45         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.204</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3586ae20"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/clk_dcm0/clk90dcm&quot; MAXDELAY = 0.45         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.180</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34a533d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/clk_dcm0/clk0d2inv&quot; MAXDELAY =         0.755 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.587</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34cf44b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/clk_dcm0/clk90d2inv&quot; MAXDELAY =         0.755 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.605</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34b6f7d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/cal_top0/clkDiv2&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.327</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x346b3730"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/cal_top0/phClkDiv2&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.369</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34887c70"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/cal_top0/suClkDiv2&quot; MAXDELAY = 0.6         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.327</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x31328e60"><twConstName UCFConstName="">NET &quot;mem_interface_top/infrastructure_top0/cal_top0/suPhClkDiv2&quot; MAXDELAY =         0.7 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.482</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3306ec20"><twConstName UCFConstName="">NET &quot;ddr2_rst_dqs_div_out/mem_interface_top/ddr2_top0/rst_dqs_div_int&quot;         MAXDELAY = 0.6 ns;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3309f680"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(3)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.100</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331e16c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(31)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.573</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331f5ce0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(31)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.171</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33201a70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(31)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.746</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3321ef00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(3)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.869</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33242980"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(31)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.820</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x330447c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(30)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.811</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x346b7850"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(30)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.781</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x347cfa40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(30)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.936</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3488b3f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(30)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.916</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x35869ae0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(29)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.753</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34a4f080"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(29)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.929</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34b6ef60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(29)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.039</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x346440a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(29)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.746</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34648140"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(28)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.764</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3487a4a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(28)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.782</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3306d3a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(28)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.550</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3309d0d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(28)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.557</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331e0c50"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(27)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.577</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331f4a10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(27)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.793</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33201000"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(27)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.772</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3321ce10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(27)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.745</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33241190"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(26)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.829</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x330410a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(26)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.760</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x346aed80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(26)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.014</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x347cde60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(26)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.728</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x35868d10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(25)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.121</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34b6e6f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(25)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.977</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x346a4f10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(25)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.832</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34866600"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(25)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.577</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3306bb00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(24)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.055</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3309b420"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(24)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.828</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331e01e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(24)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.155</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331f3740"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(24)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.807</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33200590"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(2)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.910</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3321ad20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(23)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.361</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3323f9a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(23)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.742</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3303d980"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(23)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.744</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34ec3020"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(2)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.715</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3461f9f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(23)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.874</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34639870"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(22)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.941</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3463d5f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(22)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.937</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3462aa70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(22)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.745</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3462fdf0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(22)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.864</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x346351c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(21)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.783</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34624de0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(21)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.745</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x346a8c90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(21)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.745</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x347cccf0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(21)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.557</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x35867460"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(20)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.549</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34a4a460"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(20)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.067</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34b6de80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(20)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.789</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3469ced0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(20)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.742</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3485c580"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(19)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.789</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33069970"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(19)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.014</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3309a070"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(19)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.076</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331df770"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(19)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.823</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331f2470"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(18)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.152</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331ffb20"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(18)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.820</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33218c50"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(18)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.084</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3323e1b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(18)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.966</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33039960"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(17)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.934</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x346a1190"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(17)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.188</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x341cfed0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(17)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.019</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x2ba333a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(17)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.055</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x35866120"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(16)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.877</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34a46140"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(16)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.036</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34b6d610"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(16)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.022</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3458dd70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(16)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.170</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34592060"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(1)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.192</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34693ac0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(15)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.746</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3484c310"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(15)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.544</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bd9e80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(15)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.745</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x312eb600"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(1)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.532</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x330677e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(15)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.778</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33097ac0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(14)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.746</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331ded00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(14)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.769</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331f11a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(14)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.746</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331ff0b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(14)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.764</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x332174c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(13)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.743</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3323c9c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(13)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.568</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33036240"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(13)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.743</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34618040"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(13)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.764</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34698400"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(12)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.931</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34716390"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(12)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.337</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x347c0440"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(12)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.045</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x2ce74730"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(12)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.757</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x35863820"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(11)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.823</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34a42240"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(11)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.883</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x350f5c10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(11)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.877</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3440d870"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(11)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.073</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34409fb0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(10)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.931</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34402d80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(10)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.580</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3460ed00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(10)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.006</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x346894d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(10)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.941</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33065650"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(9)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.822</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33095e10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(9)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.561</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331de290"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(9)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.068</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331efed0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(9)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.129</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x331fe640"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(8)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.010</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33214b30"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(8)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.803</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3323b180"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(8)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.079</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33031920"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(8)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.967</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34eb3a50"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col1(0)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.060</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34eafcd0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(7)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.743</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34eb0310"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(7)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.568</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34415250"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(7)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.743</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3442db80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/dqs_div_col0(0)&quot; MAXDELAY = 1.2         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.654</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34431040"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(7)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.554</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3441a5b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(6)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.857</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3441f880"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(6)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.837</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34424510"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(6)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.081</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3442aa40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(6)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.757</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34406290"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(5)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.588</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34613b00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(5)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.588</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3468ef80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(5)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.548</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34712280"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(5)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.585</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x347bf440"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(4)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.361</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x35861460"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(4)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.758</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c844e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(4)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.550</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c84d60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(4)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.959</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c855e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(3)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.750</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c85e60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(3)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.789</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c866e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(3)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.875</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c86f60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(3)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.023</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c877e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(2)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.586</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x348e0e40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(2)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.597</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34349540"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(2)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.747</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3434a590"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(2)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.758</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34347740"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(1)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.576</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34359150"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(1)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.585</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34ad1950"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(1)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.891</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34098b40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(1)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.130</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34332650"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_0(0)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.574</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34ef4360"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_1(0)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.721</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33ed3b90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_2(0)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.710</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34387f60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/data_read0/fbit_3(0)&quot; MAXDELAY =         1.2 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.831</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34eb9ee0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.414</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x31d94820"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.188</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c81880"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.191</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x33d73da0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.213</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34ebc920"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.498</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34ebc430"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.448</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa0940"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.641</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34ebbe30"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.442</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34ebb940"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.953</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c7bf00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.824</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34a34cb0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.759</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34a2fdd0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.695</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x37e64140"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.486</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x39357870"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.637</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3935f8d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.781</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3c3ce1d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.000</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x392db4b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.549</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x39370220"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.090</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x372d57a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.717</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x39370a60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.037</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x39370e80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.254</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x393716c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.322</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x39392b70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.124</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x39373480"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.993</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x392cae80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.232</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349d8890"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.111</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349dc130"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.924</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349dc310"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.763</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349e5e70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.003</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x348aa540"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.370</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349e60e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.663</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349e5c00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.128</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349e5990"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.107</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349eb890"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.387</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34725820"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.999</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349ecb70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.914</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349eb620"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.996</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349eb3b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.157</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bc4230"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.708</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x343e06d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.736</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bc0ec0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.980</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bc30a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.750</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bc1b60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.700</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bc7820"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.981</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bceb90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.521</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bd4180"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.580</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bcbcc0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.090</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x343de7d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.709</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x347201f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.889</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa6ad0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.633</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34ce06f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.284</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34720910"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.754</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x349c1190"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.911</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3471fab0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.861</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3471f390"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.742</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa5090"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.908</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e83880"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.047</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa6520"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.571</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e83ec0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.728</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34cdc5d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.675</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa3880"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.833</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3ccd7cf0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.952</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3471c260"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.678</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e80db0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_rd_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.550</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa3180"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.628</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3471b620"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_0(2)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.149</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e802e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.587</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa2ad0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.664</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3471a5f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_02_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.530</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e7f550"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.029</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34719f00"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_0(0)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.088</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e7dc90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.095</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa2070"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.156</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x347192c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_00_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.044</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e7d5d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.439</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa1970"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_0(1)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.236</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34718bd0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>2.084</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e7cf40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.055</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa1270"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_01_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.050</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34717f90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.331</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e7c8b0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_1(1)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.895</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa0bc0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.796</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3512b860"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.831</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bdc200"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_11_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.970</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bdb740"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.145</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bd7c10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_0(3)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.130</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x350cc630"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.995</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x339343c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.887</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34eebd90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_03_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.078</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34723a90"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.868</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34722f10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_1(0)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.333</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34722300"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.837</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34721470"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.855</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa89f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_10_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.916</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa8380"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.271</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa7c80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_2(0)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.348</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34aa7580"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.041</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x32f4bb80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.962</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c4a9f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_20_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.740</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c4b0c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.050</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e9dd80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_1(2)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.269</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3536a680"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.041</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x343e2ec0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.678</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x343e3df0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_12_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.394</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c3aef0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.105</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x2c3c2030"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_1(3)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.347</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x2d3ef190"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.860</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e9f190"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.496</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e9fb40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_13_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.308</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3536e5a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.095</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x342d3140"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_2(1)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.102</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x35047c30"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.707</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e98e70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.765</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e997f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_21_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.541</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3536a120"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.886</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x343e1e70"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_2(2)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.976</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c393a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.542</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e9ac60"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.164</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e9b5e0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_22_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.881</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x342c7af0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.859</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3515e1f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_2(3)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.151</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x2bc963a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.607</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x350476d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.794</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e93b10"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_23_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.092</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e94490"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.907</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x343e1720"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_3(0)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.218</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34bdb580"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.129</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c377f0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.934</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e95470"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_30_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.710</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e95df0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.680</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3536da40"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_3(3)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.252</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3440ee80"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.796</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34619ee0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.933</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x342c39c0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_33_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.697</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x2cc65380"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.915</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x35047170"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_3(1)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.090</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e8feb0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.640</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e90860"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.997</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x353696a0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_31_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.540</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x343e1560"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(0)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.929</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34c35be0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/transfer_done_3(2)&quot; MAXDELAY = 1.5         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.223</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x3513c7d0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(1)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.163</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e91ce0"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(2)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.846</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x34e92690"><twConstName UCFConstName="">NET &quot;mem_interface_top/ddr2_top0/data_path0/fifo_32_wr_addr(3)&quot; MAXDELAY = 3         ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.116</twMaxNetDel></twConstHead></twConst><twConst twConstType="NETDELAY" ><twConstHead uID="0x342b4440"><twConstName UCFConstName="">NET         &quot;mem_interface_top/ddr2_top0/data_path0/data_read_controller0/rst_dqs_div_delayed&quot;         MAXDELAY = 1.5 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>1.440</twMaxNetDel></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x34749c00"><twConstName UCFConstName="">TS_ddr_clk_200 = PERIOD TIMEGRP &quot;ddr_clk_200&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHBLOCK" ><twConstHead uID="0x2ecf3090"><twConstName UCFConstName="">PATH &quot;TS01_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHBLOCK" ><twConstHead uID="0x3b235910"><twConstName UCFConstName="">PATH &quot;TS02_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHBLOCK" ><twConstHead uID="0x3718b860"><twConstName UCFConstName="">PATH &quot;TS05_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst twConstType="PATHDELAY" ><twConstHead uID="0x37193920"><twConstName UCFConstName="">TS_rgmii_falling_to_rising = MAXDELAY FROM TIMEGRP &quot;rgmii_falling&quot; TO TIMEGRP         &quot;rgmii_rising&quot; 3.2 ns;</twConstName><twItemCnt>20</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>20</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.300</twMaxDel></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x332b03a0"><twConstName UCFConstName="">TS_rx_clk = PERIOD TIMEGRP &quot;rx_clock&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>64488</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2096</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.958</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x3473fd00"><twConstName UCFConstName="">TS_tx_clk_gmii = PERIOD TIMEGRP &quot;tx_clock_gmii&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>42272</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>1228</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.962</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x332af9e0"><twConstName UCFConstName="">TS_cpci_clk = PERIOD TIMEGRP &quot;cpci_clk&quot; 16 ns HIGH 50%;</twConstName><twItemCnt>7772</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>785</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.695</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x34cd8a50"><twConstName UCFConstName="">TS_core_clk_int = PERIOD TIMEGRP &quot;core_clk_int&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>1530423</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>41263</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.999</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x332af020"><twConstName UCFConstName="">TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm&quot;         TS_ddr_clk_200 HIGH 50%;</twConstName><twItemCnt>24455</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2432</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.982</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x34bb54f0"><twConstName UCFConstName="">TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm&quot;         TS_ddr_clk_200 PHASE 1.25 ns HIGH 50%;</twConstName><twItemCnt>2393</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>1030</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.972</twMinPer></twConstHead></twConst><twConst twConstType="PERIOD" ><twConstHead uID="0x34bb6ca0"><twConstName UCFConstName="">TS_mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm = PERIOD         TIMEGRP &quot;mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm&quot;         TS_ddr_clk_200 PHASE 2.5 ns HIGH 50%;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.313</twMinPer></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x357b1a70"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_ADDR&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.865</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x32b77c00"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.630</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x357b15f0"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_WR_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.853</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x35e6b370"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.650</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x357b1170"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_REQ&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.684</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x35e50300"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_OUT&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.641</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x357d6100"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_IN&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.728</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x357d5c10"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = IN 4 ns BEFORE COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>2.767</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x35e7c4a0"><twConstName UCFConstName="">TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.689</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x3bec0090"><twConstName UCFConstName="">TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.910</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x35dece00"><twConstName UCFConstName="">TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;core_clk&quot;;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.735</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x35e7ba60"><twConstName UCFConstName="">TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>72</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.900</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x35e36940"><twConstName UCFConstName="">TIMEGRP &quot;SRAM2_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>24</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.994</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETINDELAY" ><twConstHead uID="0x35dedbd0"><twConstName UCFConstName="">TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = IN 4 ns BEFORE COMP &quot;core_clk&quot;;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.738</twMinOff></twConstHead></twConst><twConst twConstType="OFFSETOUTDELAY" ><twConstHead uID="0x34fa9c00"><twConstName UCFConstName="">TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twItemCnt>72</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.954</twMinOff></twConstHead></twConst><twConstRollupTable uID="0x34749c00"><twConstRollup name="TS_ddr_clk_200" fullName="TS_ddr_clk_200 = PERIOD TIMEGRP &quot;ddr_clk_200&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="N/A" actualRollup="4.982" errors="0" errorRollup="0" items="0" itemsRollup="26852"/><twConstRollup name="TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm" fullName="TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm = PERIOD TIMEGRP         &quot;mem_interface_top_infrastructure_top0_clk_dcm0_clk0dcm&quot;         TS_ddr_clk_200 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.982" actualRollup="N/A" errors="0" errorRollup="0" items="24455" itemsRollup="0"/><twConstRollup name="TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm" fullName="TS_mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm = PERIOD TIMEGRP         &quot;mem_interface_top_infrastructure_top0_clk_dcm0_clk90dcm&quot;         TS_ddr_clk_200 PHASE 1.25 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="4.972" actualRollup="N/A" errors="0" errorRollup="0" items="2393" itemsRollup="0"/><twConstRollup name="TS_mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm" fullName="TS_mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm = PERIOD         TIMEGRP &quot;mem_interface_top_infrastructure_top0_cal_top0_phShftClkDcm&quot;         TS_ddr_clk_200 PHASE 2.5 ns HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="1.313" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt>0</twUnmetConstCnt><twDataSheet twNameLen="21"><twSUH2ClkList twDestWidth = "14" twPhaseWidth = "12"><twDest>core_clk</twDest><twSUH2Clk ><twSrc>sram1_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.840</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.831</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.716</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.829</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.711</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.824</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.712</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.823</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.819</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.703</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.814</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.698</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.810</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.693</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.697</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.713</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.826</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.719</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.832</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.729</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.843</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.730</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.842</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.817</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.711</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.822</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.735</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.849</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.845</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.607</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.698</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.571</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.656</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.574</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.659</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.608</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.698</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.610</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.621</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.712</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.625</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.630</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.723</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.634</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.727</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.571</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.657</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.581</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.667</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.567</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.653</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.568</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.650</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.573</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.581</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.666</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.583</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.668</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.573</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.655</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.578</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.660</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.624</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.604</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.695</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.595</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.617</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.708</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.620</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.711</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.634</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.724</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.627</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.717</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.564</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.646</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.555</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.637</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.632</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.726</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.601</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.694</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.609</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.702</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.620</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.712</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.618</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.589</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.681</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.593</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.685</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.596</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.602</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.692</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.793</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.789</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.724</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.836</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.700</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.811</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.697</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.809</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.800</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.800</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.738</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.852</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.692</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.803</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.695</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.805</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.704</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.814</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.709</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.820</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.683</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.794</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.799</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.696</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.806</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.701</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.811</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">1.713</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.824</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList twDestWidth = "21" twPhaseWidth = "12"><twDest>cpci_clk</twDest><twSUH2Clk ><twSrc>cpci_addr(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.861</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.260</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.863</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.262</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.796</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(4)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.253</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(5)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.854</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.254</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(6)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.864</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.264</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(7)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.865</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.265</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(8)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(9)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.784</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(10)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.788</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(11)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.083</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(12)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.712</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.090</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(13)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.752</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.133</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(14)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.754</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.135</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(15)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.801</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.186</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(16)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.159</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(17)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.672</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.044</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(18)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.677</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.049</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(19)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.726</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.103</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(20)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.718</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.095</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(21)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(22)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.805</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(23)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(24)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.777</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.167</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(25)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_addr(26)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.661</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.660</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.633</twSU2ClkTime><twH2ClkTime twEdge="twRising">-0.998</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.641</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.006</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(4)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.670</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.037</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(5)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.667</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.034</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(6)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(7)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.729</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.101</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(8)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.666</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(9)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(10)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(11)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.736</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.113</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(12)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.769</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.149</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(13)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.767</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.147</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(14)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.766</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(15)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(16)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(17)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.105</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(18)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.097</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(19)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.757</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.137</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(20)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.805</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.189</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(21)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.706</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.084</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(22)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.713</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(23)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.752</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.134</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(24)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.754</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(25)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.799</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(26)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.778</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.160</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(27)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.180</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(28)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.784</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.169</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(29)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.787</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(30)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.795</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_data(31)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.853</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.252</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_rd_wr_L</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.051</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>cpci_req</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.029</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.767</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.146</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.665</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.030</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.663</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.028</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.730</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.107</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(4)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.733</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.110</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(5)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.639</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.004</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(6)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.669</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.035</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(7)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.666</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.032</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(8)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.724</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.096</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(9)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.727</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.099</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(10)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.659</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.024</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(11)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.660</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.025</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(12)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.658</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.023</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(13)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.662</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.027</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(14)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.684</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.050</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(15)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.687</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(16)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.688</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.053</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(17)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.698</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(18)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.674</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.039</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(19)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.683</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(20)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.690</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.055</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(21)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.064</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(22)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.679</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.045</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(23)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.672</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.038</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(24)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.664</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.026</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(25)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.671</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.033</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(26)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.641</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.003</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(27)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.648</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.010</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(28)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.644</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.005</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(29)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.653</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.014</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(30)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.715</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.085</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_data(31)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.722</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.092</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_code_req(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.720</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.094</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_code_req(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.705</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.076</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(0)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.673</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.043</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(1)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.728</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.102</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(2)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.678</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.048</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_op_queue_id(3)</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.692</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.063</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_q_nearly_full_c2n</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.676</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.046</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>dma_vld_c2n</twSrc><twSUHTime twInternalClk ="cpci_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">2.699</twSU2ClkTime><twH2ClkTime twEdge="twRising">-1.065</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.962</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.555</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.970</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.564</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.974</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.566</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.979</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.571</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.978</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.572</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.982</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.576</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.987</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.992</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.997</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.993</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.977</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.569</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.971</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.563</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.961</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.552</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.960</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.553</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.984</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.578</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.979</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.573</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.955</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.546</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.957</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.550</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.083</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.739</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.116</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.736</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.082</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.697</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.080</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.695</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.069</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.065</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.060</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.672</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.056</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.668</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.119</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.738</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.109</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.728</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.123</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.742</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.122</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.745</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.109</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.729</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.107</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.727</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.117</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.740</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram1_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.112</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.735</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(0)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.066</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.679</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(1)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.086</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.700</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(2)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.095</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(3)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.073</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(4)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.684</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(5)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.056</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.671</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(6)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.063</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.678</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(7)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.126</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(8)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.135</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.758</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(9)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.058</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.669</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(10)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.089</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.701</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(11)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.081</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.693</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(12)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.070</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.683</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(13)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.072</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.686</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(14)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.101</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.714</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(15)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.097</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.710</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(16)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.094</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(17)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.088</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(18)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.008</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.602</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(19)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.012</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.606</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(20)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.966</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.559</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(21)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.981</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(22)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.990</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(23)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.993</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.586</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(24)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(25)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.595</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(26)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.952</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.543</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(27)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.998</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.592</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(28)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.995</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.590</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(29)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.986</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.581</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(30)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.981</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.575</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(31)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.007</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.601</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(32)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-1.002</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.596</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(33)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.994</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.589</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(34)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.989</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.584</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sram2_data(35)</twSrc><twSUHTime twInternalClk ="core_clk_int" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising">-0.977</twSU2ClkTime><twH2ClkTime twEdge="twRising">1.571</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList twDestWidth = "14" twPhaseWidth = "12"><twSrc>core_clk</twSrc><twClk2Out  twOutPad = "sram1_addr(0)" twMinTime = "1.624" twMinEdge ="twRising" twMaxTime = "2.746" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(1)" twMinTime = "1.626" twMinEdge ="twRising" twMaxTime = "2.750" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(2)" twMinTime = "1.626" twMinEdge ="twRising" twMaxTime = "2.747" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(3)" twMinTime = "1.629" twMinEdge ="twRising" twMaxTime = "2.751" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(4)" twMinTime = "2.280" twMinEdge ="twRising" twMaxTime = "3.569" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(5)" twMinTime = "2.410" twMinEdge ="twRising" twMaxTime = "3.737" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(6)" twMinTime = "2.504" twMinEdge ="twRising" twMaxTime = "3.846" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(7)" twMinTime = "2.551" twMinEdge ="twRising" twMaxTime = "3.910" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(8)" twMinTime = "1.893" twMinEdge ="twRising" twMaxTime = "3.082" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(9)" twMinTime = "2.319" twMinEdge ="twRising" twMaxTime = "3.617" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(10)" twMinTime = "2.479" twMinEdge ="twRising" twMaxTime = "3.821" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(11)" twMinTime = "1.505" twMinEdge ="twRising" twMaxTime = "2.609" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(12)" twMinTime = "1.519" twMinEdge ="twRising" twMaxTime = "2.621" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(13)" twMinTime = "1.643" twMinEdge ="twRising" twMaxTime = "2.774" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(14)" twMinTime = "1.619" twMinEdge ="twRising" twMaxTime = "2.743" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(15)" twMinTime = "1.622" twMinEdge ="twRising" twMaxTime = "2.745" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(16)" twMinTime = "2.471" twMinEdge ="twRising" twMaxTime = "3.811" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(17)" twMinTime = "1.636" twMinEdge ="twRising" twMaxTime = "2.758" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(18)" twMinTime = "1.880" twMinEdge ="twRising" twMaxTime = "3.069" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(0)" twMinTime = "1.175" twMinEdge ="twRising" twMaxTime = "2.183" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(1)" twMinTime = "1.191" twMinEdge ="twRising" twMaxTime = "2.199" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(2)" twMinTime = "1.205" twMinEdge ="twRising" twMaxTime = "2.215" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(3)" twMinTime = "1.218" twMinEdge ="twRising" twMaxTime = "2.236" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(0)" twMinTime = "1.077" twMinEdge ="twRising" twMaxTime = "3.724" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(1)" twMinTime = "1.077" twMinEdge ="twRising" twMaxTime = "3.900" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(2)" twMinTime = "1.053" twMinEdge ="twRising" twMaxTime = "3.567" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(3)" twMinTime = "1.048" twMinEdge ="twRising" twMaxTime = "3.541" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(4)" twMinTime = "1.069" twMinEdge ="twRising" twMaxTime = "3.872" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(5)" twMinTime = "1.061" twMinEdge ="twRising" twMaxTime = "3.772" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(6)" twMinTime = "1.056" twMinEdge ="twRising" twMaxTime = "3.767" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(7)" twMinTime = "1.041" twMinEdge ="twRising" twMaxTime = "3.666" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(8)" twMinTime = "1.036" twMinEdge ="twRising" twMaxTime = "3.681" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(9)" twMinTime = "1.046" twMinEdge ="twRising" twMaxTime = "3.351" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(10)" twMinTime = "1.050" twMinEdge ="twRising" twMaxTime = "3.376" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(11)" twMinTime = "1.056" twMinEdge ="twRising" twMaxTime = "3.382" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(12)" twMinTime = "1.058" twMinEdge ="twRising" twMaxTime = "3.394" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(13)" twMinTime = "1.079" twMinEdge ="twRising" twMaxTime = "3.726" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(14)" twMinTime = "1.059" twMinEdge ="twRising" twMaxTime = "3.353" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(15)" twMinTime = "1.064" twMinEdge ="twRising" twMaxTime = "3.358" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(16)" twMinTime = "1.064" twMinEdge ="twRising" twMaxTime = "3.400" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(17)" twMinTime = "1.076" twMinEdge ="twRising" twMaxTime = "3.393" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(18)" twMinTime = "1.194" twMinEdge ="twRising" twMaxTime = "3.664" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(19)" twMinTime = "1.212" twMinEdge ="twRising" twMaxTime = "3.714" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(20)" twMinTime = "1.215" twMinEdge ="twRising" twMaxTime = "3.717" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(21)" twMinTime = "1.195" twMinEdge ="twRising" twMaxTime = "3.835" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(22)" twMinTime = "1.197" twMinEdge ="twRising" twMaxTime = "3.837" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(23)" twMinTime = "1.200" twMinEdge ="twRising" twMaxTime = "3.685" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(24)" twMinTime = "1.204" twMinEdge ="twRising" twMaxTime = "3.689" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(25)" twMinTime = "1.193" twMinEdge ="twRising" twMaxTime = "3.353" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(26)" twMinTime = "1.197" twMinEdge ="twRising" twMaxTime = "3.357" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(27)" twMinTime = "1.220" twMinEdge ="twRising" twMaxTime = "3.838" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(28)" twMinTime = "1.230" twMinEdge ="twRising" twMaxTime = "3.713" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(29)" twMinTime = "1.216" twMinEdge ="twRising" twMaxTime = "3.834" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(30)" twMinTime = "1.261" twMinEdge ="twRising" twMaxTime = "3.857" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(31)" twMinTime = "1.266" twMinEdge ="twRising" twMaxTime = "3.862" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(32)" twMinTime = "1.226" twMinEdge ="twRising" twMaxTime = "3.719" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(33)" twMinTime = "1.228" twMinEdge ="twRising" twMaxTime = "3.721" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(34)" twMinTime = "1.264" twMinEdge ="twRising" twMaxTime = "3.863" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(35)" twMinTime = "1.269" twMinEdge ="twRising" twMaxTime = "3.868" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_we" twMinTime = "2.396" twMinEdge ="twRising" twMaxTime = "3.723" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(0)" twMinTime = "2.520" twMinEdge ="twRising" twMaxTime = "3.873" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(1)" twMinTime = "2.296" twMinEdge ="twRising" twMaxTime = "3.590" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(2)" twMinTime = "2.379" twMinEdge ="twRising" twMaxTime = "3.693" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(3)" twMinTime = "2.259" twMinEdge ="twRising" twMaxTime = "3.555" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(4)" twMinTime = "2.559" twMinEdge ="twRising" twMaxTime = "3.929" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(5)" twMinTime = "2.552" twMinEdge ="twRising" twMaxTime = "3.915" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(6)" twMinTime = "2.624" twMinEdge ="twRising" twMaxTime = "3.994" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(7)" twMinTime = "2.548" twMinEdge ="twRising" twMaxTime = "3.907" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(8)" twMinTime = "2.168" twMinEdge ="twRising" twMaxTime = "3.428" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(9)" twMinTime = "2.461" twMinEdge ="twRising" twMaxTime = "3.800" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(10)" twMinTime = "2.415" twMinEdge ="twRising" twMaxTime = "3.747" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(11)" twMinTime = "2.429" twMinEdge ="twRising" twMaxTime = "3.755" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(12)" twMinTime = "2.381" twMinEdge ="twRising" twMaxTime = "3.697" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(13)" twMinTime = "2.584" twMinEdge ="twRising" twMaxTime = "3.958" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(14)" twMinTime = "2.436" twMinEdge ="twRising" twMaxTime = "3.769" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(15)" twMinTime = "2.430" twMinEdge ="twRising" twMaxTime = "3.756" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(16)" twMinTime = "2.525" twMinEdge ="twRising" twMaxTime = "3.884" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(17)" twMinTime = "2.554" twMinEdge ="twRising" twMaxTime = "3.920" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(18)" twMinTime = "2.293" twMinEdge ="twRising" twMaxTime = "3.591" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(0)" twMinTime = "1.084" twMinEdge ="twRising" twMaxTime = "2.073" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(1)" twMinTime = "1.040" twMinEdge ="twRising" twMaxTime = "2.029" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(2)" twMinTime = "1.038" twMinEdge ="twRising" twMaxTime = "2.026" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(3)" twMinTime = "1.046" twMinEdge ="twRising" twMaxTime = "2.034" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(0)" twMinTime = "1.193" twMinEdge ="twRising" twMaxTime = "3.929" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(1)" twMinTime = "1.187" twMinEdge ="twRising" twMaxTime = "3.666" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(2)" twMinTime = "1.178" twMinEdge ="twRising" twMaxTime = "3.657" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(3)" twMinTime = "1.196" twMinEdge ="twRising" twMaxTime = "3.708" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(4)" twMinTime = "1.199" twMinEdge ="twRising" twMaxTime = "3.601" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(5)" twMinTime = "1.221" twMinEdge ="twRising" twMaxTime = "3.689" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(6)" twMinTime = "1.214" twMinEdge ="twRising" twMaxTime = "3.682" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(7)" twMinTime = "1.253" twMinEdge ="twRising" twMaxTime = "3.646" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(8)" twMinTime = "1.244" twMinEdge ="twRising" twMaxTime = "3.806" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(9)" twMinTime = "1.187" twMinEdge ="twRising" twMaxTime = "3.954" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(10)" twMinTime = "1.164" twMinEdge ="twRising" twMaxTime = "3.929" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(11)" twMinTime = "1.172" twMinEdge ="twRising" twMaxTime = "3.937" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(12)" twMinTime = "1.189" twMinEdge ="twRising" twMaxTime = "3.925" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(13)" twMinTime = "1.197" twMinEdge ="twRising" twMaxTime = "3.603" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(14)" twMinTime = "1.164" twMinEdge ="twRising" twMaxTime = "3.566" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(15)" twMinTime = "1.168" twMinEdge ="twRising" twMaxTime = "3.570" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(16)" twMinTime = "1.183" twMinEdge ="twRising" twMaxTime = "3.308" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(17)" twMinTime = "1.189" twMinEdge ="twRising" twMaxTime = "3.314" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(18)" twMinTime = "1.039" twMinEdge ="twRising" twMaxTime = "3.575" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(19)" twMinTime = "1.039" twMinEdge ="twRising" twMaxTime = "3.567" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(20)" twMinTime = "1.067" twMinEdge ="twRising" twMaxTime = "3.170" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(21)" twMinTime = "1.062" twMinEdge ="twRising" twMaxTime = "3.262" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(22)" twMinTime = "1.053" twMinEdge ="twRising" twMaxTime = "3.253" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(23)" twMinTime = "1.046" twMinEdge ="twRising" twMaxTime = "3.160" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(24)" twMinTime = "1.037" twMinEdge ="twRising" twMaxTime = "3.151" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(25)" twMinTime = "1.031" twMinEdge ="twRising" twMaxTime = "3.132" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(26)" twMinTime = "1.067" twMinEdge ="twRising" twMaxTime = "3.213" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(27)" twMinTime = "1.049" twMinEdge ="twRising" twMaxTime = "3.585" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(28)" twMinTime = "1.056" twMinEdge ="twRising" twMaxTime = "3.576" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(29)" twMinTime = "1.065" twMinEdge ="twRising" twMaxTime = "3.585" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(30)" twMinTime = "1.070" twMinEdge ="twRising" twMaxTime = "3.598" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(31)" twMinTime = "1.044" twMinEdge ="twRising" twMaxTime = "3.790" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(32)" twMinTime = "1.049" twMinEdge ="twRising" twMaxTime = "3.795" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(33)" twMinTime = "1.057" twMinEdge ="twRising" twMaxTime = "3.301" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(34)" twMinTime = "1.062" twMinEdge ="twRising" twMaxTime = "3.306" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(35)" twMinTime = "1.074" twMinEdge ="twRising" twMaxTime = "3.602" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_we" twMinTime = "2.276" twMinEdge ="twRising" twMaxTime = "3.567" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList twDestWidth = "21" twPhaseWidth = "12"><twSrc>cpci_clk</twSrc><twClk2Out  twOutPad = "cpci_data(0)" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(1)" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(2)" twMinTime = "3.812" twMinEdge ="twRising" twMaxTime = "4.600" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(3)" twMinTime = "3.820" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(4)" twMinTime = "3.833" twMinEdge ="twRising" twMaxTime = "4.619" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(5)" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.616" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(6)" twMinTime = "3.828" twMinEdge ="twRising" twMaxTime = "4.609" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(7)" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.611" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(8)" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(9)" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(10)" twMinTime = "3.780" twMinEdge ="twRising" twMaxTime = "4.556" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(11)" twMinTime = "3.783" twMinEdge ="twRising" twMaxTime = "4.559" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(12)" twMinTime = "3.794" twMinEdge ="twRising" twMaxTime = "4.567" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(13)" twMinTime = "3.792" twMinEdge ="twRising" twMaxTime = "4.565" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(14)" twMinTime = "3.791" twMinEdge ="twRising" twMaxTime = "4.564" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(15)" twMinTime = "3.775" twMinEdge ="twRising" twMaxTime = "4.556" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(16)" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.560" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(17)" twMinTime = "3.775" twMinEdge ="twRising" twMaxTime = "4.551" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(18)" twMinTime = "3.767" twMinEdge ="twRising" twMaxTime = "4.543" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(19)" twMinTime = "3.782" twMinEdge ="twRising" twMaxTime = "4.555" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(20)" twMinTime = "3.770" twMinEdge ="twRising" twMaxTime = "4.539" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(21)" twMinTime = "3.741" twMinEdge ="twRising" twMaxTime = "4.516" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(22)" twMinTime = "3.748" twMinEdge ="twRising" twMaxTime = "4.523" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(23)" twMinTime = "3.753" twMinEdge ="twRising" twMaxTime = "4.524" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(24)" twMinTime = "3.755" twMinEdge ="twRising" twMaxTime = "4.526" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(25)" twMinTime = "3.750" twMinEdge ="twRising" twMaxTime = "4.518" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(26)" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.550" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(27)" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "4.514" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(28)" twMinTime = "3.735" twMinEdge ="twRising" twMaxTime = "4.503" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(29)" twMinTime = "3.738" twMinEdge ="twRising" twMaxTime = "4.506" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(30)" twMinTime = "3.732" twMinEdge ="twRising" twMaxTime = "4.498" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_data(31)" twMinTime = "3.646" twMinEdge ="twRising" twMaxTime = "4.400" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_rd_rdy" twMinTime = "3.907" twMinEdge ="twRising" twMaxTime = "4.627" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "cpci_wr_rdy" twMinTime = "3.930" twMinEdge ="twRising" twMaxTime = "4.650" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(0)" twMinTime = "3.792" twMinEdge ="twRising" twMaxTime = "4.566" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(1)" twMinTime = "3.844" twMinEdge ="twRising" twMaxTime = "4.632" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(2)" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(3)" twMinTime = "3.779" twMinEdge ="twRising" twMaxTime = "4.555" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(4)" twMinTime = "3.782" twMinEdge ="twRising" twMaxTime = "4.558" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(5)" twMinTime = "3.822" twMinEdge ="twRising" twMaxTime = "4.610" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(6)" twMinTime = "3.834" twMinEdge ="twRising" twMaxTime = "4.621" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(7)" twMinTime = "3.831" twMinEdge ="twRising" twMaxTime = "4.618" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(8)" twMinTime = "3.827" twMinEdge ="twRising" twMaxTime = "4.608" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(9)" twMinTime = "3.830" twMinEdge ="twRising" twMaxTime = "4.611" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(10)" twMinTime = "3.842" twMinEdge ="twRising" twMaxTime = "4.630" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(11)" twMinTime = "3.843" twMinEdge ="twRising" twMaxTime = "4.631" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(12)" twMinTime = "3.841" twMinEdge ="twRising" twMaxTime = "4.629" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(13)" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.633" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(14)" twMinTime = "3.849" twMinEdge ="twRising" twMaxTime = "4.636" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(15)" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(16)" twMinTime = "3.871" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(17)" twMinTime = "3.881" twMinEdge ="twRising" twMaxTime = "4.669" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(18)" twMinTime = "3.855" twMinEdge ="twRising" twMaxTime = "4.643" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(19)" twMinTime = "3.864" twMinEdge ="twRising" twMaxTime = "4.652" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(20)" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.655" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(21)" twMinTime = "3.876" twMinEdge ="twRising" twMaxTime = "4.664" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(22)" twMinTime = "3.852" twMinEdge ="twRising" twMaxTime = "4.639" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(23)" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.632" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(24)" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.682" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(25)" twMinTime = "3.898" twMinEdge ="twRising" twMaxTime = "4.689" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(26)" twMinTime = "3.868" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(27)" twMinTime = "3.875" twMinEdge ="twRising" twMaxTime = "4.666" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(28)" twMinTime = "3.867" twMinEdge ="twRising" twMaxTime = "4.659" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(29)" twMinTime = "3.876" twMinEdge ="twRising" twMaxTime = "4.668" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(30)" twMinTime = "3.838" twMinEdge ="twRising" twMaxTime = "4.621" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_data(31)" twMinTime = "3.845" twMinEdge ="twRising" twMaxTime = "4.628" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_op_code_ack(0)" twMinTime = "3.891" twMinEdge ="twRising" twMaxTime = "4.605" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_op_code_ack(1)" twMinTime = "3.877" twMinEdge ="twRising" twMaxTime = "4.592" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_q_nearly_full_n2c" twMinTime = "3.921" twMinEdge ="twRising" twMaxTime = "4.641" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "dma_vld_n2c" twMinTime = "3.885" twMinEdge ="twRising" twMaxTime = "4.598" twMaxEdge ="twRising" twInternalClk="cpci_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(0)" twMinTime = "4.314" twMinEdge ="twRising" twMaxTime = "5.141" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(1)" twMinTime = "4.316" twMinEdge ="twRising" twMaxTime = "5.145" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(2)" twMinTime = "4.316" twMinEdge ="twRising" twMaxTime = "5.142" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(3)" twMinTime = "4.319" twMinEdge ="twRising" twMaxTime = "5.146" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(4)" twMinTime = "4.970" twMinEdge ="twRising" twMaxTime = "5.964" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(5)" twMinTime = "5.100" twMinEdge ="twRising" twMaxTime = "6.132" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(6)" twMinTime = "5.194" twMinEdge ="twRising" twMaxTime = "6.241" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(7)" twMinTime = "5.241" twMinEdge ="twRising" twMaxTime = "6.305" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(8)" twMinTime = "4.583" twMinEdge ="twRising" twMaxTime = "5.477" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(9)" twMinTime = "5.009" twMinEdge ="twRising" twMaxTime = "6.012" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(10)" twMinTime = "5.169" twMinEdge ="twRising" twMaxTime = "6.216" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(11)" twMinTime = "4.195" twMinEdge ="twRising" twMaxTime = "5.004" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(12)" twMinTime = "4.209" twMinEdge ="twRising" twMaxTime = "5.016" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(13)" twMinTime = "4.333" twMinEdge ="twRising" twMaxTime = "5.169" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(14)" twMinTime = "4.309" twMinEdge ="twRising" twMaxTime = "5.138" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(15)" twMinTime = "4.312" twMinEdge ="twRising" twMaxTime = "5.140" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(16)" twMinTime = "5.161" twMinEdge ="twRising" twMaxTime = "6.206" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(17)" twMinTime = "4.326" twMinEdge ="twRising" twMaxTime = "5.153" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_addr(18)" twMinTime = "4.570" twMinEdge ="twRising" twMaxTime = "5.464" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(0)" twMinTime = "3.865" twMinEdge ="twRising" twMaxTime = "4.578" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(1)" twMinTime = "3.881" twMinEdge ="twRising" twMaxTime = "4.594" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(2)" twMinTime = "3.895" twMinEdge ="twRising" twMaxTime = "4.610" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_bw(3)" twMinTime = "3.908" twMinEdge ="twRising" twMaxTime = "4.631" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(0)" twMinTime = "3.767" twMinEdge ="twRising" twMaxTime = "6.119" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(1)" twMinTime = "3.767" twMinEdge ="twRising" twMaxTime = "6.295" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(2)" twMinTime = "3.743" twMinEdge ="twRising" twMaxTime = "5.962" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(3)" twMinTime = "3.738" twMinEdge ="twRising" twMaxTime = "5.936" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(4)" twMinTime = "3.759" twMinEdge ="twRising" twMaxTime = "6.267" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(5)" twMinTime = "3.751" twMinEdge ="twRising" twMaxTime = "6.167" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(6)" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "6.162" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(7)" twMinTime = "3.731" twMinEdge ="twRising" twMaxTime = "6.061" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(8)" twMinTime = "3.726" twMinEdge ="twRising" twMaxTime = "6.076" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(9)" twMinTime = "3.736" twMinEdge ="twRising" twMaxTime = "5.746" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(10)" twMinTime = "3.740" twMinEdge ="twRising" twMaxTime = "5.771" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(11)" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "5.777" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(12)" twMinTime = "3.748" twMinEdge ="twRising" twMaxTime = "5.789" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(13)" twMinTime = "3.769" twMinEdge ="twRising" twMaxTime = "6.121" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(14)" twMinTime = "3.749" twMinEdge ="twRising" twMaxTime = "5.748" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(15)" twMinTime = "3.754" twMinEdge ="twRising" twMaxTime = "5.753" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(16)" twMinTime = "3.754" twMinEdge ="twRising" twMaxTime = "5.795" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(17)" twMinTime = "3.766" twMinEdge ="twRising" twMaxTime = "5.788" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(18)" twMinTime = "3.884" twMinEdge ="twRising" twMaxTime = "6.059" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(19)" twMinTime = "3.902" twMinEdge ="twRising" twMaxTime = "6.109" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(20)" twMinTime = "3.905" twMinEdge ="twRising" twMaxTime = "6.112" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(21)" twMinTime = "3.885" twMinEdge ="twRising" twMaxTime = "6.230" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(22)" twMinTime = "3.887" twMinEdge ="twRising" twMaxTime = "6.232" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(23)" twMinTime = "3.890" twMinEdge ="twRising" twMaxTime = "6.080" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(24)" twMinTime = "3.894" twMinEdge ="twRising" twMaxTime = "6.084" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(25)" twMinTime = "3.883" twMinEdge ="twRising" twMaxTime = "5.748" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(26)" twMinTime = "3.887" twMinEdge ="twRising" twMaxTime = "5.752" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(27)" twMinTime = "3.910" twMinEdge ="twRising" twMaxTime = "6.233" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(28)" twMinTime = "3.920" twMinEdge ="twRising" twMaxTime = "6.108" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(29)" twMinTime = "3.906" twMinEdge ="twRising" twMaxTime = "6.229" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(30)" twMinTime = "3.951" twMinEdge ="twRising" twMaxTime = "6.252" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(31)" twMinTime = "3.956" twMinEdge ="twRising" twMaxTime = "6.257" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(32)" twMinTime = "3.916" twMinEdge ="twRising" twMaxTime = "6.114" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(33)" twMinTime = "3.918" twMinEdge ="twRising" twMaxTime = "6.116" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(34)" twMinTime = "3.954" twMinEdge ="twRising" twMaxTime = "6.258" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_data(35)" twMinTime = "3.959" twMinEdge ="twRising" twMaxTime = "6.263" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram1_we" twMinTime = "5.086" twMinEdge ="twRising" twMaxTime = "6.118" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(0)" twMinTime = "5.210" twMinEdge ="twRising" twMaxTime = "6.268" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(1)" twMinTime = "4.986" twMinEdge ="twRising" twMaxTime = "5.985" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(2)" twMinTime = "5.069" twMinEdge ="twRising" twMaxTime = "6.088" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(3)" twMinTime = "4.949" twMinEdge ="twRising" twMaxTime = "5.950" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(4)" twMinTime = "5.249" twMinEdge ="twRising" twMaxTime = "6.324" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(5)" twMinTime = "5.242" twMinEdge ="twRising" twMaxTime = "6.310" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(6)" twMinTime = "5.314" twMinEdge ="twRising" twMaxTime = "6.389" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(7)" twMinTime = "5.238" twMinEdge ="twRising" twMaxTime = "6.302" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(8)" twMinTime = "4.858" twMinEdge ="twRising" twMaxTime = "5.823" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(9)" twMinTime = "5.151" twMinEdge ="twRising" twMaxTime = "6.195" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(10)" twMinTime = "5.105" twMinEdge ="twRising" twMaxTime = "6.142" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(11)" twMinTime = "5.119" twMinEdge ="twRising" twMaxTime = "6.150" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(12)" twMinTime = "5.071" twMinEdge ="twRising" twMaxTime = "6.092" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(13)" twMinTime = "5.274" twMinEdge ="twRising" twMaxTime = "6.353" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(14)" twMinTime = "5.126" twMinEdge ="twRising" twMaxTime = "6.164" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(15)" twMinTime = "5.120" twMinEdge ="twRising" twMaxTime = "6.151" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(16)" twMinTime = "5.215" twMinEdge ="twRising" twMaxTime = "6.279" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(17)" twMinTime = "5.244" twMinEdge ="twRising" twMaxTime = "6.315" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_addr(18)" twMinTime = "4.983" twMinEdge ="twRising" twMaxTime = "5.986" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(0)" twMinTime = "3.774" twMinEdge ="twRising" twMaxTime = "4.468" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(1)" twMinTime = "3.730" twMinEdge ="twRising" twMaxTime = "4.424" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(2)" twMinTime = "3.728" twMinEdge ="twRising" twMaxTime = "4.421" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_bw(3)" twMinTime = "3.736" twMinEdge ="twRising" twMaxTime = "4.429" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(0)" twMinTime = "3.883" twMinEdge ="twRising" twMaxTime = "6.324" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(1)" twMinTime = "3.877" twMinEdge ="twRising" twMaxTime = "6.061" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(2)" twMinTime = "3.868" twMinEdge ="twRising" twMaxTime = "6.052" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(3)" twMinTime = "3.886" twMinEdge ="twRising" twMaxTime = "6.103" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(4)" twMinTime = "3.889" twMinEdge ="twRising" twMaxTime = "5.996" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(5)" twMinTime = "3.911" twMinEdge ="twRising" twMaxTime = "6.084" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(6)" twMinTime = "3.904" twMinEdge ="twRising" twMaxTime = "6.077" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(7)" twMinTime = "3.943" twMinEdge ="twRising" twMaxTime = "6.041" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(8)" twMinTime = "3.934" twMinEdge ="twRising" twMaxTime = "6.201" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(9)" twMinTime = "3.877" twMinEdge ="twRising" twMaxTime = "6.349" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(10)" twMinTime = "3.854" twMinEdge ="twRising" twMaxTime = "6.324" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(11)" twMinTime = "3.862" twMinEdge ="twRising" twMaxTime = "6.332" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(12)" twMinTime = "3.879" twMinEdge ="twRising" twMaxTime = "6.320" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(13)" twMinTime = "3.887" twMinEdge ="twRising" twMaxTime = "5.998" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(14)" twMinTime = "3.854" twMinEdge ="twRising" twMaxTime = "5.961" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(15)" twMinTime = "3.858" twMinEdge ="twRising" twMaxTime = "5.965" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(16)" twMinTime = "3.873" twMinEdge ="twRising" twMaxTime = "5.703" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(17)" twMinTime = "3.879" twMinEdge ="twRising" twMaxTime = "5.709" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(18)" twMinTime = "3.729" twMinEdge ="twRising" twMaxTime = "5.970" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(19)" twMinTime = "3.729" twMinEdge ="twRising" twMaxTime = "5.962" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(20)" twMinTime = "3.757" twMinEdge ="twRising" twMaxTime = "5.565" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(21)" twMinTime = "3.752" twMinEdge ="twRising" twMaxTime = "5.657" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(22)" twMinTime = "3.743" twMinEdge ="twRising" twMaxTime = "5.648" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(23)" twMinTime = "3.736" twMinEdge ="twRising" twMaxTime = "5.555" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(24)" twMinTime = "3.727" twMinEdge ="twRising" twMaxTime = "5.546" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(25)" twMinTime = "3.721" twMinEdge ="twRising" twMaxTime = "5.527" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(26)" twMinTime = "3.757" twMinEdge ="twRising" twMaxTime = "5.608" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(27)" twMinTime = "3.739" twMinEdge ="twRising" twMaxTime = "5.980" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(28)" twMinTime = "3.746" twMinEdge ="twRising" twMaxTime = "5.971" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(29)" twMinTime = "3.755" twMinEdge ="twRising" twMaxTime = "5.980" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(30)" twMinTime = "3.760" twMinEdge ="twRising" twMaxTime = "5.993" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(31)" twMinTime = "3.734" twMinEdge ="twRising" twMaxTime = "6.185" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(32)" twMinTime = "3.739" twMinEdge ="twRising" twMaxTime = "6.190" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(33)" twMinTime = "3.747" twMinEdge ="twRising" twMaxTime = "5.696" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(34)" twMinTime = "3.752" twMinEdge ="twRising" twMaxTime = "5.701" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_data(35)" twMinTime = "3.764" twMinEdge ="twRising" twMaxTime = "5.997" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sram2_we" twMinTime = "4.966" twMinEdge ="twRising" twMaxTime = "5.962" twMaxEdge ="twRising" twInternalClk="core_clk_int" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList twDestWidth = "8"><twDest>core_clk</twDest><twClk2SU><twSrc>core_clk</twSrc><twRiseRise>7.999</twRiseRise></twClk2SU><twClk2SU><twSrc>cpci_clk</twSrc><twRiseRise>7.999</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "8"><twDest>cpci_clk</twDest><twClk2SU><twSrc>core_clk</twSrc><twRiseRise>7.999</twRiseRise></twClk2SU><twClk2SU><twSrc>cpci_clk</twSrc><twRiseRise>12.695</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "12"><twDest>ddr_clk_200</twDest><twClk2SU><twSrc>ddr_clk_200</twSrc><twRiseRise>4.953</twRiseRise><twFallRise>2.486</twFallRise><twRiseFall>2.491</twRiseFall><twFallFall>4.980</twFallFall></twClk2SU><twClk2SU><twSrc>ddr_clk_200b</twSrc><twRiseRise>4.953</twRiseRise><twFallRise>2.486</twFallRise><twRiseFall>2.491</twRiseFall><twFallFall>4.980</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "12"><twDest>ddr_clk_200b</twDest><twClk2SU><twSrc>ddr_clk_200</twSrc><twRiseRise>4.953</twRiseRise><twFallRise>2.486</twFallRise><twRiseFall>2.491</twRiseFall><twFallFall>4.980</twFallFall></twClk2SU><twClk2SU><twSrc>ddr_clk_200b</twSrc><twRiseRise>4.953</twRiseRise><twFallRise>2.486</twFallRise><twRiseFall>2.491</twRiseFall><twFallFall>4.980</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "7"><twDest>gtx_clk</twDest><twClk2SU><twSrc>gtx_clk</twSrc><twRiseRise>7.962</twRiseRise><twRiseFall>2.856</twRiseFall><twFallFall>2.496</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_0_rxc</twDest><twClk2SU><twSrc>rgmii_0_rxc</twSrc><twRiseRise>7.918</twRiseRise><twFallRise>2.300</twFallRise><twFallFall>1.881</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_1_rxc</twDest><twClk2SU><twSrc>rgmii_1_rxc</twSrc><twRiseRise>7.146</twRiseRise><twFallRise>1.084</twFallRise><twFallFall>1.374</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_2_rxc</twDest><twClk2SU><twSrc>rgmii_2_rxc</twSrc><twRiseRise>6.825</twRiseRise><twFallRise>1.110</twFallRise><twFallFall>1.261</twFallFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "11"><twDest>rgmii_3_rxc</twDest><twClk2SU><twSrc>rgmii_3_rxc</twSrc><twRiseRise>7.958</twRiseRise><twFallRise>2.016</twFallRise><twFallFall>1.902</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetOutTable twDestWidth = "13" twMinSlack = "5.370" twMaxSlack = "5.600" twRelSkew = "0.230" ><twConstName>TIMEGRP &quot;CPCI_DATA&quot; OFFSET = OUT 10 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpci_data(0)" twSlack = "4.629" twRelSkew = "0.229" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(1)" twSlack = "4.628" twRelSkew = "0.228" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(2)" twSlack = "4.600" twRelSkew = "0.200" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(3)" twSlack = "4.608" twRelSkew = "0.208" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(4)" twSlack = "4.619" twRelSkew = "0.219" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(5)" twSlack = "4.616" twRelSkew = "0.216" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(6)" twSlack = "4.609" twRelSkew = "0.209" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(7)" twSlack = "4.611" twRelSkew = "0.211" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(8)" twSlack = "4.630" twRelSkew = "0.230" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(9)" twSlack = "4.628" twRelSkew = "0.228" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(10)" twSlack = "4.556" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(11)" twSlack = "4.559" twRelSkew = "0.159" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(12)" twSlack = "4.567" twRelSkew = "0.167" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(13)" twSlack = "4.565" twRelSkew = "0.165" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(14)" twSlack = "4.564" twRelSkew = "0.164" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(15)" twSlack = "4.556" twRelSkew = "0.156" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(16)" twSlack = "4.560" twRelSkew = "0.160" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(17)" twSlack = "4.551" twRelSkew = "0.151" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(18)" twSlack = "4.543" twRelSkew = "0.143" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(19)" twSlack = "4.555" twRelSkew = "0.155" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(20)" twSlack = "4.539" twRelSkew = "0.139" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(21)" twSlack = "4.516" twRelSkew = "0.116" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(22)" twSlack = "4.523" twRelSkew = "0.123" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(23)" twSlack = "4.524" twRelSkew = "0.124" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(24)" twSlack = "4.526" twRelSkew = "0.126" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(25)" twSlack = "4.518" twRelSkew = "0.118" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(26)" twSlack = "4.550" twRelSkew = "0.150" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(27)" twSlack = "4.514" twRelSkew = "0.114" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(28)" twSlack = "4.503" twRelSkew = "0.103" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(29)" twSlack = "4.506" twRelSkew = "0.106" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(30)" twSlack = "4.498" twRelSkew = "0.098" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_data(31)" twSlack = "4.400" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "11" twMinSlack = "3.350" twMaxSlack = "3.373" twRelSkew = "0.023" ><twConstName>TIMEGRP &quot;CPCI_RDY&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "cpci_rd_rdy" twSlack = "4.627" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "cpci_wr_rdy" twSlack = "4.650" twRelSkew = "0.023" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "21" twMinSlack = "3.359" twMaxSlack = "3.408" twRelSkew = "0.049" ><twConstName>TIMEGRP &quot;CPCI_DMA_OUT&quot; OFFSET = OUT 8 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "dma_op_code_ack(0)" twSlack = "4.605" twRelSkew = "0.013" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_op_code_ack(1)" twSlack = "4.592" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_q_nearly_full_n2c" twSlack = "4.641" twRelSkew = "0.049" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_vld_n2c" twSlack = "4.598" twRelSkew = "0.006" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "12" twMinSlack = "2.311" twMaxSlack = "2.445" twRelSkew = "0.134" ><twConstName>TIMEGRP &quot;CPCI_DMA_INOUT&quot; OFFSET = OUT 7 ns AFTER COMP &quot;cpci_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "dma_data(0)" twSlack = "4.566" twRelSkew = "0.011" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(1)" twSlack = "4.632" twRelSkew = "0.077" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(2)" twSlack = "4.630" twRelSkew = "0.075" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(3)" twSlack = "4.555" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(4)" twSlack = "4.558" twRelSkew = "0.003" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(5)" twSlack = "4.610" twRelSkew = "0.055" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(6)" twSlack = "4.621" twRelSkew = "0.066" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(7)" twSlack = "4.618" twRelSkew = "0.063" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(8)" twSlack = "4.608" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(9)" twSlack = "4.611" twRelSkew = "0.056" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(10)" twSlack = "4.630" twRelSkew = "0.075" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(11)" twSlack = "4.631" twRelSkew = "0.076" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(12)" twSlack = "4.629" twRelSkew = "0.074" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(13)" twSlack = "4.633" twRelSkew = "0.078" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(14)" twSlack = "4.636" twRelSkew = "0.081" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(15)" twSlack = "4.639" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(16)" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(17)" twSlack = "4.669" twRelSkew = "0.114" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(18)" twSlack = "4.643" twRelSkew = "0.088" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(19)" twSlack = "4.652" twRelSkew = "0.097" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(20)" twSlack = "4.655" twRelSkew = "0.100" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(21)" twSlack = "4.664" twRelSkew = "0.109" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(22)" twSlack = "4.639" twRelSkew = "0.084" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(23)" twSlack = "4.632" twRelSkew = "0.077" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(24)" twSlack = "4.682" twRelSkew = "0.127" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(25)" twSlack = "4.689" twRelSkew = "0.134" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(26)" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(27)" twSlack = "4.666" twRelSkew = "0.111" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(28)" twSlack = "4.659" twRelSkew = "0.104" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(29)" twSlack = "4.668" twRelSkew = "0.113" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(30)" twSlack = "4.621" twRelSkew = "0.066" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "dma_data(31)" twSlack = "4.628" twRelSkew = "0.073" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.090" twMaxSlack = "1.817" twRelSkew = "1.727" ><twConstName>TIMEGRP &quot;SRAM1_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram1_addr(0)" twSlack = "2.746" twRelSkew = "0.563" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(1)" twSlack = "2.750" twRelSkew = "0.567" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(2)" twSlack = "2.747" twRelSkew = "0.564" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(3)" twSlack = "2.751" twRelSkew = "0.568" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(4)" twSlack = "3.569" twRelSkew = "1.386" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(5)" twSlack = "3.737" twRelSkew = "1.554" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(6)" twSlack = "3.846" twRelSkew = "1.663" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(7)" twSlack = "3.910" twRelSkew = "1.727" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(8)" twSlack = "3.082" twRelSkew = "0.899" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(9)" twSlack = "3.617" twRelSkew = "1.434" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(10)" twSlack = "3.821" twRelSkew = "1.638" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(11)" twSlack = "2.609" twRelSkew = "0.426" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(12)" twSlack = "2.621" twRelSkew = "0.438" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(13)" twSlack = "2.774" twRelSkew = "0.591" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(14)" twSlack = "2.743" twRelSkew = "0.560" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(15)" twSlack = "2.745" twRelSkew = "0.562" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(16)" twSlack = "3.811" twRelSkew = "1.628" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(17)" twSlack = "2.758" twRelSkew = "0.575" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_addr(18)" twSlack = "3.069" twRelSkew = "0.886" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(0)" twSlack = "2.183" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(1)" twSlack = "2.199" twRelSkew = "0.016" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(2)" twSlack = "2.215" twRelSkew = "0.032" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_bw(3)" twSlack = "2.236" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_we" twSlack = "3.723" twRelSkew = "1.540" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.100" twMaxSlack = "0.649" twRelSkew = "0.549" ><twConstName>TIMEGRP &quot;SRAM1_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram1_data(0)" twSlack = "3.724" twRelSkew = "0.373" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(1)" twSlack = "3.900" twRelSkew = "0.549" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(2)" twSlack = "3.567" twRelSkew = "0.216" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(3)" twSlack = "3.541" twRelSkew = "0.190" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(4)" twSlack = "3.872" twRelSkew = "0.521" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(5)" twSlack = "3.772" twRelSkew = "0.421" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(6)" twSlack = "3.767" twRelSkew = "0.416" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(7)" twSlack = "3.666" twRelSkew = "0.315" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(8)" twSlack = "3.681" twRelSkew = "0.330" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(9)" twSlack = "3.351" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(10)" twSlack = "3.376" twRelSkew = "0.025" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(11)" twSlack = "3.382" twRelSkew = "0.031" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(12)" twSlack = "3.394" twRelSkew = "0.043" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(13)" twSlack = "3.726" twRelSkew = "0.375" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(14)" twSlack = "3.353" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(15)" twSlack = "3.358" twRelSkew = "0.007" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(16)" twSlack = "3.400" twRelSkew = "0.049" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(17)" twSlack = "3.393" twRelSkew = "0.042" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(18)" twSlack = "3.664" twRelSkew = "0.313" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(19)" twSlack = "3.714" twRelSkew = "0.363" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(20)" twSlack = "3.717" twRelSkew = "0.366" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(21)" twSlack = "3.835" twRelSkew = "0.484" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(22)" twSlack = "3.837" twRelSkew = "0.486" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(23)" twSlack = "3.685" twRelSkew = "0.334" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(24)" twSlack = "3.689" twRelSkew = "0.338" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(25)" twSlack = "3.353" twRelSkew = "0.002" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(26)" twSlack = "3.357" twRelSkew = "0.006" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(27)" twSlack = "3.838" twRelSkew = "0.487" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(28)" twSlack = "3.713" twRelSkew = "0.362" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(29)" twSlack = "3.834" twRelSkew = "0.483" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(30)" twSlack = "3.857" twRelSkew = "0.506" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(31)" twSlack = "3.862" twRelSkew = "0.511" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(32)" twSlack = "3.719" twRelSkew = "0.368" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(33)" twSlack = "3.721" twRelSkew = "0.370" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(34)" twSlack = "3.863" twRelSkew = "0.512" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram1_data(35)" twSlack = "3.868" twRelSkew = "0.517" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.006" twMaxSlack = "1.974" twRelSkew = "1.968" ><twConstName>TIMEGRP &quot;SRAM2_OUT&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram2_addr(0)" twSlack = "3.873" twRelSkew = "1.847" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(1)" twSlack = "3.590" twRelSkew = "1.564" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(2)" twSlack = "3.693" twRelSkew = "1.667" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(3)" twSlack = "3.555" twRelSkew = "1.529" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(4)" twSlack = "3.929" twRelSkew = "1.903" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(5)" twSlack = "3.915" twRelSkew = "1.889" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(6)" twSlack = "3.994" twRelSkew = "1.968" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(7)" twSlack = "3.907" twRelSkew = "1.881" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(8)" twSlack = "3.428" twRelSkew = "1.402" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(9)" twSlack = "3.800" twRelSkew = "1.774" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(10)" twSlack = "3.747" twRelSkew = "1.721" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(11)" twSlack = "3.755" twRelSkew = "1.729" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(12)" twSlack = "3.697" twRelSkew = "1.671" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(13)" twSlack = "3.958" twRelSkew = "1.932" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(14)" twSlack = "3.769" twRelSkew = "1.743" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(15)" twSlack = "3.756" twRelSkew = "1.730" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(16)" twSlack = "3.884" twRelSkew = "1.858" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(17)" twSlack = "3.920" twRelSkew = "1.894" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_addr(18)" twSlack = "3.591" twRelSkew = "1.565" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(0)" twSlack = "2.073" twRelSkew = "0.047" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(1)" twSlack = "2.029" twRelSkew = "0.003" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(2)" twSlack = "2.026" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_bw(3)" twSlack = "2.034" twRelSkew = "0.008" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_we" twSlack = "3.567" twRelSkew = "1.541" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable twDestWidth = "14" twMinSlack = "0.046" twMaxSlack = "0.868" twRelSkew = "0.822" ><twConstName>TIMEGRP &quot;SRAM2_DATA&quot; OFFSET = OUT 4 ns AFTER COMP &quot;core_clk&quot;;</twConstName><twOffOutTblRow  twOutPad = "sram2_data(0)" twSlack = "3.929" twRelSkew = "0.797" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(1)" twSlack = "3.666" twRelSkew = "0.534" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(2)" twSlack = "3.657" twRelSkew = "0.525" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(3)" twSlack = "3.708" twRelSkew = "0.576" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(4)" twSlack = "3.601" twRelSkew = "0.469" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(5)" twSlack = "3.689" twRelSkew = "0.557" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(6)" twSlack = "3.682" twRelSkew = "0.550" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(7)" twSlack = "3.646" twRelSkew = "0.514" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(8)" twSlack = "3.806" twRelSkew = "0.674" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(9)" twSlack = "3.954" twRelSkew = "0.822" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(10)" twSlack = "3.929" twRelSkew = "0.797" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(11)" twSlack = "3.937" twRelSkew = "0.805" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(12)" twSlack = "3.925" twRelSkew = "0.793" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(13)" twSlack = "3.603" twRelSkew = "0.471" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(14)" twSlack = "3.566" twRelSkew = "0.434" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(15)" twSlack = "3.570" twRelSkew = "0.438" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(16)" twSlack = "3.308" twRelSkew = "0.176" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(17)" twSlack = "3.314" twRelSkew = "0.182" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(18)" twSlack = "3.575" twRelSkew = "0.443" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(19)" twSlack = "3.567" twRelSkew = "0.435" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(20)" twSlack = "3.170" twRelSkew = "0.038" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(21)" twSlack = "3.262" twRelSkew = "0.130" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(22)" twSlack = "3.253" twRelSkew = "0.121" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(23)" twSlack = "3.160" twRelSkew = "0.028" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(24)" twSlack = "3.151" twRelSkew = "0.019" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(25)" twSlack = "3.132" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(26)" twSlack = "3.213" twRelSkew = "0.081" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(27)" twSlack = "3.585" twRelSkew = "0.453" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(28)" twSlack = "3.576" twRelSkew = "0.444" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(29)" twSlack = "3.585" twRelSkew = "0.453" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(30)" twSlack = "3.598" twRelSkew = "0.466" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(31)" twSlack = "3.790" twRelSkew = "0.658" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(32)" twSlack = "3.795" twRelSkew = "0.663" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(33)" twSlack = "3.301" twRelSkew = "0.169" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(34)" twSlack = "3.306" twRelSkew = "0.174" ></twOffOutTblRow><twOffOutTblRow  twOutPad = "sram2_data(35)" twSlack = "3.602" twRelSkew = "0.470" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twErrRpt></twBody><twSum><twErrCnt>0</twErrCnt><twScore>0</twScore><twConstCov><twPathCnt>1672327</twPathCnt><twNetCnt>293</twNetCnt><twConnCnt>164717</twConnCnt></twConstCov><twStats><twMinPer>12.695</twMinPer><twMaxFreq>78.771</twMaxFreq><twMaxFromToDel>2.300</twMaxFromToDel><twMaxNetDel>2.232</twMaxNetDel><twMinInBeforeClk>2.865</twMinInBeforeClk><twMinOutAfterClk>4.689</twMinOutAfterClk></twStats></twSum><twFoot><twTimestamp>Wed Dec 21 15:31:09 2011 </twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1325 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
