INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/data_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/fulladder2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/instruction.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/instruction_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC' is not allowed [C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:28]
INFO: [VRFC 10-2458] undeclared symbol PCSrc, assumed default net type wire [C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:44]
INFO: [VRFC 10-2458] undeclared symbol PCBr, assumed default net type wire [C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/instruction_memory.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/mux2_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/mux8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bjk_e/Desktop/proje11/proje11.srcs/sim_1/new/micro_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module micro_tb
