Protel Design System Design Rule Check
PCB File : F:\faded away\MPU9250\PCB_Project\STM32F407_PCB_Project\PCB_Project\PCB1.PcbDoc
Date     : 2019/4/29 ÐÇÆÚÒ»
Time     : 20:12:22

ERROR : More than 1000 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (9.31mil < 10mil) Between Track (2263.78mil,3141.732mil)(2771.653mil,3141.732mil) on Top Layer And Arc (1968.504mil,5118.11mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (9.31mil < 10mil) Between Track (2062.992mil,2940.945mil)(2263.78mil,3141.732mil) on Top Layer And Arc (1968.504mil,5118.11mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (8.642mil < 10mil) Between Track (2273.622mil,1858.268mil)(2566.929mil,1858.268mil) on Top Layer And Pad P9-4(2519.685mil,1812.598mil) on Multi-Layer 
   Violation between Clearance Constraint: (8.74mil < 10mil) Between Track (2185.827mil,2492.126mil)(2185.827mil,2664.567mil) on Bottom Layer And Pad P12-3(2244.095mil,2633.858mil) on Multi-Layer 
   Violation between Clearance Constraint: (8.74mil < 10mil) Between Track (2185.827mil,2492.126mil)(2185.827mil,2664.567mil) on Bottom Layer And Pad P12-2(2244.095mil,2533.858mil) on Multi-Layer 
   Violation between Clearance Constraint: (8.647mil < 10mil) Between Track (2374.016mil,2515.748mil)(2421.26mil,2468.504mil) on Bottom Layer And Pad P11-1(2374.016mil,2433.858mil) on Multi-Layer 
   Violation between Clearance Constraint: (9.429mil < 10mil) Between Track (1708.661mil,1393.701mil)(1708.661mil,1433.071mil) on Top Layer And Pad P7-7(1755.118mil,1417.323mil) on Multi-Layer 
   Violation between Clearance Constraint: (6.958mil < 10mil) Between Track (1708.661mil,1433.071mil)(1818.898mil,1543.307mil) on Top Layer And Pad P7-7(1755.118mil,1417.323mil) on Multi-Layer 
   Violation between Clearance Constraint: (9.429mil < 10mil) Between Track (1901.575mil,1295.275mil)(1901.575mil,1334.646mil) on Top Layer And Pad P7-6(1855.118mil,1317.323mil) on Multi-Layer 
   Violation between Clearance Constraint: (8.642mil < 10mil) Between Track (1787.402mil,1271.653mil)(1877.953mil,1271.653mil) on Top Layer And Pad P7-6(1855.118mil,1317.323mil) on Multi-Layer 
   Violation between Clearance Constraint: (7.848mil < 10mil) Between Track (1692.913mil,1122.047mil)(1842.52mil,1271.653mil) on Bottom Layer And Pad P7-6(1855.118mil,1317.323mil) on Multi-Layer 
   Violation between Clearance Constraint: (6.142mil < 10mil) Between Track (1842.52mil,1271.653mil)(2251.968mil,1271.653mil) on Bottom Layer And Pad P7-6(1855.118mil,1317.323mil) on Multi-Layer 
   Violation between Clearance Constraint: (5.492mil < 10mil) Between Track (1897.638mil,1359.842mil)(1897.638mil,1444.882mil) on Top Layer And Pad P7-5(1855.118mil,1417.323mil) on Multi-Layer 
   Violation between Clearance Constraint: (6.142mil < 10mil) Between Track (1842.52mil,1271.653mil)(2251.968mil,1271.653mil) on Bottom Layer And Pad P7-4(1955.118mil,1317.323mil) on Multi-Layer 
   Violation between Clearance Constraint: (6.142mil < 10mil) Between Track (1842.52mil,1271.653mil)(2251.968mil,1271.653mil) on Bottom Layer And Pad P7-2(2055.118mil,1317.323mil) on Multi-Layer 
   Violation between Clearance Constraint: (8.051mil < 10mil) Between Track (1708.661mil,1251.968mil)(1889.764mil,1251.968mil) on Top Layer And Pad U4-1(1850.394mil,1224.606mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-23(1368.11mil,2740.157mil) on Top Layer And Pad U2-24(1348.425mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (7.264mil < 10mil) Between Track (1368.11mil,2740.157mil)(1368.11mil,2789.37mil) on Top Layer And Pad U2-24(1348.425mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-22(1387.795mil,2740.157mil) on Top Layer And Pad U2-23(1368.11mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (7.264mil < 10mil) Between Track (1348.425mil,2740.157mil)(1348.425mil,2773.622mil) on Top Layer And Pad U2-23(1368.11mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1387.795mil,2740.157mil)(1387.795mil,2885.039mil) on Top Layer And Pad U2-23(1368.11mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (7.264mil < 10mil) Between Track (1368.11mil,2740.157mil)(1368.11mil,2789.37mil) on Top Layer And Pad U2-22(1387.795mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (9.233mil < 10mil) Between Track (1409.449mil,2742.126mil)(1409.449mil,2787.402mil) on Top Layer And Pad U2-22(1387.795mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-21(1407.48mil,2740.157mil) on Top Layer And Pad U2-22(1387.795mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (7.264mil < 10mil) Between Track (1407.48mil,2740.157mil)(1409.449mil,2742.126mil) on Top Layer And Pad U2-22(1387.795mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-20(1427.166mil,2740.157mil) on Top Layer And Pad U2-21(1407.48mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1427.166mil,2704.724mil)(1427.166mil,2740.157mil) on Top Layer And Pad U2-21(1407.48mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (9.265mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U2-21(1407.48mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1387.795mil,2740.157mil)(1387.795mil,2885.039mil) on Top Layer And Pad U2-21(1407.48mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-19(1446.851mil,2740.157mil) on Top Layer And Pad U2-20(1427.166mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (5.295mil < 10mil) Between Track (1409.449mil,2742.126mil)(1409.449mil,2787.402mil) on Top Layer And Pad U2-20(1427.166mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (5.295mil < 10mil) Between Track (1407.48mil,2740.157mil)(1409.449mil,2742.126mil) on Top Layer And Pad U2-20(1427.166mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (6.381mil < 10mil) Between Track (1427.166mil,2704.724mil)(1433.071mil,2710.63mil) on Top Layer And Pad U2-19(1446.851mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1427.166mil,2704.724mil)(1427.166mil,2740.157mil) on Top Layer And Pad U2-19(1446.851mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (9.282mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U2-19(1446.851mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (3.78mil < 10mil) Between Track (1433.071mil,2710.63mil)(1476.378mil,2710.63mil) on Top Layer And Pad U2-19(1446.851mil,2740.157mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1368.11mil,2549.213mil)(1368.11mil,2582.677mil) on Top Layer And Pad U2-7(1348.425mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-8(1368.11mil,2582.677mil) on Top Layer And Pad U2-7(1348.425mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (7.264mil < 10mil) Between Track (1387.795mil,2533.465mil)(1387.795mil,2582.677mil) on Top Layer And Pad U2-8(1368.11mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-9(1387.795mil,2582.677mil) on Top Layer And Pad U2-8(1368.11mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (7.264mil < 10mil) Between Track (1299.213mil,2582.677mil)(1348.425mil,2582.677mil) on Top Layer And Pad U2-8(1368.11mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1368.11mil,2549.213mil)(1368.11mil,2582.677mil) on Top Layer And Pad U2-9(1387.795mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-10(1407.48mil,2582.677mil) on Top Layer And Pad U2-9(1387.795mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (7.264mil < 10mil) Between Track (1407.48mil,2505.905mil)(1407.48mil,2582.677mil) on Top Layer And Pad U2-9(1387.795mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (7.264mil < 10mil) Between Track (1387.795mil,2533.465mil)(1387.795mil,2582.677mil) on Top Layer And Pad U2-10(1407.48mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-11(1427.165mil,2582.677mil) on Top Layer And Pad U2-10(1407.48mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1427.165mil,2582.677mil)(1427.165mil,2631.89mil) on Top Layer And Pad U2-10(1407.48mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (4.664mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U2-10(1407.48mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1427.165mil,2481.102mil)(1427.165mil,2582.677mil) on Top Layer And Pad U2-10(1407.48mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-12(1446.85mil,2582.677mil) on Top Layer And Pad U2-11(1427.165mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (7.264mil < 10mil) Between Track (1407.48mil,2505.905mil)(1407.48mil,2582.677mil) on Top Layer And Pad U2-11(1427.165mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (7.264mil < 10mil) Between Track (1446.85mil,2582.677mil)(1505.906mil,2523.622mil) on Top Layer And Pad U2-11(1427.165mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1427.165mil,2582.677mil)(1427.165mil,2631.89mil) on Top Layer And Pad U2-12(1446.85mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U2-12(1446.85mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1427.165mil,2481.102mil)(1427.165mil,2582.677mil) on Top Layer And Pad U2-12(1446.85mil,2582.677mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-17(1476.378mil,2690.945mil) on Top Layer And Pad U2-18(1476.378mil,2710.63mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1433.071mil,2710.63mil)(1476.378mil,2710.63mil) on Top Layer And Pad U2-17(1476.378mil,2690.945mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1476.378mil,2710.63mil)(1525.591mil,2710.63mil) on Top Layer And Pad U2-17(1476.378mil,2690.945mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-13(1476.378mil,2612.205mil) on Top Layer And Pad U2-14(1476.378mil,2631.89mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1476.378mil,2612.205mil)(1551.968mil,2612.205mil) on Top Layer And Pad U2-14(1476.378mil,2631.89mil) on Top Layer 
   Violation between Clearance Constraint: (9.843mil < 10mil) Between Pad U2-1(1318.898mil,2710.63mil) on Top Layer And Pad U2-2(1318.898mil,2690.945mil) on Top Layer 
   Violation between Clearance Constraint: (9.973mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U2-2(1318.898mil,2690.945mil) on Top Layer 
   Violation between Clearance Constraint: (4.764mil < 10mil) Between Track (1271.653mil,2757.874mil)(1318.898mil,2710.63mil) on Top Layer And Pad U2-2(1318.898mil,2690.945mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-4(1679.134mil,2114.173mil) on Top Layer And Pad U1-3(1679.134mil,2133.858mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1602.362mil,2114.173mil)(1679.134mil,2114.173mil) on Top Layer And Pad U1-3(1679.134mil,2133.858mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-5(1679.134mil,2094.488mil) on Top Layer And Pad U1-4(1679.134mil,2114.173mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-6(1679.134mil,2074.803mil) on Top Layer And Pad U1-5(1679.134mil,2094.488mil) on Top Layer 
   Violation between Clearance Constraint: (4.173mil < 10mil) Between Track (1679.134mil,2074.803mil)(1728.347mil,2074.803mil) on Top Layer And Pad U1-5(1679.134mil,2094.488mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1602.362mil,2114.173mil)(1679.134mil,2114.173mil) on Top Layer And Pad U1-5(1679.134mil,2094.488mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-7(1679.134mil,2055.118mil) on Top Layer And Pad U1-6(1679.134mil,2074.803mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1606.299mil,2055.118mil)(1679.134mil,2055.118mil) on Top Layer And Pad U1-6(1679.134mil,2074.803mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-8(1679.134mil,2035.433mil) on Top Layer And Pad U1-7(1679.134mil,2055.118mil) on Top Layer 
   Violation between Clearance Constraint: (4.173mil < 10mil) Between Track (1679.134mil,2074.803mil)(1728.347mil,2074.803mil) on Top Layer And Pad U1-7(1679.134mil,2055.118mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1590.551mil,2035.433mil)(1679.134mil,2035.433mil) on Top Layer And Pad U1-7(1679.134mil,2055.118mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-9(1679.134mil,2015.748mil) on Top Layer And Pad U1-8(1679.134mil,2035.433mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1606.299mil,2055.118mil)(1679.134mil,2055.118mil) on Top Layer And Pad U1-8(1679.134mil,2035.433mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-10(1679.134mil,1996.063mil) on Top Layer And Pad U1-9(1679.134mil,2015.748mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1582.677mil,1996.063mil)(1679.134mil,1996.063mil) on Top Layer And Pad U1-9(1679.134mil,2015.748mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1590.551mil,2035.433mil)(1679.134mil,2035.433mil) on Top Layer And Pad U1-9(1679.134mil,2015.748mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-11(1679.134mil,1976.378mil) on Top Layer And Pad U1-10(1679.134mil,1996.063mil) on Top Layer 
   Violation between Clearance Constraint: (4.173mil < 10mil) Between Track (1679.134mil,1976.378mil)(1720.473mil,1976.378mil) on Top Layer And Pad U1-10(1679.134mil,1996.063mil) on Top Layer 
   Violation between Clearance Constraint: (6.481mil < 10mil) Between Track (1720.473mil,1976.378mil)(1736.22mil,1992.126mil) on Top Layer And Pad U1-10(1679.134mil,1996.063mil) on Top Layer 
   Violation between Clearance Constraint: (6.236mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U1-10(1679.134mil,1996.063mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-12(1679.134mil,1956.693mil) on Top Layer And Pad U1-11(1679.134mil,1976.378mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1582.677mil,1996.063mil)(1679.134mil,1996.063mil) on Top Layer And Pad U1-11(1679.134mil,1976.378mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1533.858mil,1956.693mil)(1679.134mil,1956.693mil) on Top Layer And Pad U1-11(1679.134mil,1976.378mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-13(1679.134mil,1937.008mil) on Top Layer And Pad U1-12(1679.134mil,1956.693mil) on Top Layer 
   Violation between Clearance Constraint: (4.173mil < 10mil) Between Track (1679.134mil,1976.378mil)(1720.473mil,1976.378mil) on Top Layer And Pad U1-12(1679.134mil,1956.693mil) on Top Layer 
   Violation between Clearance Constraint: (7.245mil < 10mil) Between Track (1720.473mil,1976.378mil)(1736.22mil,1992.126mil) on Top Layer And Pad U1-12(1679.134mil,1956.693mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1536.614mil,1937.008mil)(1679.134mil,1937.008mil) on Top Layer And Pad U1-12(1679.134mil,1956.693mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-14(1679.134mil,1917.323mil) on Top Layer And Pad U1-13(1679.134mil,1937.008mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1574.803mil,1917.323mil)(1679.134mil,1917.323mil) on Top Layer And Pad U1-13(1679.134mil,1937.008mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1533.858mil,1956.693mil)(1679.134mil,1956.693mil) on Top Layer And Pad U1-13(1679.134mil,1937.008mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-15(1679.134mil,1897.638mil) on Top Layer And Pad U1-14(1679.134mil,1917.323mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1536.614mil,1937.008mil)(1679.134mil,1937.008mil) on Top Layer And Pad U1-14(1679.134mil,1917.323mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1574.803mil,1917.323mil)(1679.134mil,1917.323mil) on Top Layer And Pad U1-15(1679.134mil,1897.638mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-19(1679.134mil,1818.898mil) on Top Layer And Pad U1-18(1679.134mil,1838.583mil) on Top Layer 
   Violation between Clearance Constraint: (4.173mil < 10mil) Between Track (1679.134mil,1818.898mil)(1716.535mil,1818.898mil) on Top Layer And Pad U1-18(1679.134mil,1838.583mil) on Top Layer 
   Violation between Clearance Constraint: (3.697mil < 10mil) Between Track (1716.535mil,1818.898mil)(1736.22mil,1838.583mil) on Top Layer And Pad U1-18(1679.134mil,1838.583mil) on Top Layer 
   Violation between Clearance Constraint: (3.391mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U1-18(1679.134mil,1838.583mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-20(1679.134mil,1799.213mil) on Top Layer And Pad U1-19(1679.134mil,1818.898mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1578.74mil,1799.213mil)(1679.134mil,1799.213mil) on Top Layer And Pad U1-19(1679.134mil,1818.898mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-21(1679.134mil,1779.528mil) on Top Layer And Pad U1-20(1679.134mil,1799.213mil) on Top Layer 
   Violation between Clearance Constraint: (8.484mil < 10mil) Between Track (1618.111mil,1767.717mil)(1716.535mil,1767.717mil) on Top Layer And Pad U1-20(1679.134mil,1799.213mil) on Top Layer 
   Violation between Clearance Constraint: (9.521mil < 10mil) Between Region (0 hole(s)) Top Layer And Pad U1-20(1679.134mil,1799.213mil) on Top Layer 
   Violation between Clearance Constraint: (4.173mil < 10mil) Between Track (1679.134mil,1818.898mil)(1716.535mil,1818.898mil) on Top Layer And Pad U1-20(1679.134mil,1799.213mil) on Top Layer 
   Violation between Clearance Constraint: (5.547mil < 10mil) Between Track (1716.535mil,1818.898mil)(1736.22mil,1838.583mil) on Top Layer And Pad U1-20(1679.134mil,1799.213mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1578.74mil,1799.213mil)(1679.134mil,1799.213mil) on Top Layer And Pad U1-21(1679.134mil,1779.528mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-23(1679.134mil,1740.158mil) on Top Layer And Pad U1-22(1679.134mil,1759.843mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-24(1679.134mil,1720.473mil) on Top Layer And Pad U1-23(1679.134mil,1740.158mil) on Top Layer 
   Violation between Clearance Constraint: (4.547mil < 10mil) Between Track (1618.111mil,1767.717mil)(1716.535mil,1767.717mil) on Top Layer And Pad U1-23(1679.134mil,1740.158mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1622.047mil,1720.473mil)(1679.134mil,1720.473mil) on Top Layer And Pad U1-23(1679.134mil,1740.158mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-25(1679.134mil,1700.787mil) on Top Layer And Pad U1-24(1679.134mil,1720.473mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1622.047mil,1720.473mil)(1679.134mil,1720.473mil) on Top Layer And Pad U1-25(1679.134mil,1700.787mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-27(1759.843mil,1639.764mil) on Top Layer And Pad U1-26(1740.158mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1759.843mil,1639.764mil)(1759.843mil,1751.969mil) on Top Layer And Pad U1-26(1740.158mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-28(1779.528mil,1639.764mil) on Top Layer And Pad U1-27(1759.843mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1779.528mil,1639.764mil)(1779.528mil,1700.787mil) on Top Layer And Pad U1-27(1759.843mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (9.265mil < 10mil) Between Track (1742.344mil,1557.304mil)(1779.528mil,1594.488mil) on Top Layer And Pad U1-27(1759.843mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1779.528mil,1594.488mil)(1779.528mil,1639.764mil) on Top Layer And Pad U1-27(1759.843mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1759.843mil,1639.764mil)(1759.843mil,1751.969mil) on Top Layer And Pad U1-28(1779.528mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-29(1799.213mil,1639.764mil) on Top Layer And Pad U1-28(1779.528mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1799.213mil,1559.055mil)(1799.213mil,1639.764mil) on Top Layer And Pad U1-28(1779.528mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1779.528mil,1639.764mil)(1779.528mil,1700.787mil) on Top Layer And Pad U1-29(1799.213mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-30(1818.898mil,1639.764mil) on Top Layer And Pad U1-29(1799.213mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (9.453mil < 10mil) Between Track (1742.344mil,1557.304mil)(1779.528mil,1594.488mil) on Top Layer And Pad U1-29(1799.213mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1779.528mil,1594.488mil)(1779.528mil,1639.764mil) on Top Layer And Pad U1-29(1799.213mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1818.898mil,1543.307mil)(1818.898mil,1639.764mil) on Top Layer And Pad U1-29(1799.213mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-31(1838.583mil,1639.764mil) on Top Layer And Pad U1-30(1818.898mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (7.43mil < 10mil) Between Track (1838.583mil,1500.787mil)(1838.583mil,1604.331mil) on Top Layer And Pad U1-30(1818.898mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1799.213mil,1559.055mil)(1799.213mil,1639.764mil) on Top Layer And Pad U1-30(1818.898mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-32(1858.268mil,1639.764mil) on Top Layer And Pad U1-31(1838.583mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1858.268mil,1484.252mil)(1858.268mil,1639.764mil) on Top Layer And Pad U1-31(1838.583mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1818.898mil,1543.307mil)(1818.898mil,1639.764mil) on Top Layer And Pad U1-31(1838.583mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (7.43mil < 10mil) Between Track (1838.583mil,1500.787mil)(1838.583mil,1604.331mil) on Top Layer And Pad U1-32(1858.268mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-33(1877.953mil,1639.764mil) on Top Layer And Pad U1-32(1858.268mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1877.953mil,1531.496mil)(1877.953mil,1639.764mil) on Top Layer And Pad U1-32(1858.268mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-34(1897.638mil,1639.764mil) on Top Layer And Pad U1-33(1877.953mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1858.268mil,1484.252mil)(1858.268mil,1639.764mil) on Top Layer And Pad U1-33(1877.953mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1897.638mil,1551.181mil)(1897.638mil,1639.764mil) on Top Layer And Pad U1-33(1877.953mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-35(1917.323mil,1639.764mil) on Top Layer And Pad U1-34(1897.638mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1877.953mil,1531.496mil)(1877.953mil,1639.764mil) on Top Layer And Pad U1-34(1897.638mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1897.638mil,1551.181mil)(1897.638mil,1639.764mil) on Top Layer And Pad U1-35(1917.323mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-37(1956.693mil,1639.764mil) on Top Layer And Pad U1-36(1937.008mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1956.693mil,1578.74mil)(1956.693mil,1639.764mil) on Top Layer And Pad U1-36(1937.008mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-38(1976.378mil,1639.764mil) on Top Layer And Pad U1-37(1956.693mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1956.693mil,1578.74mil)(1956.693mil,1639.764mil) on Top Layer And Pad U1-38(1976.378mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-49(2192.913mil,1639.764mil) on Top Layer And Pad U1-48(2173.228mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2192.913mil,1551.181mil)(2192.913mil,1639.764mil) on Top Layer And Pad U1-48(2173.228mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-50(2212.599mil,1639.764mil) on Top Layer And Pad U1-49(2192.913mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (4.173mil < 10mil) Between Track (2212.599mil,1639.764mil)(2212.599mil,1685.039mil) on Top Layer And Pad U1-49(2192.913mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (4.173mil < 10mil) Between Track (2212.599mil,1639.764mil)(2222.441mil,1639.764mil) on Top Layer And Pad U1-49(2192.913mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (9.265mil < 10mil) Between Track (2188.976mil,1708.661mil)(2212.599mil,1685.039mil) on Top Layer And Pad U1-49(2192.913mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2192.913mil,1551.181mil)(2192.913mil,1639.764mil) on Top Layer And Pad U1-50(2212.599mil,1639.764mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1720.473mil)(2411.811mil,1720.473mil) on Top Layer And Pad U1-51(2273.622mil,1700.787mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-52(2273.622mil,1720.473mil) on Top Layer And Pad U1-51(2273.622mil,1700.787mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1700.787mil)(2354.331mil,1700.787mil) on Top Layer And Pad U1-52(2273.622mil,1720.473mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1740.158mil)(2492.126mil,1740.158mil) on Top Layer And Pad U1-52(2273.622mil,1720.473mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-53(2273.622mil,1740.158mil) on Top Layer And Pad U1-52(2273.622mil,1720.473mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1759.843mil)(2466.929mil,1759.843mil) on Top Layer And Pad U1-53(2273.622mil,1740.158mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1720.473mil)(2411.811mil,1720.473mil) on Top Layer And Pad U1-53(2273.622mil,1740.158mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-54(2273.622mil,1759.843mil) on Top Layer And Pad U1-53(2273.622mil,1740.158mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1740.158mil)(2492.126mil,1740.158mil) on Top Layer And Pad U1-54(2273.622mil,1759.843mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-55(2273.622mil,1779.528mil) on Top Layer And Pad U1-54(2273.622mil,1759.843mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1759.843mil)(2466.929mil,1759.843mil) on Top Layer And Pad U1-55(2273.622mil,1779.528mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-59(2273.622mil,1858.268mil) on Top Layer And Pad U1-58(2273.622mil,1838.583mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1858.268mil)(2566.929mil,1858.268mil) on Top Layer And Pad U1-58(2273.622mil,1838.583mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-60(2273.622mil,1877.953mil) on Top Layer And Pad U1-59(2273.622mil,1858.268mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1858.268mil)(2566.929mil,1858.268mil) on Top Layer And Pad U1-60(2273.622mil,1877.953mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-65(2273.622mil,1976.378mil) on Top Layer And Pad U1-64(2273.622mil,1956.693mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1976.378mil)(2625.984mil,1976.378mil) on Top Layer And Pad U1-64(2273.622mil,1956.693mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-66(2273.622mil,1996.063mil) on Top Layer And Pad U1-65(2273.622mil,1976.378mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1996.063mil)(2645.669mil,1996.063mil) on Top Layer And Pad U1-65(2273.622mil,1976.378mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-67(2273.622mil,2015.748mil) on Top Layer And Pad U1-66(2273.622mil,1996.063mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1976.378mil)(2625.984mil,1976.378mil) on Top Layer And Pad U1-66(2273.622mil,1996.063mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,2015.748mil)(2598.425mil,2015.748mil) on Top Layer And Pad U1-66(2273.622mil,1996.063mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,2035.433mil)(2476.378mil,2035.433mil) on Top Layer And Pad U1-67(2273.622mil,2015.748mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,1996.063mil)(2645.669mil,1996.063mil) on Top Layer And Pad U1-67(2273.622mil,2015.748mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-68(2273.622mil,2035.433mil) on Top Layer And Pad U1-67(2273.622mil,2015.748mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,2055.118mil)(2460.63mil,2055.118mil) on Top Layer And Pad U1-68(2273.622mil,2035.433mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,2015.748mil)(2598.425mil,2015.748mil) on Top Layer And Pad U1-68(2273.622mil,2035.433mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-69(2273.622mil,2055.118mil) on Top Layer And Pad U1-68(2273.622mil,2035.433mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,2035.433mil)(2476.378mil,2035.433mil) on Top Layer And Pad U1-69(2273.622mil,2055.118mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-70(2273.622mil,2074.803mil) on Top Layer And Pad U1-69(2273.622mil,2055.118mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,2055.118mil)(2460.63mil,2055.118mil) on Top Layer And Pad U1-70(2273.622mil,2074.803mil) on Top Layer 
   Violation between Clearance Constraint: (6.197mil < 10mil) Between Track (2311.024mil,2114.173mil)(2346.457mil,2078.74mil) on Top Layer And Pad U1-71(2273.622mil,2094.488mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,2114.173mil)(2311.024mil,2114.173mil) on Top Layer And Pad U1-71(2273.622mil,2094.488mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-72(2273.622mil,2114.173mil) on Top Layer And Pad U1-71(2273.622mil,2094.488mil) on Top Layer 
   Violation between Clearance Constraint: (4.173mil < 10mil) Between Track (2273.622mil,2133.858mil)(2412.205mil,2133.858mil) on Top Layer And Pad U1-72(2273.622mil,2114.173mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-73(2273.622mil,2133.858mil) on Top Layer And Pad U1-72(2273.622mil,2114.173mil) on Top Layer 
   Violation between Clearance Constraint: (8.047mil < 10mil) Between Track (2311.024mil,2114.173mil)(2346.457mil,2078.74mil) on Top Layer And Pad U1-73(2273.622mil,2133.858mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,2153.543mil)(2338.583mil,2153.543mil) on Top Layer And Pad U1-73(2273.622mil,2133.858mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,2114.173mil)(2311.024mil,2114.173mil) on Top Layer And Pad U1-73(2273.622mil,2133.858mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-74(2273.622mil,2153.543mil) on Top Layer And Pad U1-73(2273.622mil,2133.858mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2193.532mil,2153.543mil)(2273.622mil,2153.543mil) on Top Layer And Pad U1-73(2273.622mil,2133.858mil) on Top Layer 
   Violation between Clearance Constraint: (4.173mil < 10mil) Between Track (2273.622mil,2133.858mil)(2412.205mil,2133.858mil) on Top Layer And Pad U1-74(2273.622mil,2153.543mil) on Top Layer 
   Violation between Clearance Constraint: (7.047mil < 10mil) Between Track (2263.78mil,2181.102mil)(2409.449mil,2326.772mil) on Top Layer And Pad U1-74(2273.622mil,2153.543mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-75(2273.622mil,2173.228mil) on Top Layer And Pad U1-74(2273.622mil,2153.543mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2273.622mil,2153.543mil)(2338.583mil,2153.543mil) on Top Layer And Pad U1-75(2273.622mil,2173.228mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2193.532mil,2153.543mil)(2273.622mil,2153.543mil) on Top Layer And Pad U1-75(2273.622mil,2173.228mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-77(2192.913mil,2234.252mil) on Top Layer And Pad U1-76(2212.599mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-78(2173.228mil,2234.252mil) on Top Layer And Pad U1-77(2192.913mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2173.228mil,2234.252mil)(2173.228mil,2350.394mil) on Top Layer And Pad U1-77(2192.913mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2212.599mil,2234.252mil)(2212.599mil,2354.331mil) on Top Layer And Pad U1-77(2192.913mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-79(2153.543mil,2234.252mil) on Top Layer And Pad U1-78(2173.228mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2153.543mil,2234.252mil)(2153.543mil,2330.709mil) on Top Layer And Pad U1-78(2173.228mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-80(2133.858mil,2234.252mil) on Top Layer And Pad U1-79(2153.543mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2133.858mil,2234.252mil)(2133.858mil,2307.087mil) on Top Layer And Pad U1-79(2153.543mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2173.228mil,2234.252mil)(2173.228mil,2350.394mil) on Top Layer And Pad U1-79(2153.543mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2153.543mil,2234.252mil)(2153.543mil,2330.709mil) on Top Layer And Pad U1-80(2133.858mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-81(2114.173mil,2234.252mil) on Top Layer And Pad U1-80(2133.858mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2133.858mil,2234.252mil)(2133.858mil,2307.087mil) on Top Layer And Pad U1-81(2114.173mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-83(2074.803mil,2234.252mil) on Top Layer And Pad U1-82(2094.488mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2074.803mil,2234.252mil)(2074.803mil,2397.638mil) on Top Layer And Pad U1-82(2094.488mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-84(2055.118mil,2234.252mil) on Top Layer And Pad U1-83(2074.803mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (2074.803mil,2234.252mil)(2074.803mil,2397.638mil) on Top Layer And Pad U1-84(2055.118mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-91(1917.323mil,2234.252mil) on Top Layer And Pad U1-90(1937.008mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1917.323mil,2234.252mil)(1917.323mil,2354.331mil) on Top Layer And Pad U1-90(1937.008mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-92(1897.638mil,2234.252mil) on Top Layer And Pad U1-91(1917.323mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1897.638mil,2234.252mil)(1897.638mil,2696.85mil) on Top Layer And Pad U1-91(1917.323mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1917.323mil,2234.252mil)(1917.323mil,2354.331mil) on Top Layer And Pad U1-92(1897.638mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-93(1877.953mil,2234.252mil) on Top Layer And Pad U1-92(1897.638mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1877.953mil,2234.252mil)(1877.953mil,2496.063mil) on Top Layer And Pad U1-92(1897.638mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-94(1858.268mil,2234.252mil) on Top Layer And Pad U1-93(1877.953mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1858.268mil,2234.252mil)(1858.268mil,2442.126mil) on Top Layer And Pad U1-93(1877.953mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1897.638mil,2234.252mil)(1897.638mil,2696.85mil) on Top Layer And Pad U1-93(1877.953mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-95(1838.583mil,2234.252mil) on Top Layer And Pad U1-94(1858.268mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1877.953mil,2234.252mil)(1877.953mil,2496.063mil) on Top Layer And Pad U1-94(1858.268mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1858.268mil,2234.252mil)(1858.268mil,2442.126mil) on Top Layer And Pad U1-95(1838.583mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.661mil < 10mil) Between Pad U1-99(1759.843mil,2234.252mil) on Top Layer And Pad U1-98(1779.528mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1759.843mil,2154.162mil)(1759.843mil,2234.252mil) on Top Layer And Pad U1-98(1779.528mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.662mil < 10mil) Between Pad U1-100(1740.158mil,2234.252mil) on Top Layer And Pad U1-99(1759.843mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (8.11mil < 10mil) Between Track (1736.22mil,2082.677mil)(1736.22mil,2230.315mil) on Top Layer And Pad U1-99(1759.843mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (7.156mil < 10mil) Between Track (1574.912mil,2397.529mil)(1732.175mil,2240.266mil) on Top Layer And Pad U1-99(1759.843mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (6.673mil < 10mil) Between Track (1759.843mil,2154.162mil)(1759.843mil,2234.252mil) on Top Layer And Pad U1-100(1740.158mil,2234.252mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 10mil) Between Via (2045.276mil,944.331mil) from Top Layer to Bottom Layer And Pad P14-5(2017.716mil,976.378mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad P14-4(1992.126mil,976.378mil) on Top Layer And Pad P14-5(2017.716mil,976.378mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 10mil) Between Pad P14-1(1915.354mil,976.378mil) on Top Layer And Pad P14-2(1940.945mil,976.378mil) on Top Layer 
   Violation between Clearance Constraint: (7.638mil < 10mil) Between Track (1811.024mil,984.252mil)(1909.449mil,984.252mil) on Top Layer And Pad P14-2(1940.945mil,976.378mil) on Top Layer 
   Violation between Clearance Constraint: (5.906mil < 10mil) Between Via (1887.795mil,944.331mil) from Top Layer to Bottom Layer And Pad P14-1(1915.354mil,976.378mil) on Top Layer 
   Violation between Clearance Constraint: (9.203mil < 10mil) Between Track (2566.929mil,2905.512mil)(2803.15mil,2669.291mil) on Top Layer And Pad P5-(2733.268mil,2617.126mil) on Top Layer 
   Violation between Clearance Constraint: (5.723mil < 10mil) Between Track (1338.583mil,2484.252mil)(1387.795mil,2533.465mil) on Top Layer And Pad C15-1(1379.134mil,2468.504mil) on Top Layer 
   Violation between Clearance Constraint: (8.507mil < 10mil) Between Track (1433.071mil,1712.598mil)(1559.055mil,1838.583mil) on Top Layer And Pad C5-1(1507.874mil,1847.638mil) on Top Layer 
Rule Violations :243

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=15mil) (Max=40mil) (Preferred=30mil) (InNetClass('power'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Free-(2669.291mil,1854.331mil) on Multi-Layer Actual Slot Hole Width = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Free-(1208.661mil,1854.331mil) on Multi-Layer Actual Slot Hole Width = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Free-(1212.598mil,771.654mil) on Multi-Layer Actual Slot Hole Width = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Free-(2673.228mil,771.654mil) on Multi-Layer Actual Slot Hole Width = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Free-(2673.228mil,3035.433mil) on Multi-Layer Actual Slot Hole Width = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad Free-(1212.598mil,3035.433mil) on Multi-Layer Actual Slot Hole Width = 137.795mil
Rule Violations :6

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad Free-(1801.012mil,2112.992mil) on Multi-Layer And Pad Free-(1801.012mil,2112.992mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad Free-(1801.012mil,2112.992mil) on Multi-Layer And Pad Free-(1801.012mil,2112.992mil) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad Free-(1801.012mil,2112.992mil) on Multi-Layer And Pad Free-(1801.012mil,2112.992mil) on Multi-Layer Pad/Via Touching Holes
Rule Violations :3

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1851.294mil,1762.992mil) on Multi-Layer And Pad Free-(1801.012mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1801.012mil,1812.992mil) on Multi-Layer And Pad Free-(1801.012mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1851.294mil,1812.992mil) on Multi-Layer And Pad Free-(1851.294mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1901.575mil,1762.992mil) on Multi-Layer And Pad Free-(1851.294mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1951.856mil,1762.992mil) on Multi-Layer And Pad Free-(1901.575mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1901.575mil,1812.992mil) on Multi-Layer And Pad Free-(1901.575mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2002.137mil,1762.992mil) on Multi-Layer And Pad Free-(1951.856mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1951.856mil,1812.992mil) on Multi-Layer And Pad Free-(1951.856mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2002.137mil,1812.992mil) on Multi-Layer And Pad Free-(2002.137mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,1762.992mil) on Multi-Layer And Pad Free-(2002.137mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2152.981mil,1812.992mil) on Multi-Layer And Pad Free-(2152.981mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2102.7mil,1762.992mil) on Multi-Layer And Pad Free-(2152.981mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,1762.992mil) on Multi-Layer And Pad Free-(2102.7mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2102.7mil,1812.992mil) on Multi-Layer And Pad Free-(2102.7mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2052.418mil,1812.992mil) on Multi-Layer And Pad Free-(2052.418mil,1762.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1851.294mil,1812.992mil) on Multi-Layer And Pad Free-(1801.012mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1801.012mil,1862.992mil) on Multi-Layer And Pad Free-(1801.012mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1851.294mil,1862.992mil) on Multi-Layer And Pad Free-(1851.294mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1901.575mil,1812.992mil) on Multi-Layer And Pad Free-(1851.294mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1951.856mil,1812.992mil) on Multi-Layer And Pad Free-(1901.575mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1901.575mil,1862.992mil) on Multi-Layer And Pad Free-(1901.575mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2002.137mil,1812.992mil) on Multi-Layer And Pad Free-(1951.856mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1951.856mil,1862.992mil) on Multi-Layer And Pad Free-(1951.856mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2002.137mil,1862.992mil) on Multi-Layer And Pad Free-(2002.137mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,1812.992mil) on Multi-Layer And Pad Free-(2002.137mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2152.981mil,1862.992mil) on Multi-Layer And Pad Free-(2152.981mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2102.7mil,1812.992mil) on Multi-Layer And Pad Free-(2152.981mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2102.7mil,1862.992mil) on Multi-Layer And Pad Free-(2102.7mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,1812.992mil) on Multi-Layer And Pad Free-(2102.7mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2052.418mil,1862.992mil) on Multi-Layer And Pad Free-(2052.418mil,1812.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1851.294mil,1862.992mil) on Multi-Layer And Pad Free-(1801.012mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1801.012mil,1912.992mil) on Multi-Layer And Pad Free-(1801.012mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1851.294mil,1912.992mil) on Multi-Layer And Pad Free-(1851.294mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1901.575mil,1862.992mil) on Multi-Layer And Pad Free-(1851.294mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1951.856mil,1862.992mil) on Multi-Layer And Pad Free-(1901.575mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1901.575mil,1912.992mil) on Multi-Layer And Pad Free-(1901.575mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2002.137mil,1862.992mil) on Multi-Layer And Pad Free-(1951.856mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1951.856mil,1912.992mil) on Multi-Layer And Pad Free-(1951.856mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2002.137mil,1912.992mil) on Multi-Layer And Pad Free-(2002.137mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,1862.992mil) on Multi-Layer And Pad Free-(2002.137mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2152.981mil,1912.992mil) on Multi-Layer And Pad Free-(2152.981mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2102.7mil,1862.992mil) on Multi-Layer And Pad Free-(2152.981mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2102.7mil,1912.992mil) on Multi-Layer And Pad Free-(2102.7mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,1862.992mil) on Multi-Layer And Pad Free-(2102.7mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2052.418mil,1912.992mil) on Multi-Layer And Pad Free-(2052.418mil,1862.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1851.294mil,1912.992mil) on Multi-Layer And Pad Free-(1801.012mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1801.012mil,1962.992mil) on Multi-Layer And Pad Free-(1801.012mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1851.294mil,1962.992mil) on Multi-Layer And Pad Free-(1851.294mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1901.575mil,1912.992mil) on Multi-Layer And Pad Free-(1851.294mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1951.856mil,1912.992mil) on Multi-Layer And Pad Free-(1901.575mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1901.575mil,1962.992mil) on Multi-Layer And Pad Free-(1901.575mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2002.137mil,1912.992mil) on Multi-Layer And Pad Free-(1951.856mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1951.856mil,1962.992mil) on Multi-Layer And Pad Free-(1951.856mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2002.137mil,1962.992mil) on Multi-Layer And Pad Free-(2002.137mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,1912.992mil) on Multi-Layer And Pad Free-(2002.137mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2152.981mil,1962.992mil) on Multi-Layer And Pad Free-(2152.981mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2102.7mil,1912.992mil) on Multi-Layer And Pad Free-(2152.981mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,1912.992mil) on Multi-Layer And Pad Free-(2102.7mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2102.7mil,1962.992mil) on Multi-Layer And Pad Free-(2102.7mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2052.418mil,1962.992mil) on Multi-Layer And Pad Free-(2052.418mil,1912.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1851.294mil,1962.992mil) on Multi-Layer And Pad Free-(1801.012mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1801.012mil,2012.992mil) on Multi-Layer And Pad Free-(1801.012mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1851.294mil,2012.992mil) on Multi-Layer And Pad Free-(1851.294mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1901.575mil,1962.992mil) on Multi-Layer And Pad Free-(1851.294mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1951.856mil,1962.992mil) on Multi-Layer And Pad Free-(1901.575mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1901.575mil,2012.992mil) on Multi-Layer And Pad Free-(1901.575mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2002.137mil,1962.992mil) on Multi-Layer And Pad Free-(1951.856mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1951.856mil,2012.992mil) on Multi-Layer And Pad Free-(1951.856mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2002.137mil,2012.992mil) on Multi-Layer And Pad Free-(2002.137mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,1962.992mil) on Multi-Layer And Pad Free-(2002.137mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2152.981mil,2012.992mil) on Multi-Layer And Pad Free-(2152.981mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2102.7mil,1962.992mil) on Multi-Layer And Pad Free-(2152.981mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2102.7mil,2012.992mil) on Multi-Layer And Pad Free-(2102.7mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,1962.992mil) on Multi-Layer And Pad Free-(2102.7mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2052.418mil,2012.992mil) on Multi-Layer And Pad Free-(2052.418mil,1962.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1851.294mil,2012.992mil) on Multi-Layer And Pad Free-(1801.012mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1801.012mil,2062.992mil) on Multi-Layer And Pad Free-(1801.012mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1851.294mil,2062.992mil) on Multi-Layer And Pad Free-(1851.294mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1901.575mil,2012.992mil) on Multi-Layer And Pad Free-(1851.294mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1951.856mil,2012.992mil) on Multi-Layer And Pad Free-(1901.575mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1901.575mil,2062.992mil) on Multi-Layer And Pad Free-(1901.575mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2002.137mil,2012.992mil) on Multi-Layer And Pad Free-(1951.856mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1951.856mil,2062.992mil) on Multi-Layer And Pad Free-(1951.856mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2002.137mil,2062.992mil) on Multi-Layer And Pad Free-(2002.137mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,2012.992mil) on Multi-Layer And Pad Free-(2002.137mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2152.981mil,2062.992mil) on Multi-Layer And Pad Free-(2152.981mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2102.7mil,2012.992mil) on Multi-Layer And Pad Free-(2152.981mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,2012.992mil) on Multi-Layer And Pad Free-(2102.7mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2102.7mil,2062.992mil) on Multi-Layer And Pad Free-(2102.7mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2052.418mil,2062.992mil) on Multi-Layer And Pad Free-(2052.418mil,2012.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1851.294mil,2062.992mil) on Multi-Layer And Pad Free-(1801.012mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1801.012mil,2112.992mil) on Multi-Layer And Pad Free-(1801.012mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1801.012mil,2112.992mil) on Multi-Layer And Pad Free-(1801.012mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1801.012mil,2112.992mil) on Multi-Layer And Pad Free-(1801.012mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1851.294mil,2112.992mil) on Multi-Layer And Pad Free-(1851.294mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1901.575mil,2062.992mil) on Multi-Layer And Pad Free-(1851.294mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1951.856mil,2062.992mil) on Multi-Layer And Pad Free-(1901.575mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1901.575mil,2112.992mil) on Multi-Layer And Pad Free-(1901.575mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2002.137mil,2062.992mil) on Multi-Layer And Pad Free-(1951.856mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(1951.856mil,2112.992mil) on Multi-Layer And Pad Free-(1951.856mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2002.137mil,2112.992mil) on Multi-Layer And Pad Free-(2002.137mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,2062.992mil) on Multi-Layer And Pad Free-(2002.137mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2152.981mil,2112.992mil) on Multi-Layer And Pad Free-(2152.981mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2102.7mil,2062.992mil) on Multi-Layer And Pad Free-(2152.981mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2102.7mil,2112.992mil) on Multi-Layer And Pad Free-(2102.7mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2052.418mil,2062.992mil) on Multi-Layer And Pad Free-(2102.7mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad Free-(2052.418mil,2112.992mil) on Multi-Layer And Pad Free-(2052.418mil,2062.992mil) on Multi-Layer [Top Solder] Mask Sliver [2mil] / [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1851.294mil,2112.992mil) on Multi-Layer And Pad Free-(1801.012mil,2112.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2002.137mil,2112.992mil) on Multi-Layer And Pad Free-(2052.418mil,2112.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2102.7mil,2112.992mil) on Multi-Layer And Pad Free-(2052.418mil,2112.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(2152.981mil,2112.992mil) on Multi-Layer And Pad Free-(2102.7mil,2112.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1951.856mil,2112.992mil) on Multi-Layer And Pad Free-(2002.137mil,2112.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1901.575mil,2112.992mil) on Multi-Layer And Pad Free-(1951.856mil,2112.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1851.294mil,2112.992mil) on Multi-Layer And Pad Free-(1901.575mil,2112.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1801.012mil,2112.992mil) on Multi-Layer And Pad Free-(1851.294mil,2112.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.281mil < 10mil) Between Pad Free-(1801.012mil,2112.992mil) on Multi-Layer And Pad Free-(1851.294mil,2112.992mil) on Multi-Layer [Top Solder] Mask Sliver [2.281mil] / [Bottom Solder] Mask Sliver [2.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.465mil < 10mil) Between Via (1240.158mil,2757.874mil) from Top Layer to Bottom Layer And Pad U5-4(1250mil,2712.598mil) on Top Layer [Top Solder] Mask Sliver [5.465mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-22(1387.795mil,2740.157mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-23(1368.11mil,2740.157mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-24(1348.425mil,2740.157mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-19(1446.851mil,2740.157mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-20(1427.166mil,2740.157mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-9(1387.795mil,2582.677mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-8(1368.11mil,2582.677mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-7(1348.425mil,2582.677mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-12(1446.85mil,2582.677mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-11(1427.165mil,2582.677mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-4(1318.898mil,2651.575mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-5(1318.898mil,2631.89mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-6(1318.898mil,2612.205mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-13(1476.378mil,2612.205mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-14(1476.378mil,2631.89mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-15(1476.378mil,2651.575mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-1(1318.898mil,2710.63mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-2(1318.898mil,2690.945mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-17(1476.378mil,2690.945mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-18(1476.378mil,2710.63mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-21(1407.48mil,2740.157mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-3(1318.898mil,2671.26mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad U2-16(1476.378mil,2671.26mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad U2-10(1407.48mil,2582.677mil) on Top Layer And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-23(1368.11mil,2740.157mil) on Top Layer And Pad U2-24(1348.425mil,2740.157mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.214mil < 10mil) Between Pad U2-1(1318.898mil,2710.63mil) on Top Layer And Pad U2-24(1348.425mil,2740.157mil) on Top Layer [Top Solder] Mask Sliver [1.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-22(1387.795mil,2740.157mil) on Top Layer And Pad U2-23(1368.11mil,2740.157mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-21(1407.48mil,2740.157mil) on Top Layer And Pad U2-22(1387.795mil,2740.157mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-20(1427.166mil,2740.157mil) on Top Layer And Pad U2-21(1407.48mil,2740.157mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-19(1446.851mil,2740.157mil) on Top Layer And Pad U2-20(1427.166mil,2740.157mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.214mil < 10mil) Between Pad U2-18(1476.378mil,2710.63mil) on Top Layer And Pad U2-19(1446.851mil,2740.157mil) on Top Layer [Top Solder] Mask Sliver [1.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-8(1368.11mil,2582.677mil) on Top Layer And Pad U2-7(1348.425mil,2582.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.214mil < 10mil) Between Pad U2-6(1318.898mil,2612.205mil) on Top Layer And Pad U2-7(1348.425mil,2582.677mil) on Top Layer [Top Solder] Mask Sliver [1.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-9(1387.795mil,2582.677mil) on Top Layer And Pad U2-8(1368.11mil,2582.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-10(1407.48mil,2582.677mil) on Top Layer And Pad U2-9(1387.795mil,2582.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-11(1427.165mil,2582.677mil) on Top Layer And Pad U2-10(1407.48mil,2582.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-12(1446.85mil,2582.677mil) on Top Layer And Pad U2-11(1427.165mil,2582.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.214mil < 10mil) Between Pad U2-13(1476.378mil,2612.205mil) on Top Layer And Pad U2-12(1446.85mil,2582.677mil) on Top Layer [Top Solder] Mask Sliver [1.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-17(1476.378mil,2690.945mil) on Top Layer And Pad U2-18(1476.378mil,2710.63mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-16(1476.378mil,2671.26mil) on Top Layer And Pad U2-17(1476.378mil,2690.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-15(1476.378mil,2651.575mil) on Top Layer And Pad U2-16(1476.378mil,2671.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-14(1476.378mil,2631.89mil) on Top Layer And Pad U2-15(1476.378mil,2651.575mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-13(1476.378mil,2612.205mil) on Top Layer And Pad U2-14(1476.378mil,2631.89mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-5(1318.898mil,2631.89mil) on Top Layer And Pad U2-6(1318.898mil,2612.205mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-4(1318.898mil,2651.575mil) on Top Layer And Pad U2-5(1318.898mil,2631.89mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-3(1318.898mil,2671.26mil) on Top Layer And Pad U2-4(1318.898mil,2651.575mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-2(1318.898mil,2690.945mil) on Top Layer And Pad U2-3(1318.898mil,2671.26mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-1(1318.898mil,2710.63mil) on Top Layer And Pad U2-2(1318.898mil,2690.945mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-2(1679.134mil,2153.543mil) on Top Layer And Pad U1-1(1679.134mil,2173.228mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-3(1679.134mil,2133.858mil) on Top Layer And Pad U1-2(1679.134mil,2153.543mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-4(1679.134mil,2114.173mil) on Top Layer And Pad U1-3(1679.134mil,2133.858mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-5(1679.134mil,2094.488mil) on Top Layer And Pad U1-4(1679.134mil,2114.173mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-6(1679.134mil,2074.803mil) on Top Layer And Pad U1-5(1679.134mil,2094.488mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-7(1679.134mil,2055.118mil) on Top Layer And Pad U1-6(1679.134mil,2074.803mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-8(1679.134mil,2035.433mil) on Top Layer And Pad U1-7(1679.134mil,2055.118mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-9(1679.134mil,2015.748mil) on Top Layer And Pad U1-8(1679.134mil,2035.433mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-10(1679.134mil,1996.063mil) on Top Layer And Pad U1-9(1679.134mil,2015.748mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-11(1679.134mil,1976.378mil) on Top Layer And Pad U1-10(1679.134mil,1996.063mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-12(1679.134mil,1956.693mil) on Top Layer And Pad U1-11(1679.134mil,1976.378mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-13(1679.134mil,1937.008mil) on Top Layer And Pad U1-12(1679.134mil,1956.693mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-14(1679.134mil,1917.323mil) on Top Layer And Pad U1-13(1679.134mil,1937.008mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-15(1679.134mil,1897.638mil) on Top Layer And Pad U1-14(1679.134mil,1917.323mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-16(1679.134mil,1877.953mil) on Top Layer And Pad U1-15(1679.134mil,1897.638mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-17(1679.134mil,1858.268mil) on Top Layer And Pad U1-16(1679.134mil,1877.953mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-18(1679.134mil,1838.583mil) on Top Layer And Pad U1-17(1679.134mil,1858.268mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-19(1679.134mil,1818.898mil) on Top Layer And Pad U1-18(1679.134mil,1838.583mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-20(1679.134mil,1799.213mil) on Top Layer And Pad U1-19(1679.134mil,1818.898mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-21(1679.134mil,1779.528mil) on Top Layer And Pad U1-20(1679.134mil,1799.213mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-22(1679.134mil,1759.843mil) on Top Layer And Pad U1-21(1679.134mil,1779.528mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-23(1679.134mil,1740.158mil) on Top Layer And Pad U1-22(1679.134mil,1759.843mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-24(1679.134mil,1720.473mil) on Top Layer And Pad U1-23(1679.134mil,1740.158mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-25(1679.134mil,1700.787mil) on Top Layer And Pad U1-24(1679.134mil,1720.473mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-27(1759.843mil,1639.764mil) on Top Layer And Pad U1-26(1740.158mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-28(1779.528mil,1639.764mil) on Top Layer And Pad U1-27(1759.843mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-29(1799.213mil,1639.764mil) on Top Layer And Pad U1-28(1779.528mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-30(1818.898mil,1639.764mil) on Top Layer And Pad U1-29(1799.213mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-31(1838.583mil,1639.764mil) on Top Layer And Pad U1-30(1818.898mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-32(1858.268mil,1639.764mil) on Top Layer And Pad U1-31(1838.583mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-33(1877.953mil,1639.764mil) on Top Layer And Pad U1-32(1858.268mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-34(1897.638mil,1639.764mil) on Top Layer And Pad U1-33(1877.953mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-35(1917.323mil,1639.764mil) on Top Layer And Pad U1-34(1897.638mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-36(1937.008mil,1639.764mil) on Top Layer And Pad U1-35(1917.323mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-37(1956.693mil,1639.764mil) on Top Layer And Pad U1-36(1937.008mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-38(1976.378mil,1639.764mil) on Top Layer And Pad U1-37(1956.693mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-39(1996.063mil,1639.764mil) on Top Layer And Pad U1-38(1976.378mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-40(2015.748mil,1639.764mil) on Top Layer And Pad U1-39(1996.063mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-41(2035.433mil,1639.764mil) on Top Layer And Pad U1-40(2015.748mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-42(2055.118mil,1639.764mil) on Top Layer And Pad U1-41(2035.433mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-43(2074.803mil,1639.764mil) on Top Layer And Pad U1-42(2055.118mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-44(2094.488mil,1639.764mil) on Top Layer And Pad U1-43(2074.803mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-45(2114.173mil,1639.764mil) on Top Layer And Pad U1-44(2094.488mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-46(2133.858mil,1639.764mil) on Top Layer And Pad U1-45(2114.173mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-47(2153.543mil,1639.764mil) on Top Layer And Pad U1-46(2133.858mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-48(2173.228mil,1639.764mil) on Top Layer And Pad U1-47(2153.543mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-49(2192.913mil,1639.764mil) on Top Layer And Pad U1-48(2173.228mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-50(2212.599mil,1639.764mil) on Top Layer And Pad U1-49(2192.913mil,1639.764mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-52(2273.622mil,1720.473mil) on Top Layer And Pad U1-51(2273.622mil,1700.787mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-53(2273.622mil,1740.158mil) on Top Layer And Pad U1-52(2273.622mil,1720.473mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-54(2273.622mil,1759.843mil) on Top Layer And Pad U1-53(2273.622mil,1740.158mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-55(2273.622mil,1779.528mil) on Top Layer And Pad U1-54(2273.622mil,1759.843mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-56(2273.622mil,1799.213mil) on Top Layer And Pad U1-55(2273.622mil,1779.528mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-57(2273.622mil,1818.898mil) on Top Layer And Pad U1-56(2273.622mil,1799.213mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-58(2273.622mil,1838.583mil) on Top Layer And Pad U1-57(2273.622mil,1818.898mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-59(2273.622mil,1858.268mil) on Top Layer And Pad U1-58(2273.622mil,1838.583mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-60(2273.622mil,1877.953mil) on Top Layer And Pad U1-59(2273.622mil,1858.268mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-61(2273.622mil,1897.638mil) on Top Layer And Pad U1-60(2273.622mil,1877.953mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-62(2273.622mil,1917.323mil) on Top Layer And Pad U1-61(2273.622mil,1897.638mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-63(2273.622mil,1937.008mil) on Top Layer And Pad U1-62(2273.622mil,1917.323mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-64(2273.622mil,1956.693mil) on Top Layer And Pad U1-63(2273.622mil,1937.008mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-65(2273.622mil,1976.378mil) on Top Layer And Pad U1-64(2273.622mil,1956.693mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-66(2273.622mil,1996.063mil) on Top Layer And Pad U1-65(2273.622mil,1976.378mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-67(2273.622mil,2015.748mil) on Top Layer And Pad U1-66(2273.622mil,1996.063mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-68(2273.622mil,2035.433mil) on Top Layer And Pad U1-67(2273.622mil,2015.748mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-69(2273.622mil,2055.118mil) on Top Layer And Pad U1-68(2273.622mil,2035.433mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-70(2273.622mil,2074.803mil) on Top Layer And Pad U1-69(2273.622mil,2055.118mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-71(2273.622mil,2094.488mil) on Top Layer And Pad U1-70(2273.622mil,2074.803mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-72(2273.622mil,2114.173mil) on Top Layer And Pad U1-71(2273.622mil,2094.488mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-73(2273.622mil,2133.858mil) on Top Layer And Pad U1-72(2273.622mil,2114.173mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-74(2273.622mil,2153.543mil) on Top Layer And Pad U1-73(2273.622mil,2133.858mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-75(2273.622mil,2173.228mil) on Top Layer And Pad U1-74(2273.622mil,2153.543mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-77(2192.913mil,2234.252mil) on Top Layer And Pad U1-76(2212.599mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-78(2173.228mil,2234.252mil) on Top Layer And Pad U1-77(2192.913mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-79(2153.543mil,2234.252mil) on Top Layer And Pad U1-78(2173.228mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-80(2133.858mil,2234.252mil) on Top Layer And Pad U1-79(2153.543mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-81(2114.173mil,2234.252mil) on Top Layer And Pad U1-80(2133.858mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-82(2094.488mil,2234.252mil) on Top Layer And Pad U1-81(2114.173mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-83(2074.803mil,2234.252mil) on Top Layer And Pad U1-82(2094.488mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-84(2055.118mil,2234.252mil) on Top Layer And Pad U1-83(2074.803mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-85(2035.433mil,2234.252mil) on Top Layer And Pad U1-84(2055.118mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-86(2015.748mil,2234.252mil) on Top Layer And Pad U1-85(2035.433mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-87(1996.063mil,2234.252mil) on Top Layer And Pad U1-86(2015.748mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-88(1976.378mil,2234.252mil) on Top Layer And Pad U1-87(1996.063mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-89(1956.693mil,2234.252mil) on Top Layer And Pad U1-88(1976.378mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-90(1937.008mil,2234.252mil) on Top Layer And Pad U1-89(1956.693mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-91(1917.323mil,2234.252mil) on Top Layer And Pad U1-90(1937.008mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-92(1897.638mil,2234.252mil) on Top Layer And Pad U1-91(1917.323mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-93(1877.953mil,2234.252mil) on Top Layer And Pad U1-92(1897.638mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-94(1858.268mil,2234.252mil) on Top Layer And Pad U1-93(1877.953mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-95(1838.583mil,2234.252mil) on Top Layer And Pad U1-94(1858.268mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-96(1818.898mil,2234.252mil) on Top Layer And Pad U1-95(1838.583mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-97(1799.213mil,2234.252mil) on Top Layer And Pad U1-96(1818.898mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-98(1779.528mil,2234.252mil) on Top Layer And Pad U1-97(1799.213mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-99(1759.843mil,2234.252mil) on Top Layer And Pad U1-98(1779.528mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-100(1740.158mil,2234.252mil) on Top Layer And Pad U1-99(1759.843mil,2234.252mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.205mil < 10mil) Between Via (2490.709mil,2460.63mil) from Top Layer to Bottom Layer And Pad R7-2(2490.709mil,2512.126mil) on Top Layer [Top Solder] Mask Sliver [4.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad P5-(2698.819mil,2122.047mil) on Top Layer And Pad P5-8(2698.819mil,2165.354mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad P5-7(2698.819mil,2208.661mil) on Top Layer And Pad P5-8(2698.819mil,2165.354mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad P5-6(2698.819mil,2251.968mil) on Top Layer And Pad P5-7(2698.819mil,2208.661mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad P5-5(2698.819mil,2295.275mil) on Top Layer And Pad P5-6(2698.819mil,2251.968mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad P5-4(2698.819mil,2338.582mil) on Top Layer And Pad P5-5(2698.819mil,2295.275mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad P5-3(2698.819mil,2381.889mil) on Top Layer And Pad P5-4(2698.819mil,2338.582mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad P5-2(2698.819mil,2425.196mil) on Top Layer And Pad P5-3(2698.819mil,2381.889mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad P5-1(2698.819mil,2468.503mil) on Top Layer And Pad P5-2(2698.819mil,2425.196mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad P5-(2735.236mil,2049.213mil) on Top Layer And Pad P5-(2698.819mil,2122.047mil) on Top Layer [Top Solder] Mask Sliver [0.858mil]
Rule Violations :271

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1037.994mil,2172.825mil) on Top Overlay And Pad R21-2(1052.364mil,2157.47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1037.994mil,2142.116mil) on Top Overlay And Pad R21-2(1052.364mil,2157.47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1008.268mil,2589.173mil) on Top Overlay And Pad C14-2(1023.622mil,2603.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1038.976mil,2589.173mil) on Top Overlay And Pad C14-2(1023.622mil,2603.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.263mil < 10mil) Between Arc (1665.354mil,2198.819mil) on Top Overlay And Pad U1-1(1679.134mil,2173.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.263mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mil < 10mil) Between Arc (1769.685mil,2143.701mil) on Top Overlay And Pad Free-(1801.012mil,2112.992mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mil < 10mil) Between Arc (1769.685mil,2143.701mil) on Top Overlay And Pad Free-(1801.012mil,2112.992mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mil < 10mil) Between Arc (1769.685mil,2143.701mil) on Top Overlay And Pad Free-(1801.012mil,2112.992mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.239mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (955.709mil,1965.551mil) on Top Overlay And Pad SW1-3(931.102mil,1948.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1615.945mil,1207.283mil) on Top Overlay And Pad R32-2(1600.59mil,1192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1585.236mil,1207.283mil) on Top Overlay And Pad R32-2(1600.59mil,1192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1413.78mil,2876.575mil) on Top Overlay And Pad R31-2(1429.134mil,2890.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1444.488mil,2876.575mil) on Top Overlay And Pad R31-2(1429.134mil,2890.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1323.228mil,2876.575mil) on Top Overlay And Pad R30-2(1338.583mil,2890.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1353.937mil,2876.575mil) on Top Overlay And Pad R30-2(1338.583mil,2890.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1364.764mil,2403.149mil) on Top Overlay And Pad R29-2(1379.134mil,2387.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1364.764mil,2372.441mil) on Top Overlay And Pad R29-2(1379.134mil,2387.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2432.559mil,1023.583mil) on Top Overlay And Pad R27-2(2447.914mil,1037.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2463.268mil,1023.583mil) on Top Overlay And Pad R27-2(2447.914mil,1037.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2345.945mil,1023.583mil) on Top Overlay And Pad R26-2(2361.3mil,1037.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2376.654mil,1023.583mil) on Top Overlay And Pad R26-2(2361.3mil,1037.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1739.764mil,1032.874mil) on Top Overlay And Pad R24-2(1724.409mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1709.055mil,1032.874mil) on Top Overlay And Pad R24-2(1724.409mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1037.994mil,2259.449mil) on Top Overlay And Pad R20-2(1052.364mil,2244.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1037.994mil,2228.74mil) on Top Overlay And Pad R20-2(1052.364mil,2244.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2751.575mil,1402.953mil) on Top Overlay And Pad R19-2(2736.22mil,1388.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2720.866mil,1402.953mil) on Top Overlay And Pad R19-2(2736.22mil,1388.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2057.677mil,2558.662mil) on Top Overlay And Pad R18-2(2072.047mil,2543.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2057.677mil,2527.953mil) on Top Overlay And Pad R18-2(2072.047mil,2543.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2057.677mil,2633.465mil) on Top Overlay And Pad R17-2(2072.047mil,2618.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2057.677mil,2602.756mil) on Top Overlay And Pad R17-2(2072.047mil,2618.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (959.252mil,1566.535mil) on Top Overlay And Pad R16-2(973.622mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (959.252mil,1535.827mil) on Top Overlay And Pad R16-2(973.622mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1040.096mil,1103.938mil) on Top Overlay And Pad R15-2(1039.4mil,1082.919mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1018.382mil,1082.223mil) on Top Overlay And Pad R15-2(1039.4mil,1082.919mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (1140.037mil,1077.49mil) on Top Overlay And Pad R14-2(1140.733mil,1098.509mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1161.752mil,1099.205mil) on Top Overlay And Pad R14-2(1140.733mil,1098.509mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2833.418mil,1018.356mil) on Top Overlay And Pad R13-2(2854.436mil,1017.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2855.132mil,996.642mil) on Top Overlay And Pad R13-2(2854.436mil,1017.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2859.865mil,1118.297mil) on Top Overlay And Pad R12-2(2838.847mil,1118.993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2838.151mil,1140.011mil) on Top Overlay And Pad R12-2(2838.847mil,1118.993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1969.882mil,1566.535mil) on Top Overlay And Pad R11-2(1984.252mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1969.882mil,1535.827mil) on Top Overlay And Pad R11-2(1984.252mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1653.937mil,2616.732mil) on Top Overlay And Pad R10-2(1669.291mil,2631.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1684.646mil,2616.732mil) on Top Overlay And Pad R10-2(1669.291mil,2631.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2476.338mil,2767.48mil) on Top Overlay And Pad R9-2(2490.709mil,2752.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2476.339mil,2736.772mil) on Top Overlay And Pad R9-2(2490.709mil,2752.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2476.338mil,2647.48mil) on Top Overlay And Pad R8-2(2490.709mil,2632.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2476.339mil,2616.772mil) on Top Overlay And Pad R8-2(2490.709mil,2632.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2476.338mil,2527.48mil) on Top Overlay And Pad R7-2(2490.709mil,2512.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2476.339mil,2496.772mil) on Top Overlay And Pad R7-2(2490.709mil,2512.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2476.338mil,2407.48mil) on Top Overlay And Pad R6-2(2490.709mil,2392.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2476.339mil,2376.772mil) on Top Overlay And Pad R6-2(2490.709mil,2392.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2476.338mil,2287.48mil) on Top Overlay And Pad R5-2(2490.709mil,2272.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2476.339mil,2256.772mil) on Top Overlay And Pad R5-2(2490.709mil,2272.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2922.315mil,2835.498mil) on Top Overlay And Pad R4-2(2923.011mil,2856.517mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2944.029mil,2857.213mil) on Top Overlay And Pad R4-2(2923.011mil,2856.517mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2825.717mil,2865.289mil) on Top Overlay And Pad R3-2(2825.021mil,2844.271mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2804.002mil,2843.575mil) on Top Overlay And Pad R3-2(2825.021mil,2844.271mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1148.754mil,2890.819mil) on Top Overlay And Pad R2-2(1127.735mil,2891.515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1127.039mil,2912.533mil) on Top Overlay And Pad R2-2(1127.735mil,2891.515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1126.837mil,2778.473mil) on Top Overlay And Pad R1-2(1147.855mil,2777.777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1148.551mil,2756.758mil) on Top Overlay And Pad R1-2(1147.855mil,2777.777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.12mil < 10mil) Between Arc (1893.701mil,989.173mil) on Top Overlay And Pad P14-1(1915.354mil,976.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.12mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2252.821mil,1593.433mil) on Top Overlay And Pad C20-2(2273.84mil,1592.737mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2274.536mil,1571.719mil) on Top Overlay And Pad C20-2(2273.84mil,1592.737mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1593.636mil,2390.819mil) on Top Overlay And Pad C19-2(1572.617mil,2391.515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1571.921mil,2412.533mil) on Top Overlay And Pad C19-2(1572.617mil,2391.515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2339.638mil,2241.01mil) on Top Overlay And Pad C18-2(2340.334mil,2262.029mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2361.352mil,2262.725mil) on Top Overlay And Pad C18-2(2340.334mil,2262.029mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1634.913mil,1536.286mil) on Top Overlay And Pad C17-2(1635.609mil,1557.304mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1656.627mil,1558mil) on Top Overlay And Pad C17-2(1635.609mil,1557.304mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1454.134mil,2453.149mil) on Top Overlay And Pad C15-2(1439.764mil,2468.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1454.134mil,2483.858mil) on Top Overlay And Pad C15-2(1439.764mil,2468.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1454.134mil,2291.732mil) on Top Overlay And Pad C13-2(1439.764mil,2307.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1454.134mil,2322.441mil) on Top Overlay And Pad C13-2(1439.764mil,2307.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1316.929mil,1028.937mil) on Top Overlay And Pad C12-2(1301.575mil,1014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1286.22mil,1028.937mil) on Top Overlay And Pad C12-2(1301.575mil,1014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1224.016mil,1028.937mil) on Top Overlay And Pad C11-2(1208.661mil,1014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1193.307mil,1028.937mil) on Top Overlay And Pad C11-2(1208.661mil,1014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1561.811mil,1032.874mil) on Top Overlay And Pad C10-2(1546.457mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1531.102mil,1032.874mil) on Top Overlay And Pad C10-2(1546.457mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1468.898mil,1032.874mil) on Top Overlay And Pad C9-2(1453.543mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1438.189mil,1032.874mil) on Top Overlay And Pad C9-2(1453.543mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2224.803mil,868.701mil) on Top Overlay And Pad C8-2(2240.157mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2255.512mil,868.701mil) on Top Overlay And Pad C8-2(2240.157mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1590.158mil,2710.039mil) on Top Overlay And Pad C7-2(1574.803mil,2695.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1559.449mil,2710.039mil) on Top Overlay And Pad C7-2(1574.803mil,2695.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1646.851mil,1032.874mil) on Top Overlay And Pad C6-2(1631.496mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1616.142mil,1032.874mil) on Top Overlay And Pad C6-2(1631.496mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1523.228mil,1922.638mil) on Top Overlay And Pad C5-2(1507.874mil,1908.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1492.52mil,1922.638mil) on Top Overlay And Pad C5-2(1507.874mil,1908.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1492.52mil,1968.307mil) on Top Overlay And Pad C4-2(1507.874mil,1982.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1523.228mil,1968.307mil) on Top Overlay And Pad C4-2(1507.874mil,1982.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1048.622mil,1622.441mil) on Top Overlay And Pad C3-2(1034.252mil,1637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1048.622mil,1653.15mil) on Top Overlay And Pad C3-2(1034.252mil,1637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2428.74mil,2210.039mil) on Top Overlay And Pad C2-2(2413.386mil,2195.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2398.032mil,2210.039mil) on Top Overlay And Pad C2-2(2413.386mil,2195.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2111.614mil,1566.535mil) on Top Overlay And Pad C1-2(2125.984mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (2111.614mil,1535.827mil) on Top Overlay And Pad C1-2(2125.984mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1638.85mil,2353.478mil) on Top Overlay And Pad C16-2(1639.546mil,2332.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (1660.565mil,2331.764mil) on Top Overlay And Pad C16-2(1639.546mil,2332.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Track (2610.236mil,685.039mil)(2610.236mil,3244.095mil) on Bottom Overlay And Pad Free-(2641.732mil,2751.968mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "MPU9250" (1484.252mil,2807.087mil) on Top Overlay And Pad Free-(1606.299mil,2799.213mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.441mil < 10mil) Between Track (2124.016mil,775.591mil)(2124.016mil,978.346mil) on Top Overlay And Pad Free-(2149.606mil,988.189mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.441mil < 10mil) Between Track (2033.465mil,978.346mil)(2124.016mil,978.346mil) on Top Overlay And Pad Free-(2149.606mil,988.189mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.112mil < 10mil) Between Text "USART" (2322.835mil,2846.457mil) on Top Overlay And Pad Free-(2307.087mil,2830.709mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.056mil < 10mil) Between Text "SPI2_MISO" (2594.488mil,1590.551mil) on Top Overlay And Pad Free-(2641.732mil,1637.795mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.056mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.518mil < 10mil) Between Track (2610.236mil,685.039mil)(2610.236mil,3244.095mil) on Bottom Overlay And Pad Free-(2641.732mil,1637.795mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [9.518mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2610.236mil,685.039mil)(2610.236mil,3244.095mil) on Bottom Overlay And Pad Free-(2629.921mil,1086.614mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1809.055mil,775.591mil)(1809.055mil,976.378mil) on Top Overlay And Pad P14-(1811.024mil,870.079mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2124.016mil,775.591mil)(2124.016mil,978.346mil) on Top Overlay And Pad P14-(2122.047mil,870.079mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "SPI2_NSS" (2444.882mil,1885.827mil) on Top Overlay And Pad Free-(2511.811mil,1917.323mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1098.427mil,2188.573mil)(1143.112mil,2188.573mil) on Top Overlay And Pad R21-1(1112.994mil,2157.47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1143.112mil,2126.368mil)(1143.112mil,2188.573mil) on Top Overlay And Pad R21-1(1112.994mil,2157.47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1098.427mil,2126.368mil)(1143.112mil,2126.368mil) on Top Overlay And Pad R21-1(1112.994mil,2157.47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1037.994mil,2188.573mil)(1066.931mil,2188.573mil) on Top Overlay And Pad R21-2(1052.364mil,2157.47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1037.994mil,2126.368mil)(1066.931mil,2126.368mil) on Top Overlay And Pad R21-2(1052.364mil,2157.47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1022.246mil,2142.116mil)(1022.246mil,2172.825mil) on Top Overlay And Pad R21-2(1052.364mil,2157.47mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (948.819mil,2188.583mil)(984.252mil,2188.583mil) on Top Overlay And Pad D9-2(963.386mil,2157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (984.252mil,2188.583mil)(992.126mil,2180.984mil) on Top Overlay And Pad D9-2(963.386mil,2157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (984.252mil,2126.378mil)(992.126mil,2133.976mil) on Top Overlay And Pad D9-2(963.386mil,2157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (992.126mil,2133.976mil)(992.126mil,2180.984mil) on Top Overlay And Pad D9-2(963.386mil,2157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (948.819mil,2126.378mil)(984.252mil,2126.378mil) on Top Overlay And Pad D9-2(963.386mil,2157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (872.638mil,2126.378mil)(872.638mil,2188.583mil) on Top Overlay And Pad D9-1(902.756mil,2157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (872.638mil,2126.378mil)(917.323mil,2126.378mil) on Top Overlay And Pad D9-1(902.756mil,2157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (872.638mil,2188.583mil)(917.323mil,2188.583mil) on Top Overlay And Pad D9-1(902.756mil,2157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (992.52mil,2649.606mil)(992.52mil,2694.291mil) on Top Overlay And Pad C14-1(1023.622mil,2664.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1054.725mil,2649.606mil)(1054.725mil,2694.291mil) on Top Overlay And Pad C14-1(1023.622mil,2664.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (992.52mil,2694.291mil)(1054.725mil,2694.291mil) on Top Overlay And Pad C14-1(1023.622mil,2664.173mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1008.268mil,2573.425mil)(1038.976mil,2573.425mil) on Top Overlay And Pad C14-2(1023.622mil,2603.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (992.52mil,2589.173mil)(992.52mil,2618.11mil) on Top Overlay And Pad C14-2(1023.622mil,2603.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1054.725mil,2589.173mil)(1054.725mil,2618.11mil) on Top Overlay And Pad C14-2(1023.622mil,2603.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.295mil < 10mil) Between Track (1115.158mil,2584.646mil)(1127.953mil,2571.85mil) on Top Overlay And Pad U5-1(1135.827mil,2594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.295mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1115.158mil,2584.646mil)(1115.158mil,2732.284mil) on Top Overlay And Pad U5-1(1135.827mil,2594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1127.953mil,2571.85mil)(1268.701mil,2571.85mil) on Top Overlay And Pad U5-1(1135.827mil,2594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1115.158mil,2584.646mil)(1115.158mil,2732.284mil) on Top Overlay And Pad U5-2(1135.827mil,2653.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1115.158mil,2584.646mil)(1115.158mil,2732.284mil) on Top Overlay And Pad U5-3(1135.827mil,2712.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1115.158mil,2732.284mil)(1268.701mil,2732.284mil) on Top Overlay And Pad U5-3(1135.827mil,2712.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1268.701mil,2571.85mil)(1268.701mil,2732.284mil) on Top Overlay And Pad U5-4(1250mil,2712.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1115.158mil,2732.284mil)(1268.701mil,2732.284mil) on Top Overlay And Pad U5-4(1250mil,2712.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1268.701mil,2571.85mil)(1268.701mil,2732.284mil) on Top Overlay And Pad U5-5(1250mil,2653.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1268.701mil,2571.85mil)(1268.701mil,2732.284mil) on Top Overlay And Pad U5-6(1250mil,2594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1127.953mil,2571.85mil)(1268.701mil,2571.85mil) on Top Overlay And Pad U5-6(1250mil,2594.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Track (2043.307mil,1059.252mil)(2043.307mil,1245.276mil) on Top Overlay And Pad U4-5(2086.614mil,1073.032mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Track (2043.307mil,1059.252mil)(2043.307mil,1245.276mil) on Top Overlay And Pad U4-6(2086.614mil,1124.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Track (2043.307mil,1059.252mil)(2043.307mil,1245.276mil) on Top Overlay And Pad U4-7(2086.614mil,1174.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.837mil < 10mil) Between Track (2043.307mil,1059.252mil)(2043.307mil,1245.276mil) on Top Overlay And Pad U4-8(2086.614mil,1224.606mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.837mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1364.173mil,2710.63mil)(1364.173mil,2710.63mil) on Top Overlay And Pad U2-25(1397.638mil,2661.417mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1460.63mil,2742.126mil)(1476.378mil,2742.126mil) on Top Overlay And Pad U2-19(1446.851mil,2740.157mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1318.898mil,2584.646mil)(1332.677mil,2584.646mil) on Top Overlay And Pad U2-7(1348.425mil,2582.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1462.599mil,2584.646mil)(1478.347mil,2584.646mil) on Top Overlay And Pad U2-12(1446.85mil,2582.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1476.378mil,2726.378mil)(1476.378mil,2742.126mil) on Top Overlay And Pad U2-18(1476.378mil,2710.63mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Track (1478.347mil,2584.646mil)(1478.347mil,2598.425mil) on Top Overlay And Pad U2-13(1476.378mil,2612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1318.898mil,2584.646mil)(1318.898mil,2596.457mil) on Top Overlay And Pad U2-6(1318.898mil,2612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1026.575mil,1712.599mil)(1053.15mil,1712.599mil) on Top Overlay And Pad SW1-2(1076.772mil,1712.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1076.772mil,1734.252mil)(1076.772mil,1928.15mil) on Top Overlay And Pad SW1-2(1076.772mil,1712.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (956.693mil,1711.614mil)(997.047mil,1711.614mil) on Top Overlay And Pad SW1-4(931.102mil,1712.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (932.087mil,1734.252mil)(932.087mil,1927.165mil) on Top Overlay And Pad SW1-4(931.102mil,1712.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1024.606mil,1944.882mil)(1051.181mil,1944.882mil) on Top Overlay And Pad SW1-1(1076.772mil,1948.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1076.772mil,1734.252mil)(1076.772mil,1928.15mil) on Top Overlay And Pad SW1-1(1076.772mil,1948.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (954.725mil,1943.898mil)(995.079mil,1943.898mil) on Top Overlay And Pad SW1-3(931.102mil,1948.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (932.087mil,1734.252mil)(932.087mil,1927.165mil) on Top Overlay And Pad SW1-3(931.102mil,1948.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1631.693mil,1102.165mil)(1631.693mil,1146.85mil) on Top Overlay And Pad R32-1(1600.59mil,1132.283mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1569.488mil,1102.165mil)(1631.693mil,1102.165mil) on Top Overlay And Pad R32-1(1600.59mil,1132.283mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1569.488mil,1102.165mil)(1569.488mil,1146.85mil) on Top Overlay And Pad R32-1(1600.59mil,1132.283mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1631.693mil,1178.347mil)(1631.693mil,1207.284mil) on Top Overlay And Pad R32-2(1600.59mil,1192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1569.488mil,1178.346mil)(1569.488mil,1207.283mil) on Top Overlay And Pad R32-2(1600.59mil,1192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1585.236mil,1223.031mil)(1615.945mil,1223.031mil) on Top Overlay And Pad R32-2(1600.59mil,1192.913mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1460.236mil,2937.008mil)(1460.236mil,2981.693mil) on Top Overlay And Pad R31-1(1429.134mil,2951.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1398.032mil,2937.008mil)(1398.032mil,2981.693mil) on Top Overlay And Pad R31-1(1429.134mil,2951.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1398.032mil,2981.693mil)(1460.236mil,2981.693mil) on Top Overlay And Pad R31-1(1429.134mil,2951.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1460.236mil,2876.575mil)(1460.236mil,2905.512mil) on Top Overlay And Pad R31-2(1429.134mil,2890.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1413.78mil,2860.827mil)(1444.488mil,2860.827mil) on Top Overlay And Pad R31-2(1429.134mil,2890.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1398.031mil,2876.575mil)(1398.031mil,2905.512mil) on Top Overlay And Pad R31-2(1429.134mil,2890.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1307.48mil,2937.008mil)(1307.48mil,2981.693mil) on Top Overlay And Pad R30-1(1338.583mil,2951.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1369.685mil,2937.008mil)(1369.685mil,2981.693mil) on Top Overlay And Pad R30-1(1338.583mil,2951.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1307.48mil,2981.693mil)(1369.685mil,2981.693mil) on Top Overlay And Pad R30-1(1338.583mil,2951.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1307.48mil,2876.575mil)(1307.48mil,2905.512mil) on Top Overlay And Pad R30-2(1338.583mil,2890.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1369.685mil,2876.575mil)(1369.685mil,2905.512mil) on Top Overlay And Pad R30-2(1338.583mil,2890.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1323.228mil,2860.827mil)(1353.937mil,2860.827mil) on Top Overlay And Pad R30-2(1338.583mil,2890.945mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.197mil,2418.898mil)(1469.882mil,2418.898mil) on Top Overlay And Pad R29-1(1439.764mil,2387.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1469.882mil,2356.693mil)(1469.882mil,2418.898mil) on Top Overlay And Pad R29-1(1439.764mil,2387.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.197mil,2356.693mil)(1469.882mil,2356.693mil) on Top Overlay And Pad R29-1(1439.764mil,2387.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1364.764mil,2418.898mil)(1393.701mil,2418.898mil) on Top Overlay And Pad R29-2(1379.134mil,2387.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1349.016mil,2372.441mil)(1349.016mil,2403.149mil) on Top Overlay And Pad R29-2(1379.134mil,2387.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1364.764mil,2356.693mil)(1393.701mil,2356.693mil) on Top Overlay And Pad R29-2(1379.134mil,2387.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2416.811mil,1084.016mil)(2416.811mil,1128.701mil) on Top Overlay And Pad R27-1(2447.914mil,1098.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2479.016mil,1084.016mil)(2479.016mil,1128.701mil) on Top Overlay And Pad R27-1(2447.914mil,1098.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2416.811mil,1128.701mil)(2479.016mil,1128.701mil) on Top Overlay And Pad R27-1(2447.914mil,1098.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2416.811mil,1023.582mil)(2416.811mil,1052.52mil) on Top Overlay And Pad R27-2(2447.914mil,1037.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2479.016mil,1023.583mil)(2479.016mil,1052.52mil) on Top Overlay And Pad R27-2(2447.914mil,1037.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2432.559mil,1007.835mil)(2463.268mil,1007.835mil) on Top Overlay And Pad R27-2(2447.914mil,1037.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2330.197mil,1084.016mil)(2330.197mil,1128.701mil) on Top Overlay And Pad R26-1(2361.3mil,1098.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2392.402mil,1084.016mil)(2392.402mil,1128.701mil) on Top Overlay And Pad R26-1(2361.3mil,1098.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2330.197mil,1128.701mil)(2392.402mil,1128.701mil) on Top Overlay And Pad R26-1(2361.3mil,1098.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2330.197mil,1023.582mil)(2330.197mil,1052.52mil) on Top Overlay And Pad R26-2(2361.3mil,1037.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2392.402mil,1023.583mil)(2392.402mil,1052.52mil) on Top Overlay And Pad R26-2(2361.3mil,1037.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2345.945mil,1007.835mil)(2376.654mil,1007.835mil) on Top Overlay And Pad R26-2(2361.3mil,1037.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1693.307mil,927.756mil)(1693.307mil,972.441mil) on Top Overlay And Pad R24-1(1724.409mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1755.512mil,927.756mil)(1755.512mil,972.441mil) on Top Overlay And Pad R24-1(1724.409mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1693.307mil,927.756mil)(1755.512mil,927.756mil) on Top Overlay And Pad R24-1(1724.409mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1693.307mil,1003.937mil)(1693.307mil,1032.874mil) on Top Overlay And Pad R24-2(1724.409mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1755.512mil,1003.937mil)(1755.512mil,1032.874mil) on Top Overlay And Pad R24-2(1724.409mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1709.055mil,1048.622mil)(1739.764mil,1048.622mil) on Top Overlay And Pad R24-2(1724.409mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1098.427mil,2275.197mil)(1143.112mil,2275.197mil) on Top Overlay And Pad R20-1(1112.994mil,2244.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1143.112mil,2212.992mil)(1143.112mil,2275.197mil) on Top Overlay And Pad R20-1(1112.994mil,2244.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1098.427mil,2212.992mil)(1143.112mil,2212.992mil) on Top Overlay And Pad R20-1(1112.994mil,2244.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1037.994mil,2275.197mil)(1066.931mil,2275.197mil) on Top Overlay And Pad R20-2(1052.364mil,2244.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1037.994mil,2212.992mil)(1066.931mil,2212.992mil) on Top Overlay And Pad R20-2(1052.364mil,2244.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1022.246mil,2228.74mil)(1022.246mil,2259.449mil) on Top Overlay And Pad R20-2(1052.364mil,2244.094mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2705.118mil,1297.835mil)(2705.118mil,1342.52mil) on Top Overlay And Pad R19-1(2736.22mil,1327.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2767.323mil,1297.835mil)(2767.323mil,1342.52mil) on Top Overlay And Pad R19-1(2736.22mil,1327.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2705.118mil,1297.835mil)(2767.323mil,1297.835mil) on Top Overlay And Pad R19-1(2736.22mil,1327.953mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2720.866mil,1418.701mil)(2751.575mil,1418.701mil) on Top Overlay And Pad R19-2(2736.22mil,1388.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2705.118mil,1374.016mil)(2705.118mil,1402.953mil) on Top Overlay And Pad R19-2(2736.22mil,1388.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2767.323mil,1374.016mil)(2767.323mil,1402.953mil) on Top Overlay And Pad R19-2(2736.22mil,1388.583mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2162.795mil,2512.205mil)(2162.795mil,2574.41mil) on Top Overlay And Pad R18-1(2132.677mil,2543.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2118.11mil,2512.205mil)(2162.795mil,2512.205mil) on Top Overlay And Pad R18-1(2132.677mil,2543.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2118.11mil,2574.41mil)(2162.795mil,2574.41mil) on Top Overlay And Pad R18-1(2132.677mil,2543.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2057.677mil,2512.205mil)(2086.614mil,2512.205mil) on Top Overlay And Pad R18-2(2072.047mil,2543.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2057.677mil,2574.41mil)(2086.614mil,2574.41mil) on Top Overlay And Pad R18-2(2072.047mil,2543.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2041.929mil,2527.953mil)(2041.929mil,2558.661mil) on Top Overlay And Pad R18-2(2072.047mil,2543.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2162.795mil,2587.008mil)(2162.795mil,2649.213mil) on Top Overlay And Pad R17-1(2132.677mil,2618.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2118.11mil,2587.008mil)(2162.795mil,2587.008mil) on Top Overlay And Pad R17-1(2132.677mil,2618.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2118.11mil,2649.213mil)(2162.795mil,2649.213mil) on Top Overlay And Pad R17-1(2132.677mil,2618.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2057.677mil,2587.008mil)(2086.614mil,2587.008mil) on Top Overlay And Pad R17-2(2072.047mil,2618.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2057.677mil,2649.213mil)(2086.614mil,2649.213mil) on Top Overlay And Pad R17-2(2072.047mil,2618.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2041.929mil,2602.756mil)(2041.929mil,2633.465mil) on Top Overlay And Pad R17-2(2072.047mil,2618.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1019.685mil,1520.079mil)(1064.37mil,1520.079mil) on Top Overlay And Pad R16-1(1034.252mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1019.685mil,1582.284mil)(1064.37mil,1582.284mil) on Top Overlay And Pad R16-1(1034.252mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1064.37mil,1520.079mil)(1064.37mil,1582.284mil) on Top Overlay And Pad R16-1(1034.252mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (959.252mil,1520.079mil)(988.189mil,1520.079mil) on Top Overlay And Pad R16-2(973.622mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (959.252mil,1582.284mil)(988.189mil,1582.284mil) on Top Overlay And Pad R16-2(973.622mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (943.504mil,1535.827mil)(943.504mil,1566.535mil) on Top Overlay And Pad R16-2(973.622mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1093.964mil,1072.34mil)(1125.561mil,1040.743mil) on Top Overlay And Pad R15-1(1082.272mil,1040.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1081.576mil,996.758mil)(1125.561mil,1040.743mil) on Top Overlay And Pad R15-1(1082.272mil,1040.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1049.979mil,1028.355mil)(1081.576mil,996.758mil) on Top Overlay And Pad R15-1(1082.272mil,1040.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1007.246mil,1071.088mil)(1027.707mil,1050.626mil) on Top Overlay And Pad R15-2(1039.4mil,1082.919mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1051.231mil,1115.073mil)(1071.693mil,1094.611mil) on Top Overlay And Pad R15-2(1039.4mil,1082.919mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1007.246mil,1093.359mil)(1028.96mil,1115.073mil) on Top Overlay And Pad R15-2(1039.4mil,1082.919mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1098.557mil,1184.67mil)(1130.155mil,1153.073mil) on Top Overlay And Pad R14-1(1097.861mil,1141.381mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1054.572mil,1140.685mil)(1086.169mil,1109.088mil) on Top Overlay And Pad R14-1(1097.861mil,1141.381mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1054.572mil,1140.685mil)(1098.557mil,1184.67mil) on Top Overlay And Pad R14-1(1097.861mil,1141.381mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1108.44mil,1086.816mil)(1128.902mil,1066.355mil) on Top Overlay And Pad R14-2(1140.733mil,1098.509mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1152.426mil,1130.802mil)(1172.887mil,1110.34mil) on Top Overlay And Pad R14-2(1140.733mil,1098.509mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1151.173mil,1066.355mil)(1172.887mil,1088.069mil) on Top Overlay And Pad R14-2(1140.733mil,1098.509mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2865.015mil,1072.224mil)(2896.612mil,1103.821mil) on Top Overlay And Pad R13-1(2897.308mil,1060.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2909.001mil,1028.239mil)(2940.598mil,1059.836mil) on Top Overlay And Pad R13-1(2897.308mil,1060.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2896.612mil,1103.821mil)(2940.598mil,1059.836mil) on Top Overlay And Pad R13-1(2897.308mil,1060.532mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2866.268mil,985.506mil)(2886.729mil,1005.967mil) on Top Overlay And Pad R13-2(2854.436mil,1017.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2822.282mil,1029.491mil)(2842.744mil,1049.953mil) on Top Overlay And Pad R13-2(2854.436mil,1017.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2822.282mil,1007.22mil)(2843.997mil,985.506mil) on Top Overlay And Pad R13-2(2854.436mil,1017.66mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2796.671mil,1032.832mil)(2828.268mil,1064.429mil) on Top Overlay And Pad R12-1(2795.975mil,1076.121mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2752.685mil,1076.817mil)(2796.671mil,1032.832mil) on Top Overlay And Pad R12-1(2795.975mil,1076.121mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2752.685mil,1076.817mil)(2784.282mil,1108.414mil) on Top Overlay And Pad R12-1(2795.975mil,1076.121mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2806.553mil,1130.686mil)(2827.015mil,1151.147mil) on Top Overlay And Pad R12-2(2838.847mil,1118.993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2850.539mil,1086.7mil)(2871.001mil,1107.162mil) on Top Overlay And Pad R12-2(2838.847mil,1118.993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2849.286mil,1151.147mil)(2871.001mil,1129.433mil) on Top Overlay And Pad R12-2(2838.847mil,1118.993mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2075mil,1520.079mil)(2075mil,1582.284mil) on Top Overlay And Pad R11-1(2044.882mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2030.315mil,1520.079mil)(2075mil,1520.079mil) on Top Overlay And Pad R11-1(2044.882mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2030.315mil,1582.284mil)(2075mil,1582.284mil) on Top Overlay And Pad R11-1(2044.882mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1969.882mil,1520.079mil)(1998.819mil,1520.079mil) on Top Overlay And Pad R11-2(1984.252mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1969.882mil,1582.284mil)(1998.819mil,1582.284mil) on Top Overlay And Pad R11-2(1984.252mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1954.134mil,1535.827mil)(1954.134mil,1566.535mil) on Top Overlay And Pad R11-2(1984.252mil,1551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1700.394mil,2677.165mil)(1700.394mil,2721.85mil) on Top Overlay And Pad R10-1(1669.291mil,2691.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1638.189mil,2721.85mil)(1700.394mil,2721.85mil) on Top Overlay And Pad R10-1(1669.291mil,2691.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1638.189mil,2677.165mil)(1638.189mil,2721.85mil) on Top Overlay And Pad R10-1(1669.291mil,2691.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1700.394mil,2616.732mil)(1700.394mil,2645.669mil) on Top Overlay And Pad R10-2(1669.291mil,2631.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1653.937mil,2600.984mil)(1684.646mil,2600.984mil) on Top Overlay And Pad R10-2(1669.291mil,2631.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1638.189mil,2616.732mil)(1638.189mil,2645.669mil) on Top Overlay And Pad R10-2(1669.291mil,2631.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.772mil,2721.024mil)(2581.457mil,2721.024mil) on Top Overlay And Pad R9-1(2551.339mil,2752.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.772mil,2783.228mil)(2581.457mil,2783.228mil) on Top Overlay And Pad R9-1(2551.339mil,2752.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2581.457mil,2721.024mil)(2581.457mil,2783.228mil) on Top Overlay And Pad R9-1(2551.339mil,2752.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2476.338mil,2721.024mil)(2505.276mil,2721.024mil) on Top Overlay And Pad R9-2(2490.709mil,2752.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2476.338mil,2783.229mil)(2505.275mil,2783.229mil) on Top Overlay And Pad R9-2(2490.709mil,2752.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2460.59mil,2736.772mil)(2460.59mil,2767.48mil) on Top Overlay And Pad R9-2(2490.709mil,2752.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.772mil,2663.228mil)(2581.457mil,2663.228mil) on Top Overlay And Pad R8-1(2551.339mil,2632.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2581.457mil,2601.024mil)(2581.457mil,2663.228mil) on Top Overlay And Pad R8-1(2551.339mil,2632.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.772mil,2601.024mil)(2581.457mil,2601.024mil) on Top Overlay And Pad R8-1(2551.339mil,2632.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2476.338mil,2663.229mil)(2505.275mil,2663.229mil) on Top Overlay And Pad R8-2(2490.709mil,2632.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2460.59mil,2616.772mil)(2460.59mil,2647.48mil) on Top Overlay And Pad R8-2(2490.709mil,2632.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2476.338mil,2601.024mil)(2505.276mil,2601.024mil) on Top Overlay And Pad R8-2(2490.709mil,2632.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.772mil,2481.024mil)(2581.457mil,2481.024mil) on Top Overlay And Pad R7-1(2551.339mil,2512.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.772mil,2543.228mil)(2581.457mil,2543.228mil) on Top Overlay And Pad R7-1(2551.339mil,2512.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2581.457mil,2481.024mil)(2581.457mil,2543.228mil) on Top Overlay And Pad R7-1(2551.339mil,2512.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2476.338mil,2481.024mil)(2505.276mil,2481.024mil) on Top Overlay And Pad R7-2(2490.709mil,2512.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2476.338mil,2543.229mil)(2505.275mil,2543.229mil) on Top Overlay And Pad R7-2(2490.709mil,2512.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2460.59mil,2496.772mil)(2460.59mil,2527.48mil) on Top Overlay And Pad R7-2(2490.709mil,2512.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.772mil,2423.228mil)(2581.457mil,2423.228mil) on Top Overlay And Pad R6-1(2551.339mil,2392.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2581.457mil,2361.024mil)(2581.457mil,2423.228mil) on Top Overlay And Pad R6-1(2551.339mil,2392.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.772mil,2361.024mil)(2581.457mil,2361.024mil) on Top Overlay And Pad R6-1(2551.339mil,2392.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2476.338mil,2423.229mil)(2505.275mil,2423.229mil) on Top Overlay And Pad R6-2(2490.709mil,2392.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2460.59mil,2376.772mil)(2460.59mil,2407.48mil) on Top Overlay And Pad R6-2(2490.709mil,2392.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2476.338mil,2361.024mil)(2505.276mil,2361.024mil) on Top Overlay And Pad R6-2(2490.709mil,2392.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.772mil,2241.024mil)(2581.457mil,2241.024mil) on Top Overlay And Pad R5-1(2551.339mil,2272.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2536.772mil,2303.228mil)(2581.457mil,2303.228mil) on Top Overlay And Pad R5-1(2551.339mil,2272.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2581.457mil,2241.024mil)(2581.457mil,2303.228mil) on Top Overlay And Pad R5-1(2551.339mil,2272.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2476.338mil,2241.024mil)(2505.276mil,2241.024mil) on Top Overlay And Pad R5-2(2490.709mil,2272.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2476.338mil,2303.229mil)(2505.275mil,2303.229mil) on Top Overlay And Pad R5-2(2490.709mil,2272.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2460.59mil,2256.772mil)(2460.59mil,2287.48mil) on Top Overlay And Pad R5-2(2490.709mil,2272.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2880.835mil,2942.678mil)(2912.432mil,2911.081mil) on Top Overlay And Pad R4-1(2880.139mil,2899.389mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2836.85mil,2898.693mil)(2868.447mil,2867.095mil) on Top Overlay And Pad R4-1(2880.139mil,2899.389mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2836.85mil,2898.693mil)(2880.835mil,2942.678mil) on Top Overlay And Pad R4-1(2880.139mil,2899.389mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2934.703mil,2888.81mil)(2955.165mil,2868.348mil) on Top Overlay And Pad R4-2(2923.011mil,2856.517mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2890.718mil,2844.824mil)(2911.179mil,2824.363mil) on Top Overlay And Pad R4-2(2923.011mil,2856.517mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2933.45mil,2824.363mil)(2955.165mil,2846.077mil) on Top Overlay And Pad R4-2(2923.011mil,2856.517mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2879.585mil,2833.692mil)(2911.182mil,2802.095mil) on Top Overlay And Pad R3-1(2867.893mil,2801.399mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2867.197mil,2758.109mil)(2911.182mil,2802.095mil) on Top Overlay And Pad R3-1(2867.893mil,2801.399mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2835.599mil,2789.706mil)(2867.197mil,2758.109mil) on Top Overlay And Pad R3-1(2867.893mil,2801.399mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2792.867mil,2832.439mil)(2813.328mil,2811.977mil) on Top Overlay And Pad R3-2(2825.021mil,2844.271mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2792.867mil,2854.71mil)(2814.581mil,2876.425mil) on Top Overlay And Pad R3-2(2825.021mil,2844.271mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2836.852mil,2876.425mil)(2857.314mil,2855.963mil) on Top Overlay And Pad R3-2(2825.021mil,2844.271mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1041.574mil,2849.339mil)(1073.171mil,2880.936mil) on Top Overlay And Pad R2-1(1084.863mil,2848.643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1085.56mil,2805.354mil)(1117.157mil,2836.951mil) on Top Overlay And Pad R2-1(1084.863mil,2848.643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1041.574mil,2849.339mil)(1085.56mil,2805.354mil) on Top Overlay And Pad R2-1(1084.863mil,2848.643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1095.442mil,2903.207mil)(1115.904mil,2923.669mil) on Top Overlay And Pad R2-2(1127.735mil,2891.515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1139.428mil,2859.222mil)(1159.889mil,2879.683mil) on Top Overlay And Pad R2-2(1127.735mil,2891.515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1138.175mil,2923.669mil)(1159.889mil,2901.954mil) on Top Overlay And Pad R2-2(1127.735mil,2891.515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1202.42mil,2788.355mil)(1234.017mil,2819.952mil) on Top Overlay And Pad R1-1(1190.727mil,2820.648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1190.031mil,2863.938mil)(1234.017mil,2819.952mil) on Top Overlay And Pad R1-1(1190.727mil,2820.648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1158.434mil,2832.341mil)(1190.031mil,2863.938mil) on Top Overlay And Pad R1-1(1190.727mil,2820.648mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1115.701mil,2789.608mil)(1136.163mil,2810.07mil) on Top Overlay And Pad R1-2(1147.855mil,2777.777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1115.701mil,2767.337mil)(1137.416mil,2745.623mil) on Top Overlay And Pad R1-2(1147.855mil,2777.777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1159.687mil,2745.623mil)(1180.149mil,2766.084mil) on Top Overlay And Pad R1-2(1147.855mil,2777.777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (2033.465mil,978.346mil)(2124.016mil,978.346mil) on Top Overlay And Pad P14-5(2017.716mil,976.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Track (1809.055mil,976.378mil)(1899.606mil,976.378mil) on Top Overlay And Pad P14-1(1915.354mil,976.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Track (2625mil,2671.26mil)(3165.354mil,2671.26mil) on Top Overlay And Pad P5-(2733.268mil,2617.126mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "Mirco SD Card" (2673.228mil,2031.496mil) on Top Overlay And Pad P5-(2735.236mil,2049.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2614.173mil,2092.52mil)(3165.354mil,2092.52mil) on Top Overlay And Pad P5-(2735.236mil,2049.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2614.173mil,2092.52mil)(3165.354mil,2092.52mil) on Top Overlay And Pad P5-(3096.457mil,2073.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (2625mil,2671.26mil)(3165.354mil,2671.26mil) on Top Overlay And Pad P5-(3096.457mil,2687.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (973.199mil,993.222mil)(989.903mil,976.519mil) on Top Overlay And Pad P4-1(964.847mil,1021.061mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (973.199mil,993.222mil)(989.903mil,976.519mil) on Top Overlay And Pad P4-2(1017.741mil,968.168mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2944.133mil,951.459mil)(2960.836mil,968.162mil) on Top Overlay And Pad P3-1(2916.294mil,943.107mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2944.133mil,951.459mil)(2960.836mil,968.162mil) on Top Overlay And Pad P3-2(2969.188mil,996.001mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2951.153mil,2947.265mil)(2967.856mil,2930.561mil) on Top Overlay And Pad P2-1(2976.208mil,2902.722mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2951.153mil,2947.265mil)(2967.856mil,2930.561mil) on Top Overlay And Pad P2-2(2923.314mil,2955.616mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1012.614mil,2945.257mil)(1029.317mil,2961.961mil) on Top Overlay And Pad P1-1(1057.156mil,2970.312mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1012.614mil,2945.257mil)(1029.317mil,2961.961mil) on Top Overlay And Pad P1-2(1004.262mil,2917.418mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2417.716mil,929.134mil)(2417.716mil,964.567mil) on Top Overlay And Pad D8-2(2448.819mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (2417.716mil,964.567mil)(2425.315mil,972.441mil) on Top Overlay And Pad D8-2(2448.819mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (2472.323mil,972.441mil)(2479.921mil,964.567mil) on Top Overlay And Pad D8-2(2448.819mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2479.921mil,929.134mil)(2479.921mil,964.567mil) on Top Overlay And Pad D8-2(2448.819mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2425.315mil,972.441mil)(2472.323mil,972.441mil) on Top Overlay And Pad D8-2(2448.819mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2417.716mil,852.953mil)(2417.716mil,897.638mil) on Top Overlay And Pad D8-1(2448.819mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2479.921mil,852.953mil)(2479.921mil,897.638mil) on Top Overlay And Pad D8-1(2448.819mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2417.716mil,852.953mil)(2479.921mil,852.953mil) on Top Overlay And Pad D8-1(2448.819mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2331.102mil,929.134mil)(2331.102mil,964.567mil) on Top Overlay And Pad D7-2(2362.205mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (2331.102mil,964.567mil)(2338.701mil,972.441mil) on Top Overlay And Pad D7-2(2362.205mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (2385.709mil,972.441mil)(2393.307mil,964.567mil) on Top Overlay And Pad D7-2(2362.205mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2393.307mil,929.134mil)(2393.307mil,964.567mil) on Top Overlay And Pad D7-2(2362.205mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2338.701mil,972.441mil)(2385.709mil,972.441mil) on Top Overlay And Pad D7-2(2362.205mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2331.102mil,852.953mil)(2331.102mil,897.638mil) on Top Overlay And Pad D7-1(2362.205mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2393.307mil,852.953mil)(2393.307mil,897.638mil) on Top Overlay And Pad D7-1(2362.205mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2331.102mil,852.953mil)(2393.307mil,852.953mil) on Top Overlay And Pad D7-1(2362.205mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (984.252mil,2216.929mil)(992.126mil,2224.527mil) on Top Overlay And Pad D6-2(963.386mil,2248.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (992.126mil,2224.527mil)(992.126mil,2271.535mil) on Top Overlay And Pad D6-2(963.386mil,2248.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (948.819mil,2216.929mil)(984.252mil,2216.929mil) on Top Overlay And Pad D6-2(963.386mil,2248.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (948.819mil,2279.134mil)(984.252mil,2279.134mil) on Top Overlay And Pad D6-2(963.386mil,2248.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (984.252mil,2279.134mil)(992.126mil,2271.535mil) on Top Overlay And Pad D6-2(963.386mil,2248.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (872.638mil,2216.929mil)(872.638mil,2279.134mil) on Top Overlay And Pad D6-1(902.756mil,2248.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (872.638mil,2216.929mil)(917.323mil,2216.929mil) on Top Overlay And Pad D6-1(902.756mil,2248.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (872.638mil,2279.134mil)(917.323mil,2279.134mil) on Top Overlay And Pad D6-1(902.756mil,2248.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (2705.118mil,1456.693mil)(2712.716mil,1448.819mil) on Top Overlay And Pad D5-2(2736.22mil,1477.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2705.118mil,1456.693mil)(2705.118mil,1492.126mil) on Top Overlay And Pad D5-2(2736.22mil,1477.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2767.323mil,1456.693mil)(2767.323mil,1492.126mil) on Top Overlay And Pad D5-2(2736.22mil,1477.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Track (2759.724mil,1448.819mil)(2767.323mil,1456.693mil) on Top Overlay And Pad D5-2(2736.22mil,1477.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Track (2712.716mil,1448.819mil)(2759.724mil,1448.819mil) on Top Overlay And Pad D5-2(2736.22mil,1477.559mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2705.118mil,1523.622mil)(2705.118mil,1568.307mil) on Top Overlay And Pad D5-1(2736.22mil,1538.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2767.323mil,1523.622mil)(2767.323mil,1568.307mil) on Top Overlay And Pad D5-1(2736.22mil,1538.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2705.118mil,1568.307mil)(2767.323mil,1568.307mil) on Top Overlay And Pad D5-1(2736.22mil,1538.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (799.568mil,888.465mil)(910.923mil,777.11mil) on Top Overlay And Pad D4-1(877.517mil,855.058mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (674.293mil,763.19mil)(785.649mil,651.835mil) on Top Overlay And Pad D4-2(707.7mil,685.241mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (3048.891mil,777.828mil)(3160.246mil,889.183mil) on Top Overlay And Pad D3-1(3082.297mil,855.777mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3174.166mil,652.553mil)(3285.521mil,763.909mil) on Top Overlay And Pad D3-2(3252.114mil,685.96mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (3155.407mil,3271.949mil)(3266.762mil,3160.594mil) on Top Overlay And Pad D2-1(3233.355mil,3238.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (3030.132mil,3146.674mil)(3141.487mil,3035.319mil) on Top Overlay And Pad D2-2(3063.538mil,3068.726mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0mil < 10mil) Between Track (687.929mil,3149.511mil)(799.285mil,3260.866mil) on Top Overlay And Pad D1-1(721.336mil,3227.46mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (813.204mil,3024.236mil)(924.559mil,3135.591mil) on Top Overlay And Pad D1-2(891.153mil,3057.643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2284.418mil,1647.301mil)(2316.015mil,1678.898mil) on Top Overlay And Pad C20-1(2316.711mil,1635.609mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2328.404mil,1603.316mil)(2360.001mil,1634.913mil) on Top Overlay And Pad C20-1(2316.711mil,1635.609mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2316.015mil,1678.898mil)(2360.001mil,1634.913mil) on Top Overlay And Pad C20-1(2316.711mil,1635.609mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2241.686mil,1604.569mil)(2262.147mil,1625.03mil) on Top Overlay And Pad C20-2(2273.84mil,1592.737mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2241.686mil,1582.298mil)(2263.4mil,1560.583mil) on Top Overlay And Pad C20-2(2273.84mil,1592.737mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2285.671mil,1560.583mil)(2306.133mil,1581.045mil) on Top Overlay And Pad C20-2(2273.84mil,1592.737mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1486.456mil,2349.339mil)(1530.441mil,2305.354mil) on Top Overlay And Pad C19-1(1529.745mil,2348.643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1486.456mil,2349.339mil)(1518.053mil,2380.936mil) on Top Overlay And Pad C19-1(1529.745mil,2348.643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1530.441mil,2305.354mil)(1562.038mil,2336.95mil) on Top Overlay And Pad C19-1(1529.745mil,2348.643mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1583.057mil,2423.669mil)(1604.771mil,2401.954mil) on Top Overlay And Pad C19-2(1572.617mil,2391.515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1584.31mil,2359.222mil)(1604.771mil,2379.683mil) on Top Overlay And Pad C19-2(1572.617mil,2391.515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1540.324mil,2403.207mil)(1560.786mil,2423.669mil) on Top Overlay And Pad C19-2(1572.617mil,2391.515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2298.158mil,2348.19mil)(2329.755mil,2316.593mil) on Top Overlay And Pad C18-1(2297.462mil,2304.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2254.172mil,2304.204mil)(2298.158mil,2348.19mil) on Top Overlay And Pad C18-1(2297.462mil,2304.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2254.172mil,2304.204mil)(2285.769mil,2272.607mil) on Top Overlay And Pad C18-1(2297.462mil,2304.9mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2308.041mil,2250.336mil)(2328.502mil,2229.874mil) on Top Overlay And Pad C18-2(2340.334mil,2262.029mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2350.773mil,2229.875mil)(2372.488mil,2251.589mil) on Top Overlay And Pad C18-2(2340.334mil,2262.029mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2352.026mil,2294.322mil)(2372.488mil,2273.86mil) on Top Overlay And Pad C18-2(2340.334mil,2262.029mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1593.433mil,1643.465mil)(1625.03mil,1611.868mil) on Top Overlay And Pad C17-1(1592.737mil,1600.176mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1549.448mil,1599.48mil)(1581.045mil,1567.883mil) on Top Overlay And Pad C17-1(1592.737mil,1600.176mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1549.448mil,1599.48mil)(1593.433mil,1643.465mil) on Top Overlay And Pad C17-1(1592.737mil,1600.176mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1603.316mil,1545.612mil)(1623.778mil,1525.15mil) on Top Overlay And Pad C17-2(1635.609mil,1557.304mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1646.049mil,1525.15mil)(1667.763mil,1546.865mil) on Top Overlay And Pad C17-2(1635.609mil,1557.304mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1647.302mil,1589.597mil)(1667.763mil,1569.136mil) on Top Overlay And Pad C17-2(1635.609mil,1557.304mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1349.016mil,2499.606mil)(1393.701mil,2499.606mil) on Top Overlay And Pad C15-1(1379.134mil,2468.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1349.016mil,2437.401mil)(1393.701mil,2437.401mil) on Top Overlay And Pad C15-1(1379.134mil,2468.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1349.016mil,2437.401mil)(1349.016mil,2499.606mil) on Top Overlay And Pad C15-1(1379.134mil,2468.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.197mil,2499.606mil)(1454.134mil,2499.606mil) on Top Overlay And Pad C15-2(1439.764mil,2468.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1469.882mil,2453.149mil)(1469.882mil,2483.858mil) on Top Overlay And Pad C15-2(1439.764mil,2468.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.197mil,2437.401mil)(1454.134mil,2437.401mil) on Top Overlay And Pad C15-2(1439.764mil,2468.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1349.016mil,2275.984mil)(1393.701mil,2275.984mil) on Top Overlay And Pad C13-1(1379.134mil,2307.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1349.016mil,2338.189mil)(1393.701mil,2338.189mil) on Top Overlay And Pad C13-1(1379.134mil,2307.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1349.016mil,2275.984mil)(1349.016mil,2338.189mil) on Top Overlay And Pad C13-1(1379.134mil,2307.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.197mil,2275.984mil)(1454.134mil,2275.984mil) on Top Overlay And Pad C13-2(1439.764mil,2307.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1425.197mil,2338.189mil)(1454.134mil,2338.189mil) on Top Overlay And Pad C13-2(1439.764mil,2307.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1469.882mil,2291.732mil)(1469.882mil,2322.441mil) on Top Overlay And Pad C13-2(1439.764mil,2307.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1270.472mil,923.819mil)(1270.472mil,968.504mil) on Top Overlay And Pad C12-1(1301.575mil,953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1332.677mil,923.819mil)(1332.677mil,968.504mil) on Top Overlay And Pad C12-1(1301.575mil,953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1270.472mil,923.819mil)(1332.677mil,923.819mil) on Top Overlay And Pad C12-1(1301.575mil,953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1270.472mil,1000mil)(1270.472mil,1028.937mil) on Top Overlay And Pad C12-2(1301.575mil,1014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1332.677mil,1000mil)(1332.677mil,1028.937mil) on Top Overlay And Pad C12-2(1301.575mil,1014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1286.22mil,1044.685mil)(1316.929mil,1044.685mil) on Top Overlay And Pad C12-2(1301.575mil,1014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1177.559mil,923.819mil)(1177.559mil,968.504mil) on Top Overlay And Pad C11-1(1208.661mil,953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1177.559mil,923.819mil)(1239.764mil,923.819mil) on Top Overlay And Pad C11-1(1208.661mil,953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1239.764mil,923.819mil)(1239.764mil,968.504mil) on Top Overlay And Pad C11-1(1208.661mil,953.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1193.307mil,1044.685mil)(1224.016mil,1044.685mil) on Top Overlay And Pad C11-2(1208.661mil,1014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1177.559mil,1000mil)(1177.559mil,1028.937mil) on Top Overlay And Pad C11-2(1208.661mil,1014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1239.764mil,1000mil)(1239.764mil,1028.937mil) on Top Overlay And Pad C11-2(1208.661mil,1014.567mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1515.354mil,927.756mil)(1515.354mil,972.441mil) on Top Overlay And Pad C10-1(1546.457mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1577.559mil,927.756mil)(1577.559mil,972.441mil) on Top Overlay And Pad C10-1(1546.457mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1515.354mil,927.756mil)(1577.559mil,927.756mil) on Top Overlay And Pad C10-1(1546.457mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1515.354mil,1003.937mil)(1515.354mil,1032.874mil) on Top Overlay And Pad C10-2(1546.457mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1577.559mil,1003.937mil)(1577.559mil,1032.874mil) on Top Overlay And Pad C10-2(1546.457mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1531.102mil,1048.622mil)(1561.811mil,1048.622mil) on Top Overlay And Pad C10-2(1546.457mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1422.441mil,927.756mil)(1422.441mil,972.441mil) on Top Overlay And Pad C9-1(1453.543mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1484.646mil,927.756mil)(1484.646mil,972.441mil) on Top Overlay And Pad C9-1(1453.543mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1422.441mil,927.756mil)(1484.646mil,927.756mil) on Top Overlay And Pad C9-1(1453.543mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1422.441mil,1003.937mil)(1422.441mil,1032.874mil) on Top Overlay And Pad C9-2(1453.543mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1438.189mil,1048.622mil)(1468.898mil,1048.622mil) on Top Overlay And Pad C9-2(1453.543mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1484.646mil,1003.937mil)(1484.646mil,1032.874mil) on Top Overlay And Pad C9-2(1453.543mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2209.055mil,929.134mil)(2209.055mil,973.819mil) on Top Overlay And Pad C8-1(2240.157mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2209.055mil,973.819mil)(2271.26mil,973.819mil) on Top Overlay And Pad C8-1(2240.157mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2271.26mil,929.134mil)(2271.26mil,973.819mil) on Top Overlay And Pad C8-1(2240.157mil,943.701mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2209.055mil,868.701mil)(2209.055mil,897.638mil) on Top Overlay And Pad C8-2(2240.157mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2271.26mil,868.701mil)(2271.26mil,897.638mil) on Top Overlay And Pad C8-2(2240.157mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2224.803mil,852.953mil)(2255.512mil,852.953mil) on Top Overlay And Pad C8-2(2240.157mil,883.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1543.701mil,2604.921mil)(1543.701mil,2649.606mil) on Top Overlay And Pad C7-1(1574.803mil,2635.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1605.906mil,2604.921mil)(1605.906mil,2649.606mil) on Top Overlay And Pad C7-1(1574.803mil,2635.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1543.701mil,2604.921mil)(1605.906mil,2604.921mil) on Top Overlay And Pad C7-1(1574.803mil,2635.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1543.701mil,2681.102mil)(1543.701mil,2710.039mil) on Top Overlay And Pad C7-2(1574.803mil,2695.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1605.906mil,2681.103mil)(1605.906mil,2710.04mil) on Top Overlay And Pad C7-2(1574.803mil,2695.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1559.449mil,2725.787mil)(1590.157mil,2725.787mil) on Top Overlay And Pad C7-2(1574.803mil,2695.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1600.394mil,927.756mil)(1600.394mil,972.441mil) on Top Overlay And Pad C6-1(1631.496mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1662.599mil,927.756mil)(1662.599mil,972.441mil) on Top Overlay And Pad C6-1(1631.496mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1600.394mil,927.756mil)(1662.599mil,927.756mil) on Top Overlay And Pad C6-1(1631.496mil,957.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1600.394mil,1003.937mil)(1600.394mil,1032.874mil) on Top Overlay And Pad C6-2(1631.496mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1662.599mil,1003.937mil)(1662.599mil,1032.874mil) on Top Overlay And Pad C6-2(1631.496mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1616.142mil,1048.622mil)(1646.85mil,1048.622mil) on Top Overlay And Pad C6-2(1631.496mil,1018.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1538.976mil,1817.52mil)(1538.976mil,1862.205mil) on Top Overlay And Pad C5-1(1507.874mil,1847.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1476.772mil,1817.52mil)(1538.976mil,1817.52mil) on Top Overlay And Pad C5-1(1507.874mil,1847.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1476.772mil,1817.52mil)(1476.772mil,1862.205mil) on Top Overlay And Pad C5-1(1507.874mil,1847.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1538.976mil,1893.701mil)(1538.976mil,1922.638mil) on Top Overlay And Pad C5-2(1507.874mil,1908.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1492.52mil,1938.386mil)(1523.228mil,1938.386mil) on Top Overlay And Pad C5-2(1507.874mil,1908.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1476.772mil,1893.701mil)(1476.772mil,1922.638mil) on Top Overlay And Pad C5-2(1507.874mil,1908.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1538.976mil,2028.74mil)(1538.976mil,2073.425mil) on Top Overlay And Pad C4-1(1507.874mil,2043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1476.772mil,2073.425mil)(1538.976mil,2073.425mil) on Top Overlay And Pad C4-1(1507.874mil,2043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1476.772mil,2028.74mil)(1476.772mil,2073.425mil) on Top Overlay And Pad C4-1(1507.874mil,2043.307mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1492.52mil,1952.559mil)(1523.228mil,1952.559mil) on Top Overlay And Pad C4-2(1507.874mil,1982.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1538.976mil,1968.307mil)(1538.976mil,1997.244mil) on Top Overlay And Pad C4-2(1507.874mil,1982.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1476.772mil,1968.307mil)(1476.772mil,1997.244mil) on Top Overlay And Pad C4-2(1507.874mil,1982.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (943.504mil,1606.693mil)(988.189mil,1606.693mil) on Top Overlay And Pad C3-1(973.622mil,1637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (943.504mil,1668.898mil)(988.189mil,1668.898mil) on Top Overlay And Pad C3-1(973.622mil,1637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (943.504mil,1606.693mil)(943.504mil,1668.898mil) on Top Overlay And Pad C3-1(973.622mil,1637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1019.685mil,1606.693mil)(1048.622mil,1606.693mil) on Top Overlay And Pad C3-2(1034.252mil,1637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
Rule Violations :474

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.118mil < 10mil) Between Text "PC14" (1165.354mil,2129.921mil) on Top Overlay And Arc (1366.142mil,2072.819mil) on Top Overlay Silk Text to Silk Clearance [5.117mil]
   Violation between Silk To Silk Clearance Constraint: (2.775mil < 10mil) Between Text "BMP180" (968.504mil,2519.685mil) on Top Overlay And Arc (1118.11mil,2565.945mil) on Top Overlay Silk Text to Silk Clearance [2.775mil]
   Violation between Silk To Silk Clearance Constraint: (9.063mil < 10mil) Between Text "RXD" (2437.008mil,2562.992mil) on Top Overlay And Arc (2476.339mil,2616.772mil) on Top Overlay Silk Text to Silk Clearance [9.063mil]
Rule Violations :3

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 1000
Time Elapsed        : 00:00:05