

================================================================
== Vitis HLS Report for 'Application_Pipeline_VITIS_LOOP_61_1'
================================================================
* Date:           Sat Nov  9 05:57:11 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ImageProcessing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2074|     2074|  20.740 us|  20.740 us|  2074|  2074|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_61_1  |     2072|     2072|         4|          1|          1|  2070|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    193|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        8|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|     63|    -|
|Register         |        -|   -|    164|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        8|   1|    164|    256|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        8|   1|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_12s_7ns_12ns_12_4_1_U1  |mac_muladd_12s_7ns_12ns_12_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                           Memory                           |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Application_int_int_int_int_int_int_float_float_tempData_U  |Application_Pipeline_VITIS_LOOP_61_1_Application_int_int_int_int_int_int_floabkb  |        8|  0|   0|    0|  2070|   32|     1|        66240|
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                       |                                                                                  |        8|  0|   0|    0|  2070|   32|     1|        66240|
    +------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_97_p2    |         +|   0|  0|  19|          12|           1|
    |add_ln66_fu_115_p2   |         +|   0|  0|  39|          32|           1|
    |col_2_fu_145_p2      |         +|   0|  0|  39|          32|           1|
    |icmp_ln61_fu_91_p2   |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln64_fu_109_p2  |      icmp|   0|  0|  18|          32|           7|
    |col_1_fu_121_p3      |    select|   0|  0|  32|           1|           1|
    |row_1_fu_129_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 193|         123|          57|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_load  |   9|          2|   32|         64|
    |col_fu_34                  |   9|          2|   32|         64|
    |i_fu_42                    |   9|          2|   12|         24|
    |row_fu_38                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  63|         14|  111|        222|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_done_reg                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |   1|   0|    1|          0|
    |col_2_reg_221                       |  32|   0|   32|          0|
    |col_fu_34                           |  32|   0|   32|          0|
    |i_1_reg_202                         |  12|   0|   12|          0|
    |i_1_reg_202_pp0_iter2_reg           |  12|   0|   12|          0|
    |i_fu_42                             |  12|   0|   12|          0|
    |row_fu_38                           |  32|   0|   32|          0|
    |trunc_ln69_1_reg_216                |  12|   0|   12|          0|
    |trunc_ln69_1_reg_216_pp0_iter2_reg  |  12|   0|   12|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 164|   0|  164|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_61_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_61_1|  return value|
|image_r_address0  |  out|   12|   ap_memory|                               image_r|         array|
|image_r_ce0       |  out|    1|   ap_memory|                               image_r|         array|
|image_r_we0       |  out|    1|   ap_memory|                               image_r|         array|
|image_r_d0        |  out|   32|   ap_memory|                               image_r|         array|
+------------------+-----+-----+------------+--------------------------------------+--------------+

