// Seed: 462742825
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wand id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd72,
    parameter id_6 = 32'd27
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  inout wire id_5;
  inout wire id_4;
  output wire _id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_2[id_6] = !id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  logic [id_3 : id_3] id_7;
endmodule
