# EMACS settings: -*-	tab-width: 2; indent-tabs-mode: t -*-
# vim: tabstop=2:shiftwidth=2:noexpandtab
# kate: tab-width 2; replace-tabs off; indent-width 2;
# 
# ==============================================================================
# Authors:					Patrick Lehmann
#										Martin Zabel
#										Thomas B. Preusser
# 
# Testbench config:	This file stores all available testbenches and it's settings.
# 
# Description:
# ------------------------------------
#		Some hints:
#		- each PoC namespace, subnamespace and testbench has a own section
#		- directory names are resolved recursively
#		- if no 'FilesFile' key is given in a testbench section,
#			the key is replaced by 'FilesFile' from section 'DEFAULT'
#			and than resolved.
#		- if no 'iSimTclScript' key is given in a testbench section,
#			the key is replaced by 'iSimTclScript' from section 'DEFAULT'
#			and than resolved.
#
# License:
# ==============================================================================
# Copyright 2007-2016 Technische Universitaet Dresden - Germany
#											Chair for VLSI-Design, Diagnostics and Architecture
# 
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
# 
#		http://www.apache.org/licenses/LICENSE-2.0
# 
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# ==============================================================================
#
# Full testbench section example:
#		[TB.common.config]															<Root>.<Namespace>[.<Subnamespace>*].<entity>
#		TBDir =							${PoC.common:TBDir}					resolve testbench directory from parent namespace
#		SimDir = 						${PoC.common:SimDir}				resolve iSim directory from parent namespace
#		TestbenchModule =		config_tb										name of the testbench entity
#		fileListFile =			${TBDir}/config_tb.files		append file list file to TBDir
#		iSimTclScript =			${SimDir}/config_tb.tcl			append tcl script file to SimDir
#		xSimTclScript =			${SimDir}/config_tb.tcl			append tcl script file to SimDir
#		waveConfiguration =	${SimDir}/config_tb.wcfg		append waveform configuration file to SimDir for GUI mode
#
[TB.DEFAULT]
fileListFile =						${TBDir}/${TestbenchModule}.files
aSimBatchScript =					${PoC:SimDir}/aSim.batch.tcl
aSimGUIScript =						${PoC:SimDir}/aSim.gui.tcl
aSimWaveScript =					${SimDir}/${TestbenchModule}.awc
iSimBatchScript =					${PoC:SimDir}/iSim.batch.tcl
iSimGUIScript =						${PoC:SimDir}/iSim.gui.tcl
iSimWaveformConfigFile =	${SimDir}/${TestbenchModule}.wcfg
ghdlWaveformFileFormat =	ghw
gtkwSaveFile =						${SimDir}/${TestbenchModule}.gtkw
vSimBatchScript =					${PoC:SimDir}/vSim.batch.tcl
vSimGUIScript =						${PoC:SimDir}/vSim.gui.tcl
vSimWaveScript =					${SimDir}/${TestbenchModule}.wdo
xSimBatchScript =					${PoC:SimDir}/xSim.batch.tcl
xSimGUIScript =						${PoC:SimDir}/xSim.gui.tcl
xSimWaveformConfigFile =	${SimDir}/${TestbenchModule}.wcfg

# PoC
# ==============================================================================


# PoC.alt
# ==============================================================================


# PoC.arith
# ==============================================================================
[TB.arith.addw]
IP =							arith.addw
TBDir =						${IP.${IP}:TBDir}
SimDir =					${PoC.arith:SimDir}
TestbenchModule =	arith_addw_tb

[TB.arith.counter_bcd]
TBDir =							${PoC.arith:TBDir}
SimDir =						${PoC.arith:SimDir}
TestbenchModule =		arith_counter_bcd_tb

[TB.arith.counter_gray]
TBDir =							${PoC.arith:TBDir}
SimDir =						${PoC.arith:SimDir}
TestbenchModule =		arith_counter_gray_tb

[TB.arith.counter_ring]
TBDir =						${PoC.arith:TBDir}
SimDir =					${PoC.arith:SimDir}
TestbenchModule =	arith_counter_ring_tb

[TB.arith.convert_bin2bcd]
TBDir =						${PoC.arith:TBDir}
SimDir =					${PoC.arith:SimDir}
TestbenchModule =	arith_convert_bin2bcd_tb

[TB.arith.div]
TBDir =						${PoC.arith:TBDir}
SimDir =					${PoC.arith:SimDir}
TestbenchModule =	arith_div_tb

[TB.arith.firstone]
TBDir =						${PoC.arith:TBDir}
SimDir =					${PoC.arith:SimDir}
TestbenchModule =	arith_firstone_tb

[TB.arith.prefix_and]
TBDir =						${PoC.arith:TBDir}
SimDir =					${PoC.arith:SimDir}
TestbenchModule =	arith_prefix_and_tb

[TB.arith.prefix_or]
TBDir =						${PoC.arith:TBDir}
SimDir =					${PoC.arith:SimDir}
TestbenchModule =	arith_prefix_or_tb

; [TB.arith.prng]
; TBDir =						${PoC.arith:TBDir}
; SimDir =					${PoC.arith:SimDir}
; TestbenchModule =	arith_prng_tb

; [TB.arith.scaler]
; TBDir =						${PoC.arith:TBDir}
; SimDir =					${PoC.arith:SimDir}
; TestbenchModule =	arith_scaler_tb

; # PoC.bus
; # ==============================================================================

; # PoC.bus.stream
; # ------------------------------------------------------------------------------

; # PoC.bus.wb
; # ------------------------------------------------------------------------------

; # PoC.cache
; # ==============================================================================


; # PoC.comm
; # ==============================================================================


; # PoC.common
; # ==============================================================================
; [TB.common.config]
; TBDir =						${PoC.common:TBDir}
; SimDir = 					${PoC.common:SimDir}
; TestbenchModule =	config_tb

; #[TB.common.physical]
; #TBDir =						${PoC.common:TBDir}
; #SimDir = 					${PoC.common:SimDir}
; #TestbenchModule =	physical_tb

; [TB.common.strings]
; TBDir =						${PoC.common:TBDir}
; SimDir = 					${PoC.common:SimDir}
; TestbenchModule =	strings_tb

; #[TB.common.utils]
; #TBDir =						${PoC.common:TBDir}
; #SimDir = 					${PoC.common:SimDir}
; #TestbenchModule =	utils_tb

; #[TB.common.vectors]
; #TBDir =						${PoC.common:TBDir}
; #SimDir = 					${PoC.common:SimDir}
; #TestbenchModule =	vectors_tb

; # PoC.dstruct
; # ==============================================================================
; [TB.dstruct.deque]
; TBDir =						${PoC.dstruct:TBDir}
; SimDir =					${PoC.dstruct:SimDir}
; TestbenchModule =	dstruct_deque_tb

; [TB.dstruct.stack]
; TBDir =						${PoC.dstruct:TBDir}
; SimDir =					${PoC.dstruct:SimDir}
; TestbenchModule =	dstruct_stack_tb

; # PoC.fifo
; # ==============================================================================
; [TB.fifo.cc_got]
; TBDir =						${PoC.fifo:TBDir}
; SimDir =					${PoC.fifo:SimDir}
; TestbenchModule =	fifo_cc_got_tb

; [TB.fifo.cc_got_tempgot]
; TBDir =						${PoC.fifo:TBDir}
; SimDir =					${PoC.fifo:SimDir}
; TestbenchModule =	fifo_cc_got_tempgot_tb

; [TB.fifo.cc_got_tempput]
; TBDir =						${PoC.fifo:TBDir}
; SimDir =					${PoC.fifo:SimDir}
; TestbenchModule =	fifo_cc_got_tempput_tb

; #[TB.fifo.dc_got]
; #TBDir =						${PoC.fifo:TBDir}
; #SimDir =					${PoC.fifo:SimDir}
; #TestbenchModule =	fifo_dc_got_tb

; [TB.fifo.ic_got]
; TBDir =						${PoC.fifo:TBDir}
; SimDir =					${PoC.fifo:SimDir}
; TestbenchModule =	fifo_ic_got_tb

; [TB.fifo.ic_assembly]
; TBDir =						${PoC.fifo:TBDir}
; SimDir =					${PoC.fifo:SimDir}
; TestbenchModule =	fifo_ic_assembly_tb

; # PoC.io
; # ==============================================================================
; [TB.io.Debounce]
; TBDir =						${PoC.io:TBDir}
; SimDir =					${PoC.io:SimDir}
; TestbenchModule =	io_Debounce_tb

; # PoC.io.ddrio
; # ------------------------------------------------------------------------------
; [TB.io.ddrio.in]
; TBDir =						${PoC.io.ddrio:TBDir}
; SimDir =					${PoC.io.ddrio:SimDir}
; TestbenchModule =	ddrio_in_tb

; [TB.io.ddrio.inout]
; TBDir =						${PoC.io.ddrio:TBDir}
; SimDir =					${PoC.io.ddrio:SimDir}
; TestbenchModule =	ddrio_inout_tb

; [TB.io.ddrio.out]
; TBDir =						${PoC.io.ddrio:TBDir}
; SimDir =					${PoC.io.ddrio:SimDir}
; TestbenchModule =	ddrio_out_tb

; # PoC.io.iic
; # ------------------------------------------------------------------------------
; [TB.io.iic.Controller]
; TBDir =						${PoC.io.iic:TBDir}
; SimDir =					${PoC.io.iic:SimDir}
; TestbenchModule =	iiC_Controller_tb

; # PoC.io.lcd
; # ------------------------------------------------------------------------------

; # PoC.io.mdio
; # ------------------------------------------------------------------------------

; # PoC.io.pio
; # ------------------------------------------------------------------------------
; [TB.io.pio.fifo]
; TBDir =						${PoC.io.pio:TBDir}
; SimDir =					${PoC.io.pio:SimDir}
; TestbenchModule =	pio_fifo_tb

; # PoC.io.uart
; # ------------------------------------------------------------------------------
; [TB.io.uart.rx]
; TBDir =						${PoC.io.uart:TBDir}
; SimDir =					${PoC.io.uart:SimDir}
; TestbenchModule =	uart_rx_tb


; # PoC.mem
; # ==============================================================================

; # PoC.mem.lut
; # ------------------------------------------------------------------------------
; [TB.mem.lut.Sine]
; TBDir =						${PoC.mem.lut:TBDir}
; SimDir =					${PoC.mem.lut:SimDir}
; TestbenchModule = lut_Sine_tb

; # PoC.mem.ocram
; # ------------------------------------------------------------------------------
; [TB.mem.ocram.sdp]
; TBDir =						${PoC.mem.ocram:TBDir}
; SimDir =					${PoC.mem.ocram:SimDir}
; TestbenchModule = ocram_sdp_tb


; # PoC.misc
; # ==============================================================================

; # PoC.misc.filter
; # ------------------------------------------------------------------------------


; # PoC.misc.gearbox
; # ------------------------------------------------------------------------------
; [TB.misc.gearbox.down_cc]
; TBDir =						${PoC.misc.gearbox:TBDir}
; SimDir =					${PoC.misc.gearbox:SimDir}
; TestbenchModule =	gearbox_down_cc_tb

; [TB.misc.gearbox.down_dc]
; TBDir =						${PoC.misc.gearbox:TBDir}
; SimDir =					${PoC.misc.gearbox:SimDir}
; TestbenchModule =	gearbox_down_dc_tb

; [TB.misc.gearbox.up_cc]
; TBDir =						${PoC.misc.gearbox:TBDir}
; SimDir =					${PoC.misc.gearbox:SimDir}
; TestbenchModule =	gearbox_up_cc_tb

; [TB.misc.gearbox.up_dc]
; TBDir =						${PoC.misc.gearbox:TBDir}
; SimDir =					${PoC.misc.gearbox:SimDir}
; TestbenchModule =	gearbox_up_dc_tb

; # PoC.misc.stat
; # ------------------------------------------------------------------------------
; [TB.misc.stat.Average]
; TBDir =						${PoC.misc.stat:TBDir}
; SimDir =					${PoC.misc.stat:SimDir}
; TestbenchModule =	stat_Average_tb

; [TB.misc.stat.Histogram]
; TBDir =						${PoC.misc.stat:TBDir}
; SimDir =					${PoC.misc.stat:SimDir}
; TestbenchModule =	stat_Histogram_tb

; [TB.misc.stat.Minimum]
; TBDir =						${PoC.misc.stat:TBDir}
; SimDir =					${PoC.misc.stat:SimDir}
; TestbenchModule =	stat_Minimum_tb

; [TB.misc.stat.Maximum]
; TBDir =						${PoC.misc.stat:TBDir}
; SimDir =					${PoC.misc.stat:SimDir}
; TestbenchModule =	stat_Maximum_tb

; # PoC.misc.sync
; # ------------------------------------------------------------------------------
; [TB.misc.sync.Bits]
; TBDir =						${PoC.misc.sync:TBDir}
; SimDir =					${PoC.misc.sync:SimDir}
; TestbenchModule =	sync_Bits_tb

; [TB.misc.sync.Reset]
; TBDir =						${PoC.misc.sync:TBDir}
; SimDir =					${PoC.misc.sync:SimDir}
; TestbenchModule =	sync_Reset_tb

; [TB.misc.sync.Strobe]
; TBDir =						${PoC.misc.sync:TBDir}
; SimDir =					${PoC.misc.sync:SimDir}
; TestbenchModule =	sync_Strobe_tb

; [TB.misc.sync.Vector]
; TBDir =						${PoC.misc.sync:TBDir}
; SimDir =					${PoC.misc.sync:SimDir}
; TestbenchModule =	sync_Vector_tb

; [TB.misc.sync.Command]
; TBDir =						${PoC.misc.sync:TBDir}
; SimDir =					${PoC.misc.sync:SimDir}
; TestbenchModule =	sync_Command_tb


; # PoC.net
; # ==============================================================================

; # PoC.net.arp
; # ------------------------------------------------------------------------------

; # PoC.net.eth
; # ------------------------------------------------------------------------------

; # PoC.net.icmpv4
; # ------------------------------------------------------------------------------

; # PoC.net.icmpv6
; # ------------------------------------------------------------------------------

; # PoC.net.ipv4
; # ------------------------------------------------------------------------------

; # PoC.net.ipv6
; # ------------------------------------------------------------------------------

; # PoC.net.mac
; # ------------------------------------------------------------------------------

; # PoC.net.ndp
; # ------------------------------------------------------------------------------

; # PoC.net.stack
; # ------------------------------------------------------------------------------

; # PoC.net.udp
; # ------------------------------------------------------------------------------

; # PoC.sata
; # ==============================================================================
; [TB.sata.TransceiverLayer]
; TBDir =						${PoC.sata:TBDir}
; SimDir =					${PoC.sata:SimDir}
; TestbenchModule =	sata_TransceiverLayer_tb


; # PoC.sim
; # ==============================================================================
; [TB.sim.ClockGenerator]
; TBDir =						${PoC.sim:TBDir}
; SimDir =					${PoC.sim:SimDir}
; TestbenchModule =	sim_ClockGenerator_tb

; [TB.sim.Waveform]
; TBDir =						${PoC.sim:TBDir}
; SimDir =					${PoC.sim:SimDir}
; TestbenchModule =	sim_Waveform_tb


; # PoC.sort
; # ==============================================================================
; [TB.sort.ExpireList]
; TBDir =						${PoC.sort:TBDir}
; SimDir =					${PoC.sort:SimDir}
; TestbenchModule =	sort_ExpireList_tb

; [TB.sort.InsertSort]
; TBDir =						${PoC.sort:TBDir}
; SimDir =					${PoC.sort:SimDir}
; TestbenchModule =	sort_InsertSort_tb

; [TB.sort.LeastFrequentlyUsed]
; TBDir =						${PoC.sort:TBDir}
; SimDir =					${PoC.sort:SimDir}
; TestbenchModule =	sort_LeastFrequentlyUsed_tb

; [TB.sort.LeastRecentlyUsed]
; TBDir =						${PoC.sort:TBDir}
; SimDir =					${PoC.sort:SimDir}
; TestbenchModule =	sort_LeastRecentlyUsed_tb
; CoCoTBModule =		sort_LeastRecentlyUsed_cocotb


; # PoC.sort.sortnet
; # ------------------------------------------------------------------------------
; [TB.sort.sortnet.BitonicSort]
; TBDir =						${PoC.sort.sortnet:TBDir}
; SimDir =					${PoC.sort.sortnet:SimDir}
; TestbenchModule =	sortnet_BitonicSort_tb

; [TB.sort.sortnet.OddEvenMergeSort]
; TBDir =						${PoC.sort.sortnet:TBDir}
; SimDir =					${PoC.sort.sortnet:SimDir}
; TestbenchModule =	sortnet_OddEvenMergeSort_tb

; [TB.sort.sortnet.OddEvenSort]
; TBDir =						${PoC.sort.sortnet:TBDir}
; SimDir =					${PoC.sort.sortnet:SimDir}
; TestbenchModule =	sortnet_OddEvenSort_tb

; [TB.sort.sortnet.Stream_Adapter]
; TBDir =						${PoC.sort.sortnet:TBDir}
; SimDir =					${PoC.sort.sortnet:SimDir}
; TestbenchModule =	sortnet_Stream_Adapter_tb

; [TB.sort.sortnet.Stream_Adapter2]
; TBDir =						${PoC.sort.sortnet:TBDir}
; SimDir =					${PoC.sort.sortnet:SimDir}
; TestbenchModule =	sortnet_Stream_Adapter2_tb

; # PoC.xil
; # ==============================================================================
