{
  "module_name": "nv50.c",
  "hash_id": "d60e36d9a02ee95087b6db0ec7e1c2e52c60854b26d93de611e799e9f3d094de",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/subdev/mmu/nv50.c",
  "human_readable_source": " \n#include \"mem.h\"\n#include \"vmm.h\"\n\n#include <nvif/class.h>\n\nconst u8 *\nnv50_mmu_kind(struct nvkm_mmu *base, int *count, u8 *invalid)\n{\n\t \n\tstatic const u8\n\tkind[128] = {\n\t\t0x01, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,  \n\t\t0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,\n\t\t0x01, 0x01, 0x01, 0x01, 0x7f, 0x7f, 0x7f, 0x7f,  \n\t\t0x02, 0x02, 0x02, 0x02, 0x7f, 0x7f, 0x7f, 0x7f,\n\t\t0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x7f,  \n\t\t0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x7f,\n\t\t0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,  \n\t\t0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,\n\t\t0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x02,  \n\t\t0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x7f, 0x7f,\n\t\t0x7f, 0x7f, 0x7f, 0x7f, 0x01, 0x01, 0x01, 0x7f,  \n\t\t0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f, 0x7f,\n\t\t0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x7f,  \n\t\t0x01, 0x01, 0x01, 0x01, 0x02, 0x02, 0x02, 0x02,\n\t\t0x01, 0x7f, 0x02, 0x7f, 0x01, 0x7f, 0x02, 0x7f,  \n\t\t0x01, 0x01, 0x02, 0x02, 0x01, 0x01, 0x7f, 0x7f\n\t};\n\t*count = ARRAY_SIZE(kind);\n\t*invalid = 0x7f;\n\treturn kind;\n}\n\nstatic const struct nvkm_mmu_func\nnv50_mmu = {\n\t.dma_bits = 40,\n\t.mmu = {{ -1, -1, NVIF_CLASS_MMU_NV50}},\n\t.mem = {{ -1,  0, NVIF_CLASS_MEM_NV50}, nv50_mem_new, nv50_mem_map },\n\t.vmm = {{ -1, -1, NVIF_CLASS_VMM_NV50}, nv50_vmm_new, false, 0x1400 },\n\t.kind = nv50_mmu_kind,\n};\n\nint\nnv50_mmu_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,\n\t     struct nvkm_mmu **pmmu)\n{\n\treturn nvkm_mmu_new_(&nv50_mmu, device, type, inst, pmmu);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}