
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032613                       # Number of seconds simulated
sim_ticks                                 32612971605                       # Number of ticks simulated
final_tick                               604115894724                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 297486                       # Simulator instruction rate (inst/s)
host_op_rate                                   380895                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2092621                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924116                       # Number of bytes of host memory used
host_seconds                                 15584.75                       # Real time elapsed on the host
sim_insts                                  4636249985                       # Number of instructions simulated
sim_ops                                    5936149631                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1744000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1946368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       752640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       656256                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5107328                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1576192                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1576192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13625                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15206                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5880                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         5127                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39901                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12314                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12314                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53475654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51023                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59680793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        54947                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     23077934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        82421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20122545                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               156604190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58872                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51023                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        54947                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        82421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             247264                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          48330217                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               48330217                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          48330217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53475654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51023                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59680793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        54947                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     23077934                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        82421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20122545                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204934407                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78208566                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28415707                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24847344                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1799436                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14233609                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13678725                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2040549                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56740                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33506308                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158109455                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28415707                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15719274                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32555254                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8836520                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3838995                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16516144                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       712279                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76927398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44372144     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615010      2.10%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2961034      3.85%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766813      3.60%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4559801      5.93%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4737763      6.16%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125368      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848872      1.10%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13940593     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76927398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363332                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.021639                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34561917                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3711373                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31506987                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125474                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7021637                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3090607                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5199                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176872722                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7021637                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36014797                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1285319                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       423630                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30166437                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2015569                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172220190                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690537                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       812701                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228608786                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    783876647                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    783876647                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79712614                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20304                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5394320                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26506935                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5758789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96314                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1843615                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163041865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137643293                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181926                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48875818                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134181468                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76927398                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.789262                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841203                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26587516     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14396427     18.71%     53.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12477741     16.22%     69.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7672349      9.97%     79.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8038759     10.45%     89.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4731513      6.15%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2083281      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556446      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383366      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76927398                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         539869     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174325     21.38%     87.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       101029     12.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107953058     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085611      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23697876     17.22%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4896827      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137643293                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.759952                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815223                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005923                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353211133                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211937963                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133152871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138458516                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       340754                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7576864                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          929                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1405434                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7021637                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         698738                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58590                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163061724                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26506935                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5758789                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9934                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30584                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957644                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1059953                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2017597                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135074719                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22776470                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2568574                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27553697                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414029                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4777227                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.727109                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133301664                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133152871                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81820818                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199664631                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.702536                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409791                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49450754                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1804194                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69905761                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625211                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320297                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32097237     45.92%     45.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14845425     21.24%     67.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306842     11.88%     79.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2817196      4.03%     83.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2694262      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1118803      1.60%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3001235      4.29%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875673      1.25%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4149088      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69905761                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4149088                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228819012                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333152143                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29675                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1281168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.782086                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.782086                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.278632                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.278632                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624833878                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174509523                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182345969                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78208566                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28175979                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22897090                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1922709                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11888009                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10993956                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2974163                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81628                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28283328                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156292815                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28175979                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13968119                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34369997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10325428                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5755805                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13852003                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       826564                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76769007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.515058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42399010     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3019988      3.93%     59.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2436580      3.17%     62.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5932719      7.73%     70.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1605135      2.09%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2066843      2.69%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1498650      1.95%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          840111      1.09%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16969971     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76769007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360267                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.998410                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29587549                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5583481                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33053063                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223453                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8321456                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4815223                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38722                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186857069                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        76728                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8321456                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31754184                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1238447                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1148245                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31058547                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3248123                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180271089                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        28540                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1344842                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1011270                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          834                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252403473                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    841601844                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    841601844                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154734157                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97669298                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36767                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20624                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8911476                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16801555                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8564948                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       133690                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2791885                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170472737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35381                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135445715                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       260124                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58886836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179783530                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5409                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76769007                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764328                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887176                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26582572     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16543374     21.55%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10847936     14.13%     70.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8022224     10.45%     80.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6904421      8.99%     89.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3575324      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3061841      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       576073      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       655242      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76769007                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         793950     71.11%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161475     14.46%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161044     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112855946     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1927999      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14986      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13446019      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7200765      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135445715                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.731853                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1116474                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008243                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349037033                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229395544                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131993059                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136562189                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       509910                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6619148                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2668                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          593                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2197203                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8321456                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         497713                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73059                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170508119                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       375126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16801555                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8564948                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20395                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65443                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          593                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1150007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1079069                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2229076                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133289225                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12616809                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2156488                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19627447                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18804753                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7010638                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.704279                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132081364                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131993059                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86016880                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242819498                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.687706                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354242                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90646363                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111320712                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59188227                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29972                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1926780                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68447551                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.626365                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.140234                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26543200     38.78%     38.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18997006     27.75%     66.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7730158     11.29%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4347019      6.35%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3551241      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1441544      2.11%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1714329      2.50%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       860757      1.26%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3262297      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68447551                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90646363                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111320712                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16550149                       # Number of memory references committed
system.switch_cpus1.commit.loads             10182404                       # Number of loads committed
system.switch_cpus1.commit.membars              14986                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15994455                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100303804                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2266041                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3262297                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235694193                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          349344626                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39999                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1439559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90646363                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111320712                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90646363                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862788                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862788                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159034                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159034                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599630909                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182444472                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172423309                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29972                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78208566                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28860306                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23528784                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1928762                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12084753                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11266560                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3112104                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85221                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     28873299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158525437                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28860306                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14378664                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35203644                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10245953                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4851305                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14252725                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       936283                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77221767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42018123     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2330364      3.02%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4338235      5.62%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4343298      5.62%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2687711      3.48%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2147235      2.78%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1338687      1.73%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1258464      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16759650     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77221767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.369017                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.026957                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30105709                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4797547                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         33820195                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       206682                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8291633                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4883762                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1843                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190182927                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         7702                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8291633                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32289459                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         920928                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       891517                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31801207                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3027019                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     183393799                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1258959                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       924347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    257578688                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    855527732                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    855527732                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159201989                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        98376662                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32651                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15676                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8421939                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16963128                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8655500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       107594                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2552161                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172886106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137725466                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       273340                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     58501951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    178808645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     77221767                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.783506                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.900203                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26423259     34.22%     34.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16908495     21.90%     56.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     10887075     14.10%     70.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7290902      9.44%     79.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7724017     10.00%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3685953      4.77%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2953948      3.83%     98.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       664350      0.86%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       683768      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77221767                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         858677     72.44%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162577     13.72%     86.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       164137     13.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115180071     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1849648      1.34%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15675      0.01%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13325133      9.68%     94.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7354939      5.34%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137725466                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.761002                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1185391                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008607                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    354131428                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231419705                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134556732                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138910857                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       426518                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6584747                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1755                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2080857                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8291633                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         478795                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        83083                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172917465                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       341050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16963128                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8655500                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15676                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         65215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1205727                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1070200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2275927                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135887851                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12710291                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1837613                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19882815                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19265243                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7172524                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.737506                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134598937                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134556732                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85740533                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        246075236                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720486                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348432                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92719508                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114164953                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     58752885                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1950451                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     68930134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.656242                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26079379     37.83%     37.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19355942     28.08%     65.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8051836     11.68%     77.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4007206      5.81%     83.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3982868      5.78%     89.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1603238      2.33%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1598571      2.32%     93.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       864119      1.25%     95.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3386975      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     68930134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92719508                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114164953                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16953024                       # Number of memory references committed
system.switch_cpus2.commit.loads             10378381                       # Number of loads committed
system.switch_cpus2.commit.membars              15676                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16478609                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102853742                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2354708                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3386975                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           238460997                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          354132688                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 986799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92719508                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114164953                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92719508                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843496                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843496                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185542                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185542                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       610423909                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186918963                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      174725245                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                78208566                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29422947                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     24010103                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1961331                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12354207                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11609590                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3041456                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        86322                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     30468556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             159879889                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29422947                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14651046                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             34668527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10234692                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4529267                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         14833506                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       755459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     77923438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.536956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.337739                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        43254911     55.51%     55.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2833088      3.64%     59.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4274418      5.49%     64.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2949486      3.79%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2078735      2.67%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2027629      2.60%     73.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1211274      1.55%     75.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2613940      3.35%     78.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16679957     21.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     77923438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.376211                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.044276                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        31338187                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4742507                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         33101142                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       484943                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8256646                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4953036                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          600                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     191463462                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2415                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8256646                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        33086877                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         472147                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1746467                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31801628                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2559662                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     185752453                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1073015                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       869957                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    260419365                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    864614436                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    864614436                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    160511408                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        99907911                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        33477                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        15979                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7614076                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17057798                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8726682                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       109711                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2364990                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         173177327                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        31901                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138398283                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       276609                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     57677894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    176371149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     77923438                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.776080                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.920088                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27866408     35.76%     35.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15670813     20.11%     55.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11116802     14.27%     70.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7460812      9.57%     79.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7597552      9.75%     89.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3631435      4.66%     94.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3227726      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       617429      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       734461      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     77923438                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         752192     70.82%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             9      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149684     14.09%     84.91% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       160229     15.09%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115730502     83.62%     83.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1752683      1.27%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15924      0.01%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13610277      9.83%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7288897      5.27%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138398283                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.769605                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1062114                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007674                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    356058727                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    230887568                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134571390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139460397                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       434654                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6612175                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         5839                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2090114                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8256646                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         249071                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        46673                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    173209230                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       603368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17057798                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8726682                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        15977                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         39293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          450                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1192256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1070494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2262750                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135854923                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12724774                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2543360                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19832646                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19310012                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7107872                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.737085                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134629654                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134571390                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         87173253                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        247556620                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.720673                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352135                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93352641                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    115066882                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     58142583                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1976887                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     69666791                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.651675                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.177574                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26626901     38.22%     38.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19956836     28.65%     66.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7552948     10.84%     77.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4229623      6.07%     83.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3555293      5.10%     88.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1593066      2.29%     91.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1520804      2.18%     93.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1046605      1.50%     94.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3584715      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     69666791                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93352641                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     115066882                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17082188                       # Number of memory references committed
system.switch_cpus3.commit.loads             10445620                       # Number of loads committed
system.switch_cpus3.commit.membars              15924                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16688920                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103590281                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2377478                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3584715                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           239291541                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          354680935                       # The number of ROB writes
system.switch_cpus3.timesIdled                  16784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 285128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93352641                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            115066882                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93352641                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.837776                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.837776                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.193637                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.193637                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       610202071                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      187096074                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      176046092                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31848                       # number of misc regfile writes
system.l2.replacements                          39903                       # number of replacements
system.l2.tagsinuse                      32767.888853                       # Cycle average of tags in use
system.l2.total_refs                          1198140                       # Total number of references to valid blocks.
system.l2.sampled_refs                          72671                       # Sample count of references to valid blocks.
system.l2.avg_refs                          16.487182                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           442.814332                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.109862                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5602.979226                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.116060                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5040.397691                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.165786                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2394.488016                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.362865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2075.695521                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5640.022840                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4799.171263                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3883.854200                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2848.711191                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.170989                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000278                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.153821                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000280                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.073074                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.063345                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.172120                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.146459                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.118526                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.086936                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35987                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        50594                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        30194                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        25859                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  142634                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            42596                       # number of Writeback hits
system.l2.Writeback_hits::total                 42596                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35987                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50594                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        30194                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        25859                       # number of demand (read+write) hits
system.l2.demand_hits::total                   142634                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35987                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50594                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        30194                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        25859                       # number of overall hits
system.l2.overall_hits::total                  142634                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13625                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15206                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5880                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         5108                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 39882                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13625                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15206                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5880                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         5127                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39901                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13625                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15206                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5880                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         5127                       # number of overall misses
system.l2.overall_misses::total                 39901                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       838851                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    845518835                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       812972                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    899171624                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       655899                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    377416153                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1091800                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    321467466                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2446973600                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1008259                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1008259                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       838851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    845518835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       812972                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    899171624                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       655899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    377416153                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1091800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    322475725                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2447981859                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       838851                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    845518835                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       812972                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    899171624                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       655899                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    377416153                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1091800                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    322475725                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2447981859                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65800                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        36074                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        30967                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              182516                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        42596                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             42596                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49612                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65800                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        36074                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        30986                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               182535                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49612                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65800                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        36074                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        30986                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              182535                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.274631                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.231094                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.162998                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.164950                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.218512                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.274631                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.231094                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.162998                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.165462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.218594                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.274631                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.231094                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.162998                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.165462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.218594                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55923.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62056.428257                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 62536.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59132.686045                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46849.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64186.420578                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 51990.476190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 62934.116288                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61355.338248                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 53066.263158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53066.263158                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55923.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62056.428257                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 62536.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59132.686045                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46849.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64186.420578                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 51990.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 62897.547299                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61351.391168                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55923.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62056.428257                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 62536.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59132.686045                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46849.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64186.420578                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 51990.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 62897.547299                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61351.391168                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12314                       # number of writebacks
system.l2.writebacks::total                     12314                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13625                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15206                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5880                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         5108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            39882                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15206                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         5127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39901                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15206                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         5127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39901                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       752769                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    766577840                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       737660                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    811118819                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       576364                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    343448780                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       969431                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    291944504                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2216126167                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       899776                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       899776                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       752769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    766577840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       737660                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    811118819                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       576364                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    343448780                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       969431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    292844280                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2217025943                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       752769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    766577840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       737660                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    811118819                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       576364                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    343448780                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       969431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    292844280                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2217025943                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.274631                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.231094                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.162998                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.164950                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.218512                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.274631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.231094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.162998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.165462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.274631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.231094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.162998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.165462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.218594                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 50184.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56262.593761                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56743.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53342.024135                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41168.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58409.656463                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46163.380952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 57154.366484                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55567.077052                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 47356.631579                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 47356.631579                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 50184.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56262.593761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 56743.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53342.024135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41168.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58409.656463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 46163.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 57118.057343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55563.167414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 50184.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56262.593761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 56743.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53342.024135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41168.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58409.656463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 46163.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 57118.057343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55563.167414                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.992125                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016548240                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875550.258303                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.992125                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16516126                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16516126                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16516126                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16516126                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16516126                       # number of overall hits
system.cpu0.icache.overall_hits::total       16516126                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       986729                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       986729                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       986729                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       986729                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       986729                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       986729                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16516144                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16516144                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16516144                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16516144                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16516144                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16516144                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54818.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54818.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54818.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54818.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54818.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54818.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       856808                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       856808                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       856808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       856808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       856808                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       856808                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57120.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57120.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57120.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57120.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57120.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57120.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49612                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457814                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49868                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4942.203698                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.107252                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.892748                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824638                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175362                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20675048                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20675048                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008540                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008540                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008540                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008540                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157018                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157018                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157018                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157018                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157018                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157018                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7028534499                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7028534499                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7028534499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7028534499                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7028534499                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7028534499                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20832066                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20832066                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25165558                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25165558                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25165558                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25165558                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007537                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007537                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006239                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006239                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006239                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006239                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44762.603644                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44762.603644                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44762.603644                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44762.603644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44762.603644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44762.603644                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10141                       # number of writebacks
system.cpu0.dcache.writebacks::total            10141                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107406                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107406                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107406                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107406                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49612                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49612                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49612                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49612                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49612                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49612                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1153481180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1153481180                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1153481180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1153481180                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1153481180                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1153481180                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23250.043941                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23250.043941                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23250.043941                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23250.043941                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23250.043941                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23250.043941                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996891                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100825399                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219406.046371                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996891                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13851985                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13851985                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13851985                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13851985                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13851985                       # number of overall hits
system.cpu1.icache.overall_hits::total       13851985                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1178700                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1178700                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1178700                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1178700                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1178700                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1178700                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13852003                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13852003                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13852003                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13852003                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13852003                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13852003                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 65483.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65483.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 65483.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65483.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 65483.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65483.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       845972                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       845972                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       845972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       845972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       845972                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       845972                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 65074.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65074.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 65074.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65074.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 65074.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65074.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65800                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192156059                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66056                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2908.987208                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107760                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892240                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898858                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101142                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9582575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9582575                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6337773                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6337773                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20041                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20041                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14986                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14986                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15920348                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15920348                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15920348                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15920348                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140745                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140745                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140745                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140745                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140745                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140745                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4727354081                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4727354081                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4727354081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4727354081                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4727354081                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4727354081                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9723320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9723320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6337773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6337773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20041                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14986                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14986                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16061093                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16061093                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16061093                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16061093                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014475                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014475                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008763                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008763                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008763                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008763                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33588.078305                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33588.078305                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33588.078305                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33588.078305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33588.078305                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33588.078305                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17111                       # number of writebacks
system.cpu1.dcache.writebacks::total            17111                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74945                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74945                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74945                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74945                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74945                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65800                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65800                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65800                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65800                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65800                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65800                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1358627852                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1358627852                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1358627852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1358627852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1358627852                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1358627852                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20647.839696                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20647.839696                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20647.839696                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20647.839696                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20647.839696                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20647.839696                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995776                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098892393                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2373417.695464                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995776                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14252709                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14252709                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14252709                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14252709                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14252709                       # number of overall hits
system.cpu2.icache.overall_hits::total       14252709                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       818515                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       818515                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       818515                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       818515                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       818515                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       818515                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14252725                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14252725                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14252725                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14252725                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14252725                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14252725                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 51157.187500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51157.187500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 51157.187500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51157.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 51157.187500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51157.187500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       673556                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       673556                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       673556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       673556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       673556                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       673556                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48111.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 48111.142857                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 48111.142857                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 48111.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 48111.142857                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 48111.142857                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36074                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180833196                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36330                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4977.517093                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.417677                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.582323                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.907882                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.092118                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9701601                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9701601                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6543801                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6543801                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15676                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15676                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15676                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15676                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16245402                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16245402                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16245402                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16245402                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        94523                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        94523                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        94523                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         94523                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        94523                       # number of overall misses
system.cpu2.dcache.overall_misses::total        94523                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   3292048972                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3292048972                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3292048972                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3292048972                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3292048972                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3292048972                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9796124                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9796124                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6543801                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6543801                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15676                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15676                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16339925                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16339925                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16339925                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16339925                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009649                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009649                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005785                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005785                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005785                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005785                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 34828.020397                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34828.020397                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34828.020397                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34828.020397                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34828.020397                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34828.020397                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8088                       # number of writebacks
system.cpu2.dcache.writebacks::total             8088                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58449                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58449                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58449                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58449                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58449                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58449                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36074                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36074                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36074                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36074                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36074                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36074                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    610375724                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    610375724                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    610375724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    610375724                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    610375724                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    610375724                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002208                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002208                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16920.101015                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16920.101015                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16920.101015                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16920.101015                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16920.101015                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16920.101015                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               464.066539                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1102774769                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2361402.074946                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.066539                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028953                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.743696                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14833482                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14833482                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14833482                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14833482                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14833482                       # number of overall hits
system.cpu3.icache.overall_hits::total       14833482                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.cpu3.icache.overall_misses::total           24                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1355046                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1355046                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1355046                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1355046                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1355046                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1355046                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14833506                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14833506                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14833506                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14833506                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14833506                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14833506                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 56460.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56460.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 56460.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56460.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 56460.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56460.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           21                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           21                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1134937                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1134937                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1134937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1134937                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1134937                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1134937                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54044.619048                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54044.619048                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 54044.619048                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54044.619048                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 54044.619048                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54044.619048                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 30986                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               175911592                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 31242                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5630.612381                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.884474                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.115526                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.901892                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.098108                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9689736                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9689736                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6604308                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6604308                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        15955                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        15955                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15924                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15924                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16294044                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16294044                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16294044                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16294044                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        63623                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        63623                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          142                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          142                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        63765                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         63765                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        63765                       # number of overall misses
system.cpu3.dcache.overall_misses::total        63765                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1844733459                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1844733459                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8585826                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8585826                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1853319285                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1853319285                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1853319285                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1853319285                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9753359                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9753359                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6604450                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6604450                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        15955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        15955                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15924                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15924                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16357809                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16357809                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16357809                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16357809                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006523                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006523                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003898                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003898                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003898                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003898                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28994.757541                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28994.757541                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 60463.563380                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60463.563380                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 29064.836274                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29064.836274                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29064.836274                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29064.836274                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7256                       # number of writebacks
system.cpu3.dcache.writebacks::total             7256                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        32656                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        32656                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          123                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          123                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        32779                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        32779                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        32779                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        32779                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        30967                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        30967                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        30986                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        30986                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        30986                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        30986                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    553906999                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    553906999                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1042518                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1042518                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    554949517                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    554949517                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    554949517                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    554949517                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001894                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001894                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17887.008719                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17887.008719                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 54869.368421                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 54869.368421                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17909.685568                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17909.685568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17909.685568                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17909.685568                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
