<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>iRRAM: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" async src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">iRRAM
   &#160;<span id="projectnumber">2014_01</span>
   </div>
   <div id="projectbrief">Interactive Real RAM</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('functions_vars.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index__"></a>- _ -</h3><ul>
<li>_eval
: <a class="el" href="classiRRAM_1_1FUNCTIONAL__algorithm.html#a57456e0a0a679b2ac101602c816ab3f2">iRRAM::FUNCTIONAL_algorithm&lt; RESULT, PARAM &gt;</a>
</li>
<li>_fobject
: <a class="el" href="classiRRAM_1_1FUNCTION.html#a9fe78faf541c0e3655c4249d37134e6e">iRRAM::FUNCTION&lt; RESULT, PARAM &gt;</a>
</li>
<li>_imag
: <a class="el" href="classiRRAM_1_1COMPLEX.html#a7cc1d6d93ba030faf309623f25d11d67">iRRAM::COMPLEX</a>
</li>
<li>_M_n
: <a class="el" href="structiRRAM_1_1__SetRflags.html#ab3f41a90e7d688b6f4fdf14f59c58f53">iRRAM::_SetRflags</a>
, <a class="el" href="structiRRAM_1_1__SetRwidth.html#ab36ed31e464a061988d4b9c937c207d5">iRRAM::_SetRwidth</a>
</li>
<li>_real
: <a class="el" href="classiRRAM_1_1COMPLEX.html#ad83c2ed342d42816d68eaad77bedb5b2">iRRAM::COMPLEX</a>
</li>
<li>_respect_iteration
: <a class="el" href="classiRRAM_1_1orstream.html#a67949a39b03779a092cae70bf7bb580f">iRRAM::orstream</a>
</li>
<li>_value
: <a class="el" href="classiRRAM_1_1FUNCTIONAL__value.html#a23ac4756e1274191633e764d74acaf59">iRRAM::FUNCTIONAL_value&lt; RESULT, PARAM &gt;</a>
</li>
</ul>


<h3><a id="index_a"></a>- a -</h3><ul>
<li>actual_prec
: <a class="el" href="structiRRAM_1_1ITERATION__DATA.html#aa88fa272deed03c20cb272bdb2ccfe8f">iRRAM::ITERATION_DATA</a>
</li>
<li>ACTUAL_STACK
: <a class="el" href="structiRRAM_1_1state__t.html#ab6536bdc9b51918a963fba70221a663e">iRRAM::state_t</a>
</li>
</ul>


<h3><a id="index_c"></a>- c -</h3><ul>
<li>cache_active
: <a class="el" href="structiRRAM_1_1state__t.html#ae409aa6fe7c633afa81b0d8fd1120673">iRRAM::state_t</a>
</li>
<li>cache_address
: <a class="el" href="structiRRAM_1_1state__t.html#a39bcc6e9f4a2571f6295b4b8f0439d2a">iRRAM::state_t</a>
</li>
<li>colindex
: <a class="el" href="classiRRAM_1_1SPM__ELEMENT.html#a9d4a97a6148d6702c4198e6be85645ea">iRRAM::SPM_ELEMENT</a>
</li>
<li>colvector
: <a class="el" href="classiRRAM_1_1SPARSEREALMATRIX.html#a24478d1cdcff2677781ce7fd9cfb1cb0">iRRAM::SPARSEREALMATRIX</a>
</li>
</ul>


<h3><a id="index_d"></a>- d -</h3><ul>
<li>debug
: <a class="el" href="structiRRAM_1_1state__t.html#a145a0915b8facde45b7cafcfee959623">iRRAM::state_t</a>
, <a class="el" href="structiRRAM__init__options.html#a41dcc76ac6641d22453e5b501ca0c325">iRRAM_init_options</a>
</li>
<li>digits
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a9018093692baf1a825c7c812c333c866">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>dp
: <a class="el" href="classiRRAM_1_1REAL.html#a739bf20105d36d96984fbe344d003865">iRRAM::REAL</a>
</li>
<li>DYADIC_precision
: <a class="el" href="structiRRAM_1_1state__t.html#af59d6efc12dc8b1e41e69f0608f71396">iRRAM::state_t</a>
</li>
</ul>


<h3><a id="index_e"></a>- e -</h3><ul>
<li>error
: <a class="el" href="classiRRAM_1_1REAL.html#ab022abaaac0823e357c103a9a8cbe197">iRRAM::REAL</a>
</li>
<li>exponent
: <a class="el" href="structext__mpfr__sizetype.html#aedd50cd96470abf04c28ad510f71223e">ext_mpfr_sizetype</a>
, <a class="el" href="structiRRAM_1_1generic__sizetype.html#af7776a4efcbf6f33b5add69e771d2d0f">iRRAM::generic_sizetype&lt; M, E &gt;</a>
</li>
<li>ext_mpfr_cache
: <a class="el" href="structiRRAM_1_1state__t.html#a0007626688e3563091342df2b353732a">iRRAM::state_t</a>
</li>
<li>ext_mpfr_var_count
: <a class="el" href="structiRRAM__ext__mpfr__cache__t.html#a95fb13bf0fa45f49381b4b5e16a53bce">iRRAM_ext_mpfr_cache_t</a>
</li>
</ul>


<h3><a id="index_f"></a>- f -</h3><ul>
<li>filled
: <a class="el" href="classiRRAM_1_1SPARSEREALMATRIX.html#ad71ebde4c079592d82f61a935d397bf2">iRRAM::SPARSEREALMATRIX</a>
</li>
<li>free_var_count
: <a class="el" href="structiRRAM__ext__mpfr__cache__t.html#a5cb32b35475187a6790a9fca7fdef02c">iRRAM_ext_mpfr_cache_t</a>
, <a class="el" href="structiRRAM__mpq__cache__t.html#a79aa26f79a5d5a1a7e3b639c633fa366">iRRAM_mpq_cache_t</a>
, <a class="el" href="structiRRAM__mpz__cache__t.html#ae600c1240af33c51002697a317516a0e">iRRAM_mpz_cache_t</a>
</li>
<li>free_vars
: <a class="el" href="structiRRAM__ext__mpfr__cache__t.html#a37742a0c45dc79cdda6bb5f888789f4c">iRRAM_ext_mpfr_cache_t</a>
, <a class="el" href="structiRRAM__mpq__cache__t.html#aec617c385b512653e701219431f8d0fb">iRRAM_mpq_cache_t</a>
, <a class="el" href="structiRRAM__mpz__cache__t.html#a793e81d7a5ed85d4176bebab8dfe3390">iRRAM_mpz_cache_t</a>
</li>
</ul>


<h3><a id="index_h"></a>- h -</h3><ul>
<li>has_denorm
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a973770601cf410c37add256aa65bb826">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>has_denorm_loss
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#ac5661bf4c62c56717e1dd7565f8a29ed">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>has_infinity
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a8686a46a8457a6372cdf110ca95cdfa8">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>has_quiet_NaN
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#ad18e3eba09e059271634f02cc6d891e4">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>has_signalling_NaN
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a5ccd9b85a65fab8b8104db774ef4c95f">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>highlevel
: <a class="el" href="structiRRAM_1_1state__t.html#abd66f9e021bf12e937a8fddeb727b724">iRRAM::state_t</a>
</li>
<li>hotspot
: <a class="el" href="classiRRAM_1_1SPARSEREALMATRIX.html#a3eb69b26ee1335fce958fac2890736f2">iRRAM::SPARSEREALMATRIX</a>
</li>
</ul>


<h3><a id="index_i"></a>- i -</h3><ul>
<li>id
: <a class="el" href="structiRRAM_1_1internal_1_1cachelist.html#a68b4f5094811f77305ff86f7ad2e9bb3">iRRAM::internal::cachelist</a>
</li>
<li>infinite
: <a class="el" href="structiRRAM_1_1state__t.html#afbbb3731c61ebcaa862a0aa7bf8ee73d">iRRAM::state_t</a>
</li>
<li>inlimit
: <a class="el" href="structiRRAM_1_1ITERATION__DATA.html#ac461b4c705b415edf76cf7352a671de2">iRRAM::ITERATION_DATA</a>
</li>
<li>inReiterate
: <a class="el" href="structiRRAM_1_1state__t.html#a0f0f8e1f4dba1b58d198dc0bd89ed1a2">iRRAM::state_t</a>
</li>
<li>int_gmp_var_count
: <a class="el" href="structiRRAM__mpz__cache__t.html#ac436b9b00381bdabdf9a900752b68076">iRRAM_mpz_cache_t</a>
</li>
<li>is_bounded
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a49bab1c6a29d4ccc37f0d7c44d482894">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>is_exact
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a224e151ac206e812ec9ed2ddd5fb29f6">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>is_iec559
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a44d216164f9ac35745e5115fa21f9014">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>is_integer
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#afe33a5f86f2d6a181c1c1dd39d769c5b">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>is_modulo
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a30f51ece44b08f564988a315dd1280c9">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>is_signed
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a17a0dc8278d92b2127fd812dbdaddc00">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>is_specialized
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a2f8cbb1df9e61e26d6f00b3b770c7450">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
</ul>


<h3><a id="index_l"></a>- l -</h3><ul>
<li>ln2_err
: <a class="el" href="structiRRAM_1_1state__t.html#aa808b112b24481e4ebbf6392c78094d7">iRRAM::state_t</a>
</li>
<li>ln2_val
: <a class="el" href="structiRRAM_1_1state__t.html#a654d3c938e306e28157425cf420b38f7">iRRAM::state_t</a>
</li>
<li>low
: <a class="el" href="classiRRAM_1_1INTERVAL.html#a688593e3c0341f56440f36408a14abf8">iRRAM::INTERVAL</a>
</li>
</ul>


<h3><a id="index_m"></a>- m -</h3><ul>
<li>mantissa
: <a class="el" href="structext__mpfr__sizetype.html#a4d71fc29f59df0c8e08c7475554f2529">ext_mpfr_sizetype</a>
, <a class="el" href="structiRRAM_1_1generic__sizetype.html#a900b518c97f222abe6c19d9f0e41a6fc">iRRAM::generic_sizetype&lt; M, E &gt;</a>
</li>
<li>max_active
: <a class="el" href="structiRRAM_1_1state__t.html#a06be6e8bab11b6c2aecdbdbef5344f2d">iRRAM::state_t</a>
</li>
<li>max_exponent
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a8432486b2ce3112ea1f5192d76d6d7ff">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>max_prec
: <a class="el" href="structiRRAM_1_1state__t.html#af1c6729ec19b8130e793eb52cf6865a3">iRRAM::state_t</a>
</li>
<li>maxcolumn
: <a class="el" href="classiRRAM_1_1REALMATRIX.html#afca1c1841cd0339a65a2f0b050cb3d55">iRRAM::REALMATRIX</a>
, <a class="el" href="classiRRAM_1_1SPARSEREALMATRIX.html#a9bdc0b4b5ac757c5c98b5603f0fcb218">iRRAM::SPARSEREALMATRIX</a>
</li>
<li>maxrow
: <a class="el" href="classiRRAM_1_1REALMATRIX.html#a4218072e9b537949bb0892dbe18c45f5">iRRAM::REALMATRIX</a>
, <a class="el" href="classiRRAM_1_1SPARSEREALMATRIX.html#a3f70e7c5e6c3edb6dfc15ea6ab1b060d">iRRAM::SPARSEREALMATRIX</a>
</li>
<li>min_exponent
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#ad2f53f7c751996436c4ca05df0e2ced5">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>mpq_cache
: <a class="el" href="structiRRAM_1_1state__t.html#ac6124f2145d0424dc734770d9577c0aa">iRRAM::state_t</a>
</li>
<li>mpz_cache
: <a class="el" href="structiRRAM_1_1state__t.html#ae1ad22d31e61505ef664b3aa4937e304">iRRAM::state_t</a>
</li>
</ul>


<h3><a id="index_n"></a>- n -</h3><ul>
<li>nextcol
: <a class="el" href="classiRRAM_1_1SPM__ELEMENT.html#a44486500cdf06c90d9c72c9a205fa5b1">iRRAM::SPM_ELEMENT</a>
</li>
<li>nextrow
: <a class="el" href="classiRRAM_1_1SPM__ELEMENT.html#aae788ba96bddf643f4b8d9a4dfc15146">iRRAM::SPM_ELEMENT</a>
</li>
</ul>


<h3><a id="index_o"></a>- o -</h3><ul>
<li>outputs
: <a class="el" href="structiRRAM_1_1state__t.html#ae156bffc193f5945e9774f3127d82110">iRRAM::state_t</a>
</li>
</ul>


<h3><a id="index_p"></a>- p -</h3><ul>
<li>pi_err
: <a class="el" href="structiRRAM_1_1state__t.html#a304e828f7fec6eac30edaa732963f1b1">iRRAM::state_t</a>
</li>
<li>pi_val
: <a class="el" href="structiRRAM_1_1state__t.html#ac08e2d935055cde0d1337f1943239fe7">iRRAM::state_t</a>
</li>
<li>prec_array
: <a class="el" href="structiRRAM_1_1state__t.html#a34bc800d2819e55a095b4cf423e31057">iRRAM::state_t</a>
</li>
<li>prec_diff
: <a class="el" href="structiRRAM_1_1Iteration.html#a44f374855f720d360a6160cc7f8b9336">iRRAM::Iteration</a>
</li>
<li>prec_factor
: <a class="el" href="structiRRAM__init__options.html#a1bbfdf1d1617f2a74cccc1049f93f1fb">iRRAM_init_options</a>
</li>
<li>prec_inc
: <a class="el" href="structiRRAM__init__options.html#ade42b23ab8800cfb714da4725c2866ed">iRRAM_init_options</a>
</li>
<li>prec_policy
: <a class="el" href="structiRRAM_1_1ITERATION__DATA.html#a88aad1862353e8cd420bec087b6a1d89">iRRAM::ITERATION_DATA</a>
</li>
<li>prec_skip
: <a class="el" href="structiRRAM_1_1state__t.html#a69a76cc999ffe5ce730ff4e1d9d65457">iRRAM::state_t</a>
, <a class="el" href="structiRRAM__init__options.html#a2c29155d3efa375187029130a486e26a">iRRAM_init_options</a>
</li>
<li>prec_start
: <a class="el" href="structiRRAM_1_1state__t.html#a7f360dbd6ee2f50a3183bd678a365f7c">iRRAM::state_t</a>
, <a class="el" href="structiRRAM__init__options.html#adbc82edb7b61e024e708e1a15c383dec">iRRAM_init_options</a>
</li>
<li>prec_step
: <a class="el" href="structiRRAM_1_1ITERATION__DATA.html#a96a34e777fbf8e63e019f0caf7c570a6">iRRAM::ITERATION_DATA</a>
</li>
</ul>


<h3><a id="index_r"></a>- r -</h3><ul>
<li>radix
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a2c7faf34e65d4ef814a018c06ba5d7d3">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>rat_gmp_var_count
: <a class="el" href="structiRRAM__mpq__cache__t.html#ae53705902da58b299b3423cbac9a142a">iRRAM_mpq_cache_t</a>
</li>
<li>real_f
: <a class="el" href="classiRRAM_1_1orstream.html#aedad887a3b94ceeb244b8d8bf7ee6f40">iRRAM::orstream</a>
</li>
<li>real_w
: <a class="el" href="classiRRAM_1_1orstream.html#a6128e4198b4b8bcdf92e380cb2a4e616">iRRAM::orstream</a>
</li>
<li>requests
: <a class="el" href="structiRRAM_1_1state__t.html#abc4da744c236efcdbb2a5575fab3bdd9">iRRAM::state_t</a>
</li>
<li>round_style
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a15bf28f49998405f44ae02abb8c14793">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>rowindex
: <a class="el" href="classiRRAM_1_1SPM__ELEMENT.html#a1282252fb1996b22cf0d4ac2c433e68f">iRRAM::SPM_ELEMENT</a>
</li>
<li>rowvector
: <a class="el" href="classiRRAM_1_1SPARSEREALMATRIX.html#a9085ee9ee63882404c4df52a0c85d90d">iRRAM::SPARSEREALMATRIX</a>
</li>
</ul>


<h3><a id="index_s"></a>- s -</h3><ul>
<li>starting_prec
: <a class="el" href="structiRRAM__init__options.html#a1c50a91a6df277a237e0d3a4fa32b15a">iRRAM_init_options</a>
</li>
</ul>


<h3><a id="index_t"></a>- t -</h3><ul>
<li>target
: <a class="el" href="classiRRAM_1_1orstream.html#afb1f2a67cad4f00d48d4d9eff3c7b45b">iRRAM::orstream</a>
</li>
<li>tinyness_before
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#a2e199a0b21ec36322feba6149e5135ca">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>total_alloc_var_count
: <a class="el" href="structiRRAM__ext__mpfr__cache__t.html#a33f8a4626be9c07a588d8f4fda27d1d5">iRRAM_ext_mpfr_cache_t</a>
</li>
<li>total_freed_var_count
: <a class="el" href="structiRRAM__ext__mpfr__cache__t.html#a5c8b063fc194a197daa1d525e35b9ca9">iRRAM_ext_mpfr_cache_t</a>
</li>
<li>traps
: <a class="el" href="structstd_1_1numeric__limits_3_1_1iRRAM_1_1generic__sizetype_3_01M_00_01E_01_4_01_4.html#ac4ebe0374a90d2d2b424c4d2e438da1e">std::numeric_limits&lt;::iRRAM::generic_sizetype&lt; M, E &gt; &gt;</a>
</li>
<li>type
: <a class="el" href="structiRRAM_1_1iRRAM__Numerical__Exception.html#ae3227aacf265daa80276c20c4e0e5634">iRRAM::iRRAM_Numerical_Exception</a>
</li>
</ul>


<h3><a id="index_u"></a>- u -</h3><ul>
<li>upp
: <a class="el" href="classiRRAM_1_1INTERVAL.html#a2ac801c659da80a0f47be4aa055af5fb">iRRAM::INTERVAL</a>
</li>
</ul>


<h3><a id="index_v"></a>- v -</h3><ul>
<li>v
: <a class="el" href="structiRRAM_1_1internal_1_1wrap__type.html#a725e4123e29d7a28eb401e3e37d81d57">iRRAM::internal::wrap_type&lt; T, clearfct &gt;</a>
</li>
<li>value
: <a class="el" href="classiRRAM_1_1DYADIC.html#a8752710a7853af262e0063456ecf8831">iRRAM::DYADIC</a>
, <a class="el" href="structiRRAM_1_1internal_1_1negation.html#ac97c5c542adc8b35a4be11139897e536">iRRAM::internal::negation&lt; T &gt;</a>
, <a class="el" href="classiRRAM_1_1REAL.html#a93e2dc440462d76907e7d18962b9daca">iRRAM::REAL</a>
, <a class="el" href="classiRRAM_1_1SPM__ELEMENT.html#a1b7cb1f90f1eeb8ccb53bdf2595a0b89">iRRAM::SPM_ELEMENT</a>
</li>
<li>values
: <a class="el" href="classiRRAM_1_1REALMATRIX.html#a038393875a4248bd4b613252f70639fa">iRRAM::REALMATRIX</a>
</li>
<li>vsize
: <a class="el" href="classiRRAM_1_1REAL.html#a61215511c9f70a707ad22b8b24068db4">iRRAM::REAL</a>
</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 19 2019 11:15:28 for iRRAM by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
