`timescale 1ns / 1ps

module bin_to_gray_tb( );
  reg a,b,c; 
  wire x,y,z;
  bin_to_gray dut(a,b,c,x,y,z);
    initial  
      begin  
         a = 0 ; b = 0 ; c = 0 ;
     #10 a = 0 ; b = 0 ; c = 1 ; 
     #10 a = 0 ; b = 1 ; c = 0 ;
     #10 a = 0 ; b = 1 ; c = 1 ;
     #10 a = 1 ; b = 0 ; c = 0 ;
     #10 a = 1 ; b = 0 ; c = 1 ;
     #10 a = 1 ; b = 1 ; c = 0 ;
     #10 a = 1 ; b = 1 ; c = 1 ;
     #10 $stop;
        end 
endmodule
