$date
	Thu Nov 28 11:38:06 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! clk $end
$scope module CLK $end
$var reg 1 ! out $end
$upscope $end
$scope module CPU $end
$var wire 1 ! clk $end
$var wire 1 " pcsrc $end
$var wire 32 # wrdata1_s5 [31:0] $end
$var wire 32 $ wrdata_s5 [31:0] $end
$var wire 5 % wrreg1 [4:0] $end
$var wire 5 & wrreg_s5 [4:0] $end
$var wire 5 ' wrreg_s4 [4:0] $end
$var wire 5 ( wrreg1_s5 [4:0] $end
$var wire 5 ) wrreg1_s4 [4:0] $end
$var wire 5 * wrreg [4:0] $end
$var wire 32 + seimm_s3 [31:0] $end
$var wire 32 , seimm1_s3 [31:0] $end
$var wire 32 - seimm1 [31:0] $end
$var wire 32 . seimm [31:0] $end
$var wire 5 / rt_s3 [4:0] $end
$var wire 5 0 rt1_s3 [4:0] $end
$var wire 5 1 rt1 [4:0] $end
$var wire 5 2 rt [4:0] $end
$var wire 5 3 rs1 [4:0] $end
$var wire 5 4 rs [4:0] $end
$var wire 1 5 regwrite_s5 $end
$var wire 1 6 regwrite_s4 $end
$var wire 1 7 regwrite_s3 $end
$var wire 1 8 regwrite1_s5 $end
$var wire 1 9 regwrite1_s4 $end
$var wire 1 : regwrite1_s3 $end
$var wire 1 ; regwrite1 $end
$var wire 1 < regwrite $end
$var wire 1 = regdst_s3 $end
$var wire 1 > regdst $end
$var wire 32 ? rdata_s5 [31:0] $end
$var wire 32 @ rdata [31:0] $end
$var wire 5 A rd_s3 [4:0] $end
$var wire 5 B rd [4:0] $end
$var wire 32 C pc8_s2 [31:0] $end
$var wire 32 D pc8 [31:0] $end
$var wire 6 E opcode1 [5:0] $end
$var wire 6 F opcode [5:0] $end
$var wire 1 G memwrite_s4 $end
$var wire 1 H memwrite_s3 $end
$var wire 1 I memwrite $end
$var wire 1 J memread_s4 $end
$var wire 1 K memread_s3 $end
$var wire 1 L memread $end
$var wire 32 M mem_address_s4 [31:0] $end
$var wire 32 N mem_address [31:0] $end
$var wire 32 O inst_s2 [31:0] $end
$var wire 32 P inst1_s2 [31:0] $end
$var wire 32 Q inst1 [31:0] $end
$var wire 32 R inst [31:0] $end
$var wire 16 S imm1 [15:0] $end
$var wire 16 T imm [15:0] $end
$var wire 6 U funct [5:0] $end
$var wire 32 V data2_s3 [31:0] $end
$var wire 32 W data2 [31:0] $end
$var wire 32 X data1_s3 [31:0] $end
$var wire 32 Y data12_s4 [31:0] $end
$var wire 32 Z data12_s3 [31:0] $end
$var wire 32 [ data12 [31:0] $end
$var wire 32 \ data11_s3 [31:0] $end
$var wire 32 ] data11 [31:0] $end
$var wire 32 ^ data1 [31:0] $end
$var wire 1 _ branch_ne_s2 $end
$var wire 1 ` branch_eq_s2 $end
$var wire 32 a baddr_s2 [31:0] $end
$var wire 1 b alusrc_s3 $end
$var wire 32 c alusrc_data2 [31:0] $end
$var wire 1 d alusrc $end
$var wire 32 e alurslt_s5 [31:0] $end
$var wire 32 f alurslt_s4 [31:0] $end
$var wire 32 g alurslt [31:0] $end
$var wire 2 h aluop_s3 [1:0] $end
$var wire 2 i aluop [1:0] $end
$var wire 4 j aluctl [3:0] $end
$var reg 6 k clock_counter [5:0] $end
$var reg 1 l flush_s1 $end
$var reg 1 m flush_s2 $end
$var reg 1 n flush_s3 $end
$var reg 32 o pc [31:0] $end
$var reg 1 p stall_s1_s2 $end
$scope module alu1 $end
$var wire 32 q a [31:0] $end
$var wire 32 r b [31:0] $end
$var wire 32 s sub_ab [31:0] $end
$var wire 1 t slt $end
$var wire 1 u oflow_sub $end
$var wire 1 v oflow_add $end
$var wire 1 w oflow $end
$var wire 4 x ctl [3:0] $end
$var wire 32 y add_ab [31:0] $end
$var reg 32 z out [31:0] $end
$upscope $end
$scope module alu_ctl1 $end
$var wire 2 { aluop [1:0] $end
$var wire 6 | funct [5:0] $end
$var reg 4 } _funct [3:0] $end
$var reg 4 ~ aluctl [3:0] $end
$upscope $end
$scope module ctl1 $end
$var wire 6 !" opcode [5:0] $end
$var wire 6 "" opcode1 [5:0] $end
$var reg 2 #" aluop [1:0] $end
$var reg 1 d alusrc $end
$var reg 1 ` branch_eq $end
$var reg 1 _ branch_ne $end
$var reg 1 L memread $end
$var reg 1 I memwrite $end
$var reg 1 > regdst $end
$var reg 1 < regwrite $end
$var reg 1 ; regwrite1 $end
$upscope $end
$scope module dm1 $end
$var wire 7 $" addr [6:0] $end
$var wire 1 ! clk $end
$var wire 1 J rd $end
$var wire 1 G wr $end
$var wire 32 %" wdata [31:0] $end
$var wire 32 &" rdata [31:0] $end
$upscope $end
$scope module im1 $end
$var wire 32 '" addr [31:0] $end
$var wire 32 (" data [31:0] $end
$var wire 32 )" data1 [31:0] $end
$upscope $end
$scope module reg1_s2_mem $end
$var wire 1 m clear $end
$var wire 1 ! clk $end
$var wire 64 *" in [63:0] $end
$var reg 64 +" out [63:0] $end
$upscope $end
$scope module reg_alurslt $end
$var wire 1 n clear $end
$var wire 1 ! clk $end
$var wire 32 ," in [31:0] $end
$var reg 32 -" out [31:0] $end
$upscope $end
$scope module reg_alurslt_s4 $end
$var wire 1 ." clear $end
$var wire 1 ! clk $end
$var wire 32 /" in [31:0] $end
$var reg 32 0" out [31:0] $end
$upscope $end
$scope module reg_data2_s3 $end
$var wire 1 n clear $end
$var wire 1 ! clk $end
$var wire 32 1" in [31:0] $end
$var reg 32 2" out [31:0] $end
$upscope $end
$scope module reg_rdata_s4 $end
$var wire 1 3" clear $end
$var wire 1 ! clk $end
$var wire 32 4" in [31:0] $end
$var reg 32 5" out [31:0] $end
$upscope $end
$scope module reg_regwrite_s4 $end
$var wire 1 6" clear $end
$var wire 1 ! clk $end
$var wire 2 7" in [1:0] $end
$var reg 2 8" out [1:0] $end
$upscope $end
$scope module reg_s2_control $end
$var wire 1 p clear $end
$var wire 1 ! clk $end
$var wire 8 9" in [7:0] $end
$var reg 8 :" out [7:0] $end
$upscope $end
$scope module reg_s2_mem $end
$var wire 1 m clear $end
$var wire 1 ! clk $end
$var wire 64 ;" in [63:0] $end
$var reg 64 <" out [63:0] $end
$upscope $end
$scope module reg_s2_rt_rd $end
$var wire 1 m clear $end
$var wire 1 ! clk $end
$var wire 15 =" in [14:0] $end
$var reg 15 >" out [14:0] $end
$upscope $end
$scope module reg_s2_seimm $end
$var wire 1 m clear $end
$var wire 1 ! clk $end
$var wire 64 ?" in [63:0] $end
$var reg 64 @" out [63:0] $end
$upscope $end
$scope module reg_s3 $end
$var wire 1 m clear $end
$var wire 1 ! clk $end
$var wire 4 A" in [3:0] $end
$var reg 4 B" out [3:0] $end
$upscope $end
$scope module reg_wrreg $end
$var wire 1 n clear $end
$var wire 1 ! clk $end
$var wire 10 C" in [9:0] $end
$var reg 10 D" out [9:0] $end
$upscope $end
$scope module reg_wrreg1 $end
$var wire 1 n clear $end
$var wire 1 ! clk $end
$var wire 32 E" in [31:0] $end
$var reg 32 F" out [31:0] $end
$upscope $end
$scope module reg_wrreg_s4 $end
$var wire 1 G" clear $end
$var wire 1 ! clk $end
$var wire 10 H" in [9:0] $end
$var reg 10 I" out [9:0] $end
$upscope $end
$scope module regm1 $end
$var wire 1 ! clk $end
$var wire 32 J" data1 [31:0] $end
$var wire 32 K" data11 [31:0] $end
$var wire 32 L" data12 [31:0] $end
$var wire 32 M" data2 [31:0] $end
$var wire 5 N" read1 [4:0] $end
$var wire 5 O" read11 [4:0] $end
$var wire 5 P" read12 [4:0] $end
$var wire 5 Q" read2 [4:0] $end
$var wire 1 5 regwrite $end
$var wire 1 8 regwrite1 $end
$var wire 32 R" wrdata [31:0] $end
$var wire 32 S" wrdata1 [31:0] $end
$var wire 5 T" wrreg [4:0] $end
$var wire 5 U" wrreg1 [4:0] $end
$var reg 32 V" _data1 [31:0] $end
$var reg 32 W" _data11 [31:0] $end
$var reg 32 X" _data12 [31:0] $end
$var reg 32 Y" _data2 [31:0] $end
$upscope $end
$scope module regr_im_s2 $end
$var wire 1 l clear $end
$var wire 1 ! clk $end
$var wire 64 Z" in [63:0] $end
$var reg 64 [" out [63:0] $end
$upscope $end
$scope module regr_pc8_s2 $end
$var wire 1 l clear $end
$var wire 1 ! clk $end
$var wire 32 \" in [31:0] $end
$var reg 32 ]" out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ]"
b1000 \"
bx ["
b10000000001001000000000000010110001100000010100000000000000000 Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
0G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
06"
bx 5"
bx 4"
03"
bx 2"
bx 1"
bx 0"
bx /"
0."
bx -"
bx ,"
bx +"
bx *"
b10001100000010100000000000000000 )"
b100000000010010000000000000101 ("
b0 '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
xw
xv
xu
xt
bx s
bx r
bx q
xp
b0 o
0n
0m
0l
b1 k
bx j
bx i
bx h
bx g
bx f
bx e
xd
bx c
xb
bx a
x`
x_
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
b100000000010010000000000000101 R
b10001100000010100000000000000000 Q
bx P
bx O
bx N
bx M
xL
xK
xJ
xI
xH
xG
bx F
bx E
b1000 D
bx C
bx B
bx A
bx @
bx ?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
x"
1!
$end
#1
0!
#2
0"
1;
1<
0>
0I
1L
0_
0`
1d
b1000111 9"
b0 i
b0 #"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx *"
b0 ]
b0 K"
b0 W"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx ;"
b0 ^
b0 J"
b0 V"
b0 -
b100011 E
b100011 ""
b0 3
b0 O"
b0 S
b11100 a
b10100000000000000000000000000000000 ?"
b101 .
b1000 F
b1000 !"
b0 4
b0 N"
b1001 2
b1001 Q"
b1001 1
b1001 P"
b10010000001001 ="
b0 B
b101 T
b10001100000010100000000000000000 P
b100000000010010000000000000101 O
b100000000010110000000000000101 R
b100000000010110000000000000101 ("
b10000000001011000000000000010110001100000011000000000000000000 Z"
b10001100000011000000000000000000 Q
b10001100000011000000000000000000 )"
b1000 C
b1000 ]"
b10000000001001000000000000010110001100000010100000000000000000 ["
b10 k
b10000 D
b10000 \"
b1000 o
b1000 '"
1!
#3
0!
#4
b101 ,"
b101 g
b101 z
0w
1t
0v
1u
b1 }
b10 j
b10 x
b10 ~
b1001 *
b11111111111111111111111111111011 s
b101 y
b101 c
b101 r
b101 U
b101 |
b1011 2
b1011 Q"
b10110000001011 ="
b1011 1
b1011 P"
bx R
bx ("
bx Z"
bx Q
bx )"
1b
1:
17
b0 h
b0 {
0H
b1110 A"
1K
0=
b100101001 C"
b1001 %
b1001 0
b0 A
b1001 /
b0 N
b0 E"
b0 ,
b101 +
b0 \
b0 X
b0 q
b10001100000011000000000000000000 P
b100000000010110000000000000101 O
b11000 D
b11000 \"
b10000 o
b10000 '"
b11 k
b1000111 :"
b10010000001001 >"
b10100000000000000000000000000000000 @"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx +"
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx <"
b10000000001011000000000000010110001100000011000000000000000000 ["
b100100 a
b10000 C
b10000 ]"
1!
#5
0!
#6
0;
1>
0L
0d
b10010100 9"
b10 i
b10 #"
bx *"
bx ]
bx K"
bx W"
bx ;"
bx ^
bx J"
bx V"
bx -
bx E
bx ""
bx 3
bx O"
bx S
bx ?"
bx .
bx F
bx !"
bx 4
bx N"
bx 2
bx Q"
bx 1
bx P"
bx ="
bx B
bx T
b1011 *
bx P
bx O
b101101011 C"
b1011 %
b1011 0
b1011 /
0G
1J
19
b11 7"
16
b101 f
b101 /"
b1001 )
b100101001 H"
b1001 '
b0 $"
bx a
b11000 C
b11000 ]"
bx ["
b10110000001011 >"
b1110 B"
b101 -"
b100101001 D"
b0 M
b0 F"
b100 k
b100000 D
b100000 \"
b11000 o
b11000 '"
1!
