
*** Running vivado
    with args -log topext.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source topext.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source topext.tcl -notrace
Command: link_design -top topext -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 554.527 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Vivado_works/Second_Term/PCC_CPU/PCC_CPU.srcs/constrs_1/imports/PCC_CPU/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Vivado_works/Second_Term/PCC_CPU/PCC_CPU.srcs/constrs_1/imports/PCC_CPU/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 679.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 6 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 679.246 ; gain = 381.281
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.541 . Memory (MB): peak = 699.250 ; gain = 20.004

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b00ce82b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1252.875 ; gain = 553.625

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1986c0f87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1445.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 8 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 22093fc03

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1445.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d47c7f1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1445.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1d47c7f1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1445.230 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d47c7f1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1445.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d47c7f1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1445.230 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |               8  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1445.230 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 163cde087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1445.230 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 163cde087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1445.230 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 163cde087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.230 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.230 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 163cde087

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.230 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1445.230 ; gain = 765.984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.230 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1445.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_works/Second_Term/PCC_CPU/PCC_CPU.runs/impl_1/topext_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file topext_drc_opted.rpt -pb topext_drc_opted.pb -rpx topext_drc_opted.rpx
Command: report_drc -file topext_drc_opted.rpt -pb topext_drc_opted.pb -rpx topext_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Vivado_works/Second_Term/PCC_CPU/PCC_CPU.runs/impl_1/topext_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.230 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 147954b32

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1445.230 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: da581c17

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.884 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 159ffd7d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 159ffd7d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1445.230 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 159ffd7d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f3b10b51

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 54 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 26 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.230 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             26  |                    26  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             26  |                    26  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1908ef01e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.230 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1aac25b2e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.230 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1aac25b2e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c260e190

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a1080ffc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19261a634

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2526cbdc1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2409adda9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11be88200

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 121acd222

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 161aee9f5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 179e57b93

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.230 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 179e57b93

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.230 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 138e637b4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 138e637b4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.859 ; gain = 9.629
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.987. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 124db6b8e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1454.859 ; gain = 9.629
Phase 4.1 Post Commit Optimization | Checksum: 124db6b8e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1454.859 ; gain = 9.629

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 124db6b8e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1454.859 ; gain = 9.629

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 124db6b8e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1454.859 ; gain = 9.629

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.859 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1345489d2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1454.859 ; gain = 9.629
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1345489d2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1454.859 ; gain = 9.629
Ending Placer Task | Checksum: f2ff8ce6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1454.859 ; gain = 9.629
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1454.859 ; gain = 9.629
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1454.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1455.980 ; gain = 1.121
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_works/Second_Term/PCC_CPU/PCC_CPU.runs/impl_1/topext_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file topext_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1455.980 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file topext_utilization_placed.rpt -pb topext_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file topext_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1455.980 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1470.402 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.987 | TNS=-17.949 |
Phase 1 Physical Synthesis Initialization | Checksum: 166cf0825

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1470.418 ; gain = 0.016
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.987 | TNS=-17.949 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 166cf0825

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1470.418 ; gain = 0.016

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.987 | TNS=-17.949 |
INFO: [Physopt 32-702] Processed net mips/dp/r2D/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net mips/dp/r2D/q_reg[28]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/q_reg[28]_1.  Did not re-place instance mips/dp/r2D/q[29]_i_4
INFO: [Physopt 32-572] Net mips/dp/r2D/q_reg[28]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/q_reg[28]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/comp/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/comp/eq_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/comp/eq_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_17_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_17
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.966 | TNS=-17.350 |
INFO: [Physopt 32-702] Processed net mips/dp/r2D/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_12_17/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mips/dp/r2D/q_reg[22]_1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.961 | TNS=-17.235 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_6_11/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_5_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_5
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.919 | TNS=-16.294 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_12_17/DOC1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/q_reg[22]_1[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mips/dp/r2D/eq_carry__0_i_22_n_0.  Re-placed instance mips/dp/r2D/eq_carry__0_i_22
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry__0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.901 | TNS=-16.008 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/a[4].  Did not re-place instance mips/dp/r2D/eq_carry_i_18
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.829 | TNS=-14.404 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_6_11/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/a[10].  Did not re-place instance mips/dp/r2D/eq_carry_i_6
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.820 | TNS=-14.281 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_6_11/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/S[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mips/dp/r2D/a[7].  Re-placed instance mips/dp/r2D/eq_carry_i_12
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.814 | TNS=-14.181 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_0_5/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/S[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_23_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_23
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.797 | TNS=-13.854 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_18_23/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mips/dp/r2D/q_reg[22]_1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.796 | TNS=-13.821 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_6_11/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_13_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_13
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.794 | TNS=-13.761 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_25_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_25
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.783 | TNS=-13.441 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_12_17/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/q_reg[22]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry__0_i_25_n_0.  Did not re-place instance mips/dp/r2D/eq_carry__0_i_25
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry__0_i_25_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.775 | TNS=-13.281 |
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry__0_i_22_n_0.  Did not re-place instance mips/dp/r2D/eq_carry__0_i_22
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry__0_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.763 | TNS=-13.121 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_24_29/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/q_reg[31][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry__1_i_9_n_0.  Did not re-place instance mips/dp/r2D/eq_carry__1_i_9
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry__1_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.754 | TNS=-12.881 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_12_17/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/a[15].  Did not re-place instance mips/dp/r2D/eq_carry__0_i_20
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.745 | TNS=-12.791 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_12_17/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/a[12].  Did not re-place instance mips/dp/r2D/eq_carry__0_i_26
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.744 | TNS=-12.741 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_24_29/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/a[28].  Did not re-place instance mips/dp/r2D/eq_carry__1_i_10
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.735 | TNS=-12.481 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_12_17/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry__0_i_17_n_0.  Did not re-place instance mips/dp/r2D/eq_carry__0_i_17
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry__0_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.734 | TNS=-12.461 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_12_17/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry__0_i_23_n_0.  Did not re-place instance mips/dp/r2D/eq_carry__0_i_23
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry__0_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.728 | TNS=-12.341 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_12_17/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mips/dp/r2D/a[14].  Re-placed instance mips/dp/r2D/eq_carry__0_i_27
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.727 | TNS=-12.321 |
INFO: [Physopt 32-662] Processed net mips/dp/r2D/a[7].  Did not re-place instance mips/dp/r2D/eq_carry_i_12
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.722 | TNS=-12.221 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_6_11/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mips/dp/r2D/a[6].  Re-placed instance mips/dp/r2D/eq_carry_i_14
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.720 | TNS=-12.181 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_6_11/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_11_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_11
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.714 | TNS=-12.061 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_12_17/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/a[13].  Did not re-place instance mips/dp/r2D/eq_carry__0_i_24
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-11.621 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_0_5/DOA0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/a[0].  Did not re-place instance mips/dp/r2D/eq_carry_i_26
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.669 | TNS=-11.271 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_0_5/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_19_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_19
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.668 | TNS=-11.171 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_12_17/DOB1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mips/dp/r2D/eq_carry__0_i_19_n_0.  Re-placed instance mips/dp/r2D/eq_carry__0_i_19
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry__0_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.659 | TNS=-11.041 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_24_29/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/q_reg[31][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/a[25].  Did not re-place instance mips/dp/r2D/eq_carry__1_i_16
INFO: [Physopt 32-735] Processed net mips/dp/r2D/a[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.658 | TNS=-11.021 |
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_17_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_17
INFO: [Physopt 32-702] Processed net mips/dp/r2D/eq_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/D[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_0_5/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/q_reg[28]_1.  Did not re-place instance mips/dp/r2D/q[29]_i_4
INFO: [Physopt 32-702] Processed net mips/dp/r2D/q_reg[28]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/comp/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mips/dp/r2D/S[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.654 | TNS=-10.945 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r1_0_31_0_5/DOA1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net mips/dp/r2D/S[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.650 | TNS=-10.785 |
INFO: [Physopt 32-702] Processed net mips/dp/r2D/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_12_17/DOB0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/q_reg[22]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net mips/dp/r2D/eq_carry__0_i_28_n_0.  Re-placed instance mips/dp/r2D/eq_carry__0_i_28
INFO: [Physopt 32-735] Processed net mips/dp/r2D/eq_carry__0_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.641 | TNS=-10.636 |
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_6_11/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_5_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_5
INFO: [Physopt 32-702] Processed net mips/dp/r2D/eq_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.641 | TNS=-10.636 |
Phase 3 Critical Path Optimization | Checksum: 166cf0825

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1479.473 ; gain = 9.070

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.641 | TNS=-10.636 |
INFO: [Physopt 32-702] Processed net mips/dp/r2D/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_6_11/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net mips/dp/r2D/q_reg[28]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/q_reg[28]_1.  Did not re-place instance mips/dp/r2D/q[29]_i_4
INFO: [Physopt 32-572] Net mips/dp/r2D/q_reg[28]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/q_reg[28]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/comp/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/comp/eq_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/comp/eq_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_5_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_5
INFO: [Physopt 32-702] Processed net mips/dp/r2D/eq_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/rf/rf_reg_r2_0_31_6_11/DOC0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/q_reg[28]_1.  Did not re-place instance mips/dp/r2D/q[29]_i_4
INFO: [Physopt 32-702] Processed net mips/dp/r2D/q_reg[28]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/comp/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/r2D/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net mips/dp/r2D/eq_carry_i_5_n_0.  Did not re-place instance mips/dp/r2D/eq_carry_i_5
INFO: [Physopt 32-702] Processed net mips/dp/r2D/eq_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mips/dp/pcreg/D[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net CLK100MHZ. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.641 | TNS=-10.636 |
Phase 4 Critical Path Optimization | Checksum: 166cf0825

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1479.477 ; gain = 9.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1479.477 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.641 | TNS=-10.636 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.346  |          7.313  |            0  |              0  |                    31  |           0  |           2  |  00:00:01  |
|  Total          |          0.346  |          7.313  |            0  |              0  |                    31  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1479.477 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 166cf0825

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1479.477 ; gain = 9.074
INFO: [Common 17-83] Releasing license: Implementation
258 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1479.477 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1488.316 ; gain = 8.840
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_works/Second_Term/PCC_CPU/PCC_CPU.runs/impl_1/topext_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c315b2fe ConstDB: 0 ShapeSum: 4e8d972c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d22b2844

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1620.109 ; gain = 122.730
Post Restoration Checksum: NetGraph: fedd6f4c NumContArr: d34db8f8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d22b2844

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1620.125 ; gain = 122.746

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d22b2844

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1626.125 ; gain = 128.746

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d22b2844

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1626.125 ; gain = 128.746
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9cbaa730

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1634.117 ; gain = 136.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.622 | TNS=-10.335| WHS=-0.143 | THS=-10.948|

Phase 2 Router Initialization | Checksum: 9c7a498c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1634.117 ; gain = 136.738

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 835
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 835
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17c5ec857

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1634.117 ; gain = 136.738

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 247
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.868 | TNS=-15.170| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 114a1146f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 1634.117 ; gain = 136.738

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.714 | TNS=-11.943| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17abd41f2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1634.117 ; gain = 136.738

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.778 | TNS=-13.280| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 19b4a273a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.117 ; gain = 136.738
Phase 4 Rip-up And Reroute | Checksum: 19b4a273a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.117 ; gain = 136.738

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22a09218b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.117 ; gain = 136.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.635 | TNS=-10.440| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 268496f76

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.117 ; gain = 136.738

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 268496f76

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.117 ; gain = 136.738
Phase 5 Delay and Skew Optimization | Checksum: 268496f76

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.117 ; gain = 136.738

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17ba4dfab

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.117 ; gain = 136.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.635 | TNS=-10.440| WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17ba4dfab

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.117 ; gain = 136.738
Phase 6 Post Hold Fix | Checksum: 17ba4dfab

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.117 ; gain = 136.738

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.191539 %
  Global Horizontal Routing Utilization  = 0.235081 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 25.2252%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17c79a029

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1634.117 ; gain = 136.738

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17c79a029

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1635.844 ; gain = 138.465

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 103ef3367

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1635.844 ; gain = 138.465

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.635 | TNS=-10.440| WHS=0.099  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 103ef3367

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1635.844 ; gain = 138.465
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 1635.844 ; gain = 138.465

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
274 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 1635.844 ; gain = 147.527
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1635.844 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1645.707 ; gain = 9.863
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_works/Second_Term/PCC_CPU/PCC_CPU.runs/impl_1/topext_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file topext_drc_routed.rpt -pb topext_drc_routed.pb -rpx topext_drc_routed.rpx
Command: report_drc -file topext_drc_routed.rpt -pb topext_drc_routed.pb -rpx topext_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Vivado_works/Second_Term/PCC_CPU/PCC_CPU.runs/impl_1/topext_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file topext_methodology_drc_routed.rpt -pb topext_methodology_drc_routed.pb -rpx topext_methodology_drc_routed.rpx
Command: report_methodology -file topext_methodology_drc_routed.rpt -pb topext_methodology_drc_routed.pb -rpx topext_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Vivado_works/Second_Term/PCC_CPU/PCC_CPU.runs/impl_1/topext_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file topext_power_routed.rpt -pb topext_power_summary_routed.pb -rpx topext_power_routed.rpx
Command: report_power -file topext_power_routed.rpt -pb topext_power_summary_routed.pb -rpx topext_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
286 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file topext_route_status.rpt -pb topext_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file topext_timing_summary_routed.rpt -pb topext_timing_summary_routed.pb -rpx topext_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file topext_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file topext_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file topext_bus_skew_routed.rpt -pb topext_bus_skew_routed.pb -rpx topext_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force topext.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./topext.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Vivado_works/Second_Term/PCC_CPU/PCC_CPU.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu May 19 11:55:26 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
306 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2103.703 ; gain = 427.957
INFO: [Common 17-206] Exiting Vivado at Thu May 19 11:55:26 2022...
