m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog
vadder
!s110 1734450204
!i10b 1
!s100 FaFbedPM20`1T3FIz`A^72
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IhW3ji0m331O75]=63`>7`2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1723994916
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v
!i122 901
L0 2 9
Z4 OV;L;2020.1;71
r1
!s85 0
31
!s108 1734450204.000000
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-adder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vALU
Z7 !s110 1734450205
!i10b 1
!s100 Nh38`:mH>mSH`KSFE8l2b2
R1
IMOHgeXi[id]_C`AEozL[S0
R2
R0
Z8 w1723994915
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v
!i122 903
L0 1 44
R4
r1
!s85 0
31
Z9 !s108 1734450205.000000
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALU.v|
!i113 1
R5
R6
n@a@l@u
valu
R7
!i10b 1
!s100 hLmIPn0?EMD[@;HOCQj=k3
R1
IW?S;cTQ[bVEA?8HI<[`[F0
R2
R0
w1723995282
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v
!i122 902
L0 2 53
R4
r1
!s85 0
31
R9
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-alu.v|
!i113 1
R5
R6
vALUDecoderBridge
R7
!i10b 1
!s100 AL:f0MKLZ^YM<EO`SIeo[0
R1
IOi0^zZ2k^z@CLIK7DdK8K3
R2
R0
R8
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v
!i122 904
Z10 L0 1 28
R4
r1
!s85 0
31
R9
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/ALUDecoderBridge.v|
!i113 1
R5
R6
n@a@l@u@decoder@bridge
vau
R7
!i10b 1
!s100 >cKcok>U6HSkHb2mB9][<2
R1
IFeNPK^CJ9DQn23hN8Pj7i2
R2
R0
w1723995233
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v
!i122 905
L0 1 35
R4
r1
!s85 0
31
R9
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/n-au.v|
!i113 1
R5
R6
vbaseline_c5gx
R7
!i10b 1
!s100 JJe0zUA<jzh8nOTaFlRQ32
R1
IdSb_Ndz<U450f_=9:0caN0
R2
R0
R8
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v
!i122 906
L0 38 189
R4
r1
!s85 0
31
R9
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/baseline_c5gx.v|
!i113 1
R5
R6
vbce
R7
!i10b 1
!s100 Db_3=e;GRbH]nCO?9`GPa3
R1
IPO:iMfLVF_<C<X2oo2kl90
R2
R0
R8
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v
!i122 907
L0 2 16
R4
r1
!s85 0
31
R9
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/bce.v|
!i113 1
R5
R6
vCPU
R7
!i10b 1
!s100 N3nK6b6^P8;P>K_9`AjP10
R1
Im826Zn8Y=i]fa@LiRR;>i0
R2
R0
w1731523250
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v
!i122 908
L0 1 232
R4
r1
!s85 0
31
R9
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU.v|
!i113 1
R5
R6
n@c@p@u
vCPU_tb
R7
!i10b 1
!s100 9OVoEdIA0oKja=@f:Kn7@3
R1
INJO9LDmmFIHFJ<H9lCY4P1
R2
R0
w1731523280
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v
!i122 909
L0 1 30
R4
r1
!s85 0
31
R9
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/CPU_tb.v|
!i113 1
R5
R6
n@c@p@u_tb
vDelay
Z11 !s110 1734450206
!i10b 1
!s100 ``c4WIT0;79aOW0oiJAbB3
R1
I=2QV=7m5`9`j7NT>]YLjf0
R2
R0
R8
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v
!i122 910
L0 1 10
R4
r1
!s85 0
31
Z12 !s108 1734450206.000000
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Delay.v|
!i113 1
R5
R6
n@delay
vGPR
R11
!i10b 1
!s100 PdA=0GTo^oCD[ml[<KcDT1
R1
I6nO?9G1R<fG@S<AZeK5n92
R2
R0
R8
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v
!i122 911
R10
R4
r1
!s85 0
31
R12
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/GPR.v|
!i113 1
R5
R6
n@g@p@r
vIDecoder
R11
!i10b 1
!s100 ;C`;[ga@iVlLL:`h7f27Z0
R1
Io08Nk_E;3dW>6oRKjYb8L3
R2
R0
w1731521807
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v
!i122 912
L0 1 117
R4
r1
!s85 0
31
R12
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IDecoder.v|
!i113 1
R5
R6
n@i@decoder
vIEU
R11
!i10b 1
!s100 PD@G9DGD3WLUNGLFB9J:93
R1
I40VgXOefRR1QDNQBZ4ec31
R2
R0
R8
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v
!i122 913
L0 1 15
R4
r1
!s85 0
31
R12
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/IEU.v|
!i113 1
R5
R6
n@i@e@u
vinterrupt_controller
R11
!i10b 1
!s100 OehLc7_`@oTn@<hHlXW]m2
R1
IQVIoG36]A:b9F6DT2_=Y_2
R2
R0
w1734282029
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v
!i122 914
L0 1 37
R4
r1
!s85 0
31
R12
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller.v|
!i113 1
R5
R6
vinterrupt_controller_tb
R11
!i10b 1
!s100 NXCf<gcJdhU2PT@5hMd`R2
R1
I8]6lm36Ze;7L44ZRKInOi3
R2
R0
w1734283236
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v
!i122 915
L0 1 51
R4
r1
!s85 0
31
R12
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/interrupt_controller_tb.v|
!i113 1
R5
R6
vmain_interrupt
R11
!i10b 1
!s100 iQ>?o<aOmg0cnnMI@cm2C1
R1
IEJ=i@41Q74<c8YzT;]FY?0
R2
R0
w1734450195
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v
!i122 916
L0 1 103
R4
r1
!s85 0
31
R12
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt.v|
!i113 1
R5
R6
vmain_interrupt_tb
!s110 1734450500
!i10b 1
!s100 [;9eg:`nOLgG>4JXRj<JX0
R1
IXhP6;YLh?@6@][V5fG`dL3
R2
R0
w1734450495
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v
!i122 927
L0 1 92
R4
r1
!s85 0
31
!s108 1734450500.000000
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/main_interrupt_tb.v|
!i113 1
R5
R6
vmemory_full
Z13 !s110 1734450207
!i10b 1
!s100 Q`GPN0OP0;7b4;:o9:olk0
R1
I`W3aKFfYKj[h^RUnOCPV:2
R2
R0
w1731521949
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v
!i122 918
L0 11 56
R4
r1
!s85 0
31
Z14 !s108 1734450207.000000
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/memory_full.v|
!i113 1
R5
R6
vpll
R13
!i10b 1
!s100 l>eTo?R[XXg=eNEk<I13c2
R1
Id9bL>LTkBD@a[f87gjZQP2
R2
R0
R3
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v
!i122 919
L0 8 14
R4
r1
!s85 0
31
R14
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/pll.v|
!i113 1
R5
R6
vShifter
R13
!i10b 1
!s100 G:AFz[@X3EPM?1@DaF?=E3
R1
IXC4j:n;G]j5f[XbK_`ooQ2
R2
R0
R8
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v
!i122 920
L0 1 33
R4
r1
!s85 0
31
R14
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Shifter.v|
!i113 1
R5
R6
n@shifter
vSplitter
R13
!i10b 1
!s100 CFfdYDc`D2B0R`RJcboLc3
R1
ILZWCK1DI?UIZ?c]1ZmNC;1
R2
R0
R8
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v
!i122 921
L0 3 19
R4
r1
!s85 0
31
R14
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/Splitter.v|
!i113 1
R5
R6
n@splitter
vspr
R13
!i10b 1
!s100 YM0_GK^zn8Q_@83HoF[7i0
R1
I]7W1R:6V2EkhQzdDI2W5j3
R2
R0
w1734276587
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/spr.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/spr.v
!i122 922
L0 1 62
R4
r1
!s85 0
31
R14
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/spr.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/spr.v|
!i113 1
R5
R6
vspr_tb
R13
!i10b 1
!s100 eTI4QG]e3?U7nW>Q[X^];3
R1
IbO<5n<F??mWh_9gE<UWkm0
R2
R0
w1734438457
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/spr_tb.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/spr_tb.v
!i122 923
L0 1 107
R4
r1
!s85 0
31
R14
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/spr_tb.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/spr_tb.v|
!i113 1
R5
R6
vsrl
R13
!i10b 1
!s100 c=gk;ZZGJAbd6@FeAMYfZ0
R1
I_BgXmSo<X;@fcL_8z3ECS1
R2
R0
R3
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v
!i122 924
L0 1 40
R4
r1
!s85 0
31
R14
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srl.v|
!i113 1
R5
R6
vsrlfix
R13
!i10b 1
!s100 kijSXUgB822<BMgV4;YWf1
R1
I`9L^1BZ@DF7:lZVoW?oMM3
R2
R0
R3
8/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v
F/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v
!i122 925
L0 2 22
R4
r1
!s85 0
31
R14
!s107 /home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v|
!s90 -reportprogress|300|-work|work|/home/apeiron/KIU/Thesis/MIPS-CPU-Verilog/srlfix.v|
!i113 1
R5
R6
