* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Sep 13 2025 10:42:16

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : ATA_TACK
T_17_12_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g1_7
T_17_11_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g1_7
T_17_11_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g1_7
T_17_11_wire_logic_cluster/lc_4/in_0

T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g1_7
T_17_12_wire_logic_cluster/lc_7/in_3

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNT_ns_0
T_17_11_wire_logic_cluster/lc_6/out
T_17_10_lc_trk_g0_6
T_17_10_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_6/out
T_17_11_lc_trk_g3_6
T_17_11_wire_logic_cluster/lc_2/in_3

End 

Net : U110_CYCLE_TERMINATION.N_42_0
T_17_11_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g1_5
T_17_10_wire_logic_cluster/lc_5/in_3

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_1_THRU_CO
T_17_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g0_2
T_18_13_wire_logic_cluster/lc_7/in_3

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_4
T_17_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_1/in_1

T_17_13_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_4/in_0

T_17_13_wire_logic_cluster/lc_4/out
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_4/in_1

End 

Net : U110_ATA.un5_CYCLE_COUNT_i
T_17_12_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g1_1
T_17_13_input_2_0
T_17_13_wire_logic_cluster/lc_0/in_2

T_17_12_wire_logic_cluster/lc_1/out
T_17_10_sp4_v_t_47
T_17_13_lc_trk_g0_7
T_17_13_wire_logic_cluster/lc_0/in_3

End 

Net : U110_ATA.un5_CYCLE_COUNT_6
T_18_13_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_4/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_5/in_0

T_18_13_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_0/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g0_1
T_18_12_wire_logic_cluster/lc_1/in_0

T_18_13_wire_logic_cluster/lc_1/out
T_17_12_lc_trk_g3_1
T_17_12_wire_logic_cluster/lc_6/in_0

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_5
T_17_13_wire_logic_cluster/lc_5/out
T_16_13_sp4_h_l_2
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_1/in_0

T_17_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g1_5
T_18_13_wire_logic_cluster/lc_3/in_3

T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g1_5
T_17_13_wire_logic_cluster/lc_5/in_1

End 

Net : U110_ATA.CYCLE_COUNTZ1Z_6
T_17_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g1_6
T_18_13_input_2_1
T_18_13_wire_logic_cluster/lc_1/in_2

T_17_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_3/in_0

T_17_13_wire_logic_cluster/lc_6/out
T_17_13_lc_trk_g1_6
T_17_13_wire_logic_cluster/lc_6/in_1

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_7
T_17_13_wire_logic_cluster/lc_7/out
T_17_13_sp4_h_l_3
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_1/in_3

T_17_13_wire_logic_cluster/lc_7/out
T_17_13_sp4_h_l_3
T_18_13_lc_trk_g2_3
T_18_13_wire_logic_cluster/lc_4/in_1

T_17_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_7/in_1

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_1
T_17_13_wire_logic_cluster/lc_1/cout
T_17_13_wire_logic_cluster/lc_2/in_3

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_0_THRU_CO
T_17_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g1_1
T_18_13_input_2_2
T_18_13_wire_logic_cluster/lc_2/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_0
T_17_13_wire_logic_cluster/lc_0/cout
T_17_13_wire_logic_cluster/lc_1/in_3

Net : U110_ATA.CYCLE_COUNT_RNO_0Z0Z_0
T_17_13_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g2_0
T_18_12_wire_logic_cluster/lc_7/in_3

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_6
T_17_13_wire_logic_cluster/lc_6/cout
T_17_13_wire_logic_cluster/lc_7/in_3

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNT_ns_0_cascade_
T_17_11_wire_logic_cluster/lc_6/ltout
T_17_11_wire_logic_cluster/lc_7/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_5
T_17_13_wire_logic_cluster/lc_5/cout
T_17_13_wire_logic_cluster/lc_6/in_3

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_4
T_17_13_wire_logic_cluster/lc_4/cout
T_17_13_wire_logic_cluster/lc_5/in_3

Net : U110_ATA.un5_CYCLE_COUNT_1_cascade_
T_17_12_wire_logic_cluster/lc_0/ltout
T_17_12_wire_logic_cluster/lc_1/in_2

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_1
T_18_13_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g3_2
T_17_12_wire_logic_cluster/lc_0/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_1/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_2/in_3

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_2
T_18_13_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_4/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_2/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_2/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g3_7
T_17_12_wire_logic_cluster/lc_5/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_7/in_1

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_0
T_18_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_3
T_17_12_lc_trk_g1_3
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

T_18_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_3
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_3/in_3

T_18_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_3
T_17_12_sp4_v_t_38
T_17_13_lc_trk_g3_6
T_17_13_wire_logic_cluster/lc_0/in_1

T_18_12_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g0_7
T_18_13_wire_logic_cluster/lc_4/in_3

T_18_12_wire_logic_cluster/lc_7/out
T_18_12_sp4_h_l_3
T_17_12_lc_trk_g1_3
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

T_18_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_5/in_0

End 

Net : U110_ATA.CYCLE_COUNTZ0Z_3
T_17_13_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g0_3
T_17_12_wire_logic_cluster/lc_0/in_3

T_17_13_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g0_3
T_18_13_input_2_3
T_18_13_wire_logic_cluster/lc_3/in_2

T_17_13_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_4/in_0

T_17_13_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g3_3
T_18_12_wire_logic_cluster/lc_0/in_0

T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_3/in_1

T_17_13_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g0_3
T_17_12_input_2_5
T_17_12_wire_logic_cluster/lc_5/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_3
T_17_13_wire_logic_cluster/lc_3/cout
T_17_13_wire_logic_cluster/lc_4/in_3

Net : U110_ATA.un1_CYCLE_COUNT_15_cry_2
T_17_13_wire_logic_cluster/lc_2/cout
T_17_13_wire_logic_cluster/lc_3/in_3

Net : U110_ATA.un1_CYCLE_COUNT_2_cascade_
T_18_12_wire_logic_cluster/lc_4/ltout
T_18_12_wire_logic_cluster/lc_5/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_12_0
T_18_12_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g0_5
T_18_13_wire_logic_cluster/lc_7/in_0

T_18_12_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g0_5
T_18_13_wire_logic_cluster/lc_2/in_1

End 

Net : U110_ATA.ATA_CYCLE6
T_17_12_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_39
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_5/in_3

T_17_12_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_39
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_6/in_0

T_17_12_wire_logic_cluster/lc_3/out
T_18_11_sp4_v_t_39
T_18_12_lc_trk_g3_7
T_18_12_wire_logic_cluster/lc_1/in_3

End 

Net : U110_ATA.ATA_STARTZ0
T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_3/in_3

End 

Net : U110_ATA.ATA_CYCLE_0_sqmuxa
T_18_12_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_2/in_3

End 

Net : U110_ATA.un1_CYCLE_COUNT_9_0_cascade_
T_17_12_wire_logic_cluster/lc_6/ltout
T_17_12_wire_logic_cluster/lc_7/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_2
T_18_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_6/in_3

T_18_12_wire_logic_cluster/lc_4/out
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_7/in_1

End 

Net : U110_ATA.un1_CYCLE_COUNT_2_1
T_18_12_wire_logic_cluster/lc_3/out
T_18_12_lc_trk_g1_3
T_18_12_input_2_0
T_18_12_wire_logic_cluster/lc_0/in_2

End 

Net : U110_ATA.CYCLE_COUNT_RNICV873_0Z0Z_3
T_18_12_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g0_0
T_18_13_wire_logic_cluster/lc_5/in_1

End 

Net : U110_ATA.un5_CYCLE_COUNT_1
T_17_12_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_5/in_1

T_17_12_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g1_0
T_18_12_wire_logic_cluster/lc_6/in_3

T_17_12_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g0_0
T_18_12_wire_logic_cluster/lc_1/in_1

End 

Net : U110_ATA.un1_CYCLE_COUNT_2_1_cascade_
T_18_12_wire_logic_cluster/lc_3/ltout
T_18_12_wire_logic_cluster/lc_4/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_13_0_cascade_
T_18_12_wire_logic_cluster/lc_1/ltout
T_18_12_wire_logic_cluster/lc_2/in_2

End 

Net : U110_ATA.CYCLE_COUNT_RNICV873_0Z0Z_3_cascade_
T_18_12_wire_logic_cluster/lc_0/ltout
T_18_12_wire_logic_cluster/lc_1/in_2

End 

Net : U110_ATA.ATA_CYCLE_0_sqmuxa_cascade_
T_18_12_wire_logic_cluster/lc_6/ltout
T_18_12_wire_logic_cluster/lc_7/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_1_4_cascade_
T_18_13_wire_logic_cluster/lc_3/ltout
T_18_13_wire_logic_cluster/lc_4/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_1
T_18_13_wire_logic_cluster/lc_4/out
T_18_11_sp4_v_t_37
T_17_12_lc_trk_g2_5
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : U110_ATA.ATA_TACK_5_0
T_17_12_wire_logic_cluster/lc_2/out
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_7/in_1

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNTZ0Z_1
T_17_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_6/in_1

T_17_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g2_1
T_17_11_input_2_5
T_17_11_wire_logic_cluster/lc_5/in_2

T_17_11_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_3/in_0

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNTZ0Z_0
T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g3_7
T_17_11_input_2_6
T_17_11_wire_logic_cluster/lc_6/in_2

T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_5/in_1

T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_3/in_3

T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_2/in_0

T_17_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_1/in_3

End 

Net : U110_CYCLE_TERMINATION.TACK_ENZ0
T_17_11_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g1_4
T_17_11_wire_logic_cluster/lc_5/in_0

T_17_11_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g1_4
T_17_11_wire_logic_cluster/lc_6/in_3

T_17_11_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g1_4
T_17_11_wire_logic_cluster/lc_4/in_3

End 

Net : U110_ATA.un1_CYCLE_COUNT_1_cascade_
T_18_13_wire_logic_cluster/lc_4/ltout
T_18_13_wire_logic_cluster/lc_5/in_2

End 

Net : U110_ATA.un1_CYCLE_COUNT_4_1_cascade_
T_17_12_wire_logic_cluster/lc_5/ltout
T_17_12_wire_logic_cluster/lc_6/in_2

End 

Net : U110_CYCLE_TERMINATION.TACK_COUNT_ns_1_0_cascade_
T_17_11_wire_logic_cluster/lc_3/ltout
T_17_11_wire_logic_cluster/lc_4/in_2

End 

Net : U110_ATA.ATA_CYCLE6_cascade_
T_17_12_wire_logic_cluster/lc_3/ltout
T_17_12_wire_logic_cluster/lc_4/in_2

End 

Net : U110_ATA.ATA_CYCLEZ0
T_18_12_wire_logic_cluster/lc_2/out
T_16_12_sp4_h_l_1
T_17_12_lc_trk_g2_1
T_17_12_wire_logic_cluster/lc_4/in_3

T_18_12_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_2/in_1

End 

Net : TACK_OUT_EN
T_17_10_wire_logic_cluster/lc_5/out
T_17_10_lc_trk_g2_5
T_17_10_wire_logic_cluster/lc_5/in_0

T_17_10_wire_logic_cluster/lc_5/out
T_17_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_5_3_sp12_v_t_22
T_5_8_lc_trk_g2_6
T_5_8_wire_logic_cluster/lc_7/in_3

T_17_10_wire_logic_cluster/lc_5/out
T_17_3_sp12_v_t_22
T_6_15_sp12_h_l_1
T_5_3_sp12_v_t_22
T_5_4_sp4_v_t_44
T_2_4_sp4_h_l_3
T_0_4_span4_horz_46
T_0_4_lc_trk_g0_6
T_0_4_wire_io_cluster/io_1/OUT_ENB

T_17_10_wire_logic_cluster/lc_5/out
T_17_3_sp12_v_t_22
T_18_3_sp12_h_l_1
T_28_3_sp4_h_l_10
T_32_3_sp4_h_l_6
T_30_0_span4_horz_r_3
T_33_2_lc_trk_g0_7
T_33_2_wire_io_cluster/io_0/OUT_ENB

End 

Net : TACK_OUT
T_17_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g3_2
T_17_11_wire_logic_cluster/lc_2/in_1

T_17_11_wire_logic_cluster/lc_2/out
T_17_1_sp12_v_t_23
T_6_1_sp12_h_l_0
T_5_1_sp4_h_l_1
T_0_1_span4_horz_1
T_0_1_span4_vert_t_12
T_0_4_lc_trk_g0_4
T_0_4_wire_io_cluster/io_0/D_OUT_0

T_17_11_wire_logic_cluster/lc_2/out
T_17_1_sp12_v_t_23
T_6_1_sp12_h_l_0
T_5_1_sp4_h_l_1
T_0_1_span4_horz_1
T_0_1_span4_vert_t_12
T_0_4_lc_trk_g1_4
T_0_4_wire_io_cluster/io_1/D_OUT_0

T_17_11_wire_logic_cluster/lc_2/out
T_17_1_sp12_v_t_23
T_18_1_sp12_h_l_0
T_27_1_sp4_h_l_11
T_31_1_sp4_h_l_7
T_33_1_span4_vert_t_13
T_33_2_lc_trk_g1_5
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : U110_ATA.RW_ENZ0
T_18_13_wire_logic_cluster/lc_5/out
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_18_13_sp12_h_l_1
T_26_13_sp4_h_l_8
T_29_13_sp4_v_t_36
T_28_17_lc_trk_g1_1
T_28_17_wire_logic_cluster/lc_7/in_3

T_18_13_wire_logic_cluster/lc_5/out
T_18_13_sp12_h_l_1
T_26_13_sp4_h_l_8
T_29_13_sp4_v_t_36
T_28_17_lc_trk_g1_1
T_28_17_input_2_6
T_28_17_wire_logic_cluster/lc_6/in_2

T_18_13_wire_logic_cluster/lc_5/out
T_18_6_sp12_v_t_22
T_19_18_sp12_h_l_1
T_28_18_lc_trk_g1_5
T_28_18_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_5/out
T_18_6_sp12_v_t_22
T_19_18_sp12_h_l_1
T_28_18_lc_trk_g1_5
T_28_18_wire_logic_cluster/lc_3/in_3

End 

Net : RESETn_c_i
T_18_11_wire_logic_cluster/lc_4/out
T_18_12_lc_trk_g1_4
T_18_12_wire_logic_cluster/lc_7/in_0

T_18_11_wire_logic_cluster/lc_4/out
T_19_10_sp4_v_t_41
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_2/in_0

T_18_11_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_40
T_18_13_lc_trk_g1_0
T_18_13_input_2_7
T_18_13_wire_logic_cluster/lc_7/in_2

T_18_11_wire_logic_cluster/lc_4/out
T_17_10_lc_trk_g2_4
T_17_10_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_40
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_3/in_0

T_18_11_wire_logic_cluster/lc_4/out
T_19_11_sp4_h_l_8
T_18_11_sp4_v_t_45
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_4/in_0

T_18_11_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_40
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_5/in_0

T_18_11_wire_logic_cluster/lc_4/out
T_19_11_sp4_h_l_8
T_18_11_sp4_v_t_45
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_6/in_0

T_18_11_wire_logic_cluster/lc_4/out
T_18_10_sp4_v_t_40
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_7/in_0

End 

Net : RnW_c
T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_12_lc_trk_g3_0
T_28_12_wire_logic_cluster/lc_2/in_3

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_16_sp12_v_t_23
T_28_17_lc_trk_g2_7
T_28_17_wire_logic_cluster/lc_7/in_0

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_16_sp12_v_t_23
T_28_17_lc_trk_g2_7
T_28_17_wire_logic_cluster/lc_6/in_3

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_16_sp12_v_t_23
T_28_18_lc_trk_g3_4
T_28_18_wire_logic_cluster/lc_6/in_3

T_33_4_wire_io_cluster/io_0/D_IN_0
T_29_4_sp12_h_l_0
T_28_4_sp12_v_t_23
T_28_16_sp12_v_t_23
T_28_18_lc_trk_g2_4
T_28_18_wire_logic_cluster/lc_3/in_1

T_33_4_wire_io_cluster/io_0/D_IN_0
T_25_4_sp12_h_l_0
T_24_4_sp12_v_t_23
T_24_15_lc_trk_g3_3
T_24_15_wire_logic_cluster/lc_5/in_3

T_33_4_wire_io_cluster/io_0/D_IN_0
T_25_4_sp12_h_l_0
T_24_4_sp12_v_t_23
T_24_16_sp12_v_t_23
T_24_17_lc_trk_g3_7
T_24_17_wire_logic_cluster/lc_7/in_3

T_33_4_wire_io_cluster/io_0/D_IN_0
T_25_4_sp12_h_l_0
T_24_4_sp12_v_t_23
T_24_8_sp4_v_t_41
T_21_12_sp4_h_l_4
T_17_12_sp4_h_l_7
T_17_12_lc_trk_g1_2
T_17_12_wire_logic_cluster/lc_2/in_3

End 

Net : RnW_c_i
T_28_12_wire_logic_cluster/lc_2/out
T_28_12_sp4_h_l_9
T_32_12_sp4_h_l_0
T_33_8_span4_vert_t_14
T_33_4_span4_vert_t_14
T_33_6_lc_trk_g0_2
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : SCS0_c
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_15_12_sp12_h_l_0
T_24_12_lc_trk_g0_4
T_24_12_wire_logic_cluster/lc_3/in_3

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_15_12_sp12_h_l_0
T_20_12_sp4_h_l_7
T_23_12_sp4_v_t_37
T_23_16_sp4_v_t_37
T_23_17_lc_trk_g3_5
T_23_17_wire_logic_cluster/lc_7/in_3

End 

Net : SCS1_c
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_13_16_sp12_h_l_0
T_20_16_sp4_h_l_9
T_23_16_sp4_v_t_44
T_23_17_lc_trk_g3_4
T_23_17_wire_logic_cluster/lc_7/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_13_16_sp12_h_l_0
T_22_16_sp4_h_l_11
T_25_16_sp4_v_t_46
T_24_20_lc_trk_g2_3
T_24_20_wire_logic_cluster/lc_7/in_0

End 

Net : SIZ_c_1
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_5_18_lc_trk_g1_3
T_5_18_wire_logic_cluster/lc_2/in_0

End 

Net : TBIn_1_i
T_5_8_wire_logic_cluster/lc_7/out
T_5_8_sp4_h_l_3
T_4_4_sp4_v_t_38
T_0_4_span4_horz_9
T_0_4_lc_trk_g0_1
T_0_4_wire_io_cluster/io_0/OUT_ENB

End 

Net : TSn_c
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span4_vert_44
T_15_4_sp4_v_t_37
T_15_8_sp4_v_t_37
T_16_12_sp4_h_l_6
T_17_12_lc_trk_g2_6
T_17_12_wire_logic_cluster/lc_3/in_1

End 

Net : SIZ_c_0
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_4
T_5_18_lc_trk_g0_7
T_5_18_wire_logic_cluster/lc_2/in_3

End 

Net : U110_ATA.un2_DIOR_PRIn_0
T_24_17_wire_logic_cluster/lc_2/out
T_19_17_sp12_h_l_0
T_28_17_lc_trk_g0_4
T_28_17_wire_logic_cluster/lc_7/in_1

T_24_17_wire_logic_cluster/lc_2/out
T_19_17_sp12_h_l_0
T_28_17_lc_trk_g0_4
T_28_17_wire_logic_cluster/lc_6/in_0

End 

Net : U110_ATA.un2_DIOR_SECn_0
T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_26_17_sp4_h_l_2
T_29_17_sp4_v_t_42
T_28_18_lc_trk_g3_2
T_28_18_wire_logic_cluster/lc_6/in_1

T_23_17_wire_logic_cluster/lc_7/out
T_22_17_sp4_h_l_6
T_26_17_sp4_h_l_2
T_29_17_sp4_v_t_42
T_28_18_lc_trk_g3_2
T_28_18_wire_logic_cluster/lc_3/in_0

End 

Net : ATA_ENn_c
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_4_10_sp12_v_t_23
T_4_8_sp4_v_t_47
T_5_8_sp4_h_l_10
T_5_8_lc_trk_g1_7
T_5_8_wire_logic_cluster/lc_7/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_24_10_sp12_v_t_23
T_24_20_lc_trk_g2_4
T_24_20_wire_logic_cluster/lc_7/in_3

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_4_10_sp12_v_t_23
T_5_10_sp12_h_l_0
T_14_10_sp4_h_l_11
T_17_10_sp4_v_t_46
T_17_12_lc_trk_g2_3
T_17_12_wire_logic_cluster/lc_3/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_24_10_sp12_v_t_23
T_24_18_lc_trk_g3_0
T_24_18_wire_logic_cluster/lc_1/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_20_22_sp4_h_l_9
T_23_18_sp4_v_t_44
T_23_14_sp4_v_t_44
T_23_17_lc_trk_g0_4
T_23_17_wire_logic_cluster/lc_7/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_24_10_sp12_v_t_23
T_24_17_lc_trk_g3_3
T_24_17_wire_logic_cluster/lc_2/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_24_10_sp12_v_t_23
T_24_17_lc_trk_g3_3
T_24_17_wire_logic_cluster/lc_7/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_24_10_sp12_v_t_23
T_24_16_lc_trk_g3_4
T_24_16_wire_logic_cluster/lc_6/in_3

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_24_10_sp12_v_t_23
T_24_15_lc_trk_g2_7
T_24_15_wire_logic_cluster/lc_5/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_0
T_13_22_sp12_h_l_0
T_24_10_sp12_v_t_23
T_24_12_lc_trk_g3_4
T_24_12_wire_logic_cluster/lc_3/in_0

End 

Net : CLK40_c_g
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_17_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_18_13_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_31_14_sp12_h_l_0
T_33_14_lc_trk_g1_4
T_33_14_wire_io_cluster/io_1/D_OUT_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_10_sp12_v_t_23
T_23_10_sp12_h_l_0
T_33_10_lc_trk_g1_4
T_33_10_wire_io_cluster/io_1/D_OUT_0

T_22_14_wire_logic_cluster/lc_0/out
T_22_10_sp12_v_t_23
T_22_22_sp12_v_t_23
T_22_26_sp4_v_t_41
T_22_30_sp4_v_t_37
T_22_33_span4_horz_r_2
T_25_33_lc_trk_g0_6
T_25_33_wire_io_cluster/io_0/D_OUT_0

T_22_14_wire_logic_cluster/lc_0/out
T_19_14_sp12_h_l_0
T_7_14_sp12_h_l_0
T_6_14_sp12_v_t_23
T_6_18_sp4_v_t_41
T_3_22_sp4_h_l_4
T_0_22_span4_horz_31
T_0_22_span4_vert_t_13
T_0_25_lc_trk_g1_5
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : U110_ATA_un1_CS0_PRIn_i
T_24_16_wire_logic_cluster/lc_6/out
T_23_16_sp12_h_l_0
T_33_16_lc_trk_g0_4
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : U110_ATA_un1_CS0_SECn_i
T_24_12_wire_logic_cluster/lc_3/out
T_25_9_sp4_v_t_47
T_26_9_sp4_h_l_10
T_30_9_sp4_h_l_6
T_33_5_span4_vert_t_15
T_33_6_lc_trk_g0_7
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_CS1_PRIn_i
T_24_18_wire_logic_cluster/lc_1/out
T_24_7_sp12_v_t_22
T_25_19_sp12_h_l_1
T_33_19_lc_trk_g0_1
T_33_19_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_CS1_SECn_i
T_24_20_wire_logic_cluster/lc_7/out
T_24_15_sp12_v_t_22
T_25_27_sp12_h_l_1
T_33_27_lc_trk_g0_1
T_33_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_DIOR_PRIn_i
T_28_17_wire_logic_cluster/lc_7/out
T_29_16_sp4_v_t_47
T_30_20_sp4_h_l_4
T_33_20_lc_trk_g0_1
T_33_20_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_DIOR_SECn_i
T_28_18_wire_logic_cluster/lc_6/out
T_29_15_sp4_v_t_37
T_29_19_sp4_v_t_37
T_30_23_sp4_h_l_6
T_33_23_lc_trk_g0_3
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_ATA_un1_DIOW_PRIn_i
T_28_17_wire_logic_cluster/lc_6/out
T_27_17_sp12_h_l_0
T_33_17_lc_trk_g0_4
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : U110_ATA_un1_DIOW_SECn_i
T_28_18_wire_logic_cluster/lc_3/out
T_29_17_sp4_v_t_39
T_30_21_sp4_h_l_2
T_33_21_lc_trk_g0_7
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : U110_BUFFERS_un1_IDEHRENn_i
T_24_15_wire_logic_cluster/lc_5/out
T_24_15_sp12_h_l_1
T_33_15_lc_trk_g0_2
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : U110_BUFFERS_un1_IDEHWENn_i
T_24_17_wire_logic_cluster/lc_7/out
T_24_17_sp4_h_l_3
T_27_17_sp4_v_t_45
T_28_21_sp4_h_l_2
T_32_21_sp4_h_l_5
T_33_21_lc_trk_g0_0
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_10_i
T_5_18_wire_logic_cluster/lc_2/out
T_5_16_sp12_v_t_23
T_5_4_sp12_v_t_23
T_6_4_sp12_h_l_0
T_18_4_sp12_h_l_0
T_30_4_sp12_h_l_0
T_33_4_lc_trk_g0_7
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : PCS0_c
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_12
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_22_11_sp4_h_l_5
T_25_11_sp4_v_t_47
T_25_15_sp4_v_t_47
T_24_16_lc_trk_g3_7
T_24_16_wire_logic_cluster/lc_6/in_0

T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_12
T_7_11_sp12_h_l_0
T_19_11_sp12_h_l_0
T_22_11_sp4_h_l_5
T_25_11_sp4_v_t_47
T_25_15_sp4_v_t_47
T_24_17_lc_trk_g0_1
T_24_17_wire_logic_cluster/lc_2/in_1

End 

Net : PCS1_c
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_0
T_13_12_sp12_h_l_0
T_24_12_sp12_v_t_23
T_24_17_lc_trk_g2_7
T_24_17_wire_logic_cluster/lc_2/in_3

T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_0
T_13_12_sp12_h_l_0
T_24_12_sp12_v_t_23
T_24_18_lc_trk_g2_4
T_24_18_wire_logic_cluster/lc_1/in_3

End 

Net : RESETn_c
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_7/in_3

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_1/in_1

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_17_11_lc_trk_g0_3
T_17_11_wire_logic_cluster/lc_4/in_1

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_17_11_lc_trk_g1_3
T_17_11_input_2_2
T_17_11_wire_logic_cluster/lc_2/in_2

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_18_11_lc_trk_g1_4
T_18_11_wire_logic_cluster/lc_4/in_3

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_18_11_sp4_h_l_3
T_17_11_sp4_v_t_38
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_4/in_1

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_18_11_sp4_h_l_3
T_17_11_sp4_v_t_38
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_7/in_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_16_11_sp4_h_l_1
T_19_11_sp4_v_t_36
T_18_12_lc_trk_g2_4
T_18_12_wire_logic_cluster/lc_2/in_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_20
T_17_11_sp12_h_l_0
T_16_11_sp4_h_l_1
T_19_11_sp4_v_t_36
T_18_13_lc_trk_g0_1
T_18_13_wire_logic_cluster/lc_5/in_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_17_15_sp12_h_l_0
T_24_15_lc_trk_g0_0
T_24_15_wire_logic_cluster/lc_5/in_1

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_17_15_sp12_h_l_0
T_22_15_sp4_h_l_7
T_25_15_sp4_v_t_37
T_24_17_lc_trk_g1_0
T_24_17_wire_logic_cluster/lc_7/in_0

End 

