;redcode
;assert 1
	SPL 0, 690
	CMP -257, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -501, <-20
	ADD 12, @15
	CMP 19, @16
	SLT @127, 123
	SLT @127, 123
	DJN -1, @-20
	CMP 19, @16
	SPL -0
	DJN -1, @-20
	SPL -0
	ADD <0, @2
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	ADD 210, 30
	SUB @521, 106
	SUB #0, 9
	SUB #0, 9
	SUB #0, 9
	SUB #-7, <-20
	MOV -1, <-20
	ADD <0, @2
	MOV -1, <-20
	MOV -1, <-20
	CMP @127, 106
	SLT 572, 0
	SLT 572, 0
	SLT 572, 0
	SPL <127, 106
	ADD 572, 0
	SUB #0, 9
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	ADD 10, 30
	ADD 270, 60
	SUB -257, <-122
	SUB #275, <1
	SUB #275, <1
	SUB #275, <1
	CMP -257, <-122
	MOV -1, <-20
	CMP -257, <-122
	MOV -1, <-20
