# Digital-Logic-Design
In this repository, projects related to the Digital Logic Design course at the University of Tehran have been implemented.

University of Tehran
Electrical and Computer Engineering Department
Digital Logic Design, ECE 367, Spring 2021

Computer Assignment 1 `Basic Switch and Gate Structures in SystemVerilog`

Computer Assignment 2 `Basic RTL Packages`

Computer Assignment 3 `RT Level Components, Iterative Logic, Synthesis`

Computer Assignment 4 `Latches, flip-flops, and a little beyond`

Computer Assignment 5 `State Machine Coding, Pre- and Post-Synthesis`

Computer Assignment 6 `Hierarchical RTL Design`


