{"vcs1":{"timestamp_begin":1747642257.520905036, "rt":9.46, "ut":9.61, "st":0.55}}
{"vcselab":{"timestamp_begin":1747642267.050176215, "rt":0.36, "ut":0.26, "st":0.09}}
{"link":{"timestamp_begin":1747642267.467629102, "rt":0.39, "ut":0.17, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747642256.928971794}
{"VCS_COMP_START_TIME": 1747642256.928971794}
{"VCS_COMP_END_TIME": 1747642267.989761629}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 494032}}
{"vcselab": {"peak_mem": 183888}}
