INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/ALU_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/CU_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab10/CA_Lab10/CA_Lab10.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Pipelined-Processor/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/ForwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/HazardDetection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Pipelined-Processor/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Pipelined-Processor/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/InsParser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsParser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Desktop/CA_Lab8/CA_Lab8.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Pipelined-Processor/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Desktop/CALab05/CALab05/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module Mux2
INFO: [VRFC 10-311] analyzing module Mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Desktop/YDrLoZ/Instruction_Memory/Instruction_Memory.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PuraProcessor
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PcOut_InstAddr' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:254]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instr' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:255]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'OpCode' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:256]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rs1' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:259]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rs2' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:260]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:261]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:262]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData2' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:263]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'WriteData' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:264]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ImmData' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:265]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Mux_Alu' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:266]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'AluResult' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:267]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadMemData' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:268]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:270]
WARNING: [VRFC 10-3028] 'Branch' was previously declared with a range [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:270]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:273]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operation' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:274]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'branch_dec' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:276]
WARNING: [VRFC 10-3028] 'branch_dec' was previously declared with a range [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:276]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Arr1' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:281]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Arr2' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:282]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Arr3' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:283]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Arr4' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:284]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Arr5' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:285]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Arr6' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:286]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch_exmem_out' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:311]
WARNING: [VRFC 10-3028] 'Branch_exmem_out' was previously declared with a range [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:311]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Zero_exmem_out' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:317]
WARNING: [VRFC 10-3028] 'Zero_exmem_out' was previously declared with a range [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:317]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MemtoReg_memwb_out' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:319]
WARNING: [VRFC 10-3028] 'MemtoReg_memwb_out' was previously declared with a range [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:319]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'RegWrite_memwb_out' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:320]
WARNING: [VRFC 10-3028] 'RegWrite_memwb_out' was previously declared with a range [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:320]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Result_memwb_out' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:321]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rd_memwb_out' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:323]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fwda' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:328]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fwdb' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:329]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'alu1' is not allowed [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:330]
INFO: [VRFC 10-2458] undeclared symbol MemtoReg_mux, assumed default net type wire [D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/new/PuraProcessor.v:341]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sources_1/imports/Desktop/Lab7/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/OneDrive - Habib University/HABIB/Semester-4/Computer Architecture/Project/detetionunited/Lab_11.srcs/sim_1/new/TASK2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tbPuraProcessor
