/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 304 192)
	(text "regs" (rect 5 0 22 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 10 12)(font "Arial" ))
		(text "rst" (rect 21 43 31 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "wen" (rect 0 0 15 12)(font "Arial" ))
		(text "wen" (rect 21 59 36 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "dest_adds[addr_width-1..0]" (rect 0 0 105 12)(font "Arial" ))
		(text "dest_adds[addr_width-1..0]" (rect 21 75 126 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "src1_adds[addr_width-1..0]" (rect 0 0 105 12)(font "Arial" ))
		(text "src1_adds[addr_width-1..0]" (rect 21 91 126 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "src2_adds[addr_width-1..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "src2_adds[addr_width-1..0]" (rect 21 107 127 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "reg_in[data_width..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "reg_in[data_width..0]" (rect 21 123 102 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 288 32)
		(output)
		(text "sp[data_width..0]" (rect 0 0 66 12)(font "Arial" ))
		(text "sp[data_width..0]" (rect 201 27 267 39)(font "Arial" ))
		(line (pt 288 32)(pt 272 32)(line_width 3))
	)
	(port
		(pt 288 48)
		(output)
		(text "int[data_width..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "int[data_width..0]" (rect 203 43 267 55)(font "Arial" ))
		(line (pt 288 48)(pt 272 48)(line_width 3))
	)
	(port
		(pt 288 64)
		(output)
		(text "reg_a[data_width..0]" (rect 0 0 80 12)(font "Arial" ))
		(text "reg_a[data_width..0]" (rect 187 59 267 71)(font "Arial" ))
		(line (pt 288 64)(pt 272 64)(line_width 3))
	)
	(port
		(pt 288 80)
		(output)
		(text "reg_b[data_width..0]" (rect 0 0 80 12)(font "Arial" ))
		(text "reg_b[data_width..0]" (rect 187 75 267 87)(font "Arial" ))
		(line (pt 288 80)(pt 272 80)(line_width 3))
	)
	(parameter
		"data_width"
		"15"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"addr_width"
		"4"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 272 160)(line_width 1))
	)
	(annotation_block (parameter)(rect 304 -64 404 16))
)
