	subsys_ftile_25gbe_1588 #(
		.FP_WIDTH (INTEGER_VALUE_FOR_FP_WIDTH)
	) u0 (
		.rx_dma_resetn                                               (_connected_to_rx_dma_resetn_),                                               //   input,    width = 1,                                   rx_dma_resetn.reset_n
		.csr_waitrequest                                             (_connected_to_csr_waitrequest_),                                             //  output,    width = 1,                                             csr.waitrequest
		.csr_readdata                                                (_connected_to_csr_readdata_),                                                //  output,   width = 32,                                                .readdata
		.csr_readdatavalid                                           (_connected_to_csr_readdatavalid_),                                           //  output,    width = 1,                                                .readdatavalid
		.csr_burstcount                                              (_connected_to_csr_burstcount_),                                              //   input,    width = 1,                                                .burstcount
		.csr_writedata                                               (_connected_to_csr_writedata_),                                               //   input,   width = 32,                                                .writedata
		.csr_address                                                 (_connected_to_csr_address_),                                                 //   input,    width = 8,                                                .address
		.csr_write                                                   (_connected_to_csr_write_),                                                   //   input,    width = 1,                                                .write
		.csr_read                                                    (_connected_to_csr_read_),                                                    //   input,    width = 1,                                                .read
		.csr_byteenable                                              (_connected_to_csr_byteenable_),                                              //   input,    width = 4,                                                .byteenable
		.csr_debugaccess                                             (_connected_to_csr_debugaccess_),                                             //   input,    width = 1,                                                .debugaccess
		.clk_clk                                                     (_connected_to_clk_clk_),                                                     //   input,    width = 1,                                             clk.clk
		.subsys_ftile_25gbe_1588_dmaclkout_in_clk_clk                (_connected_to_subsys_ftile_25gbe_1588_dmaclkout_in_clk_clk_),                //   input,    width = 1,        subsys_ftile_25gbe_1588_dmaclkout_in_clk.clk
		.subsys_ftile_25gbe_1588_o_pll_clk_in_clk_clk                (_connected_to_subsys_ftile_25gbe_1588_o_pll_clk_in_clk_clk_),                //   input,    width = 1,        subsys_ftile_25gbe_1588_o_pll_clk_in_clk.clk
		.reset_reset_n                                               (_connected_to_reset_reset_n_),                                               //   input,    width = 1,                                           reset.reset_n
		.ftile_25gbe_rx_dma_ch1_pktin_startofpacket                  (_connected_to_ftile_25gbe_rx_dma_ch1_pktin_startofpacket_),                  //   input,    width = 1,                    ftile_25gbe_rx_dma_ch1_pktin.startofpacket
		.ftile_25gbe_rx_dma_ch1_pktin_valid                          (_connected_to_ftile_25gbe_rx_dma_ch1_pktin_valid_),                          //   input,    width = 1,                                                .valid
		.ftile_25gbe_rx_dma_ch1_pktin_endofpacket                    (_connected_to_ftile_25gbe_rx_dma_ch1_pktin_endofpacket_),                    //   input,    width = 1,                                                .endofpacket
		.ftile_25gbe_rx_dma_ch1_pktin_data                           (_connected_to_ftile_25gbe_rx_dma_ch1_pktin_data_),                           //   input,   width = 64,                                                .data
		.ftile_25gbe_rx_dma_ch1_pktin_empty                          (_connected_to_ftile_25gbe_rx_dma_ch1_pktin_empty_),                          //   input,    width = 3,                                                .empty
		.ftile_25gbe_rx_dma_ch1_pktin_error                          (_connected_to_ftile_25gbe_rx_dma_ch1_pktin_error_),                          //   input,    width = 6,                                                .error
		.ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_valid            (_connected_to_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_valid_),            //   input,    width = 1,      ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts.valid
		.ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_data             (_connected_to_ftile_25gbe_rx_dma_ch1_rx_dma_fifo_0_in_ts_data_),             //   input,   width = 96,                                                .data
		.rx_dma_ch1_prefetcher_read_master_address                   (_connected_to_rx_dma_ch1_prefetcher_read_master_address_),                   //  output,   width = 37,               rx_dma_ch1_prefetcher_read_master.address
		.rx_dma_ch1_prefetcher_read_master_read                      (_connected_to_rx_dma_ch1_prefetcher_read_master_read_),                      //  output,    width = 1,                                                .read
		.rx_dma_ch1_prefetcher_read_master_readdata                  (_connected_to_rx_dma_ch1_prefetcher_read_master_readdata_),                  //   input,  width = 128,                                                .readdata
		.rx_dma_ch1_prefetcher_read_master_waitrequest               (_connected_to_rx_dma_ch1_prefetcher_read_master_waitrequest_),               //   input,    width = 1,                                                .waitrequest
		.rx_dma_ch1_prefetcher_read_master_readdatavalid             (_connected_to_rx_dma_ch1_prefetcher_read_master_readdatavalid_),             //   input,    width = 1,                                                .readdatavalid
		.rx_dma_ch1_prefetcher_read_master_burstcount                (_connected_to_rx_dma_ch1_prefetcher_read_master_burstcount_),                //  output,    width = 3,                                                .burstcount
		.rx_dma_ch1_prefetcher_write_master_address                  (_connected_to_rx_dma_ch1_prefetcher_write_master_address_),                  //  output,   width = 37,              rx_dma_ch1_prefetcher_write_master.address
		.rx_dma_ch1_prefetcher_write_master_write                    (_connected_to_rx_dma_ch1_prefetcher_write_master_write_),                    //  output,    width = 1,                                                .write
		.rx_dma_ch1_prefetcher_write_master_byteenable               (_connected_to_rx_dma_ch1_prefetcher_write_master_byteenable_),               //  output,   width = 16,                                                .byteenable
		.rx_dma_ch1_prefetcher_write_master_writedata                (_connected_to_rx_dma_ch1_prefetcher_write_master_writedata_),                //  output,  width = 128,                                                .writedata
		.rx_dma_ch1_prefetcher_write_master_waitrequest              (_connected_to_rx_dma_ch1_prefetcher_write_master_waitrequest_),              //   input,    width = 1,                                                .waitrequest
		.rx_dma_ch1_prefetcher_write_master_response                 (_connected_to_rx_dma_ch1_prefetcher_write_master_response_),                 //   input,    width = 2,                                                .response
		.rx_dma_ch1_prefetcher_write_master_writeresponsevalid       (_connected_to_rx_dma_ch1_prefetcher_write_master_writeresponsevalid_),       //   input,    width = 1,                                                .writeresponsevalid
		.rx_dma_ch1_irq_irq                                          (_connected_to_rx_dma_ch1_irq_irq_),                                          //  output,    width = 1,                                  rx_dma_ch1_irq.irq
		.rx_dma_ch1_write_master_address                             (_connected_to_rx_dma_ch1_write_master_address_),                             //  output,   width = 37,                         rx_dma_ch1_write_master.address
		.rx_dma_ch1_write_master_write                               (_connected_to_rx_dma_ch1_write_master_write_),                               //  output,    width = 1,                                                .write
		.rx_dma_ch1_write_master_byteenable                          (_connected_to_rx_dma_ch1_write_master_byteenable_),                          //  output,   width = 16,                                                .byteenable
		.rx_dma_ch1_write_master_writedata                           (_connected_to_rx_dma_ch1_write_master_writedata_),                           //  output,  width = 128,                                                .writedata
		.rx_dma_ch1_write_master_waitrequest                         (_connected_to_rx_dma_ch1_write_master_waitrequest_),                         //   input,    width = 1,                                                .waitrequest
		.rx_dma_ch1_write_master_burstcount                          (_connected_to_rx_dma_ch1_write_master_burstcount_),                          //  output,    width = 5,                                                .burstcount
		.rx_dma_ch1_write_master_response                            (_connected_to_rx_dma_ch1_write_master_response_),                            //   input,    width = 2,                                                .response
		.rx_dma_ch1_write_master_writeresponsevalid                  (_connected_to_rx_dma_ch1_write_master_writeresponsevalid_),                  //   input,    width = 1,                                                .writeresponsevalid
		.ts_chs_compl_0_clk_bus_in_clk                               (_connected_to_ts_chs_compl_0_clk_bus_in_clk_),                               //   input,    width = 1,                       ts_chs_compl_0_clk_bus_in.clk
		.ts_chs_compl_0_rst_bus_in_reset                             (_connected_to_ts_chs_compl_0_rst_bus_in_reset_),                             //   input,    width = 1,                       ts_chs_compl_0_rst_bus_in.reset
		.ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_valid            (_connected_to_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_valid_),            //   input,    width = 1,      ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts.valid
		.ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_fingerprint      (_connected_to_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_fingerprint_),      //   input,   width = 20,                                                .fingerprint
		.ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_data             (_connected_to_ftile_25gbe_tx_dma_ch1_ts_chs_compl_0_i_ts_data_),             //   input,   width = 96,                                                .data
		.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_ready           (_connected_to_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_ready_),           //   input,    width = 1,     ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st.ready
		.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_startofpacket   (_connected_to_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_startofpacket_),   //  output,    width = 1,                                                .startofpacket
		.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_valid           (_connected_to_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_valid_),           //  output,    width = 1,                                                .valid
		.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_endofpacket     (_connected_to_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_endofpacket_),     //  output,    width = 1,                                                .endofpacket
		.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_data            (_connected_to_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_data_),            //  output,   width = 64,                                                .data
		.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_empty           (_connected_to_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_empty_),           //  output,    width = 3,                                                .empty
		.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_error           (_connected_to_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_st_error_),           //  output,    width = 1,                                                .error
		.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_valid       (_connected_to_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_valid_),       //  output,    width = 1, ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req.valid
		.ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_fingerprint (_connected_to_ftile_25gbe_tx_dma_ch1_tx_dma_fifo_0_out_ts_req_fingerprint_), //  output,   width = 20,                                                .fingerprint
		.tx_dma_ch1_prefetcher_read_master_address                   (_connected_to_tx_dma_ch1_prefetcher_read_master_address_),                   //  output,   width = 37,               tx_dma_ch1_prefetcher_read_master.address
		.tx_dma_ch1_prefetcher_read_master_read                      (_connected_to_tx_dma_ch1_prefetcher_read_master_read_),                      //  output,    width = 1,                                                .read
		.tx_dma_ch1_prefetcher_read_master_readdata                  (_connected_to_tx_dma_ch1_prefetcher_read_master_readdata_),                  //   input,  width = 128,                                                .readdata
		.tx_dma_ch1_prefetcher_read_master_waitrequest               (_connected_to_tx_dma_ch1_prefetcher_read_master_waitrequest_),               //   input,    width = 1,                                                .waitrequest
		.tx_dma_ch1_prefetcher_read_master_readdatavalid             (_connected_to_tx_dma_ch1_prefetcher_read_master_readdatavalid_),             //   input,    width = 1,                                                .readdatavalid
		.tx_dma_ch1_prefetcher_read_master_burstcount                (_connected_to_tx_dma_ch1_prefetcher_read_master_burstcount_),                //  output,    width = 3,                                                .burstcount
		.tx_dma_ch1_prefetcher_write_master_address                  (_connected_to_tx_dma_ch1_prefetcher_write_master_address_),                  //  output,   width = 37,              tx_dma_ch1_prefetcher_write_master.address
		.tx_dma_ch1_prefetcher_write_master_write                    (_connected_to_tx_dma_ch1_prefetcher_write_master_write_),                    //  output,    width = 1,                                                .write
		.tx_dma_ch1_prefetcher_write_master_byteenable               (_connected_to_tx_dma_ch1_prefetcher_write_master_byteenable_),               //  output,   width = 16,                                                .byteenable
		.tx_dma_ch1_prefetcher_write_master_writedata                (_connected_to_tx_dma_ch1_prefetcher_write_master_writedata_),                //  output,  width = 128,                                                .writedata
		.tx_dma_ch1_prefetcher_write_master_waitrequest              (_connected_to_tx_dma_ch1_prefetcher_write_master_waitrequest_),              //   input,    width = 1,                                                .waitrequest
		.tx_dma_ch1_prefetcher_write_master_response                 (_connected_to_tx_dma_ch1_prefetcher_write_master_response_),                 //   input,    width = 2,                                                .response
		.tx_dma_ch1_prefetcher_write_master_writeresponsevalid       (_connected_to_tx_dma_ch1_prefetcher_write_master_writeresponsevalid_),       //   input,    width = 1,                                                .writeresponsevalid
		.tx_dma_ch1_irq_irq                                          (_connected_to_tx_dma_ch1_irq_irq_),                                          //  output,    width = 1,                                  tx_dma_ch1_irq.irq
		.tx_dma_ch1_read_master_address                              (_connected_to_tx_dma_ch1_read_master_address_),                              //  output,   width = 37,                          tx_dma_ch1_read_master.address
		.tx_dma_ch1_read_master_read                                 (_connected_to_tx_dma_ch1_read_master_read_),                                 //  output,    width = 1,                                                .read
		.tx_dma_ch1_read_master_byteenable                           (_connected_to_tx_dma_ch1_read_master_byteenable_),                           //  output,   width = 16,                                                .byteenable
		.tx_dma_ch1_read_master_readdata                             (_connected_to_tx_dma_ch1_read_master_readdata_),                             //   input,  width = 128,                                                .readdata
		.tx_dma_ch1_read_master_waitrequest                          (_connected_to_tx_dma_ch1_read_master_waitrequest_),                          //   input,    width = 1,                                                .waitrequest
		.tx_dma_ch1_read_master_readdatavalid                        (_connected_to_tx_dma_ch1_read_master_readdatavalid_),                        //   input,    width = 1,                                                .readdatavalid
		.tx_dma_ch1_read_master_burstcount                           (_connected_to_tx_dma_ch1_read_master_burstcount_)                            //  output,    width = 5,                                                .burstcount
	);

