
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/GemsFDTD_712B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000003 cycles: 4479620 heartbeat IPC: 2.23233 cumulative IPC: 2.23233 (Simulation time: 0 hr 1 min 6 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 4479620 (Simulation time: 0 hr 1 min 6 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 44247889 heartbeat IPC: 0.251457 cumulative IPC: 0.251457 (Simulation time: 0 hr 5 min 9 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 83870925 heartbeat IPC: 0.252378 cumulative IPC: 0.251917 (Simulation time: 0 hr 9 min 18 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 123685658 heartbeat IPC: 0.251163 cumulative IPC: 0.251665 (Simulation time: 0 hr 13 min 18 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 163481023 heartbeat IPC: 0.251286 cumulative IPC: 0.25157 (Simulation time: 0 hr 17 min 16 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 203110274 heartbeat IPC: 0.252339 cumulative IPC: 0.251723 (Simulation time: 0 hr 21 min 17 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 242866185 heartbeat IPC: 0.251535 cumulative IPC: 0.251692 (Simulation time: 0 hr 25 min 20 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 277606911 heartbeat IPC: 0.287847 cumulative IPC: 0.256291 (Simulation time: 0 hr 28 min 7 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 312456776 heartbeat IPC: 0.286945 cumulative IPC: 0.25976 (Simulation time: 0 hr 30 min 53 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 347250611 heartbeat IPC: 0.287407 cumulative IPC: 0.262566 (Simulation time: 0 hr 33 min 36 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 381815551 heartbeat IPC: 0.289311 cumulative IPC: 0.265016 (Simulation time: 0 hr 36 min 15 sec) 
Finished CPU 0 instructions: 100000004 cycles: 377335932 cumulative IPC: 0.265016 (Simulation time: 0 hr 36 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.265016 instructions: 100000004 cycles: 377335932
cpu0_DTLB TOTAL     ACCESS:   29847912  HIT:   29645266  MISS:     202646
cpu0_DTLB LOAD      ACCESS:   23905781  HIT:   23703135  MISS:     202646
cpu0_DTLB RFO       ACCESS:    5942131  HIT:    5942131  MISS:          0
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 158.157 cycles
cpu0_ITLB TOTAL     ACCESS:    1685946  HIT:    1685940  MISS:          6
cpu0_ITLB LOAD      ACCESS:    1685946  HIT:    1685940  MISS:          6
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 282.5 cycles
cpu0_L1I TOTAL     ACCESS:    3165612  HIT:    3165517  MISS:         95
cpu0_L1I LOAD      ACCESS:    3165612  HIT:    3165517  MISS:         95
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 388.316 cycles
cpu0_STLB TOTAL     ACCESS:     202652  HIT:      49544  MISS:     153108
cpu0_STLB LOAD      ACCESS:     202652  HIT:      49544  MISS:     153108
cpu0_STLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 197.361 cycles
cpu0_L1D TOTAL     ACCESS:   29708387  HIT:   26360326  MISS:    3348061
cpu0_L1D LOAD      ACCESS:   18476458  HIT:   15130602  MISS:    3345856
cpu0_L1D RFO       ACCESS:   11079382  HIT:   11079362  MISS:         20
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     152547  HIT:     150362  MISS:       2185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 687.731 cycles
cpu0_L2C TOTAL     ACCESS:    4725127  HIT:    1561202  MISS:    3163925
cpu0_L2C LOAD      ACCESS:    3345951  HIT:     182137  MISS:    3163814
cpu0_L2C RFO       ACCESS:         20  HIT:          0  MISS:         20
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1376971  HIT:    1376967  MISS:          4
cpu0_L2C TRANSLATION ACCESS:       2185  HIT:       2098  MISS:         87
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 716.104 cycles
LLC TOTAL     ACCESS:    4539424  HIT:     543084  MISS:    3996340
LLC LOAD      ACCESS:    3163814  HIT:     535810  MISS:    2628004
LLC RFO       ACCESS:         20  HIT:          0  MISS:         20
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1375503  HIT:       7250  MISS:    1368253
LLC TRANSLATION ACCESS:         87  HIT:         24  MISS:         63
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 550.317 cycles
Insertion Distribution: 
	LOAD 627790 0 92723 2221717 
	RFO 0 0 20 0 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1495631 
	 22 0 25 35 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8371  ROW_BUFFER_MISS:    2619716
 DBUS AVG_CONGESTED_CYCLE:    3.99784
 WQ ROW_BUFFER_HIT:      22091  ROW_BUFFER_MISS:    1352155  FULL:          0


CPU 0 Branch Prediction Accuracy: 90.9863% MPKI: 1.62566 Average ROB Occupancy at Mispredict: 227.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 5e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.62559
BRANCH_DIRECT_CALL: 1e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05

