Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb 13 12:08:10 2024
| Host         : LAPTOP-FAPVF9RS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Cronometro_onBoard_timing_summary_routed.rpt -pb Cronometro_onBoard_timing_summary_routed.pb -rpx Cronometro_onBoard_timing_summary_routed.rpx -warn_on_violation
| Design       : Cronometro_onBoard
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.658        0.000                      0                  210        0.238        0.000                      0                  210        4.500        0.000                       0                   132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.658        0.000                      0                  210        0.238        0.000                      0                  210        4.500        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 ba/reg_min/temp_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_minuti/temp_y_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.608ns (29.936%)  route 1.423ns (70.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.641     5.193    ba/reg_min/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  ba/reg_min/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  ba/reg_min/temp_data_reg[1]/Q
                         net (fo=1, routed)           1.087     6.736    cron/counter_minuti/temp_y_reg[5]_0[1]
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.152     6.888 r  cron/counter_minuti/temp_y[1]_i_1__0/O
                         net (fo=1, routed)           0.336     7.224    cron/counter_minuti/temp_y[1]_i_1__0_n_0
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.521     9.893    cron/counter_minuti/CLK
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.152    
                         clock uncertainty           -0.035    10.116    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)       -0.235     9.881    cron/counter_minuti/temp_y_reg[1]
  -------------------------------------------------------------------
                         required time                          9.881    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  2.658    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 cron/counter_minuti/temp_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_ore/temp_y_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.580ns (28.487%)  route 1.456ns (71.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 9.894 - 5.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.638     5.190    cron/counter_minuti/CLK
    SLICE_X4Y47          FDRE                                         r  cron/counter_minuti/temp_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  cron/counter_minuti/temp_count_reg/Q
                         net (fo=1, routed)           0.814     6.460    cron/counter_minuti/count_min
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.584 r  cron/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.642     7.226    cron/counter_ore/E[0]
    SLICE_X0Y45          FDRE                                         r  cron/counter_ore/temp_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.522     9.894    cron/counter_ore/CLK
    SLICE_X0Y45          FDRE                                         r  cron/counter_ore/temp_y_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.153    
                         clock uncertainty           -0.035    10.117    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.202     9.915    cron/counter_ore/temp_y_reg[0]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 cron/counter_minuti/temp_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_ore/temp_y_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.580ns (28.487%)  route 1.456ns (71.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 9.894 - 5.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.638     5.190    cron/counter_minuti/CLK
    SLICE_X4Y47          FDRE                                         r  cron/counter_minuti/temp_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  cron/counter_minuti/temp_count_reg/Q
                         net (fo=1, routed)           0.814     6.460    cron/counter_minuti/count_min
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.584 r  cron/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.642     7.226    cron/counter_ore/E[0]
    SLICE_X0Y45          FDRE                                         r  cron/counter_ore/temp_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.522     9.894    cron/counter_ore/CLK
    SLICE_X0Y45          FDRE                                         r  cron/counter_ore/temp_y_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.153    
                         clock uncertainty           -0.035    10.117    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.202     9.915    cron/counter_ore/temp_y_reg[1]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 cron/counter_minuti/temp_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_ore/temp_y_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.580ns (28.487%)  route 1.456ns (71.513%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 9.894 - 5.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.638     5.190    cron/counter_minuti/CLK
    SLICE_X4Y47          FDRE                                         r  cron/counter_minuti/temp_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  cron/counter_minuti/temp_count_reg/Q
                         net (fo=1, routed)           0.814     6.460    cron/counter_minuti/count_min
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.584 r  cron/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.642     7.226    cron/counter_ore/E[0]
    SLICE_X0Y45          FDRE                                         r  cron/counter_ore/temp_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.522     9.894    cron/counter_ore/CLK
    SLICE_X0Y45          FDRE                                         r  cron/counter_ore/temp_y_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.153    
                         clock uncertainty           -0.035    10.117    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.202     9.915    cron/counter_ore/temp_y_reg[2]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -7.226    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 cron/base_dei_tempi/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_secondi/temp_y_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.575ns (35.343%)  route 1.052ns (64.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 9.892 - 5.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.637     5.189    cron/base_dei_tempi/CLK
    SLICE_X7Y43          FDRE                                         r  cron/base_dei_tempi/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  cron/base_dei_tempi/clockfx_reg/Q
                         net (fo=3, routed)           0.550     6.195    cron/base_dei_tempi/clock_out
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.119     6.314 r  cron/base_dei_tempi/temp_y[5]_i_1/O
                         net (fo=6, routed)           0.501     6.816    cron/counter_secondi/E[0]
    SLICE_X7Y45          FDRE                                         r  cron/counter_secondi/temp_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.520     9.892    cron/counter_secondi/CLK
    SLICE_X7Y45          FDRE                                         r  cron/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.272    10.164    
                         clock uncertainty           -0.035    10.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.410     9.718    cron/counter_secondi/temp_y_reg[4]
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 cron/base_dei_tempi/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_secondi/temp_y_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.575ns (35.343%)  route 1.052ns (64.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 9.892 - 5.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.637     5.189    cron/base_dei_tempi/CLK
    SLICE_X7Y43          FDRE                                         r  cron/base_dei_tempi/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  cron/base_dei_tempi/clockfx_reg/Q
                         net (fo=3, routed)           0.550     6.195    cron/base_dei_tempi/clock_out
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.119     6.314 r  cron/base_dei_tempi/temp_y[5]_i_1/O
                         net (fo=6, routed)           0.501     6.816    cron/counter_secondi/E[0]
    SLICE_X7Y45          FDRE                                         r  cron/counter_secondi/temp_y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.520     9.892    cron/counter_secondi/CLK
    SLICE_X7Y45          FDRE                                         r  cron/counter_secondi/temp_y_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.272    10.164    
                         clock uncertainty           -0.035    10.128    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.410     9.718    cron/counter_secondi/temp_y_reg[5]
  -------------------------------------------------------------------
                         required time                          9.718    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  2.903    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 cron/base_dei_tempi/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_secondi/temp_y_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.575ns (35.387%)  route 1.050ns (64.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 9.892 - 5.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.637     5.189    cron/base_dei_tempi/CLK
    SLICE_X7Y43          FDRE                                         r  cron/base_dei_tempi/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  cron/base_dei_tempi/clockfx_reg/Q
                         net (fo=3, routed)           0.550     6.195    cron/base_dei_tempi/clock_out
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.119     6.314 r  cron/base_dei_tempi/temp_y[5]_i_1/O
                         net (fo=6, routed)           0.499     6.814    cron/counter_secondi/E[0]
    SLICE_X6Y46          FDRE                                         r  cron/counter_secondi/temp_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.520     9.892    cron/counter_secondi/CLK
    SLICE_X6Y46          FDRE                                         r  cron/counter_secondi/temp_y_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.272    10.164    
                         clock uncertainty           -0.035    10.128    
    SLICE_X6Y46          FDRE (Setup_fdre_C_CE)      -0.372     9.756    cron/counter_secondi/temp_y_reg[0]
  -------------------------------------------------------------------
                         required time                          9.756    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 cron/counter_minuti/temp_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_ore/temp_y_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.580ns (33.238%)  route 1.165ns (66.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 9.894 - 5.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.638     5.190    cron/counter_minuti/CLK
    SLICE_X4Y47          FDRE                                         r  cron/counter_minuti/temp_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  cron/counter_minuti/temp_count_reg/Q
                         net (fo=1, routed)           0.814     6.460    cron/counter_minuti/count_min
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.584 r  cron/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.351     6.935    cron/counter_ore/E[0]
    SLICE_X3Y45          FDRE                                         r  cron/counter_ore/temp_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.522     9.894    cron/counter_ore/CLK
    SLICE_X3Y45          FDRE                                         r  cron/counter_ore/temp_y_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.153    
                         clock uncertainty           -0.035    10.117    
    SLICE_X3Y45          FDRE (Setup_fdre_C_CE)      -0.202     9.915    cron/counter_ore/temp_y_reg[3]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 cron/counter_minuti/temp_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_ore/temp_y_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.745ns  (logic 0.580ns (33.238%)  route 1.165ns (66.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 9.894 - 5.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.638     5.190    cron/counter_minuti/CLK
    SLICE_X4Y47          FDRE                                         r  cron/counter_minuti/temp_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  cron/counter_minuti/temp_count_reg/Q
                         net (fo=1, routed)           0.814     6.460    cron/counter_minuti/count_min
    SLICE_X5Y45          LUT4 (Prop_lut4_I1_O)        0.124     6.584 r  cron/counter_minuti/temp_y[4]_i_1/O
                         net (fo=5, routed)           0.351     6.935    cron/counter_ore/E[0]
    SLICE_X3Y45          FDRE                                         r  cron/counter_ore/temp_y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.522     9.894    cron/counter_ore/CLK
    SLICE_X3Y45          FDRE                                         r  cron/counter_ore/temp_y_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.259    10.153    
                         clock uncertainty           -0.035    10.117    
    SLICE_X3Y45          FDRE (Setup_fdre_C_CE)      -0.202     9.915    cron/counter_ore/temp_y_reg[4]
  -------------------------------------------------------------------
                         required time                          9.915    
                         arrival time                          -6.935    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 cron/base_dei_tempi/clockfx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_minuti/temp_y_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.580ns (32.317%)  route 1.215ns (67.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 9.893 - 5.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.637     5.189    cron/base_dei_tempi/CLK
    SLICE_X7Y43          FDRE                                         r  cron/base_dei_tempi/clockfx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  cron/base_dei_tempi/clockfx_reg/Q
                         net (fo=3, routed)           0.550     6.195    cron/counter_secondi/clock_out
    SLICE_X5Y45          LUT3 (Prop_lut3_I2_O)        0.124     6.319 r  cron/counter_secondi/temp_y[5]_i_1__0/O
                         net (fo=6, routed)           0.664     6.984    cron/counter_minuti/temp_y_reg[5]_1[0]
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.371 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.521     9.893    cron/counter_minuti/CLK
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.272    10.165    
                         clock uncertainty           -0.035    10.129    
    SLICE_X6Y47          FDRE (Setup_fdre_C_CE)      -0.164     9.965    cron/counter_minuti/temp_y_reg[0]
  -------------------------------------------------------------------
                         required time                          9.965    
                         arrival time                          -6.984    
  -------------------------------------------------------------------
                         slack                                  2.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ba/cu/FSM_onehot_stato_corrente_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ba/cu/load_ore_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.229ns (66.459%)  route 0.116ns (33.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    ba/cu/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  ba/cu/FSM_onehot_stato_corrente_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128     1.638 f  ba/cu/FSM_onehot_stato_corrente_reg[6]/Q
                         net (fo=3, routed)           0.116     1.754    ba/cu/FSM_onehot_stato_corrente_reg_n_0_[6]
    SLICE_X0Y46          LUT4 (Prop_lut4_I2_O)        0.101     1.855 r  ba/cu/load_ore_i_1/O
                         net (fo=1, routed)           0.000     1.855    ba/cu/load_ore_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  ba/cu/load_ore_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.026    ba/cu/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  ba/cu/load_ore_reg/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.107     1.617    ba/cu/load_ore_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ba/cu/FSM_onehot_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ba/cu/load_sec_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.184ns (53.228%)  route 0.162ns (46.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    ba/cu/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  ba/cu/FSM_onehot_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ba/cu/FSM_onehot_stato_corrente_reg[1]/Q
                         net (fo=2, routed)           0.162     1.813    ba/cu/FSM_onehot_stato_corrente_reg_n_0_[1]
    SLICE_X0Y46          LUT4 (Prop_lut4_I0_O)        0.043     1.856 r  ba/cu/load_sec_i_1/O
                         net (fo=1, routed)           0.000     1.856    ba/cu/load_sec_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  ba/cu/load_sec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.026    ba/cu/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  ba/cu/load_sec_reg/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.107     1.617    ba/cu/load_sec_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mv/dis/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mv/dis/counter_instance/c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  mv/dis/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.146     1.798    mv/dis/counter_instance/c_reg[0]_0
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.843 r  mv/dis/counter_instance/c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    mv/dis/counter_instance/c[0]_i_1_n_0
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.026    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.092     1.602    mv/dis/counter_instance/c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ba/cu/FSM_onehot_stato_corrente_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ba/cu/FSM_onehot_stato_corrente_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.164%)  route 0.116ns (33.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    ba/cu/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  ba/cu/FSM_onehot_stato_corrente_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128     1.638 r  ba/cu/FSM_onehot_stato_corrente_reg[6]/Q
                         net (fo=3, routed)           0.116     1.754    ba/cu/FSM_onehot_stato_corrente_reg_n_0_[6]
    SLICE_X0Y46          LUT3 (Prop_lut3_I2_O)        0.098     1.852 r  ba/cu/FSM_onehot_stato_corrente[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    ba/cu/FSM_onehot_stato_corrente[1]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  ba/cu/FSM_onehot_stato_corrente_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.026    ba/cu/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  ba/cu/FSM_onehot_stato_corrente_reg[1]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.091     1.601    ba/cu/FSM_onehot_stato_corrente_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cron/counter_secondi/temp_y_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_secondi/temp_y_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.350ns  (logic 0.191ns (54.579%)  route 0.159ns (45.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 6.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.595     6.508    cron/counter_secondi/CLK
    SLICE_X7Y45          FDRE                                         r  cron/counter_secondi/temp_y_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.146     6.654 r  cron/counter_secondi/temp_y_reg[4]/Q
                         net (fo=9, routed)           0.159     6.813    cron/counter_secondi/out_sec[4]
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.045     6.858 r  cron/counter_secondi/temp_y[5]_i_2/O
                         net (fo=1, routed)           0.000     6.858    cron/counter_secondi/temp_y[5]_i_2_n_0
    SLICE_X7Y45          FDRE                                         r  cron/counter_secondi/temp_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     7.024    cron/counter_secondi/CLK
    SLICE_X7Y45          FDRE                                         r  cron/counter_secondi/temp_y_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.508    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.098     6.606    cron/counter_secondi/temp_y_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.606    
                         arrival time                           6.858    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ba/cu/FSM_onehot_stato_corrente_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ba/cu/FSM_onehot_stato_corrente_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    ba/cu/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  ba/cu/FSM_onehot_stato_corrente_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ba/cu/FSM_onehot_stato_corrente_reg[1]/Q
                         net (fo=2, routed)           0.162     1.813    ba/cu/FSM_onehot_stato_corrente_reg_n_0_[1]
    SLICE_X0Y46          LUT3 (Prop_lut3_I0_O)        0.045     1.858 r  ba/cu/FSM_onehot_stato_corrente[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    ba/cu/FSM_onehot_stato_corrente[2]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  ba/cu/FSM_onehot_stato_corrente_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.026    ba/cu/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  ba/cu/FSM_onehot_stato_corrente_reg[2]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.092     1.602    ba/cu/FSM_onehot_stato_corrente_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cron/counter_minuti/temp_y_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_minuti/temp_y_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.384ns  (logic 0.212ns (55.160%)  route 0.172ns (44.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns = ( 7.025 - 5.000 ) 
    Source Clock Delay      (SCD):    1.509ns = ( 6.509 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.596     6.509    cron/counter_minuti/CLK
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.167     6.676 r  cron/counter_minuti/temp_y_reg[2]/Q
                         net (fo=10, routed)          0.172     6.849    cron/counter_minuti/out_min[2]
    SLICE_X6Y47          LUT6 (Prop_lut6_I2_O)        0.045     6.894 r  cron/counter_minuti/temp_y[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.894    cron/counter_minuti/temp_y[2]_i_1__0_n_0
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.867     7.025    cron/counter_minuti/CLK
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.509    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.125     6.634    cron/counter_minuti/temp_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.894    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cron/counter_secondi/temp_y_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cron/counter_secondi/temp_y_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.747%)  route 0.175ns (45.253%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns = ( 7.024 - 5.000 ) 
    Source Clock Delay      (SCD):    1.508ns = ( 6.508 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.914 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.595     6.508    cron/counter_secondi/CLK
    SLICE_X6Y46          FDRE                                         r  cron/counter_secondi/temp_y_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.167     6.675 f  cron/counter_secondi/temp_y_reg[0]/Q
                         net (fo=8, routed)           0.175     6.851    cron/counter_secondi/out_sec[0]
    SLICE_X6Y46          LUT4 (Prop_lut4_I3_O)        0.045     6.896 r  cron/counter_secondi/temp_y[0]_i_1/O
                         net (fo=1, routed)           0.000     6.896    cron/counter_secondi/temp_y[0]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  cron/counter_secondi/temp_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.158 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     7.024    cron/counter_secondi/CLK
    SLICE_X6Y46          FDRE                                         r  cron/counter_secondi/temp_y_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.516     6.508    
    SLICE_X6Y46          FDRE (Hold_fdre_C_D)         0.124     6.632    cron/counter_secondi/temp_y_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.632    
                         arrival time                           6.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ba/deb/deb.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ba/deb/deb.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.598     1.511    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  ba/deb/deb.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  ba/deb/deb.count_reg[31]/Q
                         net (fo=2, routed)           0.125     1.801    ba/deb/deb.count_reg_n_0_[31]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  ba/deb/deb.count_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.911    ba/deb/deb.count_reg[31]_i_3_n_5
    SLICE_X2Y49          FDRE                                         r  ba/deb/deb.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.027    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  ba/deb/deb.count_reg[31]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.134     1.645    ba/deb/deb.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ba/deb/deb.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ba/deb/deb.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  ba/deb/deb.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  ba/deb/deb.count_reg[7]/Q
                         net (fo=2, routed)           0.125     1.800    ba/deb/deb.count_reg_n_0_[7]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  ba/deb/deb.count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    ba/deb/deb.count_reg[8]_i_1_n_5
    SLICE_X2Y43          FDRE                                         r  ba/deb/deb.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.026    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y43          FDRE                                         r  ba/deb/deb.count_reg[7]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.134     1.644    ba/deb/deb.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     ba/cu/FSM_onehot_stato_corrente_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     ba/cu/FSM_onehot_stato_corrente_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y47     ba/cu/load_min_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y46     ba/cu/load_ore_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     ba/cu/FSM_onehot_stato_corrente_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     ba/cu/FSM_onehot_stato_corrente_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y46     ba/cu/FSM_onehot_stato_corrente_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     ba/cu/FSM_onehot_stato_corrente_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y47     ba/cu/FSM_onehot_stato_corrente_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cron/counter_minuti/temp_y_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.961ns  (logic 4.955ns (45.203%)  route 6.006ns (54.797%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.638    10.190    cron/counter_minuti/CLK
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.484    10.674 r  cron/counter_minuti/temp_y_reg[1]/Q
                         net (fo=10, routed)          1.149    11.823    cron/counter_minuti/out_min[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.295    12.118 r  cron/counter_minuti/catodi_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.566    12.683    mv/dis/counter_instance/catodi_OBUF[6]_inst_i_7_1
    SLICE_X1Y46          LUT5 (Prop_lut5_I4_O)        0.124    12.807 r  mv/dis/counter_instance/catodi_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.000    12.807    mv/dis/counter_instance/catodi_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y46          MUXF7 (Prop_muxf7_I1_O)      0.217    13.024 r  mv/dis/counter_instance/catodi_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.720    14.745    cron/counter_ore/catodi[6][0]
    SLICE_X0Y27          LUT6 (Prop_lut6_I2_O)        0.299    15.044 r  cron/counter_ore/catodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.571    17.615    catodi_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    21.150 r  catodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.150    catodi[1]
    R10                                                               r  catodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cron/counter_minuti/temp_y_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.922ns  (logic 4.958ns (45.398%)  route 5.964ns (54.602%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.638    10.190    cron/counter_minuti/CLK
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.484    10.674 r  cron/counter_minuti/temp_y_reg[1]/Q
                         net (fo=10, routed)          1.149    11.823    cron/counter_minuti/out_min[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.295    12.118 r  cron/counter_minuti/catodi_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.566    12.683    mv/dis/counter_instance/catodi_OBUF[6]_inst_i_7_1
    SLICE_X1Y46          LUT5 (Prop_lut5_I4_O)        0.124    12.807 r  mv/dis/counter_instance/catodi_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.000    12.807    mv/dis/counter_instance/catodi_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y46          MUXF7 (Prop_muxf7_I1_O)      0.217    13.024 r  mv/dis/counter_instance/catodi_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.728    14.753    cron/counter_ore/catodi[6][0]
    SLICE_X0Y27          LUT6 (Prop_lut6_I5_O)        0.299    15.052 r  cron/counter_ore/catodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.521    17.573    catodi_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    21.112 r  catodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.112    catodi[0]
    T10                                                               r  catodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cron/counter_minuti/temp_y_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.838ns  (logic 4.824ns (44.514%)  route 6.014ns (55.486%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.638    10.190    cron/counter_minuti/CLK
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.524    10.714 r  cron/counter_minuti/temp_y_reg[3]/Q
                         net (fo=9, routed)           1.190    11.904    cron/counter_minuti/out_min[3]
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.124    12.028 r  cron/counter_minuti/catodi_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000    12.028    cron/counter_secondi/catodi_OBUF[6]_inst_i_2
    SLICE_X4Y45          MUXF7 (Prop_muxf7_I1_O)      0.217    12.245 r  cron/counter_secondi/catodi_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.415    12.660    cron/counter_ore/catodi_OBUF[4]_inst_i_1_4
    SLICE_X3Y45          LUT6 (Prop_lut6_I0_O)        0.299    12.959 r  cron/counter_ore/catodi_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.106    15.065    cron/counter_ore/sel0[3]
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.124    15.189 r  cron/counter_ore/catodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.302    17.492    catodi_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    21.028 r  catodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.028    catodi[5]
    T11                                                               r  catodi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cron/counter_secondi/temp_y_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.127ns  (logic 4.741ns (46.813%)  route 5.386ns (53.187%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.637    10.189    cron/counter_secondi/CLK
    SLICE_X5Y46          FDRE                                         r  cron/counter_secondi/temp_y_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.459    10.648 r  cron/counter_secondi/temp_y_reg[1]/Q
                         net (fo=10, routed)          1.055    11.703    cron/counter_secondi/out_sec[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I0_O)        0.124    11.827 r  cron/counter_secondi/catodi_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    11.827    cron/counter_secondi/catodi_OBUF[6]_inst_i_22_n_0
    SLICE_X4Y46          MUXF7 (Prop_muxf7_I1_O)      0.217    12.044 r  cron/counter_secondi/catodi_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.825    12.869    mv/dis/counter_instance/catodi_OBUF[4]_inst_i_1
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.299    13.168 r  mv/dis/counter_instance/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.613    14.781    cron/counter_ore/catodi[6]_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I3_O)        0.124    14.905 r  cron/counter_ore/catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.893    16.798    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    20.316 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.316    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cron/counter_secondi/temp_y_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.080ns  (logic 4.759ns (47.210%)  route 5.321ns (52.790%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.637    10.189    cron/counter_secondi/CLK
    SLICE_X5Y46          FDRE                                         r  cron/counter_secondi/temp_y_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.459    10.648 r  cron/counter_secondi/temp_y_reg[1]/Q
                         net (fo=10, routed)          1.055    11.703    cron/counter_secondi/out_sec[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I0_O)        0.124    11.827 r  cron/counter_secondi/catodi_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    11.827    cron/counter_secondi/catodi_OBUF[6]_inst_i_22_n_0
    SLICE_X4Y46          MUXF7 (Prop_muxf7_I1_O)      0.217    12.044 r  cron/counter_secondi/catodi_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.825    12.869    mv/dis/counter_instance/catodi_OBUF[4]_inst_i_1
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.299    13.168 r  mv/dis/counter_instance/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.971    14.139    cron/counter_ore/catodi[6]_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I4_O)        0.124    14.263 r  cron/counter_ore/catodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.470    16.733    catodi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    20.268 r  catodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.268    catodi[3]
    K13                                                               r  catodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cron/counter_minuti/temp_y_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.478ns  (logic 4.957ns (52.307%)  route 4.520ns (47.693%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.638    10.190    cron/counter_minuti/CLK
    SLICE_X6Y47          FDRE                                         r  cron/counter_minuti/temp_y_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.484    10.674 r  cron/counter_minuti/temp_y_reg[1]/Q
                         net (fo=10, routed)          1.149    11.823    cron/counter_minuti/out_min[1]
    SLICE_X3Y46          LUT6 (Prop_lut6_I1_O)        0.295    12.118 r  cron/counter_minuti/catodi_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.566    12.683    mv/dis/counter_instance/catodi_OBUF[6]_inst_i_7_1
    SLICE_X1Y46          LUT5 (Prop_lut5_I4_O)        0.124    12.807 r  mv/dis/counter_instance/catodi_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.000    12.807    mv/dis/counter_instance/catodi_OBUF[6]_inst_i_18_n_0
    SLICE_X1Y46          MUXF7 (Prop_muxf7_I1_O)      0.217    13.024 r  mv/dis/counter_instance/catodi_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.138    14.162    cron/counter_ore/catodi[6][0]
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.299    14.461 r  cron/counter_ore/catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.668    16.129    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    19.667 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.667    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cron/counter_secondi/temp_y_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.442ns  (logic 4.729ns (50.078%)  route 4.714ns (49.922%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.637    10.189    cron/counter_secondi/CLK
    SLICE_X5Y46          FDRE                                         r  cron/counter_secondi/temp_y_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.459    10.648 f  cron/counter_secondi/temp_y_reg[1]/Q
                         net (fo=10, routed)          1.055    11.703    cron/counter_secondi/out_sec[1]
    SLICE_X4Y46          LUT5 (Prop_lut5_I0_O)        0.124    11.827 f  cron/counter_secondi/catodi_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.000    11.827    cron/counter_secondi/catodi_OBUF[6]_inst_i_22_n_0
    SLICE_X4Y46          MUXF7 (Prop_muxf7_I1_O)      0.217    12.044 f  cron/counter_secondi/catodi_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.825    12.869    mv/dis/counter_instance/catodi_OBUF[4]_inst_i_1
    SLICE_X3Y47          LUT6 (Prop_lut6_I1_O)        0.299    13.168 f  mv/dis/counter_instance/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.971    14.139    cron/counter_ore/catodi[6]_0
    SLICE_X0Y45          LUT6 (Prop_lut6_I3_O)        0.124    14.263 r  cron/counter_ore/catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.863    16.126    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    19.631 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.631    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.890ns  (logic 4.262ns (47.941%)  route 4.628ns (52.059%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.640     5.192    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.419     5.611 r  mv/dis/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          1.452     7.063    mv/dis/counter_instance/c_reg[2]_1
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.297     7.360 r  mv/dis/counter_instance/anodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.176    10.536    anodi_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.082 r  anodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.082    anodi[2]
    T9                                                                r  anodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.224ns  (logic 4.498ns (54.693%)  route 3.726ns (45.307%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.640     5.192    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.419     5.611 r  mv/dis/counter_instance/c_reg[2]/Q
                         net (fo=14, routed)          1.452     7.063    mv/dis/counter_instance/c_reg[2]_1
    SLICE_X1Y47          LUT3 (Prop_lut3_I2_O)        0.325     7.388 r  mv/dis/counter_instance/anodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.273     9.662    anodi_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    13.415 r  anodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.415    anodi[3]
    J14                                                               r  anodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.081ns  (logic 4.359ns (53.939%)  route 3.722ns (46.061%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.640     5.192    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  mv/dis/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          1.617     7.265    mv/dis/counter_instance/c_reg[0]_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.154     7.419 r  mv/dis/counter_instance/catodi_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.105     9.524    catodi_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.749    13.273 r  catodi_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.273    catodi[7]
    H15                                                               r  catodi[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.422ns (68.937%)  route 0.641ns (31.063%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  mv/dis/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.149     1.801    mv/dis/counter_instance/c_reg[0]_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.045     1.846 r  mv/dis/counter_instance/anodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.491     2.337    anodi_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.236     3.573 r  anodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.573    anodi[4]
    P14                                                               r  anodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.438ns (67.130%)  route 0.704ns (32.870%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  mv/dis/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.162     1.813    cron/counter_ore/catodi_OBUF[4]_inst_i_1_3
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  cron/counter_ore/catodi_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.127     1.986    cron/counter_ore/sel0[3]
    SLICE_X0Y45          LUT6 (Prop_lut6_I0_O)        0.045     2.031 r  cron/counter_ore/catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.415     2.445    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.652 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.652    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.442ns (65.698%)  route 0.753ns (34.302%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  mv/dis/counter_instance/c_reg[1]/Q
                         net (fo=17, routed)          0.339     1.991    mv/dis/counter_instance/c_reg[1]_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.045     2.036 r  mv/dis/counter_instance/anodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.449    anodi_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.256     3.705 r  anodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.705    anodi[1]
    J18                                                               r  anodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.498ns (66.146%)  route 0.767ns (33.854%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  mv/dis/counter_instance/c_reg[1]/Q
                         net (fo=17, routed)          0.339     1.991    mv/dis/counter_instance/c_reg[1]_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.048     2.039 r  mv/dis/counter_instance/anodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.427     2.466    anodi_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.309     3.775 r  anodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.775    anodi[0]
    J17                                                               r  anodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.489ns (63.837%)  route 0.843ns (36.163%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  mv/dis/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.149     1.801    mv/dis/counter_instance/c_reg[0]_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I1_O)        0.048     1.849 r  mv/dis/counter_instance/anodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.694     2.543    anodi_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.300     3.843 r  anodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.843    anodi[5]
    T14                                                               r  anodi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.470ns (61.177%)  route 0.933ns (38.823%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  mv/dis/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.290     1.942    mv/dis/counter_instance/c_reg[0]_0
    SLICE_X3Y47          LUT6 (Prop_lut6_I4_O)        0.045     1.987 r  mv/dis/counter_instance/catodi_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.324     2.311    cron/counter_ore/catodi[6]_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I3_O)        0.045     2.356 r  cron/counter_ore/catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.674    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     3.914 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.914    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.467ns (60.585%)  route 0.955ns (39.415%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  mv/dis/counter_instance/c_reg[0]/Q
                         net (fo=22, routed)          0.162     1.813    cron/counter_ore/catodi_OBUF[4]_inst_i_1_3
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.045     1.858 r  cron/counter_ore/catodi_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.120     1.978    cron/counter_ore/sel0[3]
    SLICE_X1Y45          LUT6 (Prop_lut6_I0_O)        0.045     2.023 r  cron/counter_ore/catodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.696    catodi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.932 r  catodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.932    catodi[3]
    K13                                                               r  catodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            catodi[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.504ns (62.012%)  route 0.921ns (37.988%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  mv/dis/counter_instance/c_reg[1]/Q
                         net (fo=17, routed)          0.400     2.051    mv/dis/counter_instance/c_reg[1]_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I2_O)        0.051     2.102 r  mv/dis/counter_instance/catodi_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.521     2.624    catodi_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.312     3.935 r  catodi_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.935    catodi[7]
    H15                                                               r  catodi[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.504ns (61.710%)  route 0.933ns (38.290%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  mv/dis/counter_instance/c_reg[1]/Q
                         net (fo=17, routed)          0.340     1.992    mv/dis/counter_instance/c_reg[1]_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I0_O)        0.049     2.041 r  mv/dis/counter_instance/anodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.592     2.633    anodi_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.314     3.947 r  anodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.947    anodi[3]
    J14                                                               r  anodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mv/dis/counter_instance/c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.433ns (51.893%)  route 1.328ns (48.107%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.597     1.510    mv/dis/counter_instance/CLK
    SLICE_X3Y43          FDRE                                         r  mv/dis/counter_instance/c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  mv/dis/counter_instance/c_reg[1]/Q
                         net (fo=17, routed)          0.340     1.992    mv/dis/counter_instance/c_reg[1]_0
    SLICE_X1Y47          LUT3 (Prop_lut3_I2_O)        0.045     2.037 r  mv/dis/counter_instance/anodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.988     3.025    anodi_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.271 r  anodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.271    anodi[2]
    T9                                                                r  anodi[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ba/deb/deb.count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.594ns (29.757%)  route 3.764ns (70.243%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=102, routed)         2.797     4.267    ba/deb/reset_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     4.391 r  ba/deb/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.967     5.358    ba/deb/deb.count[31]_i_2_n_0
    SLICE_X2Y49          FDRE                                         r  ba/deb/deb.count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.523     4.895    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  ba/deb/deb.count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ba/deb/deb.count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.594ns (29.757%)  route 3.764ns (70.243%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=102, routed)         2.797     4.267    ba/deb/reset_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     4.391 r  ba/deb/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.967     5.358    ba/deb/deb.count[31]_i_2_n_0
    SLICE_X2Y49          FDRE                                         r  ba/deb/deb.count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.523     4.895    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  ba/deb/deb.count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ba/deb/deb.count_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.594ns (29.757%)  route 3.764ns (70.243%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=102, routed)         2.797     4.267    ba/deb/reset_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     4.391 r  ba/deb/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.967     5.358    ba/deb/deb.count[31]_i_2_n_0
    SLICE_X2Y49          FDRE                                         r  ba/deb/deb.count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.523     4.895    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  ba/deb/deb.count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ba/deb/deb.count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.594ns (29.820%)  route 3.752ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=102, routed)         2.797     4.267    ba/deb/reset_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     4.391 r  ba/deb/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.956     5.347    ba/deb/deb.count[31]_i_2_n_0
    SLICE_X2Y48          FDRE                                         r  ba/deb/deb.count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.523     4.895    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  ba/deb/deb.count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ba/deb/deb.count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.594ns (29.820%)  route 3.752ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=102, routed)         2.797     4.267    ba/deb/reset_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     4.391 r  ba/deb/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.956     5.347    ba/deb/deb.count[31]_i_2_n_0
    SLICE_X2Y48          FDRE                                         r  ba/deb/deb.count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.523     4.895    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  ba/deb/deb.count_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ba/deb/deb.count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.594ns (29.820%)  route 3.752ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=102, routed)         2.797     4.267    ba/deb/reset_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     4.391 r  ba/deb/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.956     5.347    ba/deb/deb.count[31]_i_2_n_0
    SLICE_X2Y48          FDRE                                         r  ba/deb/deb.count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.523     4.895    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  ba/deb/deb.count_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ba/deb/deb.count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.347ns  (logic 1.594ns (29.820%)  route 3.752ns (70.180%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=102, routed)         2.797     4.267    ba/deb/reset_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     4.391 r  ba/deb/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.956     5.347    ba/deb/deb.count[31]_i_2_n_0
    SLICE_X2Y48          FDRE                                         r  ba/deb/deb.count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.523     4.895    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  ba/deb/deb.count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ba/deb/deb.count_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.594ns (30.567%)  route 3.622ns (69.433%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=102, routed)         2.797     4.267    ba/deb/reset_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     4.391 r  ba/deb/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.825     5.216    ba/deb/deb.count[31]_i_2_n_0
    SLICE_X2Y47          FDRE                                         r  ba/deb/deb.count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.523     4.895    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  ba/deb/deb.count_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ba/deb/deb.count_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.594ns (30.567%)  route 3.622ns (69.433%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=102, routed)         2.797     4.267    ba/deb/reset_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     4.391 r  ba/deb/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.825     5.216    ba/deb/deb.count[31]_i_2_n_0
    SLICE_X2Y47          FDRE                                         r  ba/deb/deb.count_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.523     4.895    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  ba/deb/deb.count_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ba/deb/deb.count_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.216ns  (logic 1.594ns (30.567%)  route 3.622ns (69.433%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  reset_IBUF_inst/O
                         net (fo=102, routed)         2.797     4.267    ba/deb/reset_IBUF
    SLICE_X1Y44          LUT2 (Prop_lut2_I1_O)        0.124     4.391 r  ba/deb/deb.count[31]_i_2/O
                         net (fo=31, routed)          0.825     5.216    ba/deb/deb.count[31]_i_2_n_0
    SLICE_X2Y47          FDRE                                         r  ba/deb/deb.count_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         1.523     4.895    ba/deb/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  ba/deb/deb.count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            ba/reg_ore/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.252ns (37.819%)  route 0.414ns (62.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.414     0.666    ba/reg_ore/D[1]
    SLICE_X1Y45          FDRE                                         r  ba/reg_ore/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.026    ba/reg_ore/clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  ba/reg_ore/temp_data_reg[1]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            ba/reg_sec/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.252ns (37.456%)  route 0.421ns (62.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.421     0.673    ba/reg_sec/D[1]
    SLICE_X3Y46          FDRE                                         r  ba/reg_sec/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.026    ba/reg_sec/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  ba/reg_sec/temp_data_reg[1]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            ba/reg_min/temp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.259ns (36.300%)  route 0.454ns (63.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.454     0.712    ba/reg_min/D[0]
    SLICE_X1Y47          FDRE                                         r  ba/reg_min/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.027    ba/reg_min/clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  ba/reg_min/temp_data_reg[0]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            ba/reg_ore/temp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.238ns (33.368%)  route 0.475ns (66.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  switches_IBUF[2]_inst/O
                         net (fo=3, routed)           0.475     0.713    ba/reg_ore/D[2]
    SLICE_X1Y45          FDRE                                         r  ba/reg_ore/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.026    ba/reg_ore/clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  ba/reg_ore/temp_data_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mv/dis/clk_filter/count_for_division.counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.238ns (31.638%)  route 0.515ns (68.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=102, routed)         0.515     0.753    mv/dis/clk_filter/reset_IBUF
    SLICE_X1Y38          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.024    mv/dis/clk_filter/CLK
    SLICE_X1Y38          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[4]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            ba/reg_ore/temp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.259ns (33.522%)  route 0.513ns (66.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.513     0.771    ba/reg_ore/D[0]
    SLICE_X1Y45          FDRE                                         r  ba/reg_ore/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.868     2.026    ba/reg_ore/clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  ba/reg_ore/temp_data_reg[0]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            ba/reg_sec/temp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.259ns (33.201%)  route 0.520ns (66.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.520     0.779    ba/reg_sec/D[0]
    SLICE_X4Y45          FDRE                                         r  ba/reg_sec/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.024    ba/reg_sec/clk_IBUF_BUFG
    SLICE_X4Y45          FDRE                                         r  ba/reg_sec/temp_data_reg[0]/C

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            ba/reg_min/temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.259ns (32.591%)  route 0.535ns (67.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  switches_IBUF[5]_inst/O
                         net (fo=2, routed)           0.535     0.794    ba/reg_min/D[5]
    SLICE_X3Y47          FDRE                                         r  ba/reg_min/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.869     2.027    ba/reg_min/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  ba/reg_min/temp_data_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mv/dis/clk_filter/count_for_division.counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.238ns (29.889%)  route 0.559ns (70.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=102, routed)         0.559     0.797    mv/dis/clk_filter/reset_IBUF
    SLICE_X2Y39          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.024    mv/dis/clk_filter/CLK
    SLICE_X2Y39          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mv/dis/clk_filter/count_for_division.counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.238ns (29.889%)  route 0.559ns (70.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  reset_IBUF_inst/O
                         net (fo=102, routed)         0.559     0.797    mv/dis/clk_filter/reset_IBUF
    SLICE_X2Y39          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=131, routed)         0.866     2.024    mv/dis/clk_filter/CLK
    SLICE_X2Y39          FDRE                                         r  mv/dis/clk_filter/count_for_division.counter_reg[7]/C





