# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ipshared/6dcf" --include "../../../../urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ipshared/80cc/hdl/verilog" --include "../../../../urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ipshared/22b9/hdl/verilog" --include "../../../../urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ipshared/ec67/hdl" --include "../../../../urllc-zynq-vivado.gen/sources_1/bd/urllc_core/ipshared/f42d/hdl" --include "../../../../urllc-zynq-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ipshared/6dcf" --include "../../../../urllc-zynq-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ipshared/80cc/hdl/verilog" --include "../../../../urllc-zynq-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ipshared/22b9/hdl/verilog" --include "../../../../urllc-zynq-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ipshared/ec67/hdl" --include "../../../../urllc-zynq-vivado.gen/sources_1/bd/design_sender/bd/urllc_core_inst_1/ipshared/f42d/hdl" --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" \
"../../../../../chisel-test-project/generated/DUC/DUCWrapper.v" \
"../../../../urllc-zynq-vivado.srcs/sim_DUC/imports/new/testbench_duc.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
