# CPE223 Verilog final project

This project is pong game design on Xilinx vivado to run in basys3 artix-7 FPGA (xc7a35tcpg236-1)

# Features

  - VGA output
  - 2 players
  - Breadboard as controller

# Breadboard controller

> This is config part of breadboard.v
> Input: pmod (2 bits), clk
> Output: out (2 bits | 0 if button on breadboard pressed)

