
dpasi001_lab7_part2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000002b6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00800060  000002b6  0000034a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  00800074  00800074  0000035e  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000360  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000a2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000a0  00000000  00000000  00000ab8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000067f  00000000  00000000  00000b58  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000001b5  00000000  00000000  000011d7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000037a  00000000  00000000  0000138c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000fc  00000000  00000000  00001708  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000016a  00000000  00000000  00001804  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000001a2  00000000  00000000  0000196e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <__vector_10>
  2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e6 eb       	ldi	r30, 0xB6	; 182
  68:	f2 e0       	ldi	r31, 0x02	; 2
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a4 37       	cpi	r26, 0x74	; 116
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	10 e0       	ldi	r17, 0x00	; 0
  78:	a4 e7       	ldi	r26, 0x74	; 116
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	ad 37       	cpi	r26, 0x7D	; 125
  82:	b1 07       	cpc	r27, r17
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 12 01 	call	0x224	; 0x224 <main>
  8a:	0c 94 59 01 	jmp	0x2b2	; 0x2b2 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <TimerOn>:
unsigned long _avr_timer_M = 1; // Start count from here, down to 0. Default 1 ms.
unsigned long _avr_timer_cntcurr = 0; // Current internal count of 1ms ticks

void TimerOn() {
	// AVR timer/counter controller register TCCR0
	TCCR0 = 0x0B;	// bit3bit6=10: CTC mode (clear timer on compare)
  92:	8b e0       	ldi	r24, 0x0B	; 11
  94:	83 bf       	out	0x33, r24	; 51
	// 00001011: 0x0B
	// SO, 8 MHz clock or 8,000,000 /64 = 125,000 ticks/s
	// Thus, TCNT0 register will count at 125,000 ticks/s

	// AVR output compare register OCR0.
	OCR0 = 25;	// Timer interrupt will be generated when TCNT0==OCR0
  96:	89 e1       	ldi	r24, 0x19	; 25
  98:	8c bf       	out	0x3c, r24	; 60
	// We want a 1 ms tick. 0.001 s * 125,000 ticks/s = 125
	// So when TCNT0 register equals 125,
	// 1 ms has passed. Thus, we compare to 125.
	// AVR timer interrupt mask register
	TIMSK = 0x02; // bit1: OCIE0 -- enables compare match interrupt
  9a:	82 e0       	ldi	r24, 0x02	; 2
  9c:	89 bf       	out	0x39, r24	; 57

	//Initialize avr counter
	TCNT0=0;
  9e:	12 be       	out	0x32, r1	; 50

	_avr_timer_cntcurr = _avr_timer_M;
  a0:	80 91 60 00 	lds	r24, 0x0060
  a4:	90 91 61 00 	lds	r25, 0x0061
  a8:	a0 91 62 00 	lds	r26, 0x0062
  ac:	b0 91 63 00 	lds	r27, 0x0063
  b0:	80 93 75 00 	sts	0x0075, r24
  b4:	90 93 76 00 	sts	0x0076, r25
  b8:	a0 93 77 00 	sts	0x0077, r26
  bc:	b0 93 78 00 	sts	0x0078, r27
	// TimerISR will be called every _avr_timer_cntcurr milliseconds

	//Enable global interrupts
	SREG |= 0x80; // 0x80: 1000000
  c0:	8f b7       	in	r24, 0x3f	; 63
  c2:	80 68       	ori	r24, 0x80	; 128
  c4:	8f bf       	out	0x3f, r24	; 63
}
  c6:	08 95       	ret

000000c8 <TimerOff>:

void TimerOff() {
	TCCR0 = 0x00; // bit2bit1bit0=000: timer off
  c8:	13 be       	out	0x33, r1	; 51
}
  ca:	08 95       	ret

000000cc <TimerISR>:

void TimerISR() {
	TimerFlag = 1;
  cc:	81 e0       	ldi	r24, 0x01	; 1
  ce:	80 93 79 00 	sts	0x0079, r24
}
  d2:	08 95       	ret

000000d4 <__vector_10>:

// In our approach, the C programmer does not touch this ISR, but rather TimerISR()
ISR(TIMER0_COMP_vect) {
  d4:	1f 92       	push	r1
  d6:	0f 92       	push	r0
  d8:	0f b6       	in	r0, 0x3f	; 63
  da:	0f 92       	push	r0
  dc:	11 24       	eor	r1, r1
  de:	2f 93       	push	r18
  e0:	3f 93       	push	r19
  e2:	4f 93       	push	r20
  e4:	5f 93       	push	r21
  e6:	6f 93       	push	r22
  e8:	7f 93       	push	r23
  ea:	8f 93       	push	r24
  ec:	9f 93       	push	r25
  ee:	af 93       	push	r26
  f0:	bf 93       	push	r27
  f2:	ef 93       	push	r30
  f4:	ff 93       	push	r31
	// CPU automatically calls when TCNT0 == OCR0 (every 1 ms per TimerOn settings)
	--_avr_timer_cntcurr; // Count down to 0 rather than up to TOP
  f6:	80 91 75 00 	lds	r24, 0x0075
  fa:	90 91 76 00 	lds	r25, 0x0076
  fe:	a0 91 77 00 	lds	r26, 0x0077
 102:	b0 91 78 00 	lds	r27, 0x0078
 106:	01 97       	sbiw	r24, 0x01	; 1
 108:	a1 09       	sbc	r26, r1
 10a:	b1 09       	sbc	r27, r1
 10c:	80 93 75 00 	sts	0x0075, r24
 110:	90 93 76 00 	sts	0x0076, r25
 114:	a0 93 77 00 	sts	0x0077, r26
 118:	b0 93 78 00 	sts	0x0078, r27
	if (_avr_timer_cntcurr == 0) { // results in a more efficient compare
 11c:	00 97       	sbiw	r24, 0x00	; 0
 11e:	a1 05       	cpc	r26, r1
 120:	b1 05       	cpc	r27, r1
 122:	91 f4       	brne	.+36     	; 0x148 <__vector_10+0x74>
	TimerISR(); // Call the ISR that the user uses
 124:	0e 94 66 00 	call	0xcc	; 0xcc <TimerISR>
	_avr_timer_cntcurr = _avr_timer_M;
 128:	80 91 60 00 	lds	r24, 0x0060
 12c:	90 91 61 00 	lds	r25, 0x0061
 130:	a0 91 62 00 	lds	r26, 0x0062
 134:	b0 91 63 00 	lds	r27, 0x0063
 138:	80 93 75 00 	sts	0x0075, r24
 13c:	90 93 76 00 	sts	0x0076, r25
 140:	a0 93 77 00 	sts	0x0077, r26
 144:	b0 93 78 00 	sts	0x0078, r27
}
}
 148:	ff 91       	pop	r31
 14a:	ef 91       	pop	r30
 14c:	bf 91       	pop	r27
 14e:	af 91       	pop	r26
 150:	9f 91       	pop	r25
 152:	8f 91       	pop	r24
 154:	7f 91       	pop	r23
 156:	6f 91       	pop	r22
 158:	5f 91       	pop	r21
 15a:	4f 91       	pop	r20
 15c:	3f 91       	pop	r19
 15e:	2f 91       	pop	r18
 160:	0f 90       	pop	r0
 162:	0f be       	out	0x3f, r0	; 63
 164:	0f 90       	pop	r0
 166:	1f 90       	pop	r1
 168:	18 95       	reti

0000016a <TimerSet>:

// Set TimerISR() to tick every M ms
void TimerSet(unsigned long M) {
 16a:	dc 01       	movw	r26, r24
 16c:	cb 01       	movw	r24, r22
	_avr_timer_M = M;
 16e:	80 93 60 00 	sts	0x0060, r24
 172:	90 93 61 00 	sts	0x0061, r25
 176:	a0 93 62 00 	sts	0x0062, r26
 17a:	b0 93 63 00 	sts	0x0063, r27
	_avr_timer_cntcurr = _avr_timer_M;
 17e:	80 93 75 00 	sts	0x0075, r24
 182:	90 93 76 00 	sts	0x0076, r25
 186:	a0 93 77 00 	sts	0x0077, r26
 18a:	b0 93 78 00 	sts	0x0078, r27
}
 18e:	08 95       	ret

00000190 <Write7Seg>:
	0x77, 0x4C, //0111 0111, 0100 1100, //6, 7
	0x7F, 0x6F, //0111 1111, 0111 1111, //8, 9
	0x5F, 0x73, //0101 1111, 0111 0011, //A, B
	0x36, 0x79, //0111 0110, 0111 1001, //C, D
0x37, 0x17};//0011 0111, 0001 0111};//E, F
PORTC = ~Seg7[x%16];
 190:	e8 2f       	mov	r30, r24
 192:	f0 e0       	ldi	r31, 0x00	; 0
 194:	ef 70       	andi	r30, 0x0F	; 15
 196:	f0 70       	andi	r31, 0x00	; 0
 198:	ec 59       	subi	r30, 0x9C	; 156
 19a:	ff 4f       	sbci	r31, 0xFF	; 255
 19c:	80 81       	ld	r24, Z
 19e:	80 95       	com	r24
 1a0:	85 bb       	out	0x15, r24	; 21
}
 1a2:	08 95       	ret

000001a4 <LED_TICK>:
unsigned char led_states;
	
LED_TICK()
{
	//transitions
	switch(l_state)
 1a4:	80 91 7c 00 	lds	r24, 0x007C
 1a8:	81 30       	cpi	r24, 0x01	; 1
 1aa:	79 f0       	breq	.+30     	; 0x1ca <LED_TICK+0x26>
 1ac:	81 30       	cpi	r24, 0x01	; 1
 1ae:	30 f0       	brcs	.+12     	; 0x1bc <LED_TICK+0x18>
		break;
	case L1:
	    l_state = L2;
		break;
	case L2:
	    l_state = L0;
 1b0:	10 92 7c 00 	sts	0x007C, r1
	
	//
	switch(l_state)
	{
	case L0:
	    led_states = 0x01;
 1b4:	81 e0       	ldi	r24, 0x01	; 1
 1b6:	80 93 7b 00 	sts	0x007B, r24
		break;
 1ba:	08 95       	ret
	{
	case INIT:
	    l_state = L0;
		break;
	case L0:
	    l_state = L1;
 1bc:	81 e0       	ldi	r24, 0x01	; 1
 1be:	80 93 7c 00 	sts	0x007C, r24
	{
	case L0:
	    led_states = 0x01;
		break;
	case L1:
	    led_states = 0x02;
 1c2:	82 e0       	ldi	r24, 0x02	; 2
 1c4:	80 93 7b 00 	sts	0x007B, r24
		break;
 1c8:	08 95       	ret
		break;
	case L0:
	    l_state = L1;
		break;
	case L1:
	    l_state = L2;
 1ca:	82 e0       	ldi	r24, 0x02	; 2
 1cc:	80 93 7c 00 	sts	0x007C, r24
		break;
	case L1:
	    led_states = 0x02;
		break;
	case L2:
	    led_states = 0x04;
 1d0:	84 e0       	ldi	r24, 0x04	; 4
 1d2:	80 93 7b 00 	sts	0x007B, r24
		break;
    default:
	    break; //this line should never be reached!
	}
}
 1d6:	08 95       	ret

000001d8 <BLINK_TICK>:

unsigned char blink_state = 0;

BLINK_TICK()
{
	switch(b_state)
 1d8:	80 91 7a 00 	lds	r24, 0x007A
 1dc:	88 23       	and	r24, r24
 1de:	19 f0       	breq	.+6      	; 0x1e6 <BLINK_TICK+0xe>
 1e0:	81 30       	cpi	r24, 0x01	; 1
 1e2:	41 f4       	brne	.+16     	; 0x1f4 <BLINK_TICK+0x1c>
 1e4:	04 c0       	rjmp	.+8      	; 0x1ee <BLINK_TICK+0x16>
	{
	case INIT: b_state = B0; break;
	case B0: b_state = B1; break;
 1e6:	81 e0       	ldi	r24, 0x01	; 1
 1e8:	80 93 7a 00 	sts	0x007A, r24
 1ec:	0b c0       	rjmp	.+22     	; 0x204 <BLINK_TICK+0x2c>
	case B1: b_state = B0;
 1ee:	10 92 7a 00 	sts	0x007A, r1
 1f2:	05 c0       	rjmp	.+10     	; 0x1fe <BLINK_TICK+0x26>
	default: break; 
	}
	
	switch(b_state)
 1f4:	88 23       	and	r24, r24
 1f6:	19 f0       	breq	.+6      	; 0x1fe <BLINK_TICK+0x26>
 1f8:	81 30       	cpi	r24, 0x01	; 1
 1fa:	39 f4       	brne	.+14     	; 0x20a <BLINK_TICK+0x32>
 1fc:	03 c0       	rjmp	.+6      	; 0x204 <BLINK_TICK+0x2c>
	{
	case B0: blink_state = 0x00; break;
 1fe:	10 92 74 00 	sts	0x0074, r1
 202:	08 95       	ret
	case B1: blink_state = 0x08; break;
 204:	88 e0       	ldi	r24, 0x08	; 8
 206:	80 93 74 00 	sts	0x0074, r24
	default: break;
	}
}
 20a:	08 95       	ret

0000020c <gcd>:
#define TICKS_PER_MS 5

unsigned short gcd(unsigned short a, unsigned short b)
{
 20c:	9b 01       	movw	r18, r22
	if(b == 0)
 20e:	61 15       	cp	r22, r1
 210:	71 05       	cpc	r23, r1
 212:	39 f0       	breq	.+14     	; 0x222 <gcd+0x16>
	    return a;
	else
	    return gcd(b, a % b);
 214:	0e 94 45 01 	call	0x28a	; 0x28a <__udivmodhi4>
 218:	68 2f       	mov	r22, r24
 21a:	79 2f       	mov	r23, r25
 21c:	c9 01       	movw	r24, r18
 21e:	0e 94 06 01 	call	0x20c	; 0x20c <gcd>
}
 222:	08 95       	ret

00000224 <main>:
void main()
{
	DDRA = 0x00; PORTA = 0xFF;
 224:	1a ba       	out	0x1a, r1	; 26
 226:	8f ef       	ldi	r24, 0xFF	; 255
 228:	8b bb       	out	0x1b, r24	; 27
	DDRB = 0xFF; PORTB = 0x00;
 22a:	87 bb       	out	0x17, r24	; 23
 22c:	18 ba       	out	0x18, r1	; 24
	DDRC = 0xFF; PORTC = 0xFF;
 22e:	84 bb       	out	0x14, r24	; 20
 230:	85 bb       	out	0x15, r24	; 21
	
	TimerSet(1 * TICKS_PER_MS);
 232:	65 e0       	ldi	r22, 0x05	; 5
 234:	70 e0       	ldi	r23, 0x00	; 0
 236:	80 e0       	ldi	r24, 0x00	; 0
 238:	90 e0       	ldi	r25, 0x00	; 0
 23a:	0e 94 b5 00 	call	0x16a	; 0x16a <TimerSet>
	TimerOn();
 23e:	0e 94 49 00 	call	0x92	; 0x92 <TimerOn>
	
	unsigned short lp = 300, bp = 1000, lt = lp, bt = bp;
 242:	c8 ee       	ldi	r28, 0xE8	; 232
 244:	d3 e0       	ldi	r29, 0x03	; 3
 246:	0c e2       	ldi	r16, 0x2C	; 44
 248:	11 e0       	ldi	r17, 0x01	; 1
	
	while(1) {
		if(lt >= lp)
		{
            LED_TICK(); lt = 0;
 24a:	ee 24       	eor	r14, r14
 24c:	ff 24       	eor	r15, r15
	TimerOn();
	
	unsigned short lp = 300, bp = 1000, lt = lp, bt = bp;
	
	while(1) {
		if(lt >= lp)
 24e:	81 e0       	ldi	r24, 0x01	; 1
 250:	0c 32       	cpi	r16, 0x2C	; 44
 252:	18 07       	cpc	r17, r24
 254:	18 f0       	brcs	.+6      	; 0x25c <main+0x38>
		{
            LED_TICK(); lt = 0;
 256:	0e 94 d2 00 	call	0x1a4	; 0x1a4 <LED_TICK>
 25a:	87 01       	movw	r16, r14
		}
		if(bt >= bp)
 25c:	83 e0       	ldi	r24, 0x03	; 3
 25e:	c8 3e       	cpi	r28, 0xE8	; 232
 260:	d8 07       	cpc	r29, r24
 262:	18 f0       	brcs	.+6      	; 0x26a <main+0x46>
		{
			BLINK_TICK(); bt = 0;
 264:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <BLINK_TICK>
 268:	e7 01       	movw	r28, r14
		}
		bt += 1;
 26a:	21 96       	adiw	r28, 0x01	; 1
		lt += 1;
 26c:	0f 5f       	subi	r16, 0xFF	; 255
 26e:	1f 4f       	sbci	r17, 0xFF	; 255
		PORTB = led_states | blink_state;
 270:	90 91 74 00 	lds	r25, 0x0074
 274:	80 91 7b 00 	lds	r24, 0x007B
 278:	89 2b       	or	r24, r25
 27a:	88 bb       	out	0x18, r24	; 24
		
        while (!TimerFlag);	// Wait 1 sec
 27c:	80 91 79 00 	lds	r24, 0x0079
 280:	88 23       	and	r24, r24
 282:	e1 f3       	breq	.-8      	; 0x27c <main+0x58>
		TimerFlag = 0;
 284:	10 92 79 00 	sts	0x0079, r1
	}
 288:	e2 cf       	rjmp	.-60     	; 0x24e <main+0x2a>

0000028a <__udivmodhi4>:
 28a:	aa 1b       	sub	r26, r26
 28c:	bb 1b       	sub	r27, r27
 28e:	51 e1       	ldi	r21, 0x11	; 17
 290:	07 c0       	rjmp	.+14     	; 0x2a0 <__udivmodhi4_ep>

00000292 <__udivmodhi4_loop>:
 292:	aa 1f       	adc	r26, r26
 294:	bb 1f       	adc	r27, r27
 296:	a6 17       	cp	r26, r22
 298:	b7 07       	cpc	r27, r23
 29a:	10 f0       	brcs	.+4      	; 0x2a0 <__udivmodhi4_ep>
 29c:	a6 1b       	sub	r26, r22
 29e:	b7 0b       	sbc	r27, r23

000002a0 <__udivmodhi4_ep>:
 2a0:	88 1f       	adc	r24, r24
 2a2:	99 1f       	adc	r25, r25
 2a4:	5a 95       	dec	r21
 2a6:	a9 f7       	brne	.-22     	; 0x292 <__udivmodhi4_loop>
 2a8:	80 95       	com	r24
 2aa:	90 95       	com	r25
 2ac:	bc 01       	movw	r22, r24
 2ae:	cd 01       	movw	r24, r26
 2b0:	08 95       	ret

000002b2 <_exit>:
 2b2:	f8 94       	cli

000002b4 <__stop_program>:
 2b4:	ff cf       	rjmp	.-2      	; 0x2b4 <__stop_program>
