Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun 14 15:47:14 2023
| Host         : Dilay running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file adc_timing_summary_routed.rpt -pb adc_timing_summary_routed.pb -rpx adc_timing_summary_routed.rpx -warn_on_violation
| Design       : adc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.073        0.000                      0                   62        0.237        0.000                      0                   62        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.073        0.000                      0                   62        0.237        0.000                      0                   62        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 sayac_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.691ns (39.770%)  route 4.075ns (60.230%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  sayac_reg[1]/Q
                         net (fo=5, routed)           0.518     6.059    sayac_reg_n_0_[1]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.715 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    sayac_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  sayac_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.829    sayac_reg[5]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.163 r  sayac_reg[12]_i_2/O[1]
                         net (fo=10, routed)          0.838     8.001    p_0_in[10]
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.329     8.330 r  adim[4]_i_21/O
                         net (fo=1, routed)           0.806     9.136    adim[4]_i_21_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.350     9.486 f  adim[4]_i_11/O
                         net (fo=2, routed)           0.752    10.238    adim[4]_i_11_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I3_O)        0.328    10.566 f  sayac[16]_i_3/O
                         net (fo=2, routed)           0.506    11.072    sayac[16]_i_3_n_0
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.124    11.196 r  sayac[11]_i_1/O
                         net (fo=1, routed)           0.655    11.852    sayac[11]
    SLICE_X9Y40          FDRE                                         r  sayac_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X9Y40          FDRE                                         r  sayac_reg[11]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)       -0.103    14.925    sayac_reg[11]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 sayac_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 2.691ns (40.680%)  route 3.924ns (59.320%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  sayac_reg[1]/Q
                         net (fo=5, routed)           0.518     6.059    sayac_reg_n_0_[1]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.715 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    sayac_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  sayac_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.829    sayac_reg[5]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.163 f  sayac_reg[12]_i_2/O[1]
                         net (fo=10, routed)          0.838     8.001    p_0_in[10]
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.329     8.330 f  adim[4]_i_21/O
                         net (fo=1, routed)           0.806     9.136    adim[4]_i_21_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.350     9.486 r  adim[4]_i_11/O
                         net (fo=2, routed)           0.697    10.183    adim[4]_i_11_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.328    10.511 f  adim[4]_i_3/O
                         net (fo=1, routed)           0.473    10.984    adim[4]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  adim[4]_i_1/O
                         net (fo=5, routed)           0.592    11.700    adim
    SLICE_X7Y38          FDRE                                         r  adim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  adim_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.875    adim_reg[0]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -11.700    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 sayac_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adim_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 2.691ns (40.680%)  route 3.924ns (59.320%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  sayac_reg[1]/Q
                         net (fo=5, routed)           0.518     6.059    sayac_reg_n_0_[1]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.715 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    sayac_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  sayac_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.829    sayac_reg[5]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.163 f  sayac_reg[12]_i_2/O[1]
                         net (fo=10, routed)          0.838     8.001    p_0_in[10]
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.329     8.330 f  adim[4]_i_21/O
                         net (fo=1, routed)           0.806     9.136    adim[4]_i_21_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.350     9.486 r  adim[4]_i_11/O
                         net (fo=2, routed)           0.697    10.183    adim[4]_i_11_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.328    10.511 f  adim[4]_i_3/O
                         net (fo=1, routed)           0.473    10.984    adim[4]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  adim[4]_i_1/O
                         net (fo=5, routed)           0.592    11.700    adim
    SLICE_X7Y38          FDRE                                         r  adim_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  adim_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.875    adim_reg[1]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -11.700    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 sayac_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adim_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 2.691ns (41.607%)  route 3.777ns (58.393%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  sayac_reg[1]/Q
                         net (fo=5, routed)           0.518     6.059    sayac_reg_n_0_[1]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.715 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    sayac_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  sayac_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.829    sayac_reg[5]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.163 f  sayac_reg[12]_i_2/O[1]
                         net (fo=10, routed)          0.838     8.001    p_0_in[10]
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.329     8.330 f  adim[4]_i_21/O
                         net (fo=1, routed)           0.806     9.136    adim[4]_i_21_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.350     9.486 r  adim[4]_i_11/O
                         net (fo=2, routed)           0.697    10.183    adim[4]_i_11_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.328    10.511 f  adim[4]_i_3/O
                         net (fo=1, routed)           0.473    10.984    adim[4]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  adim[4]_i_1/O
                         net (fo=5, routed)           0.445    11.553    adim
    SLICE_X9Y38          FDRE                                         r  adim_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  adim_reg[4]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X9Y38          FDRE (Setup_fdre_C_CE)      -0.205    14.822    adim_reg[4]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -11.553    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 sayac_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adim_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 2.691ns (42.202%)  route 3.685ns (57.798%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  sayac_reg[1]/Q
                         net (fo=5, routed)           0.518     6.059    sayac_reg_n_0_[1]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.715 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    sayac_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  sayac_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.829    sayac_reg[5]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.163 f  sayac_reg[12]_i_2/O[1]
                         net (fo=10, routed)          0.838     8.001    p_0_in[10]
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.329     8.330 f  adim[4]_i_21/O
                         net (fo=1, routed)           0.806     9.136    adim[4]_i_21_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.350     9.486 r  adim[4]_i_11/O
                         net (fo=2, routed)           0.697    10.183    adim[4]_i_11_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.328    10.511 f  adim[4]_i_3/O
                         net (fo=1, routed)           0.473    10.984    adim[4]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  adim[4]_i_1/O
                         net (fo=5, routed)           0.354    11.462    adim
    SLICE_X7Y37          FDRE                                         r  adim_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  adim_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.874    adim_reg[2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 sayac_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adim_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.376ns  (logic 2.691ns (42.202%)  route 3.685ns (57.798%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  sayac_reg[1]/Q
                         net (fo=5, routed)           0.518     6.059    sayac_reg_n_0_[1]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.715 r  sayac_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.715    sayac_reg[4]_i_1_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.829 r  sayac_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.829    sayac_reg[5]_i_1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.163 f  sayac_reg[12]_i_2/O[1]
                         net (fo=10, routed)          0.838     8.001    p_0_in[10]
    SLICE_X11Y38         LUT3 (Prop_lut3_I2_O)        0.329     8.330 f  adim[4]_i_21/O
                         net (fo=1, routed)           0.806     9.136    adim[4]_i_21_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I4_O)        0.350     9.486 r  adim[4]_i_11/O
                         net (fo=2, routed)           0.697    10.183    adim[4]_i_11_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.328    10.511 f  adim[4]_i_3/O
                         net (fo=1, routed)           0.473    10.984    adim[4]_i_3_n_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  adim[4]_i_1/O
                         net (fo=5, routed)           0.354    11.462    adim
    SLICE_X7Y37          FDRE                                         r  adim_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  adim_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X7Y37          FDRE (Setup_fdre_C_CE)      -0.205    14.874    adim_reg[3]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 sayac_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 2.729ns (43.763%)  route 3.507ns (56.237%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  sayac_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  sayac_reg[9]/Q
                         net (fo=6, routed)           0.617     6.123    sayac_reg_n_0_[9]
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.829     6.952 r  sayac_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.952    sayac_reg[12]_i_2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  sayac_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.066    sayac_reg[15]_i_1_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  sayac_reg[21]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.180    sayac_reg[21]_i_3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.528 r  sayac_reg[22]_i_2/O[1]
                         net (fo=2, routed)           0.572     8.101    p_0_in[22]
    SLICE_X8Y37          LUT4 (Prop_lut4_I3_O)        0.303     8.404 r  sayac[21]_i_6/O
                         net (fo=4, routed)           0.844     9.248    sayac[21]_i_6_n_0
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.150     9.398 f  sayac[21]_i_2/O
                         net (fo=9, routed)           0.689    10.087    sayac[21]_i_2_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I0_O)        0.328    10.415 f  sayac[17]_i_2/O
                         net (fo=1, routed)           0.452    10.867    sayac[17]_i_2_n_0
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.124    10.991 r  sayac[17]_i_1/O
                         net (fo=1, routed)           0.332    11.323    sayac[17]
    SLICE_X8Y40          FDRE                                         r  sayac_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  sayac_reg[17]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)       -0.016    14.998    sayac_reg[17]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 sayac_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.537ns (27.177%)  route 4.118ns (72.823%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  sayac_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     5.606 f  sayac_reg[18]/Q
                         net (fo=2, routed)           1.154     6.761    sayac_reg_n_0_[18]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.885 r  adim[4]_i_23/O
                         net (fo=1, routed)           0.312     7.197    adim[4]_i_23_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.321 r  adim[4]_i_15/O
                         net (fo=3, routed)           0.569     7.890    adim[4]_i_15_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I3_O)        0.116     8.006 r  sayac[21]_i_9/O
                         net (fo=4, routed)           0.818     8.824    sayac[21]_i_9_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.323     9.147 r  sayac[22]_i_3/O
                         net (fo=4, routed)           0.564     9.712    sayac[22]_i_3_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.332    10.044 r  sayac[22]_i_1/O
                         net (fo=8, routed)           0.700    10.744    sayac[22]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  sayac_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    14.596    sayac_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 sayac_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.537ns (27.177%)  route 4.118ns (72.823%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  sayac_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     5.606 f  sayac_reg[18]/Q
                         net (fo=2, routed)           1.154     6.761    sayac_reg_n_0_[18]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.885 r  adim[4]_i_23/O
                         net (fo=1, routed)           0.312     7.197    adim[4]_i_23_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.321 r  adim[4]_i_15/O
                         net (fo=3, routed)           0.569     7.890    adim[4]_i_15_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I3_O)        0.116     8.006 r  sayac[21]_i_9/O
                         net (fo=4, routed)           0.818     8.824    sayac[21]_i_9_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.323     9.147 r  sayac[22]_i_3/O
                         net (fo=4, routed)           0.564     9.712    sayac[22]_i_3_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.332    10.044 r  sayac[22]_i_1/O
                         net (fo=8, routed)           0.700    10.744    sayac[22]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  sayac_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    14.596    sayac_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 sayac_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 1.537ns (27.177%)  route 4.118ns (72.823%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.567     5.088    clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  sayac_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     5.606 f  sayac_reg[18]/Q
                         net (fo=2, routed)           1.154     6.761    sayac_reg_n_0_[18]
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.885 r  adim[4]_i_23/O
                         net (fo=1, routed)           0.312     7.197    adim[4]_i_23_n_0
    SLICE_X10Y39         LUT5 (Prop_lut5_I0_O)        0.124     7.321 r  adim[4]_i_15/O
                         net (fo=3, routed)           0.569     7.890    adim[4]_i_15_n_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I3_O)        0.116     8.006 r  sayac[21]_i_9/O
                         net (fo=4, routed)           0.818     8.824    sayac[21]_i_9_n_0
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.323     9.147 r  sayac[22]_i_3/O
                         net (fo=4, routed)           0.564     9.712    sayac[22]_i_3_n_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.332    10.044 r  sayac[22]_i_1/O
                         net (fo=8, routed)           0.700    10.744    sayac[22]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  sayac_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[4]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X9Y36          FDRE (Setup_fdre_C_R)       -0.429    14.596    sayac_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  3.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.353%)  route 0.149ns (41.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  i_reg[2]/Q
                         net (fo=19, routed)          0.149     1.758    i_reg[2]
    SLICE_X8Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    p_0_in__0[2]
    SLICE_X8Y36          FDRE                                         r  i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  i_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121     1.566    i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 sayac_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  sayac_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  sayac_reg[5]/Q
                         net (fo=4, routed)           0.115     1.702    sayac_reg_n_0_[5]
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  sayac_reg[5]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.817    p_0_in[5]
    SLICE_X9Y37          FDRE                                         r  sayac_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  sayac_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.102     1.548    sayac_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sayac_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  sayac_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sayac_reg[13]/Q
                         net (fo=2, routed)           0.117     1.705    sayac_reg_n_0_[13]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  sayac_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.000     1.820    p_0_in[13]
    SLICE_X9Y39          FDRE                                         r  sayac_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  sayac_reg[13]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.102     1.549    sayac_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 sayac_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  sayac_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sayac_reg[15]/Q
                         net (fo=2, routed)           0.122     1.710    sayac_reg_n_0_[15]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  sayac_reg[15]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.821    p_0_in[15]
    SLICE_X9Y39          FDRE                                         r  sayac_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  sayac_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.102     1.549    sayac_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 sayac_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.249ns (63.621%)  route 0.142ns (36.379%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sayac_reg[4]/Q
                         net (fo=6, routed)           0.142     1.729    sayac_reg_n_0_[4]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  sayac_reg[4]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.837    p_0_in[4]
    SLICE_X9Y36          FDRE                                         r  sayac_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.102     1.547    sayac_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.366%)  route 0.223ns (51.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  i_reg[0]/Q
                         net (fo=45, routed)          0.223     1.833    i_reg[0]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.045     1.878 r  i[3]_i_2/O
                         net (fo=1, routed)           0.000     1.878    p_0_in__0[3]
    SLICE_X8Y36          FDRE                                         r  i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  i_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X8Y36          FDRE (Hold_fdre_C_D)         0.121     1.581    i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 sayac_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.292ns (71.340%)  route 0.117ns (28.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  sayac_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  sayac_reg[13]/Q
                         net (fo=2, routed)           0.117     1.705    sayac_reg_n_0_[13]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.856 r  sayac_reg[15]_i_1/O[1]
                         net (fo=3, routed)           0.000     1.856    p_0_in[14]
    SLICE_X9Y39          FDRE                                         r  sayac_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.834     1.961    clk_IBUF_BUFG
    SLICE_X9Y39          FDRE                                         r  sayac_reg[14]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y39          FDRE (Hold_fdre_C_D)         0.102     1.549    sayac_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 adim_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adim_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.230ns (51.774%)  route 0.214ns (48.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.473    clk_IBUF_BUFG
    SLICE_X7Y37          FDRE                                         r  adim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.128     1.601 f  adim_reg[3]/Q
                         net (fo=25, routed)          0.214     1.815    adim_reg_n_0_[3]
    SLICE_X7Y38          LUT5 (Prop_lut5_I3_O)        0.102     1.917 r  g0_b1/O
                         net (fo=1, routed)           0.000     1.917    g0_b1_n_0
    SLICE_X7Y38          FDRE                                         r  adim_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X7Y38          FDRE                                         r  adim_reg[1]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X7Y38          FDRE (Hold_fdre_C_D)         0.107     1.597    adim_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sayac_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.125%)  route 0.174ns (40.875%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  sayac_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  sayac_reg[22]/Q
                         net (fo=2, routed)           0.174     1.763    sayac_reg_n_0_[22]
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.873 r  sayac_reg[22]_i_2/O[1]
                         net (fo=2, routed)           0.000     1.873    p_0_in[22]
    SLICE_X9Y41          FDRE                                         r  sayac_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.835     1.962    clk_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  sayac_reg[22]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.102     1.550    sayac_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 sayac_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sayac_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.251ns (58.697%)  route 0.177ns (41.303%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sayac_reg[2]/Q
                         net (fo=6, routed)           0.177     1.763    sayac_reg_n_0_[2]
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.873 r  sayac_reg[4]_i_1/O[1]
                         net (fo=3, routed)           0.000     1.873    p_0_in[2]
    SLICE_X9Y36          FDRE                                         r  sayac_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  sayac_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.102     1.547    sayac_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    adim_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y37    adim_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    adim_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36    i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36    i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y36    i_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    lcd_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    lcd_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    adim_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    i_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    sayac_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    sayac_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    sayac_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   sayac_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    sayac_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    lcd_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35    lcd_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35    lcd_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    sayac_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y41    sayac_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41    sayac_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    adim_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    adim_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    adim_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y37    adim_reg[3]/C



