{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670697515131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670697515131 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 19:38:34 2022 " "Processing started: Sat Dec 10 19:38:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670697515131 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1670697515131 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zad3 -c zad3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off zad3 -c zad3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1670697515131 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1670697516339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1670697516339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zad3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file zad3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zad3-Behavior " "Found design unit 1: zad3-Behavior" {  } { { "zad3.vhdl" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad3/zad3.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670697534992 ""} { "Info" "ISGN_ENTITY_NAME" "1 zad3 " "Found entity 1: zad3" {  } { { "zad3.vhdl" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad3/zad3.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670697534992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670697534992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zad3_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file zad3_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zad3_tb-arch " "Found design unit 1: zad3_tb-arch" {  } { { "zad3_tb.vhdl" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad3/zad3_tb.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670697535001 ""} { "Info" "ISGN_ENTITY_NAME" "1 zad3_tb " "Found entity 1: zad3_tb" {  } { { "zad3_tb.vhdl" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad3/zad3_tb.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670697535001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670697535001 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "zad3 " "Elaborating entity \"zad3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1670697535070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sRESULT_C zad3.vhdl(32) " "Verilog HDL or VHDL warning at zad3.vhdl(32): object \"sRESULT_C\" assigned a value but never read" {  } { { "zad3.vhdl" "" { Text "C:/Users/User/OneDrive/Desktop/FAX 2GOD/LPRS/priprema za test/zad3/zad3.vhdl" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670697535075 "|zad3"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670697535268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 10 19:38:55 2022 " "Processing ended: Sat Dec 10 19:38:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670697535268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670697535268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670697535268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1670697535268 ""}
