// Copyright (c) 2017-2022, NVIDIA CORPORATION & AFFILIATES. All rights reserved.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "dali/pipeline/pipeline.h"

#include <cuda_runtime_api.h>
#include <gtest/gtest.h>
#include "dali/core/common.h"
#include "dali/pipeline/data/backend.h"
#include "dali/pipeline/data/buffer.h"
#include "dali/pipeline/data/tensor.h"
#include "dali/pipeline/operator/operator.h"
#include "dali/pipeline/operator/builtin/copy.h"
#include "dali/test/dali_test.h"
#include "dali/test/dali_test_decoder.h"
#include "dali/util/image.h"
#include "dali/test/dali_test_utils.h"
#include "dali/test/tensor_test_utils.h"

namespace dali {

template <typename ThreadCount>
class PipelineTest : public DALITest {
 public:
  inline void SetUp() override {
    DALITest::SetUp();
    DALITest::DecodeJPEGS(DALI_RGB);
  }

  void RunTestEnforce(const string &dev1, const string &dev2) {
    Pipeline pipe(1, 1, 0);

    // Inputs must be know to the pipeline, i.e. ops
    // must be added in a topological ordering.
    ASSERT_THROW(
      pipe.AddOperator(
        OpSpec("Copy")
          .AddArg("device", dev1)
          .AddInput("data", dev1)
          .AddOutput("copy_out", dev1)),
      std::runtime_error);

    pipe.AddOperator(
      OpSpec("ExternalSource")
        .AddArg("device", "gpu")
        .AddOutput("data", "gpu"));

    // For dev1 = "cpu": Inputs to CPU ops must be on CPU,
    //                   we do not auto-copy them from gpu to cpu.
    // For dev1 = "gpu": CPU inputs to GPU ops must be on CPU,
    //                   we will not copy them back to the host.
    ASSERT_THROW(
      pipe.AddOperator(
        OpSpec("Copy")
          .AddArg("device", dev1)
          .AddInput("data", dev2)
          .AddOutput("copy_out", dev1)),
      std::runtime_error);

    if (dev1 == "cpu") {
      // Inputs to CPU ops must already exist on CPU,
      // we do not auto-copy them from gpu to cpu.
      ASSERT_THROW(
        pipe.AddOperator(
          OpSpec("Copy")
            .AddArg("device", dev1)
            .AddInput("data", dev1)
            .AddOutput("copy_out", dev1)),
        std::runtime_error);
    }

    pipe.AddOperator(
      OpSpec("ExternalSource")
        .AddArg("device", dev1)
        .AddOutput("data_2", dev1));

    pipe.AddOperator(
      OpSpec("ExternalSource")
        .AddArg("device", dev1)
        .AddOutput("data_3", dev1));

    // Outputs must have unique names.
    ASSERT_THROW(
      pipe.AddOperator(
        OpSpec("Copy")
          .AddArg("device", dev1)
          .AddInput("data_2", dev1)
          .AddOutput("data_3", dev1)),
      std::runtime_error);

    if (dev1 == "gpu") {
      pipe.AddOperator(
        OpSpec("ExternalSource")
          .AddArg("device", "cpu")
          .AddOutput("data_4", "cpu"));
    }
    // All data must have unique names regardless
    // of the device they exist on.
    ASSERT_THROW(
      pipe.AddOperator(
        OpSpec("Copy")
          .AddArg("device", dev1)
          .AddInput("data_2", dev1)
          .AddOutput("data", dev1)),
      std::runtime_error);


    // CPU ops can only produce CPU outputs
    ASSERT_THROW(
      pipe.AddOperator(
        OpSpec("Copy")
          .AddArg("device", dev1)
          .AddInput("data_2", dev1)
          .AddOutput("data_4", dev2)),
      std::runtime_error);
  }

  void RunTestTrigger(const string &dev) {
    Pipeline pipe(1, 1, 0);

    pipe.AddExternalInput("data");

    pipe.AddOperator(
      OpSpec("Copy")
        .AddArg("device", "gpu")
        .AddInput("data", dev)
        .AddOutput("data_copy", "gpu"));

    vector<std::pair<string, string>> outputs = {{"data_copy", "gpu"}};
    pipe.Build(outputs);

    OpGraph &graph = this->GetGraph(&pipe);

      // Validate the graph
    ASSERT_EQ(graph.NumOp(OpType::CPU), 1);
    ASSERT_EQ(graph.NumOp(OpType::MIXED), 1);
    ASSERT_EQ(graph.NumOp(OpType::GPU), 2);

    ASSERT_EQ(graph.Node(OpType::MIXED, 0).op->name(), "MakeContiguous");

    // Validate the source op
    auto &node = graph.Node(0);
    ASSERT_EQ(node.id, 0);
    ASSERT_EQ(node.children.size(), 1);
    ASSERT_EQ(node.parents.size(), 0);
    ASSERT_EQ(node.children.count(1), 1);

    // Validate the MakeContiguous op
    auto &node2 = graph.Node(1);
    ASSERT_EQ(node2.id, 1);
    ASSERT_EQ(node2.children.size(), 1);
    ASSERT_EQ(node2.parents.size(), 1);
    ASSERT_EQ(node2.parents.count(0), 1);
    ASSERT_EQ(node2.children.count(2), 1);

    // Validate the copy op
    auto &node3 = graph.Node(2);
    ASSERT_EQ(node3.id, 2);
    ASSERT_EQ(node3.children.size(), 1);
    ASSERT_EQ(node3.parents.size(), 1);
    ASSERT_EQ(node3.parents.count(1), 1);

    // Validate the Make Contiguous output
    auto &node4 = graph.Node(3);
    ASSERT_EQ(node4.id, 3);
    ASSERT_EQ(node4.children.size(), 0);
    ASSERT_EQ(node4.parents.size(), 1);
    ASSERT_EQ(node4.parents.count(2), 1);
  }

  inline OpGraph& GetGraph(Pipeline *pipe) {
    return pipe->graph_;
  }
};

template <int number_of_threads>
struct ThreadCount {
  static const int nt = number_of_threads;
};

class PipelineTestOnce : public PipelineTest<ThreadCount<1>> {
};

typedef ::testing::Types<ThreadCount<1>,
                         ThreadCount<2>,
                         ThreadCount<3>,
                         ThreadCount<4>> NumThreads;
TYPED_TEST_SUITE(PipelineTest, NumThreads);

TEST_F(PipelineTestOnce, TestInputNotKnown) {
  Pipeline pipe(1, 1, 0);

  ASSERT_THROW(
      pipe.AddOperator(
          OpSpec("Copy")
          .AddArg("device", "cpu")
          .AddInput("data", "cpu")
          .AddOutput("copy_out", "cpu")),
      std::runtime_error);
}

TEST_F(PipelineTestOnce, TestEnforceCPUOpConstraints) {
  RunTestEnforce("cpu", "gpu");
}

TEST_F(PipelineTestOnce, TestEnforceGPUOpConstraints) {
  RunTestEnforce("gpu", "cpu");
}

TEST_F(PipelineTestOnce, TestTriggerToContiguous) {
  RunTestTrigger("cpu");
}

TEST_F(PipelineTestOnce, TestTriggerCopyToDevice) {
  RunTestTrigger("gpu");
}

TYPED_TEST(PipelineTest, TestExternalSource) {
  int num_thread = TypeParam::nt;
  int batch_size = this->jpegs_.nImages();

  Pipeline pipe(batch_size, num_thread, 0);

  pipe.AddExternalInput("data");
  pipe.Build({{"data", "cpu"}});

  OpGraph &graph = this->GetGraph(&pipe);

  // Validate the graph
  ASSERT_EQ(graph.NumOp(OpType::CPU), 1);
  ASSERT_EQ(graph.NumOp(OpType::MIXED), 1);
  ASSERT_EQ(graph.NumOp(OpType::GPU), 0);

  // Validate the gpu source op
  auto& node_external_source = graph.Node(0);
  ASSERT_EQ(node_external_source.id, 0);
  ASSERT_EQ(node_external_source.children.size(), 1);
  ASSERT_EQ(node_external_source.parents.size(), 0);
  ASSERT_EQ(node_external_source.instance_name, "data");


  auto& node_make_contiguous = graph.Node(1);
  ASSERT_EQ(node_make_contiguous.id, 1);
  ASSERT_EQ(node_make_contiguous.children.size(), 0);
  ASSERT_EQ(node_make_contiguous.parents.size(), 1);
  ASSERT_NE(node_make_contiguous.instance_name.find("MakeContiguous"), std::string::npos);
}

TYPED_TEST(PipelineTest, TestSerialization) {
  int num_thread = TypeParam::nt;
  int batch_size = this->jpegs_.nImages();

  Pipeline pipe(batch_size, num_thread, 0);

  pipe.AddExternalInput("data");

  pipe.AddOperator(
      OpSpec("Copy")
      .AddArg("device", "gpu")
      .AddInput("data", "gpu")
      .AddOutput("copied", "gpu"));

  auto serialized = pipe.SerializeToProtobuf();

  Pipeline loaded_pipe(serialized, batch_size, num_thread, 0);

  vector<std::pair<string, string>> outputs = {{"copied", "gpu"}};

  pipe.Build(outputs);
  loaded_pipe.Build(outputs);

  OpGraph &original_graph = this->GetGraph(&pipe);
  OpGraph &loaded_graph = this->GetGraph(&loaded_pipe);

  // Validate the graph contains the same ops
  ASSERT_EQ(loaded_graph.NumOp(OpType::CPU),
            original_graph.NumOp(OpType::CPU));
  ASSERT_EQ(loaded_graph.NumOp(OpType::MIXED),
            original_graph.NumOp(OpType::MIXED));
  ASSERT_EQ(loaded_graph.NumOp(OpType::GPU),
            original_graph.NumOp(OpType::GPU));
}

class DummyPresizeOpCPU : public Operator<CPUBackend> {
 public:
  explicit DummyPresizeOpCPU(const OpSpec &spec)
      : Operator<CPUBackend>(spec) {
  }

  bool SetupImpl(std::vector<OutputDesc> &output_desc, const Workspace &ws) override {
    return false;
  }

  void RunImpl(Workspace &ws) override {
    const auto &input = ws.Input<CPUBackend>(0);
    int num_samples = input.shape().num_samples();
    auto &output = ws.Output<CPUBackend>(0);
    auto tmp_size = output.capacity();
    output.set_type<size_t>();
    output.Resize(uniform_list_shape(num_samples, std::vector<int64_t>{2}));
    for (int sample_idx = 0; sample_idx < num_samples; sample_idx++) {
      auto *out = output.mutable_tensor<size_t>(sample_idx);
      out[0] = tmp_size;
      out[1] = input.capacity();
    }
  }
};

class DummyPresizeOpGPU : public Operator<GPUBackend> {
 public:
  explicit DummyPresizeOpGPU(const OpSpec &spec)
      : Operator<GPUBackend>(spec) {
  }

  bool SetupImpl(std::vector<OutputDesc> &output_desc, const Workspace &ws) override {
    return false;
  }

  void RunImpl(Workspace &ws) override {
    const auto &input = ws.Input<GPUBackend>(0);
    int num_samples = input.shape().num_samples();
    auto &output = ws.Output<GPUBackend>(0);
    output.set_type<size_t>();
    size_t tmp_size[2] = {output.capacity(), input.capacity()};
    output.Resize(uniform_list_shape(num_samples, std::vector<int64_t>{2}));
    for (int sample_idx = 0; sample_idx < num_samples; sample_idx++) {
      auto *out = output.mutable_tensor<size_t>(sample_idx);
      CUDA_CALL(cudaStreamSynchronize(ws.stream()));
      CUDA_CALL(cudaMemcpy(out, &tmp_size, sizeof(size_t) * 2, cudaMemcpyDefault));
    }
  }
};

class DummyPresizeOpMixed : public Operator<MixedBackend> {
 public:
  explicit DummyPresizeOpMixed(const OpSpec &spec)
      : Operator<MixedBackend>(spec) {
  }

  bool SetupImpl(std::vector<OutputDesc> &output_desc, const Workspace &ws) override {
    return false;
  }

  using Operator<MixedBackend>::Run;
  void Run(Workspace &ws) override {
    auto &input = ws.Input<CPUBackend>(0);
    int num_samples = input.shape().num_samples();
    auto &output = ws.Output<GPUBackend>(0);
    output.set_type<size_t>();
    size_t tmp_size[2] = {output.capacity(), input.capacity()};
    output.Resize(uniform_list_shape(num_samples, std::vector<int64_t>{2}));
    for (int sample_idx = 0; sample_idx < num_samples; sample_idx++) {
      auto *out = output.mutable_tensor<size_t>(sample_idx);
      CUDA_CALL(cudaStreamSynchronize(ws.stream()));
      CUDA_CALL(cudaMemcpy(out, &tmp_size, sizeof(size_t) * 2, cudaMemcpyDefault));
    }
  }
};

DALI_REGISTER_OPERATOR(DummyPresizeOp, DummyPresizeOpCPU, CPU);
DALI_REGISTER_OPERATOR(DummyPresizeOp, DummyPresizeOpGPU, GPU);
DALI_REGISTER_OPERATOR(DummyPresizeOp, DummyPresizeOpMixed, Mixed);

DALI_SCHEMA(DummyPresizeOp)
  .DocStr("Dummy")
  .NumInput(1)
  .NumOutput(1);

TEST_F(PipelineTestOnce, TestPresize) {
  const int batch_size = 1;
  const int num_thread = 1;
  const bool pipelined = true;
  const bool async =  true;
  DALIImageType img_type = DALI_RGB;

  const int presize_val_CPU = 11;
  const int presize_val_Mixed = 157;
  const int presize_val_GPU = 971;
  const int presize_val_default = 55;

  // Create the pipeline
  Pipeline pipe(
      batch_size,
      num_thread,
      0, -1, pipelined, 3,
      async,
      presize_val_default);

  TensorList<CPUBackend> data;
  test::MakeRandomBatch(data, batch_size);
  pipe.AddExternalInput("raw_jpegs");

  pipe.AddOperator(
      OpSpec("DummyPresizeOp")
      .AddArg("device", "cpu")
      .AddArg("bytes_per_sample_hint", presize_val_CPU)
      .AddInput("raw_jpegs", "cpu")
      .AddOutput("out_1", "cpu"));

  pipe.AddOperator(
      OpSpec("DummyPresizeOp")
      .AddArg("device", "cpu")
      .AddArg("bytes_per_sample_hint", presize_val_CPU)
      .AddInput("raw_jpegs", "cpu")
      .AddOutput("out_2", "cpu"));

  pipe.AddOperator(
      OpSpec("DummyPresizeOp")
      .AddArg("device", "mixed")
      .AddArg("bytes_per_sample_hint", presize_val_Mixed)
      .AddInput("out_2", "cpu")
      .AddOutput("out_3", "gpu"));

  pipe.AddOperator(
      OpSpec("MakeContiguous")
      .AddArg("device", "mixed")
      .AddInput("out_2", "cpu")
      .AddOutput("out_4", "gpu"));

  pipe.AddOperator(
      OpSpec("DummyPresizeOp")
      .AddArg("device", "gpu")
      .AddArg("bytes_per_sample_hint", presize_val_GPU)
      .AddInput("out_4", "gpu")
      .AddOutput("out_5", "gpu"));

  pipe.AddOperator(
      OpSpec("DummyPresizeOp")
      .AddArg("device", "gpu")
      .AddArg("bytes_per_sample_hint", presize_val_GPU)
      .AddInput("out_4", "gpu")
      .AddOutput("out_6", "gpu"));

  pipe.AddOperator(
      OpSpec("DummyPresizeOp")
      .AddArg("device", "gpu")
      .AddInput("out_4", "gpu")
      .AddOutput("out_7", "gpu"));

  // Build and run the pipeline
  vector<std::pair<string, string>> outputs = {{"out_1", "cpu"}, {"out_2", "cpu"},
                                               {"out_3", "gpu"}, {"out_5", "gpu"},
                                               {"out_6", "gpu"}, {"out_7", "gpu"}};

  pipe.Build(outputs);
  pipe.SetExternalInput("raw_jpegs", data);
  Workspace ws;
  pipe.RunCPU();
  pipe.RunGPU();
  pipe.Outputs(&ws);

  // we should not presize CPU buffers if they are not pinned
  ASSERT_EQ(*(ws.Output<CPUBackend>(0).tensor<size_t>(0)), 0);

  // this one is also going through mixed CPU -> GPU operator, so it is pinned and presized
  ASSERT_EQ(*(ws.Output<CPUBackend>(1).tensor<size_t>(0)), presize_val_CPU);

  size_t tmp[2];
  CUDA_CALL(cudaDeviceSynchronize());
  CUDA_CALL(cudaMemcpy(&tmp, ws.Output<GPUBackend>(2).tensor<size_t>(0),
            sizeof(size_t) * 2, cudaMemcpyDefault));
  ASSERT_EQ(tmp[0], presize_val_Mixed);
  ASSERT_EQ(tmp[1], 2 * sizeof(size_t));

  CUDA_CALL(cudaMemcpy(&tmp, ws.Output<GPUBackend>(3).tensor<size_t>(0),
            sizeof(size_t) * 2, cudaMemcpyDefault));
  ASSERT_EQ(tmp[0], presize_val_GPU);
  ASSERT_EQ(tmp[1], 2 * sizeof(size_t));

  CUDA_CALL(cudaMemcpy(&tmp, ws.Output<GPUBackend>(4).tensor<size_t>(0),
            sizeof(size_t) * 2, cudaMemcpyDefault));
  ASSERT_EQ(tmp[0], presize_val_GPU);
  ASSERT_EQ(tmp[1], 2 * sizeof(size_t));

  CUDA_CALL(cudaMemcpy(&tmp, ws.Output<GPUBackend>(5).tensor<size_t>(0),
            sizeof(size_t) * 2, cudaMemcpyDefault));
  ASSERT_EQ(tmp[0], presize_val_default);
  ASSERT_EQ(tmp[1], 2 * sizeof(size_t));
}

TYPED_TEST(PipelineTest, TestSeedSet) {
  int num_thread = TypeParam::nt;
  int batch_size = this->jpegs_.nImages();
  constexpr int seed_set = 567;

  Pipeline pipe(batch_size, num_thread, 0);


  TensorList<CPUBackend> batch;
  test::MakeRandomBatch(batch, batch_size);

  pipe.AddExternalInput("data");

  pipe.AddOperator(
      OpSpec("Copy")
      .AddArg("device", "cpu")
      .AddArg("seed", seed_set)
      .AddInput("data", "cpu")
      .AddOutput("copied0", "cpu"));

  pipe.AddOperator(
      OpSpec("Copy")
      .AddArg("device", "gpu")
      .AddArg("seed", seed_set)
      .AddInput("copied0", "gpu")
      .AddOutput("copied", "gpu"));

  vector<std::pair<string, string>> outputs = {{"copied", "gpu"}};

  pipe.Build(outputs);

  pipe.SetExternalInput("data", batch);

  OpGraph &original_graph = this->GetGraph(&pipe);

  // Check if seed can be manually set to the reader
  ASSERT_EQ(original_graph.Node(3).spec.Arguments().at("seed")->Get<int64_t>(), seed_set);
  ASSERT_NE(original_graph.Node(0).spec.Arguments().at("seed")->Get<int64_t>(), seed_set);
}


class PrefetchedPipelineTest : public DALITest {
 public:
  int batch_size_ = 5, num_threads_ = 1;
};

TEST_F(PrefetchedPipelineTest, SetQueueSizesSeparatedFail) {
  Pipeline pipe(this->batch_size_, 4, 0);
  // By default we are non-separated execution
  ASSERT_THROW(pipe.SetQueueSizes(5, 3), std::runtime_error);
}

TEST_F(PrefetchedPipelineTest, SetExecutionTypesFailAfterBuild) {
  Pipeline pipe(this->batch_size_, 4, 0);
  pipe.AddExternalInput("data");
  pipe.AddOperator(OpSpec("Copy")
          .AddArg("device", "gpu")
          .AddInput("data", "gpu")
          .AddOutput("final_images", "gpu"));

  vector<std::pair<string, string>> outputs = {{"final_images", "gpu"}};
  pipe.Build(outputs);
  ASSERT_THROW(pipe.SetExecutionTypes(), std::runtime_error);
}

TEST_F(PrefetchedPipelineTest, SetQueueSizesFailAfterBuild) {
  Pipeline pipe(this->batch_size_, 4, 0);
  pipe.AddExternalInput("data");
  pipe.AddOperator(OpSpec("Copy")
          .AddArg("device", "gpu")
          .AddInput("data", "gpu")
          .AddOutput("final_images", "gpu"));

  vector<std::pair<string, string>> outputs = {{"final_images", "gpu"}};
  pipe.Build(outputs);
  ASSERT_THROW(pipe.SetQueueSizes(2, 2), std::runtime_error);
}

TEST_F(PrefetchedPipelineTest, TestFillQueues) {
  // Test coprime queue sizes
  constexpr int CPU = 5, GPU = 3;
  constexpr int N = CPU + GPU + 5;
  int batch_size = this->batch_size_;

  Pipeline pipe(batch_size, 4, 0);
  // Cannot test async while setting external input - need to make sure that
  pipe.SetExecutionTypes(true, true, true);
  // Test coprime queue sizes
  pipe.SetQueueSizes(CPU, GPU);
  pipe.AddExternalInput("data");
  pipe.AddOperator(OpSpec("Copy")
          .AddArg("device", "cpu")
          .AddInput("data", "cpu")
          .AddOutput("data1", "cpu"));
  pipe.AddOperator(OpSpec("Copy")
          .AddArg("device", "gpu")
          .AddInput("data1", "gpu")
          .AddOutput("final_images", "gpu"));

  vector<std::pair<string, string>> outputs = {{"final_images", "gpu"}};
  pipe.Build(outputs);

  TensorList<CPUBackend> tl;
  test::MakeRandomBatch(tl, batch_size * N);

  // Split the batch into 5
  std::array<TensorList<CPUBackend>, N> splited_tl;
  std::array<std::vector<TensorShape<>>, N> shapes;
  for (int i = 0; i < N; i++) {
    shapes[i].resize(batch_size);
    for (int j = 0; j < batch_size; j++) {
      shapes[i][j] = tl.tensor_shape(i * batch_size + j);
    }
    splited_tl[i].Resize({shapes[i]}, DALI_UINT8);
  }

  for (int i = 0; i < N; i++) {
    for (int j = 0; j < batch_size; j++) {
      std::memcpy(
        splited_tl[i].template mutable_tensor<uint8>(j),
        tl.template tensor<uint8>(i * batch_size + j),
        volume(tl.tensor_shape(i * batch_size + j)));
    }
  }

  // Fill queues in the same way as Python - this would be the first pipe.run()
  for (int i = 0; i < GPU; i++) {
    pipe.SetExternalInput("data", splited_tl[i]);
    pipe.RunCPU();
    pipe.RunGPU();
  }
  // We run CPU stage additional `CPU`-times, to fill the output queue
  for (int i = GPU; i < GPU + CPU; i++) {
    pipe.SetExternalInput("data", splited_tl[i]);
    pipe.RunCPU();
  }

  // Now we interleave the calls to Outputs() and Run() for the rest of the batch
  int obtained_outputs = 0;
  for (int i = GPU + CPU; i < N; i++) {
    Workspace ws;
    pipe.Outputs(&ws);
    test::CheckResults(ws, batch_size, obtained_outputs++, tl);
    pipe.SetExternalInput("data", splited_tl[i]);
    pipe.RunCPU();
    pipe.RunGPU();
  }

  // We consumed all the data and have it in the Pipeline, now we need to run
  // Mixed and GPU stage to consume what was produced by the CPU
  for (int i = 0; i < CPU; i++) {
    Workspace ws;
    pipe.Outputs(&ws);
    test::CheckResults(ws, batch_size, obtained_outputs++, tl);
    pipe.RunGPU();
  }
  // Now we consule what we buffered in the beggining
  for (int i = 0; i < GPU; i++) {
    Workspace ws;
    pipe.Outputs(&ws);
    test::CheckResults(ws, batch_size, obtained_outputs++, tl);
  }
}

class DummyOpToAdd : public Operator<CPUBackend> {
 public:
  explicit DummyOpToAdd(const OpSpec &spec) : Operator<CPUBackend>(spec) {}

  bool SetupImpl(std::vector<OutputDesc> &output_desc, const Workspace &ws) override {
    return false;
  }

  void RunImpl(Workspace &ws) override {}
};

DALI_REGISTER_OPERATOR(DummyOpToAdd, DummyOpToAdd, CPU);

DALI_SCHEMA(DummyOpToAdd)
  .DocStr("DummyOpToAdd")
  .NumInput(1)
  .NumOutput(1);


class DummyOpNoSync : public Operator<CPUBackend> {
 public:
  explicit DummyOpNoSync(const OpSpec &spec) : Operator<CPUBackend>(spec) {}

  bool SetupImpl(std::vector<OutputDesc> &output_desc, const Workspace &ws) override {
    return false;
  }

  void RunImpl(Workspace &ws) override {}
};

DALI_REGISTER_OPERATOR(DummyOpNoSync, DummyOpNoSync, CPU);

DALI_SCHEMA(DummyOpNoSync)
  .DocStr("DummyOpNoSync")
  .DisallowInstanceGrouping()
  .NumInput(1)
  .NumOutput(1);

TEST(PipelineTest, AddOperator) {
  Pipeline pipe(10, 4, 0);
  int input_0 = pipe.AddExternalInput("data_in0");
  int input_1 = pipe.AddExternalInput("data_in1");

  int first_op = pipe.AddOperator(OpSpec("DummyOpToAdd")
          .AddArg("device", "cpu")
          .AddInput("data_in0", "cpu")
          .AddOutput("data_out0", "cpu"), "first_op");

  int second_op = pipe.AddOperator(OpSpec("DummyOpToAdd")
          .AddArg("device", "cpu")
          .AddInput("data_in1", "cpu")
          .AddOutput("data_out1", "cpu"), "second_op", first_op);
  EXPECT_EQ(first_op, second_op);

  ASSERT_THROW(pipe.AddOperator(OpSpec("Copy"), "another_op", first_op), std::runtime_error);

  int third_op = pipe.AddOperator(OpSpec("DummyOpToAdd")
          .AddArg("device", "cpu")
          .AddArg("seed", 0xDEADBEEF)
          .AddInput("data_in1", "cpu")
          .AddOutput("data_out2", "cpu"), "third_op");

  EXPECT_EQ(third_op, second_op + 1);

  int disallow_sync_op = pipe.AddOperator(OpSpec("DummyOpNoSync")
          .AddArg("device", "cpu")
          .AddInput("data_in0", "cpu")
          .AddOutput("data_out3", "cpu"), "DummyOpNoSync");

  ASSERT_THROW(pipe.AddOperator(OpSpec("DummyOpNoSync")
          .AddArg("device", "cpu")
          .AddInput("data_in0", "cpu")
          .AddOutput("data_out4", "cpu"), "DummyOpNoSync2", disallow_sync_op), std::runtime_error);

  vector<std::pair<string, string>> outputs = {
      {"data_out0", "cpu"}, {"data_out1", "cpu"}, {"data_out2", "cpu"}};
  pipe.Build(outputs);
  ASSERT_TRUE(pipe.IsLogicalIdUsed(0));
  ASSERT_TRUE(pipe.IsLogicalIdUsed(input_0));
  ASSERT_TRUE(pipe.IsLogicalIdUsed(input_1));
  ASSERT_TRUE(pipe.IsLogicalIdUsed(first_op));
  ASSERT_TRUE(pipe.IsLogicalIdUsed(second_op));
  ASSERT_TRUE(pipe.IsLogicalIdUsed(third_op));
  ASSERT_EQ(pipe.GetOperatorNode("first_op")->spec.GetArgument<int64_t>("seed"),
            pipe.GetOperatorNode("second_op")->spec.GetArgument<int64_t>("seed"));
  ASSERT_EQ(pipe.GetOperatorNode("third_op")->spec.GetArgument<int64_t>("seed"), 0xDEADBEEF);
}

TEST(PipelineTest, InputsListing) {
  Pipeline pipe(10, 4, 0);
  pipe.AddExternalInput("ZINPUT");
  pipe.AddExternalInput("AINPUT1");
  pipe.AddExternalInput("AINPUT0");

  pipe.AddOperator(OpSpec("DummyOpToAdd")
          .AddArg("device", "cpu")
          .AddInput("ZINPUT", "cpu")
          .AddOutput("OUTPUT", "cpu"), "first_op");

  pipe.Build({{"AINPUT0", "cpu"}, {"AINPUT1", "cpu"}, {"OUTPUT", "cpu"}});

  ASSERT_EQ(pipe.num_inputs(), 3);
  ASSERT_EQ(pipe.input_name(0), "AINPUT0");
  ASSERT_EQ(pipe.input_name(1), "AINPUT1");
  ASSERT_EQ(pipe.input_name(2), "ZINPUT");
}

TEST(PipelineTest, InputDetails) {
  Pipeline pipe(1, 1, 0);
  pipe.AddExternalInput("INPUT", "cpu", DALI_UINT32, 3, "HWC");
  pipe.AddExternalInput("INPUT2", "gpu", DALI_FLOAT16, -1, "NHWC");
  pipe.AddExternalInput("INPUT3");

  pipe.Build({{"INPUT", "cpu"}, {"INPUT2", "gpu"}, {"INPUT3", "cpu"}});

  EXPECT_EQ(pipe.GetInputLayout("INPUT"), "HWC");
  EXPECT_EQ(pipe.GetInputNdim("INPUT"), 3);
  EXPECT_EQ(pipe.GetInputDtype("INPUT"), DALI_UINT32);

  EXPECT_EQ(pipe.GetInputLayout("INPUT2"), "NHWC");
  EXPECT_EQ(pipe.GetInputNdim("INPUT2"), 4);
  EXPECT_EQ(pipe.GetInputDtype("INPUT2"), DALI_FLOAT16);

  EXPECT_EQ(pipe.GetInputLayout("INPUT3"), "");
  EXPECT_EQ(pipe.GetInputNdim("INPUT3"), -1);
  EXPECT_EQ(pipe.GetInputDtype("INPUT3"), DALI_NO_TYPE);
}

}  // namespace dali
