NDSearch.OnPrefixDataLoaded("is_",["Function"],[["is_active",,[["uvm_transaction",,,,0,"File2:uvm_transaction.svh:uvm_transaction.is_active","SystemVerilogClass:uvm_transaction:is_active"]]],["is_after",,[["uvm_phase",,,,0,"File5:uvm_phase.svh:uvm_phase.is_after","SystemVerilogClass:uvm_phase:is_after"]]],["is_auditing",,[["uvm_resource_options",,,,0,"File6:uvm_resource.svh:uvm_resource_options.is_auditing","SystemVerilogClass:uvm_resource_options:is_auditing"]]],["is_auto_updated",,[["uvm_reg_backdoor",,,,0,"File18:uvm_reg_backdoor.svh:uvm_reg_backdoor.is_auto_updated","SystemVerilogClass:uvm_reg_backdoor:is_auto_updated"]]],["is_before",,[["uvm_phase",,,,0,"File5:uvm_phase.svh:uvm_phase.is_before","SystemVerilogClass:uvm_phase:is_before"]]],["is_blocked",,[["uvm_sequence_base",,,,0,"File15:uvm_sequence_base.svh:uvm_sequence_base.is_blocked","SystemVerilogClass:uvm_sequence_base:is_blocked"],["uvm_sequencer_base",,,,0,"File15:uvm_sequencer_base.svh:uvm_sequencer_base.is_blocked","SystemVerilogClass:uvm_sequencer_base:is_blocked"]]],["is_busy",,[["uvm_reg",,,,0,"File18:uvm_reg.svh:uvm_reg.is_busy","SystemVerilogClass:uvm_reg:is_busy"]]],["is_child",,[["uvm_sequencer_base",,,,0,"File15:uvm_sequencer_base.svh:uvm_sequencer_base.is_child","SystemVerilogClass:uvm_sequencer_base:is_child"]]],["is_dmi_allowed",,[["uvm_tlm_generic_payload",,,,0,"File10:uvm_tlm2_generic_payload.svh:uvm_tlm_generic_payload.is_dmi_allowed","SystemVerilogClass:uvm_tlm_generic_payload:is_dmi_allowed"]]],["is_empty",,[["uvm_tlm_fifo",,,,0,"File9:uvm_tlm_fifos.svh:uvm_tlm_fifo.is_empty","SystemVerilogClass:uvm_tlm_fifo:is_empty"]]],["is_enabled",,[["uvm_callback",,,,0,"File7:uvm_callback.svh:uvm_callback.is_enabled","SystemVerilogClass:uvm_callback:is_enabled"]]],["is_export",,[["uvm_port_base#",,,,0,"File2:uvm_port_base.svh:uvm_port_base_.is_export","SystemVerilogClass:uvm_port_base_:is_export"],["uvm_port_component_base",,,,0,"File2:uvm_port_base.svh:uvm_port_component_base.is_export","SystemVerilogClass:uvm_port_component_base:is_export"]]],["is_full",,[["uvm_tlm_fifo",,,,0,"File9:uvm_tlm_fifos.svh:uvm_tlm_fifo.is_full","SystemVerilogClass:uvm_tlm_fifo:is_full"]]],["is_grabbed",,[["uvm_sequencer_base",,,,0,"File15:uvm_sequencer_base.svh:uvm_sequencer_base.is_grabbed","SystemVerilogClass:uvm_sequencer_base:is_grabbed"]]],["is_hdl_path_root",,[["uvm_reg_block",,,,0,"File18:uvm_reg_block.svh:uvm_reg_block.is_hdl_path_root","SystemVerilogClass:uvm_reg_block:is_hdl_path_root"]]],["is_imp",,[["uvm_port_base#",,,,0,"File2:uvm_port_base.svh:uvm_port_base_.is_imp","SystemVerilogClass:uvm_port_base_:is_imp"],["uvm_port_component_base",,,,0,"File2:uvm_port_base.svh:uvm_port_component_base.is_imp","SystemVerilogClass:uvm_port_component_base:is_imp"]]],["is_in_map",,[["uvm_mem",,,,0,"File18:uvm_mem.svh:uvm_mem.is_in_map","SystemVerilogClass:uvm_mem:is_in_map"],["uvm_reg",,,,0,"File18:uvm_reg.svh:uvm_reg.is_in_map","SystemVerilogClass:uvm_reg:is_in_map"],["uvm_vreg",,,,0,"File18:uvm_vreg.svh:uvm_vreg.is_in_map","SystemVerilogClass:uvm_vreg:is_in_map"]]],["is_indv_accessible",,[["uvm_reg_field",,,,0,"File18:uvm_reg_field.svh:uvm_reg_field.is_indv_accessible","SystemVerilogClass:uvm_reg_field:is_indv_accessible"]]],["is_item",,[["uvm_sequence_base",,,,0,"File15:uvm_sequence_base.svh:uvm_sequence_base.is_item","SystemVerilogClass:uvm_sequence_base:is_item"],["uvm_sequence_item",,,,0,"File15:uvm_sequence_item.svh:uvm_sequence_item.is_item","SystemVerilogClass:uvm_sequence_item:is_item"]]],["is_known_access",,[["uvm_reg_field",,,,0,"File18:uvm_reg_field.svh:uvm_reg_field.is_known_access","SystemVerilogClass:uvm_reg_field:is_known_access"]]],["is_locked",,[["uvm_reg_block",,,,0,"File18:uvm_reg_block.svh:uvm_reg_block.is_locked","SystemVerilogClass:uvm_reg_block:is_locked"]]],["is_null",,[["uvm_packer",,,,0,"File17:uvm_packer.svh:uvm_packer.is_null","SystemVerilogClass:uvm_packer:is_null"]]],["is_off",,[["uvm_event",,,,0,"File7:uvm_event.svh:uvm_event.is_off","SystemVerilogClass:uvm_event:is_off"]]],["is_on",,[["uvm_event",,,,0,"File7:uvm_event.svh:uvm_event.is_on","SystemVerilogClass:uvm_event:is_on"]]],["is_port",,[["uvm_port_base#",,,,0,"File2:uvm_port_base.svh:uvm_port_base_.is_port","SystemVerilogClass:uvm_port_base_:is_port"],["uvm_port_component_base",,,,0,"File2:uvm_port_base.svh:uvm_port_component_base.is_port","SystemVerilogClass:uvm_port_component_base:is_port"]]],["is_quit_count_reached",,[["uvm_report_server",,,,0,"File3:uvm_report_server.svh:uvm_report_server.is_quit_count_reached","SystemVerilogClass:uvm_report_server:is_quit_count_reached"]]],["is_read",,[["uvm_tlm_generic_payload",,,,0,"File10:uvm_tlm2_generic_payload.svh:uvm_tlm_generic_payload.is_read","SystemVerilogClass:uvm_tlm_generic_payload:is_read"]]],["is_read_only",,[["uvm_resource_base",,,,0,"File6:uvm_resource.svh:uvm_resource_base.is_read_only","SystemVerilogClass:uvm_resource_base:is_read_only"]]],["is_recording_enabled",,[["uvm_transaction",,,,0,"File2:uvm_transaction.svh:uvm_transaction.is_recording_enabled","SystemVerilogClass:uvm_transaction:is_recording_enabled"]]],["is_relevant",,[["uvm_sequence_base",,,,0,"File15:uvm_sequence_base.svh:uvm_sequence_base.is_relevant","SystemVerilogClass:uvm_sequence_base:is_relevant"]]],["is_response_error",,[["uvm_tlm_generic_payload",,,,0,"File10:uvm_tlm2_generic_payload.svh:uvm_tlm_generic_payload.is_response_error","SystemVerilogClass:uvm_tlm_generic_payload:is_response_error"]]],["is_response_ok",,[["uvm_tlm_generic_payload",,,,0,"File10:uvm_tlm2_generic_payload.svh:uvm_tlm_generic_payload.is_response_ok","SystemVerilogClass:uvm_tlm_generic_payload:is_response_ok"]]],["is_tracing",,[["uvm_config_db_options",,,,0,"File6:uvm_config_db.svh:uvm_config_db_options.is_tracing","SystemVerilogClass:uvm_config_db_options:is_tracing"],["uvm_resource_db_options",,,,0,"File6:uvm_resource_db.svh:uvm_resource_db_options.is_tracing","SystemVerilogClass:uvm_resource_db_options:is_tracing"]]],["is_unbounded",,[["uvm_port_base#",,,,0,"File2:uvm_port_base.svh:uvm_port_base_.is_unbounded","SystemVerilogClass:uvm_port_base_:is_unbounded"]]],["is_volatile",,[["uvm_reg_field",,,,0,"File18:uvm_reg_field.svh:uvm_reg_field.is_volatile","SystemVerilogClass:uvm_reg_field:is_volatile"]]],["is_write",,[["uvm_tlm_generic_payload",,,,0,"File10:uvm_tlm2_generic_payload.svh:uvm_tlm_generic_payload.is_write","SystemVerilogClass:uvm_tlm_generic_payload:is_write"]]]]);