{
  "bottlenecks":
  [
    {
      "name":"?"
      , "id":4294967295
      , "src":"3046322160"
      , "dst":"3051138944"
      , "concurrency":"1"
      , "type":"Occupancy limiter"
      , "brief":"Data dependency"
      , "loop":"slavereg_comp.B1.start"
      , "details":
      [
        {
          "type":"table"
          , "Loop: ":"slavereg_comp.B1.start"
          , "Declared at: ":"Component invocation"
          , "Dependency: ":"Data dependency"
          , "Concurrency value: ":"1"
          , "Loop feedback path that lowered occupancy: ":
          [
            {
              "type":"text"
              , "text":"Loop: slavereg_comp.B3(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"32"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"?"
          , "id":3046322160
          , "start":"1.00"
          , "parent":"slavereg_comp.B1.start"
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":15
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"slavereg_comp.B3"
          , "id":3061405248
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":32
              }
            ]
          ]
          , "type":"loop"
        }
        , {
          "name":"Feedback"
          , "id":3051138944
          , "end":"2.00"
          , "parent":"slavereg_comp.B2"
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":37
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":3061405248
          , "to":3061405248
        }
        , {
          "from":3046322160
          , "to":3061405248
        }
        , {
          "from":3061405248
          , "to":3051138944
        }
        , {
          "from":3046322160
          , "to":3051138944
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":4294967295
      , "src":"3060908208"
      , "dst":"3054549952"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"slavereg_comp.B3"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"240.0"
          , "Loop feedback path that lowered II and Fmax: ":
          [
            {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"34"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"34"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"*(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"34"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"34"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Or(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"34"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"35"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Convert(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"35"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"f32 *(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"35"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"35"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":3060908208
          , "start":"466.00"
          , "parent":"slavereg_comp.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":3048438928
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3055054224
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"*"
          , "id":3045698608
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3061330768
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Or"
          , "id":3060275488
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3060275840
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Convert"
          , "id":3046446368
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"f32 *"
          , "id":3047294752
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3050890432
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":3054549952
          , "end":"933.00"
          , "parent":"slavereg_comp.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":3060908208
          , "to":3048438928
        }
        , {
          "from":3048438928
          , "to":3055054224
        }
        , {
          "from":3055054224
          , "to":3045698608
        }
        , {
          "from":3045698608
          , "to":3061330768
        }
        , {
          "from":3060908208
          , "to":3061330768
        }
        , {
          "from":3060908208
          , "to":3060275488
        }
        , {
          "from":3061330768
          , "to":3060275488
        }
        , {
          "from":3060275488
          , "to":3060275840
        }
        , {
          "from":3046446368
          , "to":3047294752
        }
        , {
          "from":3050890432
          , "to":3054549952
        }
        , {
          "from":3060908208
          , "to":3054549952
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":4294967295
      , "src":"3060944672"
      , "dst":"3045699312"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"slavereg_comp.B3"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"240.0"
          , "Loop feedback path that lowered II and Fmax: ":
          [
            {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"35"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"34"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":3060944672
          , "start":"602.00"
          , "parent":"slavereg_comp.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3050890432
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3055054224
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":3045699312
          , "end":"603.00"
          , "parent":"slavereg_comp.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":3060944672
          , "to":3050890432
        }
        , {
          "from":3050890432
          , "to":3055054224
        }
        , {
          "from":3055054224
          , "to":3045699312
        }
        , {
          "from":3060944672
          , "to":3045699312
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":4294967295
      , "src":"3061139456"
      , "dst":"3045742320"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"slavereg_comp.B3"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"240.0"
          , "Loop feedback path that lowered II and Fmax: ":
          [
            {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"34"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"35"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":3061139456
          , "start":"604.00"
          , "parent":"slavereg_comp.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3061330768
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3060275840
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":3045742320
          , "end":"843.00"
          , "parent":"slavereg_comp.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":3061139456
          , "to":3061330768
        }
        , {
          "from":3061330768
          , "to":3060275840
        }
        , {
          "from":3060275840
          , "to":3045742320
        }
        , {
          "from":3061139456
          , "to":3045742320
          , "reverse":1
        }
      ]
    }
    , {
      "name":"Global variable"
      , "id":4294967295
      , "src":"3060525184"
      , "dst":"3058061984"
      , "type":"fMAX/II"
      , "brief":"Memory dependency"
      , "loop":"slavereg_comp.B3"
      , "details":
      [
        {
          "type":"table"
          , "Variable on critical loop carried feedback path: ":"Global variable"
          , "Declared at: ":
          [
            {
              "type":"text"
              , "text":"%L"
              , "links":
              [
                {
                  "filename":"Unknown location"
                  , "line":"0"
                }
              ]
            }
          ]
          , "Dependency: ":"Memory dependency"
          , "Estimated fmax reduced to: ":"240.0"
          , "Loop feedback path that lowered II and Fmax: ":
          [
            {
              "type":"text"
              , "text":"LD(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"34"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"35"
                }
              ]
            }
            , {
              "type":"text"
              , "text":"ST(%L)"
              , "links":
              [
                {
                  "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                  , "line":"34"
                }
              ]
            }
          ]
        }
      ]
      , "nodes":
      [
        {
          "name":"Global variable"
          , "id":3060525184
          , "start":"466.00"
          , "parent":"slavereg_comp.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":3055054224
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3050890432
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":35
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"ST"
          , "id":3061330768
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Feedback"
          , "id":3058061984
          , "end":"696.00"
          , "parent":"slavereg_comp.B3"
          , "debug":
          [
            [
              {
                "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
                , "line":34
              }
            ]
          ]
          , "type":"inst"
        }
      ]
      , "links":
      [
        {
          "from":3060525184
          , "to":3050890432
        }
        , {
          "from":3060525184
          , "to":3055054224
        }
        , {
          "from":3055054224
          , "to":3061330768
        }
        , {
          "from":3050890432
          , "to":3061330768
        }
        , {
          "from":3061330768
          , "to":3058061984
        }
        , {
          "from":3060525184
          , "to":3058061984
          , "reverse":1
        }
      ]
    }
  ]
}
