Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar 25 10:56:33 2024
| Host         : cseelab836 running 64-bit major release  (build 9200)
| Command      : report_drc -file CE869_CPU_SYS_drc_opted.rpt -pb CE869_CPU_SYS_drc_opted.pb -rpx CE869_CPU_SYS_drc_opted.rpx
| Design       : CE869_CPU_SYS
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 16
+---------+------------------+--------------------------+------------+
| Rule    | Severity         | Description              | Violations |
+---------+------------------+--------------------------+------------+
| LUTLP-1 | Critical Warning | Combinatorial Loop Alert | 16         |
+---------+------------------+--------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-1#1 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_0[0]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry_i_4__0,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_2,
cpu_instance/contorl_unit_instance/output_reg[0]_i_1,
cpu_instance/contorl_unit_instance/output_reg[0]_i_2,
cpu_instance/contorl_unit_instance/output_reg[0]_i_3
cpu_instance/contorl_unit_instance/output_reg[0]_i_4.
Related violations: <none>

LUTLP-1#2 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_0[1]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry_i_3__0,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_1,
cpu_instance/contorl_unit_instance/output_reg[1]_i_1,
cpu_instance/contorl_unit_instance/output_reg[1]_i_2,
cpu_instance/contorl_unit_instance/output_reg[1]_i_3
cpu_instance/contorl_unit_instance/output_reg[1]_i_4.
Related violations: <none>

LUTLP-1#3 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_0[2]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry_i_2__0,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_4,
cpu_instance/contorl_unit_instance/output_reg[2]_i_1,
cpu_instance/contorl_unit_instance/output_reg[2]_i_2,
cpu_instance/contorl_unit_instance/output_reg[2]_i_3
cpu_instance/contorl_unit_instance/output_reg[2]_i_4.
Related violations: <none>

LUTLP-1#4 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_0[3]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry_i_1__0,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_3,
cpu_instance/contorl_unit_instance/output_reg[3]_i_1,
cpu_instance/contorl_unit_instance/output_reg[3]_i_4,
cpu_instance/contorl_unit_instance/output_reg[3]_i_5
cpu_instance/contorl_unit_instance/output_reg[3]_i_6.
Related violations: <none>

LUTLP-1#5 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_11[1]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_11,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_12,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_22,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_23,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_32
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_5.
Related violations: <none>

LUTLP-1#6 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_2[0]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry__0_i_4,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_11,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_12,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_16,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_6
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_8.
Related violations: <none>

LUTLP-1#7 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_2[1]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry__0_i_3,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_10,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_13,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_5,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_7
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_0_5_i_9.
Related violations: <none>

LUTLP-1#8 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_2[2]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry__0_i_2,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_16,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_17,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_2,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_27
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_8.
Related violations: <none>

LUTLP-1#9 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_2[3]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry__0_i_1__0,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_1,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_14,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_15,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_26
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_7.
Related violations: <none>

LUTLP-1#10 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_3[0]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry__1_i_4,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_10,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_20,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_21,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_31
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_4.
Related violations: <none>

LUTLP-1#11 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_3[2]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry__1_i_2,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_13,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_24,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_25,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_33
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_6.
Related violations: <none>

LUTLP-1#12 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_4[0]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry__2_i_3,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_13,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_14,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_2,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_22
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_7.
Related violations: <none>

LUTLP-1#13 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/RAE_reg_5. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/i__carry__2_i_1,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_10,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_17,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_18,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_24
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_4.
Related violations: <none>

LUTLP-1#14 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/input[13]. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_1,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_11,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_12,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_19,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_5
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_6.
Related violations: <none>

LUTLP-1#15 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_15_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_15,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_16,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_23,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_3,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_8
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_12_15_i_9.
Related violations: <none>

LUTLP-1#16 Critical Warning
Combinatorial Loop Alert  
6 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18_n_0. Please evaluate your design. The cells in the loop are: cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_18,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_19,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_28,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_3,
cpu_instance/contorl_unit_instance/memory_reg_r1_0_3_6_11_i_9
cpu_instance/contorl_unit_instance/minusOp_carry__1_i_9.
Related violations: <none>


