set clock_constraint { \
    name clk \
    module mean_value_accel \
    port ap_clk \
    period 7 \
    uncertainty 0.875 \
}

set all_path {}

set false_path {}

