Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5485c5837faa4ed59fc9d024dcbc8822 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_hdmi_func_synth xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <rgb2ycbcr_0> not found while processing module instance <rgb2gray> [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sim_1/imports/tb_src/tb_hdmi.v:145]
ERROR: [VRFC 10-2063] Module <delayLineBRAM> not found while processing module instance <BRAM> [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v:66]
ERROR: [VRFC 10-2063] Module <accumulator_adder> not found while processing module instance <x_acc> [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/in_roi_check.v:82]
ERROR: [VRFC 10-2063] Module <frame_delay_sim> not found while processing module instance <mem> [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/point_tracker.v:117]
ERROR: [VRFC 10-2063] Module <sub_8m8> not found while processing module instance <Ix_sub> [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/klt_integrator.v:146]
ERROR: [VRFC 10-2063] Module <mult_9t9> not found while processing module instance <Ix_sq> [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/klt_integrator.v:179]
ERROR: [VRFC 10-2063] Module <add_26p18> not found while processing module instance <G11_acc> [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/klt_integrator.v:235]
ERROR: [VRFC 10-2063] Module <mult_26t26> not found while processing module instance <ed_mult> [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/linsolve.v:83]
ERROR: [VRFC 10-2063] Module <sub_52m52> not found while processing module instance <x_sub> [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/linsolve.v:149]
ERROR: [VRFC 10-2063] Module <div_gen_0> not found while processing module instance <x_divider> [E:/konkurs/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/linsolve.v:182]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
