Test 1 Passed: FIFO is empty at startup
Test 2 Passed: FIFO is full after 16 writes
Test 3 Passed: FIFO is empty after 16 reads
Test 5 Passed: FIFO remains full, no overwrite
Test 6 Failed: FIFO state incorrect
Test Case 7 ---------------------------------
Time=              846000, rst_n=1, wr_en=0, rd_en=0, data_wr=ff, data_rd=ff, empty=0, full=1
Time=              858000, rst_n=1, wr_en=0, rd_en=0, data_wr=ff, data_rd=ff, empty=0, full=1
Time=              870000, rst_n=1, wr_en=0, rd_en=0, data_wr=ff, data_rd=ff, empty=0, full=1
Time=              882000, rst_n=1, wr_en=0, rd_en=0, data_wr=ff, data_rd=ff, empty=0, full=1
Time=              894000, rst_n=1, wr_en=1, rd_en=1, data_wr=00, data_rd=ff, empty=0, full=1
Time=              906000, rst_n=1, wr_en=1, rd_en=1, data_wr=01, data_rd=ff, empty=0, full=0
Time=              918000, rst_n=1, wr_en=1, rd_en=0, data_wr=02, data_rd=ff, empty=0, full=1
Time=              930000, rst_n=1, wr_en=0, rd_en=1, data_wr=02, data_rd=ff, empty=0, full=0
Time=              942000, rst_n=1, wr_en=0, rd_en=0, data_wr=02, data_rd=ff, empty=0, full=0
Time=              954000, rst_n=1, wr_en=1, rd_en=0, data_wr=03, data_rd=ff, empty=0, full=0
Time=              966000, rst_n=1, wr_en=1, rd_en=0, data_wr=04, data_rd=ff, empty=0, full=1
Time=              978000, rst_n=1, wr_en=0, rd_en=0, data_wr=04, data_rd=ff, empty=0, full=1
Time=              990000, rst_n=1, wr_en=0, rd_en=0, data_wr=04, data_rd=ff, empty=0, full=1
Time=             1002000, rst_n=1, wr_en=0, rd_en=0, data_wr=04, data_rd=ff, empty=0, full=1
Time=             1014000, rst_n=1, wr_en=0, rd_en=0, data_wr=04, data_rd=ff, empty=0, full=1
Time=             1026000, rst_n=1, wr_en=1, rd_en=0, data_wr=05, data_rd=ff, empty=0, full=1
Time=             1038000, rst_n=1, wr_en=1, rd_en=0, data_wr=06, data_rd=ff, empty=0, full=1
Time=             1050000, rst_n=1, wr_en=0, rd_en=1, data_wr=06, data_rd=ff, empty=0, full=1
Time=             1062000, rst_n=1, wr_en=1, rd_en=0, data_wr=07, data_rd=ff, empty=0, full=1
Time=             1074000, rst_n=1, wr_en=1, rd_en=0, data_wr=08, data_rd=ff, empty=0, full=0
- tb_fifo.v:152: Verilog $finish
