

================================================================
== Vitis HLS Report for 'forward_Pipeline_1'
================================================================
* Date:           Thu Jan  6 20:39:53 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 ns|  0.693 ns|     0.27 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     5186|     5186|  5.186 us|  5.186 us|  5186|  5186|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     5184|     5184|         2|          1|          1|  5184|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      34|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      41|    -|
|Register             |        -|     -|       29|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       29|      75|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |indvar_flatten_next12_fu_50_p2  |         +|   0|  0|  20|          13|           1|
    |exitcond_flatten13_fu_44_p2     |      icmp|   0|  0|  12|          13|          13|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  34|          27|          16|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten11_load  |  14|          3|   13|         39|
    |indvar_flatten11_fu_24                  |   9|          2|   13|         26|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  41|          9|   28|         69|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   1|   0|    1|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |indvar_flatten11_fu_24        |  13|   0|   13|          0|
    |indvar_flatten_next12_reg_70  |  13|   0|   13|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  29|   0|   29|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  forward_Pipeline_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  forward_Pipeline_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  forward_Pipeline_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  forward_Pipeline_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  forward_Pipeline_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  forward_Pipeline_1|  return value|
|arg_3         |  out|   32|      ap_vld|               arg_3|       pointer|
|arg_3_ap_vld  |  out|    1|      ap_vld|               arg_3|       pointer|
+--------------+-----+-----+------------+--------------------+--------------+

