 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 50
Design : WallaceTreeMultiplier
Version: U-2022.12-SP7
Date   : Sun Dec 24 12:12:46 2023
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: registerIn1/out_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_0_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_0_/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[0] (Register32bit_4)                    0.00       0.08 f
  WT/A[0] (wallace_multiplier)                            0.00       0.08 f
  WT/sub_17/B[0] (wallace_multiplier_DW01_sub_1)          0.00       0.08 f
  WT/sub_17/DIFF[0] (wallace_multiplier_DW01_sub_1)       0.00       0.08 f
  WT/U1699/ZN (NAND2_X1)                                  0.03       0.11 r
  WT/U1698/ZN (OAI221_X1)                                 0.03       0.14 f
  WT/U1697/ZN (INV_X1)                                    0.03       0.16 r
  WT/U1570/Z (BUF_X1)                                     0.06       0.23 r
  WT/U1501/ZN (NOR2_X1)                                   0.04       0.26 f
  WT/add_19_root_add_0_root_add_60/B[0] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.26 f
  WT/add_19_root_add_0_root_add_60/SUM[0] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.26 f
  WT/add_10_root_add_0_root_add_60/A[0] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.26 f
  WT/add_10_root_add_0_root_add_60/SUM[0] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.26 f
  WT/add_5_root_add_0_root_add_60/A[0] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.26 f
  WT/add_5_root_add_0_root_add_60/SUM[0] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.26 f
  WT/add_1_root_add_0_root_add_60/B[0] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.26 f
  WT/add_1_root_add_0_root_add_60/SUM[0] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.26 f
  WT/add_0_root_add_0_root_add_60/B[0] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.26 f
  WT/add_0_root_add_0_root_add_60/SUM[0] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.26 f
  WT/OUT[0] (wallace_multiplier)                          0.00       0.26 f
  registerOut/in[0] (Register64bit)                       0.00       0.26 f
  registerOut/U68/ZN (AND2_X1)                            0.03       0.29 f
  registerOut/out_reg_0_/D (DFF_X1)                       0.01       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_0_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: registerIn2/out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_1_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_1_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[1] (Register32bit_5)                    0.00       0.08 r
  WT/B[1] (wallace_multiplier)                            0.00       0.08 r
  WT/U1706/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1515/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1514/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1236/Z (BUF_X1)                                     0.05       0.22 f
  WT/U1234/ZN (NOR2_X1)                                   0.05       0.27 r
  WT/add_19_root_add_0_root_add_60/B[1] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_19_root_add_0_root_add_60/SUM[1] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/A[1] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/SUM[1] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/A[1] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/SUM[1] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.27 r
  WT/add_1_root_add_0_root_add_60/B[1] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.27 r
  WT/add_1_root_add_0_root_add_60/SUM[1] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.27 r
  WT/add_0_root_add_0_root_add_60/B[1] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.27 r
  WT/add_0_root_add_0_root_add_60/U2/Z (XOR2_X1)          0.04       0.31 f
  WT/add_0_root_add_0_root_add_60/SUM[1] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.31 f
  WT/OUT[1] (wallace_multiplier)                          0.00       0.31 f
  registerOut/in[1] (Register64bit)                       0.00       0.31 f
  registerOut/U67/ZN (AND2_X1)                            0.03       0.34 f
  registerOut/out_reg_1_/D (DFF_X1)                       0.01       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_1_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: registerIn2/out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_1_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_1_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[1] (Register32bit_5)                    0.00       0.08 r
  WT/B[1] (wallace_multiplier)                            0.00       0.08 r
  WT/U1706/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1515/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1514/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1239/Z (BUF_X1)                                     0.06       0.23 f
  WT/U372/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/A[2] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/SUM[2] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_2_root_add_0_root_add_60/B[2] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.29 r
  WT/add_2_root_add_0_root_add_60/SUM[2] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.29 r
  WT/add_0_root_add_0_root_add_60/A[2] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.29 r
  WT/add_0_root_add_0_root_add_60/U1_2/S (FA_X1)          0.07       0.36 r
  WT/add_0_root_add_0_root_add_60/SUM[2] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.36 r
  WT/OUT[2] (wallace_multiplier)                          0.00       0.36 r
  registerOut/in[2] (Register64bit)                       0.00       0.36 r
  registerOut/U66/ZN (AND2_X1)                            0.04       0.39 r
  registerOut/out_reg_2_/D (DFF_X1)                       0.01       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_2_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: registerIn1/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_3_/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[3] (Register32bit_4)                    0.00       0.08 f
  WT/A[3] (wallace_multiplier)                            0.00       0.08 f
  WT/U1707/ZN (INV_X1)                                    0.03       0.11 r
  WT/U1504/ZN (OAI221_X1)                                 0.03       0.14 f
  WT/U1503/ZN (INV_X1)                                    0.03       0.17 r
  WT/U1173/Z (BUF_X1)                                     0.06       0.23 r
  WT/U1171/ZN (NOR2_X1)                                   0.05       0.28 f
  WT/add_30_root_add_0_root_add_60/B[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.28 f
  WT/add_30_root_add_0_root_add_60/U16/Z (XOR2_X1)        0.05       0.32 r
  WT/add_30_root_add_0_root_add_60/SUM[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.32 r
  WT/add_2_root_add_0_root_add_60/B[3] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.32 r
  WT/add_2_root_add_0_root_add_60/SUM[3] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.32 r
  WT/add_0_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.32 r
  WT/add_0_root_add_0_root_add_60/U1_3/S (FA_X1)          0.07       0.39 r
  WT/add_0_root_add_0_root_add_60/SUM[3] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.39 r
  WT/OUT[3] (wallace_multiplier)                          0.00       0.39 r
  registerOut/in[3] (Register64bit)                       0.00       0.39 r
  registerOut/U65/ZN (AND2_X1)                            0.04       0.43 r
  registerOut/out_reg_3_/D (DFF_X1)                       0.01       0.44 r
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_3_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: registerIn1/out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_5_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_5_/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[5] (Register32bit_4)                    0.00       0.08 f
  WT/A[5] (wallace_multiplier)                            0.00       0.08 f
  WT/U1715/ZN (INV_X1)                                    0.03       0.11 r
  WT/U1572/ZN (OAI221_X1)                                 0.03       0.14 f
  WT/U1571/ZN (INV_X1)                                    0.03       0.17 r
  WT/U1254/Z (BUF_X1)                                     0.06       0.23 r
  WT/U1253/ZN (NOR2_X1)                                   0.05       0.28 f
  WT/add_27_root_add_0_root_add_60/B[5] (wallace_multiplier_DW01_add_28)
                                                          0.00       0.28 f
  WT/add_27_root_add_0_root_add_60/SUM[5] (wallace_multiplier_DW01_add_28)
                                                          0.00       0.28 f
  WT/add_11_root_add_0_root_add_60/B[5] (wallace_multiplier_DW01_add_18)
                                                          0.00       0.28 f
  WT/add_11_root_add_0_root_add_60/SUM[5] (wallace_multiplier_DW01_add_18)
                                                          0.00       0.28 f
  WT/add_6_root_add_0_root_add_60/B[5] (wallace_multiplier_DW01_add_6)
                                                          0.00       0.28 f
  WT/add_6_root_add_0_root_add_60/SUM[5] (wallace_multiplier_DW01_add_6)
                                                          0.00       0.28 f
  WT/add_4_root_add_0_root_add_60/B[5] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.28 f
  WT/add_4_root_add_0_root_add_60/SUM[5] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.28 f
  WT/add_2_root_add_0_root_add_60/A[5] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.28 f
  WT/add_2_root_add_0_root_add_60/U2/Z (XOR2_X1)          0.05       0.33 r
  WT/add_2_root_add_0_root_add_60/SUM[5] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.33 r
  WT/add_0_root_add_0_root_add_60/A[5] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.33 r
  WT/add_0_root_add_0_root_add_60/U1_5/S (FA_X1)          0.07       0.40 r
  WT/add_0_root_add_0_root_add_60/SUM[5] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.40 r
  WT/OUT[5] (wallace_multiplier)                          0.00       0.40 r
  registerOut/in[5] (Register64bit)                       0.00       0.40 r
  registerOut/U63/ZN (AND2_X1)                            0.04       0.43 r
  registerOut/out_reg_5_/D (DFF_X1)                       0.01       0.44 r
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_5_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: registerIn1/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_3_/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[3] (Register32bit_4)                    0.00       0.08 r
  WT/A[3] (wallace_multiplier)                            0.00       0.08 r
  WT/U1707/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1504/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1503/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1173/Z (BUF_X1)                                     0.06       0.23 f
  WT/U244/ZN (NOR2_X1)                                    0.06       0.28 r
  WT/add_30_root_add_0_root_add_60/B[4] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.28 r
  WT/add_30_root_add_0_root_add_60/U1_4/S (FA_X1)         0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[4] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[4] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/SUM[4] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_0_root_add_0_root_add_60/A[4] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.36 r
  WT/add_0_root_add_0_root_add_60/U1_4/S (FA_X1)          0.06       0.42 r
  WT/add_0_root_add_0_root_add_60/SUM[4] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/OUT[4] (wallace_multiplier)                          0.00       0.42 r
  registerOut/in[4] (Register64bit)                       0.00       0.42 r
  registerOut/U64/ZN (AND2_X1)                            0.04       0.46 r
  registerOut/out_reg_4_/D (DFF_X1)                       0.01       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_4_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: registerIn1/out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_5_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_5_/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[5] (Register32bit_4)                    0.00       0.08 r
  WT/A[5] (wallace_multiplier)                            0.00       0.08 r
  WT/U1715/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1572/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1571/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1254/Z (BUF_X1)                                     0.06       0.23 f
  WT/U369/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_27_root_add_0_root_add_60/B[7] (wallace_multiplier_DW01_add_28)
                                                          0.00       0.29 r
  WT/add_27_root_add_0_root_add_60/SUM[7] (wallace_multiplier_DW01_add_28)
                                                          0.00       0.29 r
  WT/add_11_root_add_0_root_add_60/B[7] (wallace_multiplier_DW01_add_18)
                                                          0.00       0.29 r
  WT/add_11_root_add_0_root_add_60/SUM[7] (wallace_multiplier_DW01_add_18)
                                                          0.00       0.29 r
  WT/add_6_root_add_0_root_add_60/B[7] (wallace_multiplier_DW01_add_6)
                                                          0.00       0.29 r
  WT/add_6_root_add_0_root_add_60/SUM[7] (wallace_multiplier_DW01_add_6)
                                                          0.00       0.29 r
  WT/add_4_root_add_0_root_add_60/B[7] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.29 r
  WT/add_4_root_add_0_root_add_60/SUM[7] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.29 r
  WT/add_2_root_add_0_root_add_60/A[7] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.29 r
  WT/add_2_root_add_0_root_add_60/U1_7/S (FA_X1)          0.08       0.36 r
  WT/add_2_root_add_0_root_add_60/SUM[7] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_0_root_add_0_root_add_60/A[7] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.36 r
  WT/add_0_root_add_0_root_add_60/U1_7/S (FA_X1)          0.06       0.42 r
  WT/add_0_root_add_0_root_add_60/SUM[7] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/OUT[7] (wallace_multiplier)                          0.00       0.42 r
  registerOut/in[7] (Register64bit)                       0.00       0.42 r
  registerOut/U61/ZN (AND2_X1)                            0.04       0.46 r
  registerOut/out_reg_7_/D (DFF_X1)                       0.01       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_7_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: registerIn1/out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_5_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_5_/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[5] (Register32bit_4)                    0.00       0.08 r
  WT/A[5] (wallace_multiplier)                            0.00       0.08 r
  WT/U1715/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1572/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1571/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1254/Z (BUF_X1)                                     0.06       0.23 f
  WT/U368/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_27_root_add_0_root_add_60/B[6] (wallace_multiplier_DW01_add_28)
                                                          0.00       0.29 r
  WT/add_27_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_28)
                                                          0.00       0.29 r
  WT/add_11_root_add_0_root_add_60/B[6] (wallace_multiplier_DW01_add_18)
                                                          0.00       0.29 r
  WT/add_11_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_18)
                                                          0.00       0.29 r
  WT/add_6_root_add_0_root_add_60/B[6] (wallace_multiplier_DW01_add_6)
                                                          0.00       0.29 r
  WT/add_6_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_6)
                                                          0.00       0.29 r
  WT/add_4_root_add_0_root_add_60/B[6] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.29 r
  WT/add_4_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.29 r
  WT/add_2_root_add_0_root_add_60/A[6] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.29 r
  WT/add_2_root_add_0_root_add_60/U1_6/S (FA_X1)          0.08       0.36 r
  WT/add_2_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_0_root_add_0_root_add_60/A[6] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.36 r
  WT/add_0_root_add_0_root_add_60/U1_6/S (FA_X1)          0.06       0.42 r
  WT/add_0_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/OUT[6] (wallace_multiplier)                          0.00       0.42 r
  registerOut/in[6] (Register64bit)                       0.00       0.42 r
  registerOut/U62/ZN (AND2_X1)                            0.04       0.46 r
  registerOut/out_reg_6_/D (DFF_X1)                       0.01       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_6_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: registerIn1/out_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_5_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_5_/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[5] (Register32bit_4)                    0.00       0.08 f
  WT/A[5] (wallace_multiplier)                            0.00       0.08 f
  WT/U1715/ZN (INV_X1)                                    0.03       0.11 r
  WT/U1572/ZN (OAI221_X1)                                 0.03       0.14 f
  WT/U1571/ZN (INV_X1)                                    0.03       0.17 r
  WT/U1254/Z (BUF_X1)                                     0.06       0.23 r
  WT/U492/ZN (NOR2_X1)                                    0.05       0.28 f
  WT/add_27_root_add_0_root_add_60/B[8] (wallace_multiplier_DW01_add_28)
                                                          0.00       0.28 f
  WT/add_27_root_add_0_root_add_60/SUM[8] (wallace_multiplier_DW01_add_28)
                                                          0.00       0.28 f
  WT/add_11_root_add_0_root_add_60/B[8] (wallace_multiplier_DW01_add_18)
                                                          0.00       0.28 f
  WT/add_11_root_add_0_root_add_60/SUM[8] (wallace_multiplier_DW01_add_18)
                                                          0.00       0.28 f
  WT/add_6_root_add_0_root_add_60/B[8] (wallace_multiplier_DW01_add_6)
                                                          0.00       0.28 f
  WT/add_6_root_add_0_root_add_60/SUM[8] (wallace_multiplier_DW01_add_6)
                                                          0.00       0.28 f
  WT/add_4_root_add_0_root_add_60/B[8] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.28 f
  WT/add_4_root_add_0_root_add_60/U2/Z (XOR2_X1)          0.05       0.32 r
  WT/add_4_root_add_0_root_add_60/SUM[8] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.32 r
  WT/add_2_root_add_0_root_add_60/A[8] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.32 r
  WT/add_2_root_add_0_root_add_60/U1_8/S (FA_X1)          0.08       0.40 r
  WT/add_2_root_add_0_root_add_60/SUM[8] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.40 r
  WT/add_0_root_add_0_root_add_60/A[8] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.40 r
  WT/add_0_root_add_0_root_add_60/U1_8/S (FA_X1)          0.06       0.47 r
  WT/add_0_root_add_0_root_add_60/SUM[8] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.47 r
  WT/OUT[8] (wallace_multiplier)                          0.00       0.47 r
  registerOut/in[8] (Register64bit)                       0.00       0.47 r
  registerOut/U60/ZN (AND2_X1)                            0.04       0.50 r
  registerOut/out_reg_8_/D (DFF_X1)                       0.01       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_8_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: registerIn2/out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_9_/CK (DFF_X1)                      0.00       0.00 r
  registerIn2/out_reg_9_/Q (DFF_X1)                       0.08       0.08 r
  registerIn2/out[9] (Register32bit_5)                    0.00       0.08 r
  WT/B[9] (wallace_multiplier)                            0.00       0.08 r
  WT/U1722/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1543/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1542/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1265/Z (BUF_X1)                                     0.05       0.22 f
  WT/U1213/ZN (NOR2_X1)                                   0.05       0.27 r
  WT/add_19_root_add_0_root_add_60/B[9] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_19_root_add_0_root_add_60/SUM[9] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/A[9] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/SUM[9] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/A[9] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/U1_9/S (FA_X1)          0.07       0.35 r
  WT/add_5_root_add_0_root_add_60/SUM[9] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/B[9] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/U1_9/S (FA_X1)          0.07       0.42 r
  WT/add_1_root_add_0_root_add_60/SUM[9] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/B[9] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_9/S (FA_X1)          0.06       0.48 r
  WT/add_0_root_add_0_root_add_60/SUM[9] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.48 r
  WT/OUT[9] (wallace_multiplier)                          0.00       0.48 r
  registerOut/in[9] (Register64bit)                       0.00       0.48 r
  registerOut/U59/ZN (AND2_X1)                            0.04       0.51 r
  registerOut/out_reg_9_/D (DFF_X1)                       0.01       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_9_/CK (DFF_X1)                      0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: registerIn2/out_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_10_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_10_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[10] (Register32bit_5)                   0.00       0.08 r
  WT/B[10] (wallace_multiplier)                           0.00       0.08 r
  WT/U1724/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1547/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1546/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1274/Z (BUF_X1)                                     0.05       0.22 f
  WT/U1215/ZN (NOR2_X1)                                   0.05       0.27 r
  WT/add_19_root_add_0_root_add_60/B[10] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_19_root_add_0_root_add_60/SUM[10] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/A[10] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/SUM[10] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/A[10] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/U1_10/S (FA_X1)         0.07       0.35 r
  WT/add_5_root_add_0_root_add_60/SUM[10] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/B[10] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/U1_10/S (FA_X1)         0.07       0.42 r
  WT/add_1_root_add_0_root_add_60/SUM[10] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/B[10] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_10/S (FA_X1)         0.06       0.48 r
  WT/add_0_root_add_0_root_add_60/SUM[10] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.48 r
  WT/OUT[10] (wallace_multiplier)                         0.00       0.48 r
  registerOut/in[10] (Register64bit)                      0.00       0.48 r
  registerOut/U58/ZN (AND2_X1)                            0.04       0.51 r
  registerOut/out_reg_10_/D (DFF_X1)                      0.01       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_10_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: registerIn2/out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_16_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_16_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[16] (Register32bit_5)                   0.00       0.08 r
  WT/B[16] (wallace_multiplier)                           0.00       0.08 r
  WT/U1739/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1599/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1598/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1304/Z (BUF_X1)                                     0.05       0.22 f
  WT/U1226/ZN (NOR2_X1)                                   0.05       0.27 r
  WT/add_19_root_add_0_root_add_60/B[16] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_19_root_add_0_root_add_60/SUM[16] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/A[16] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/SUM[16] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/A[16] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/U1_16/S (FA_X1)         0.07       0.35 r
  WT/add_5_root_add_0_root_add_60/SUM[16] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/B[16] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/U1_16/S (FA_X1)         0.07       0.42 r
  WT/add_1_root_add_0_root_add_60/SUM[16] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/B[16] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_16/S (FA_X1)         0.06       0.48 r
  WT/add_0_root_add_0_root_add_60/SUM[16] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.48 r
  WT/OUT[16] (wallace_multiplier)                         0.00       0.48 r
  registerOut/in[16] (Register64bit)                      0.00       0.48 r
  registerOut/U52/ZN (AND2_X1)                            0.04       0.51 r
  registerOut/out_reg_16_/D (DFF_X1)                      0.01       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_16_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: registerIn2/out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_14_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_14_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[14] (Register32bit_5)                   0.00       0.08 r
  WT/B[14] (wallace_multiplier)                           0.00       0.08 r
  WT/U1734/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1581/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1580/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1291/Z (BUF_X1)                                     0.05       0.22 f
  WT/U1223/ZN (NOR2_X1)                                   0.05       0.27 r
  WT/add_19_root_add_0_root_add_60/B[14] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_19_root_add_0_root_add_60/SUM[14] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/A[14] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/SUM[14] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/A[14] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/U1_14/S (FA_X1)         0.07       0.35 r
  WT/add_5_root_add_0_root_add_60/SUM[14] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/B[14] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/U1_14/S (FA_X1)         0.07       0.42 r
  WT/add_1_root_add_0_root_add_60/SUM[14] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/B[14] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_14/S (FA_X1)         0.06       0.48 r
  WT/add_0_root_add_0_root_add_60/SUM[14] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.48 r
  WT/OUT[14] (wallace_multiplier)                         0.00       0.48 r
  registerOut/in[14] (Register64bit)                      0.00       0.48 r
  registerOut/U54/ZN (AND2_X1)                            0.04       0.51 r
  registerOut/out_reg_14_/D (DFF_X1)                      0.01       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_14_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: registerIn2/out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_13_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_13_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[13] (Register32bit_5)                   0.00       0.08 r
  WT/B[13] (wallace_multiplier)                           0.00       0.08 r
  WT/U1730/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1575/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1574/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1286/Z (BUF_X1)                                     0.05       0.22 f
  WT/U1221/ZN (NOR2_X1)                                   0.05       0.27 r
  WT/add_19_root_add_0_root_add_60/B[13] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_19_root_add_0_root_add_60/SUM[13] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/A[13] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/SUM[13] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/A[13] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/U1_13/S (FA_X1)         0.07       0.35 r
  WT/add_5_root_add_0_root_add_60/SUM[13] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/B[13] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/U1_13/S (FA_X1)         0.07       0.42 r
  WT/add_1_root_add_0_root_add_60/SUM[13] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/B[13] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_13/S (FA_X1)         0.06       0.48 r
  WT/add_0_root_add_0_root_add_60/SUM[13] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.48 r
  WT/OUT[13] (wallace_multiplier)                         0.00       0.48 r
  registerOut/in[13] (Register64bit)                      0.00       0.48 r
  registerOut/U55/ZN (AND2_X1)                            0.04       0.51 r
  registerOut/out_reg_13_/D (DFF_X1)                      0.01       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_13_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: registerIn2/out_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_12_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_12_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[12] (Register32bit_5)                   0.00       0.08 r
  WT/B[12] (wallace_multiplier)                           0.00       0.08 r
  WT/U1728/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1565/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1564/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1283/Z (BUF_X1)                                     0.05       0.22 f
  WT/U1219/ZN (NOR2_X1)                                   0.05       0.27 r
  WT/add_19_root_add_0_root_add_60/B[12] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_19_root_add_0_root_add_60/SUM[12] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/A[12] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/SUM[12] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/A[12] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/U1_12/S (FA_X1)         0.07       0.35 r
  WT/add_5_root_add_0_root_add_60/SUM[12] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/B[12] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/U1_12/S (FA_X1)         0.07       0.42 r
  WT/add_1_root_add_0_root_add_60/SUM[12] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/B[12] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_12/S (FA_X1)         0.06       0.48 r
  WT/add_0_root_add_0_root_add_60/SUM[12] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.48 r
  WT/OUT[12] (wallace_multiplier)                         0.00       0.48 r
  registerOut/in[12] (Register64bit)                      0.00       0.48 r
  registerOut/U56/ZN (AND2_X1)                            0.04       0.51 r
  registerOut/out_reg_12_/D (DFF_X1)                      0.01       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_12_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: registerIn2/out_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_11_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_11_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[11] (Register32bit_5)                   0.00       0.08 r
  WT/B[11] (wallace_multiplier)                           0.00       0.08 r
  WT/U1726/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1556/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1555/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1280/Z (BUF_X1)                                     0.05       0.22 f
  WT/U1217/ZN (NOR2_X1)                                   0.05       0.27 r
  WT/add_19_root_add_0_root_add_60/B[11] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_19_root_add_0_root_add_60/SUM[11] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/A[11] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/SUM[11] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/A[11] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/U1_11/S (FA_X1)         0.07       0.35 r
  WT/add_5_root_add_0_root_add_60/SUM[11] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/B[11] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/U1_11/S (FA_X1)         0.07       0.42 r
  WT/add_1_root_add_0_root_add_60/SUM[11] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/B[11] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_11/S (FA_X1)         0.06       0.48 r
  WT/add_0_root_add_0_root_add_60/SUM[11] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.48 r
  WT/OUT[11] (wallace_multiplier)                         0.00       0.48 r
  registerOut/in[11] (Register64bit)                      0.00       0.48 r
  registerOut/U57/ZN (AND2_X1)                            0.04       0.51 r
  registerOut/out_reg_11_/D (DFF_X1)                      0.01       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_11_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: registerIn2/out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_15_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_15_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[15] (Register32bit_5)                   0.00       0.08 r
  WT/B[15] (wallace_multiplier)                           0.00       0.08 r
  WT/U1736/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1593/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1592/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1298/Z (BUF_X1)                                     0.05       0.22 f
  WT/U1225/ZN (NOR2_X1)                                   0.05       0.27 r
  WT/add_19_root_add_0_root_add_60/B[15] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_19_root_add_0_root_add_60/SUM[15] (wallace_multiplier_DW01_add_23)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/A[15] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_10_root_add_0_root_add_60/SUM[15] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/A[15] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.27 r
  WT/add_5_root_add_0_root_add_60/U1_15/S (FA_X1)         0.07       0.35 r
  WT/add_5_root_add_0_root_add_60/SUM[15] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/B[15] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.35 r
  WT/add_1_root_add_0_root_add_60/U1_15/S (FA_X1)         0.07       0.42 r
  WT/add_1_root_add_0_root_add_60/SUM[15] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/B[15] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_15/S (FA_X1)         0.06       0.48 r
  WT/add_0_root_add_0_root_add_60/SUM[15] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.48 r
  WT/OUT[15] (wallace_multiplier)                         0.00       0.48 r
  registerOut/in[15] (Register64bit)                      0.00       0.48 r
  registerOut/U53/ZN (AND2_X1)                            0.04       0.51 r
  registerOut/out_reg_15_/D (DFF_X1)                      0.01       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_15_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: registerIn2/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_29_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[29] (Register32bit_5)                   0.00       0.08 r
  WT/B[29] (wallace_multiplier)                           0.00       0.08 r
  WT/U1765/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1674/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1673/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1385/Z (BUF_X1)                                     0.06       0.23 f
  WT/U241/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[32] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_32/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[32] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[32] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_32/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[32] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[32] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_32/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[32] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[32] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[32] (Register64bit)                      0.00       0.49 r
  registerOut/U36/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_32_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_32_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_28_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_28_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[28] (Register32bit_5)                   0.00       0.08 r
  WT/B[28] (wallace_multiplier)                           0.00       0.08 r
  WT/U1763/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1668/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1667/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1382/Z (BUF_X1)                                     0.06       0.23 f
  WT/U297/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[31] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_31/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[31] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[31] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_31/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[31] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[31] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_31/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[31] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[31] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[31] (Register64bit)                      0.00       0.49 r
  registerOut/U37/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_31_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_31_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_27_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_27_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[27] (Register32bit_5)                   0.00       0.08 r
  WT/B[27] (wallace_multiplier)                           0.00       0.08 r
  WT/U1761/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1659/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1658/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1372/Z (BUF_X1)                                     0.06       0.23 f
  WT/U295/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[30] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_30/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[30] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[30] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_30/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[30] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[30] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_30/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[30] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[30] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[30] (Register64bit)                      0.00       0.49 r
  registerOut/U38/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_30_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_30_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_26_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_26_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[26] (Register32bit_5)                   0.00       0.08 r
  WT/B[26] (wallace_multiplier)                           0.00       0.08 r
  WT/U1759/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1656/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1655/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1368/Z (BUF_X1)                                     0.06       0.23 f
  WT/U294/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[29] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_29/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[29] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[29] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_29/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[29] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[29] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_29/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[29] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[29] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[29] (Register64bit)                      0.00       0.49 r
  registerOut/U39/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_29_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_29_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_25_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_25_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[25] (Register32bit_5)                   0.00       0.08 r
  WT/B[25] (wallace_multiplier)                           0.00       0.08 r
  WT/U1757/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1653/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1652/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1364/Z (BUF_X1)                                     0.06       0.23 f
  WT/U292/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[28] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_28/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[28] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[28] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_28/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[28] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[28] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_28/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[28] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[28] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[28] (Register64bit)                      0.00       0.49 r
  registerOut/U40/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_28_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_28_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_24_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_24_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[24] (Register32bit_5)                   0.00       0.08 r
  WT/B[24] (wallace_multiplier)                           0.00       0.08 r
  WT/U1755/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1647/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1646/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1357/Z (BUF_X1)                                     0.06       0.23 f
  WT/U290/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[27] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_27/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[27] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[27] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_27/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[27] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[27] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_27/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[27] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[27] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[27] (Register64bit)                      0.00       0.49 r
  registerOut/U41/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_27_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_27_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_23_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_23_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[23] (Register32bit_5)                   0.00       0.08 r
  WT/B[23] (wallace_multiplier)                           0.00       0.08 r
  WT/U1753/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1638/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1637/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1350/Z (BUF_X1)                                     0.06       0.23 f
  WT/U288/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[26] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_26/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[26] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[26] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_26/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[26] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[26] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_26/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[26] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[26] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[26] (Register64bit)                      0.00       0.49 r
  registerOut/U42/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_26_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_26_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_22_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_22_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[22] (Register32bit_5)                   0.00       0.08 r
  WT/B[22] (wallace_multiplier)                           0.00       0.08 r
  WT/U1751/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1629/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1628/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1317/Z (BUF_X1)                                     0.06       0.23 f
  WT/U286/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[25] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_25/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[25] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[25] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_25/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[25] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[25] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_25/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[25] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[25] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[25] (Register64bit)                      0.00       0.49 r
  registerOut/U43/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_25_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_25_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_21_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_21_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[21] (Register32bit_5)                   0.00       0.08 r
  WT/B[21] (wallace_multiplier)                           0.00       0.08 r
  WT/U1749/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1620/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1619/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1301/Z (BUF_X1)                                     0.06       0.23 f
  WT/U284/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[24] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_24/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[24] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[24] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_24/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[24] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[24] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_24/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[24] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[24] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[24] (Register64bit)                      0.00       0.49 r
  registerOut/U44/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_24_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_24_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_20_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_20_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[20] (Register32bit_5)                   0.00       0.08 r
  WT/B[20] (wallace_multiplier)                           0.00       0.08 r
  WT/U1747/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1617/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1616/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1297/Z (BUF_X1)                                     0.06       0.23 f
  WT/U282/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[23] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_23/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[23] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[23] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_23/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[23] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[23] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_23/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[23] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[23] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[23] (Register64bit)                      0.00       0.49 r
  registerOut/U45/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_23_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_23_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_19_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_19_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[19] (Register32bit_5)                   0.00       0.08 r
  WT/B[19] (wallace_multiplier)                           0.00       0.08 r
  WT/U1745/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1608/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1607/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1290/Z (BUF_X1)                                     0.06       0.23 f
  WT/U280/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[22] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_22/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[22] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[22] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_22/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[22] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[22] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_22/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[22] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[22] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[22] (Register64bit)                      0.00       0.49 r
  registerOut/U46/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_22_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_22_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_18_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_18_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[18] (Register32bit_5)                   0.00       0.08 r
  WT/B[18] (wallace_multiplier)                           0.00       0.08 r
  WT/U1743/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1605/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1604/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1285/Z (BUF_X1)                                     0.06       0.23 f
  WT/U278/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[21] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_21/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[21] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[21] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_21/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[21] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[21] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_21/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[21] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[21] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[21] (Register64bit)                      0.00       0.49 r
  registerOut/U47/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_21_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_21_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_17_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_17_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[17] (Register32bit_5)                   0.00       0.08 r
  WT/B[17] (wallace_multiplier)                           0.00       0.08 r
  WT/U1741/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1602/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1601/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1282/Z (BUF_X1)                                     0.06       0.23 f
  WT/U276/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[20] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_20/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[20] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[20] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_20/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[20] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[20] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_20/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[20] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[20] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[20] (Register64bit)                      0.00       0.49 r
  registerOut/U48/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_20_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_20_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_16_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_16_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[16] (Register32bit_5)                   0.00       0.08 r
  WT/B[16] (wallace_multiplier)                           0.00       0.08 r
  WT/U1739/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1599/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1598/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1279/Z (BUF_X1)                                     0.06       0.23 f
  WT/U274/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[19] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_19/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[19] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[19] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_19/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[19] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[19] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_19/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[19] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[19] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[19] (Register64bit)                      0.00       0.49 r
  registerOut/U49/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_19_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_19_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_15_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_15_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[15] (Register32bit_5)                   0.00       0.08 r
  WT/B[15] (wallace_multiplier)                           0.00       0.08 r
  WT/U1736/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1593/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1592/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1272/Z (BUF_X1)                                     0.06       0.23 f
  WT/U272/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[18] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_18/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[18] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[18] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_18/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[18] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[18] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_18/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[18] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[18] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[18] (Register64bit)                      0.00       0.49 r
  registerOut/U50/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_18_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_18_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn2/out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_14_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_14_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[14] (Register32bit_5)                   0.00       0.08 r
  WT/B[14] (wallace_multiplier)                           0.00       0.08 r
  WT/U1734/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1581/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1580/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1264/Z (BUF_X1)                                     0.06       0.23 f
  WT/U270/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[17] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U1_17/S (FA_X1)        0.07       0.36 r
  WT/add_30_root_add_0_root_add_60/SUM[17] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/B[17] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.36 r
  WT/add_2_root_add_0_root_add_60/U1_17/S (FA_X1)         0.07       0.42 r
  WT/add_2_root_add_0_root_add_60/SUM[17] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/A[17] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.42 r
  WT/add_0_root_add_0_root_add_60/U1_17/S (FA_X1)         0.06       0.49 r
  WT/add_0_root_add_0_root_add_60/SUM[17] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.49 r
  WT/OUT[17] (wallace_multiplier)                         0.00       0.49 r
  registerOut/in[17] (Register64bit)                      0.00       0.49 r
  registerOut/U51/ZN (AND2_X1)                            0.04       0.52 r
  registerOut/out_reg_17_/D (DFF_X1)                      0.01       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_17_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: registerIn1/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_3_/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[3] (Register32bit_4)                    0.00       0.08 r
  WT/A[3] (wallace_multiplier)                            0.00       0.08 r
  WT/U1707/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1504/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1503/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1173/Z (BUF_X1)                                     0.06       0.23 f
  WT/U1136/ZN (NOR2_X1)                                   0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[34] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U19/ZN (XNOR2_X1)      0.04       0.33 f
  WT/add_30_root_add_0_root_add_60/U18/Z (XOR2_X1)        0.05       0.38 r
  WT/add_30_root_add_0_root_add_60/SUM[34] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.38 r
  WT/add_2_root_add_0_root_add_60/B[34] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.38 r
  WT/add_2_root_add_0_root_add_60/U1_34/S (FA_X1)         0.07       0.45 r
  WT/add_2_root_add_0_root_add_60/SUM[34] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.45 r
  WT/add_0_root_add_0_root_add_60/A[34] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.45 r
  WT/add_0_root_add_0_root_add_60/U1_34/S (FA_X1)         0.06       0.51 r
  WT/add_0_root_add_0_root_add_60/SUM[34] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.51 r
  WT/OUT[34] (wallace_multiplier)                         0.00       0.51 r
  registerOut/in[34] (Register64bit)                      0.00       0.51 r
  registerOut/U34/ZN (AND2_X1)                            0.04       0.55 r
  registerOut/out_reg_34_/D (DFF_X1)                      0.01       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_34_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: registerIn1/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_3_/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[3] (Register32bit_4)                    0.00       0.08 r
  WT/A[3] (wallace_multiplier)                            0.00       0.08 r
  WT/U1707/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1504/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1503/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1173/Z (BUF_X1)                                     0.06       0.23 f
  WT/U1136/ZN (NOR2_X1)                                   0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[34] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.04       0.33 f
  WT/add_30_root_add_0_root_add_60/U4/ZN (XNOR2_X1)       0.05       0.38 r
  WT/add_30_root_add_0_root_add_60/SUM[35] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.38 r
  WT/add_2_root_add_0_root_add_60/B[35] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.38 r
  WT/add_2_root_add_0_root_add_60/U1_35/S (FA_X1)         0.07       0.45 r
  WT/add_2_root_add_0_root_add_60/SUM[35] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.45 r
  WT/add_0_root_add_0_root_add_60/A[35] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.45 r
  WT/add_0_root_add_0_root_add_60/U1_35/S (FA_X1)         0.06       0.51 r
  WT/add_0_root_add_0_root_add_60/SUM[35] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.51 r
  WT/OUT[35] (wallace_multiplier)                         0.00       0.51 r
  registerOut/in[35] (Register64bit)                      0.00       0.51 r
  registerOut/U33/ZN (AND2_X1)                            0.04       0.55 r
  registerOut/out_reg_35_/D (DFF_X1)                      0.01       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_35_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: registerIn1/out_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_1_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_1_/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[1] (Register32bit_4)                    0.00       0.08 f
  WT/A[1] (wallace_multiplier)                            0.00       0.08 f
  WT/U1709/ZN (INV_X1)                                    0.03       0.11 r
  WT/U1508/ZN (OAI221_X1)                                 0.03       0.14 f
  WT/U1507/ZN (INV_X1)                                    0.03       0.17 r
  WT/U1174/Z (BUF_X1)                                     0.06       0.23 r
  WT/U1130/ZN (NOR2_X1)                                   0.06       0.29 f
  WT/add_30_root_add_0_root_add_60/A[62] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 f
  WT/add_30_root_add_0_root_add_60/U20/ZN (INV_X1)        0.05       0.34 r
  WT/add_30_root_add_0_root_add_60/U13/ZN (XNOR2_X1)      0.07       0.40 r
  WT/add_30_root_add_0_root_add_60/SUM[33] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.40 r
  WT/add_2_root_add_0_root_add_60/B[33] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.40 r
  WT/add_2_root_add_0_root_add_60/U1_33/S (FA_X1)         0.07       0.47 r
  WT/add_2_root_add_0_root_add_60/SUM[33] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.47 r
  WT/add_0_root_add_0_root_add_60/A[33] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.47 r
  WT/add_0_root_add_0_root_add_60/U1_33/S (FA_X1)         0.06       0.54 r
  WT/add_0_root_add_0_root_add_60/SUM[33] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.54 r
  WT/OUT[33] (wallace_multiplier)                         0.00       0.54 r
  registerOut/in[33] (Register64bit)                      0.00       0.54 r
  registerOut/U35/ZN (AND2_X1)                            0.04       0.57 r
  registerOut/out_reg_33_/D (DFF_X1)                      0.01       0.58 r
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_33_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: registerIn1/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_3_/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[3] (Register32bit_4)                    0.00       0.08 r
  WT/A[3] (wallace_multiplier)                            0.00       0.08 r
  WT/U1707/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1504/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1503/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1173/Z (BUF_X1)                                     0.06       0.23 f
  WT/U1136/ZN (NOR2_X1)                                   0.06       0.29 r
  WT/add_30_root_add_0_root_add_60/B[34] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.29 r
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.04       0.33 f
  WT/add_30_root_add_0_root_add_60/U4/ZN (XNOR2_X1)       0.05       0.38 r
  WT/add_30_root_add_0_root_add_60/SUM[35] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.38 r
  WT/add_2_root_add_0_root_add_60/B[35] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.38 r
  WT/add_2_root_add_0_root_add_60/U1_35/S (FA_X1)         0.07       0.45 r
  WT/add_2_root_add_0_root_add_60/SUM[35] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.45 r
  WT/add_0_root_add_0_root_add_60/A[35] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.45 r
  WT/add_0_root_add_0_root_add_60/U1_35/CO (FA_X1)        0.07       0.52 r
  WT/add_0_root_add_0_root_add_60/U1_36/S (FA_X1)         0.05       0.57 r
  WT/add_0_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.57 r
  WT/OUT[36] (wallace_multiplier)                         0.00       0.57 r
  registerOut/in[36] (Register64bit)                      0.00       0.57 r
  registerOut/U32/ZN (AND2_X1)                            0.04       0.61 r
  registerOut/out_reg_36_/D (DFF_X1)                      0.01       0.62 r
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_36_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: registerIn1/out_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_6_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_6_/Q (DFF_X1)                       0.08       0.08 r
  registerIn1/out[6] (Register32bit_4)                    0.00       0.08 r
  WT/A[6] (wallace_multiplier)                            0.00       0.08 r
  WT/U1714/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1528/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1527/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1182/Z (BUF_X1)                                     0.06       0.23 f
  WT/U1139/ZN (NOR2_X1)                                   0.07       0.29 r
  WT/add_17_root_add_0_root_add_60/B[37] (wallace_multiplier_DW01_add_4)
                                                          0.00       0.29 r
  WT/add_17_root_add_0_root_add_60/U14/Z (XOR2_X1)        0.04       0.34 f
  WT/add_17_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.05       0.39 r
  WT/add_17_root_add_0_root_add_60/SUM[37] (wallace_multiplier_DW01_add_4)
                                                          0.00       0.39 r
  WT/add_3_root_add_0_root_add_60/B[37] (wallace_multiplier_DW01_add_3)
                                                          0.00       0.39 r
  WT/add_3_root_add_0_root_add_60/U1_37/S (FA_X1)         0.07       0.46 r
  WT/add_3_root_add_0_root_add_60/SUM[37] (wallace_multiplier_DW01_add_3)
                                                          0.00       0.46 r
  WT/add_1_root_add_0_root_add_60/A[37] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.46 r
  WT/add_1_root_add_0_root_add_60/U1_37/S (FA_X1)         0.07       0.53 r
  WT/add_1_root_add_0_root_add_60/SUM[37] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.53 r
  WT/add_0_root_add_0_root_add_60/B[37] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.53 r
  WT/add_0_root_add_0_root_add_60/U1_37/S (FA_X1)         0.06       0.59 r
  WT/add_0_root_add_0_root_add_60/SUM[37] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.59 r
  WT/OUT[37] (wallace_multiplier)                         0.00       0.59 r
  registerOut/in[37] (Register64bit)                      0.00       0.59 r
  registerOut/U31/ZN (AND2_X1)                            0.04       0.63 r
  registerOut/out_reg_37_/D (DFF_X1)                      0.01       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_37_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: registerIn2/out_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_29_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_29_/Q (DFF_X1)                      0.08       0.08 f
  registerIn2/out[29] (Register32bit_5)                   0.00       0.08 f
  WT/B[29] (wallace_multiplier)                           0.00       0.08 f
  WT/U1765/ZN (INV_X1)                                    0.03       0.11 r
  WT/U1674/ZN (OAI221_X1)                                 0.03       0.14 f
  WT/U1673/ZN (INV_X1)                                    0.03       0.17 r
  WT/U1404/Z (BUF_X1)                                     0.06       0.23 r
  WT/U1147/ZN (NOR2_X1)                                   0.05       0.27 f
  WT/add_15_root_add_0_root_add_60/A[41] (wallace_multiplier_DW01_add_22)
                                                          0.00       0.27 f
  WT/add_15_root_add_0_root_add_60/U23/Z (XOR2_X1)        0.05       0.32 r
  WT/add_15_root_add_0_root_add_60/SUM[41] (wallace_multiplier_DW01_add_22)
                                                          0.00       0.32 r
  WT/add_8_root_add_0_root_add_60/B[41] (wallace_multiplier_DW01_add_16)
                                                          0.00       0.32 r
  WT/add_8_root_add_0_root_add_60/U1_41/S (FA_X1)         0.07       0.40 r
  WT/add_8_root_add_0_root_add_60/SUM[41] (wallace_multiplier_DW01_add_16)
                                                          0.00       0.40 r
  WT/add_3_root_add_0_root_add_60/A[41] (wallace_multiplier_DW01_add_3)
                                                          0.00       0.40 r
  WT/add_3_root_add_0_root_add_60/U1_41/S (FA_X1)         0.07       0.47 r
  WT/add_3_root_add_0_root_add_60/SUM[41] (wallace_multiplier_DW01_add_3)
                                                          0.00       0.47 r
  WT/add_1_root_add_0_root_add_60/A[41] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.47 r
  WT/add_1_root_add_0_root_add_60/U1_41/S (FA_X1)         0.07       0.54 r
  WT/add_1_root_add_0_root_add_60/SUM[41] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.54 r
  WT/add_0_root_add_0_root_add_60/B[41] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.54 r
  WT/add_0_root_add_0_root_add_60/U1_41/S (FA_X1)         0.06       0.60 r
  WT/add_0_root_add_0_root_add_60/SUM[41] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.60 r
  WT/OUT[41] (wallace_multiplier)                         0.00       0.60 r
  registerOut/in[41] (Register64bit)                      0.00       0.60 r
  registerOut/U27/ZN (AND2_X1)                            0.04       0.63 r
  registerOut/out_reg_41_/D (DFF_X1)                      0.01       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_41_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: registerIn1/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_3_/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[3] (Register32bit_4)                    0.00       0.08 f
  WT/A[3] (wallace_multiplier)                            0.00       0.08 f
  WT/U1707/ZN (INV_X1)                                    0.03       0.11 r
  WT/U1504/ZN (OAI221_X1)                                 0.03       0.14 f
  WT/U1503/ZN (INV_X1)                                    0.03       0.17 r
  WT/U1173/Z (BUF_X1)                                     0.06       0.23 r
  WT/U1138/ZN (NOR2_X1)                                   0.05       0.28 f
  WT/add_30_root_add_0_root_add_60/B[62] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.28 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       0.31 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.03       0.34 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.03       0.37 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       0.41 r
  WT/add_30_root_add_0_root_add_60/U6/Z (BUF_X1)          0.06       0.46 r
  WT/add_30_root_add_0_root_add_60/SUM[62] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.46 r
  WT/add_2_root_add_0_root_add_60/B[62] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.46 r
  WT/add_2_root_add_0_root_add_60/U1_62/S (FA_X1)         0.08       0.55 r
  WT/add_2_root_add_0_root_add_60/SUM[62] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/A[62] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/U1_62/S (FA_X1)         0.06       0.61 r
  WT/add_0_root_add_0_root_add_60/SUM[62] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.61 r
  WT/OUT[62] (wallace_multiplier)                         0.00       0.61 r
  registerOut/in[62] (Register64bit)                      0.00       0.61 r
  registerOut/U6/ZN (AND2_X1)                             0.04       0.65 r
  registerOut/out_reg_62_/D (DFF_X1)                      0.01       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_62_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: registerIn1/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_3_/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[3] (Register32bit_4)                    0.00       0.08 f
  WT/A[3] (wallace_multiplier)                            0.00       0.08 f
  WT/U1707/ZN (INV_X1)                                    0.03       0.11 r
  WT/U1504/ZN (OAI221_X1)                                 0.03       0.14 f
  WT/U1503/ZN (INV_X1)                                    0.03       0.17 r
  WT/U1173/Z (BUF_X1)                                     0.06       0.23 r
  WT/U1138/ZN (NOR2_X1)                                   0.05       0.28 f
  WT/add_30_root_add_0_root_add_60/B[62] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.28 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       0.31 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.03       0.34 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.03       0.37 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       0.41 r
  WT/add_30_root_add_0_root_add_60/U6/Z (BUF_X1)          0.06       0.46 r
  WT/add_30_root_add_0_root_add_60/SUM[61] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.46 r
  WT/add_2_root_add_0_root_add_60/B[61] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.46 r
  WT/add_2_root_add_0_root_add_60/U1_61/S (FA_X1)         0.08       0.55 r
  WT/add_2_root_add_0_root_add_60/SUM[61] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/A[61] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/U1_61/S (FA_X1)         0.06       0.61 r
  WT/add_0_root_add_0_root_add_60/SUM[61] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.61 r
  WT/OUT[61] (wallace_multiplier)                         0.00       0.61 r
  registerOut/in[61] (Register64bit)                      0.00       0.61 r
  registerOut/U7/ZN (AND2_X1)                             0.04       0.65 r
  registerOut/out_reg_61_/D (DFF_X1)                      0.01       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_61_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: registerIn1/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_3_/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[3] (Register32bit_4)                    0.00       0.08 f
  WT/A[3] (wallace_multiplier)                            0.00       0.08 f
  WT/U1707/ZN (INV_X1)                                    0.03       0.11 r
  WT/U1504/ZN (OAI221_X1)                                 0.03       0.14 f
  WT/U1503/ZN (INV_X1)                                    0.03       0.17 r
  WT/U1173/Z (BUF_X1)                                     0.06       0.23 r
  WT/U1138/ZN (NOR2_X1)                                   0.05       0.28 f
  WT/add_30_root_add_0_root_add_60/B[62] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.28 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       0.31 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.03       0.34 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.03       0.37 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       0.41 r
  WT/add_30_root_add_0_root_add_60/U6/Z (BUF_X1)          0.06       0.46 r
  WT/add_30_root_add_0_root_add_60/SUM[60] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.46 r
  WT/add_2_root_add_0_root_add_60/B[60] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.46 r
  WT/add_2_root_add_0_root_add_60/U1_60/S (FA_X1)         0.08       0.55 r
  WT/add_2_root_add_0_root_add_60/SUM[60] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/A[60] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/U1_60/S (FA_X1)         0.06       0.61 r
  WT/add_0_root_add_0_root_add_60/SUM[60] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.61 r
  WT/OUT[60] (wallace_multiplier)                         0.00       0.61 r
  registerOut/in[60] (Register64bit)                      0.00       0.61 r
  registerOut/U8/ZN (AND2_X1)                             0.04       0.65 r
  registerOut/out_reg_60_/D (DFF_X1)                      0.01       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_60_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: registerIn1/out_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg_3_/CK (DFF_X1)                      0.00       0.00 r
  registerIn1/out_reg_3_/Q (DFF_X1)                       0.08       0.08 f
  registerIn1/out[3] (Register32bit_4)                    0.00       0.08 f
  WT/A[3] (wallace_multiplier)                            0.00       0.08 f
  WT/U1707/ZN (INV_X1)                                    0.03       0.11 r
  WT/U1504/ZN (OAI221_X1)                                 0.03       0.14 f
  WT/U1503/ZN (INV_X1)                                    0.03       0.17 r
  WT/U1173/Z (BUF_X1)                                     0.06       0.23 r
  WT/U1138/ZN (NOR2_X1)                                   0.05       0.28 f
  WT/add_30_root_add_0_root_add_60/B[62] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.28 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       0.31 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.03       0.34 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.03       0.37 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       0.41 r
  WT/add_30_root_add_0_root_add_60/U6/Z (BUF_X1)          0.06       0.46 r
  WT/add_30_root_add_0_root_add_60/SUM[63] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.46 r
  WT/add_2_root_add_0_root_add_60/B[63] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.46 r
  WT/add_2_root_add_0_root_add_60/U1_63/S (FA_X1)         0.08       0.55 r
  WT/add_2_root_add_0_root_add_60/SUM[63] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/A[63] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/U1_63/S (FA_X1)         0.06       0.61 r
  WT/add_0_root_add_0_root_add_60/SUM[63] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.61 r
  WT/OUT[63] (wallace_multiplier)                         0.00       0.61 r
  registerOut/in[63] (Register64bit)                      0.00       0.61 r
  registerOut/U5/ZN (AND2_X1)                             0.04       0.65 r
  registerOut/out_reg_63_/D (DFF_X1)                      0.01       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_63_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: registerIn2/out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_26_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_26_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[26] (Register32bit_5)                   0.00       0.08 r
  WT/B[26] (wallace_multiplier)                           0.00       0.08 r
  WT/U1759/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1656/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1655/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1383/Z (BUF_X1)                                     0.05       0.22 f
  WT/U559/ZN (NOR2_X1)                                    0.05       0.27 r
  WT/add_21_root_add_0_root_add_60/B[40] (wallace_multiplier_DW01_add_8)
                                                          0.00       0.27 r
  WT/add_21_root_add_0_root_add_60/U1_40/S (FA_X1)        0.07       0.34 r
  WT/add_21_root_add_0_root_add_60/SUM[40] (wallace_multiplier_DW01_add_8)
                                                          0.00       0.34 r
  WT/add_9_root_add_0_root_add_60/B[40] (wallace_multiplier_DW01_add_7)
                                                          0.00       0.34 r
  WT/add_9_root_add_0_root_add_60/U1_40/S (FA_X1)         0.07       0.41 r
  WT/add_9_root_add_0_root_add_60/SUM[40] (wallace_multiplier_DW01_add_7)
                                                          0.00       0.41 r
  WT/add_4_root_add_0_root_add_60/A[40] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.41 r
  WT/add_4_root_add_0_root_add_60/U1_40/S (FA_X1)         0.07       0.48 r
  WT/add_4_root_add_0_root_add_60/SUM[40] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.48 r
  WT/add_2_root_add_0_root_add_60/A[40] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.48 r
  WT/add_2_root_add_0_root_add_60/U1_40/S (FA_X1)         0.07       0.55 r
  WT/add_2_root_add_0_root_add_60/SUM[40] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/A[40] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/U1_40/S (FA_X1)         0.06       0.62 r
  WT/add_0_root_add_0_root_add_60/SUM[40] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.62 r
  WT/OUT[40] (wallace_multiplier)                         0.00       0.62 r
  registerOut/in[40] (Register64bit)                      0.00       0.62 r
  registerOut/U28/ZN (AND2_X1)                            0.04       0.65 r
  registerOut/out_reg_40_/D (DFF_X1)                      0.01       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_40_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: registerIn2/out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_25_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_25_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[25] (Register32bit_5)                   0.00       0.08 r
  WT/B[25] (wallace_multiplier)                           0.00       0.08 r
  WT/U1757/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1653/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1652/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1375/Z (BUF_X1)                                     0.05       0.22 f
  WT/U557/ZN (NOR2_X1)                                    0.05       0.27 r
  WT/add_21_root_add_0_root_add_60/B[39] (wallace_multiplier_DW01_add_8)
                                                          0.00       0.27 r
  WT/add_21_root_add_0_root_add_60/U1_39/S (FA_X1)        0.07       0.34 r
  WT/add_21_root_add_0_root_add_60/SUM[39] (wallace_multiplier_DW01_add_8)
                                                          0.00       0.34 r
  WT/add_9_root_add_0_root_add_60/B[39] (wallace_multiplier_DW01_add_7)
                                                          0.00       0.34 r
  WT/add_9_root_add_0_root_add_60/U1_39/S (FA_X1)         0.07       0.41 r
  WT/add_9_root_add_0_root_add_60/SUM[39] (wallace_multiplier_DW01_add_7)
                                                          0.00       0.41 r
  WT/add_4_root_add_0_root_add_60/A[39] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.41 r
  WT/add_4_root_add_0_root_add_60/U1_39/S (FA_X1)         0.07       0.48 r
  WT/add_4_root_add_0_root_add_60/SUM[39] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.48 r
  WT/add_2_root_add_0_root_add_60/A[39] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.48 r
  WT/add_2_root_add_0_root_add_60/U1_39/S (FA_X1)         0.07       0.55 r
  WT/add_2_root_add_0_root_add_60/SUM[39] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/A[39] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/U1_39/S (FA_X1)         0.06       0.62 r
  WT/add_0_root_add_0_root_add_60/SUM[39] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.62 r
  WT/OUT[39] (wallace_multiplier)                         0.00       0.62 r
  registerOut/in[39] (Register64bit)                      0.00       0.62 r
  registerOut/U29/ZN (AND2_X1)                            0.04       0.65 r
  registerOut/out_reg_39_/D (DFF_X1)                      0.01       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_39_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: registerIn2/out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_24_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_24_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[24] (Register32bit_5)                   0.00       0.08 r
  WT/B[24] (wallace_multiplier)                           0.00       0.08 r
  WT/U1755/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1647/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1646/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1370/Z (BUF_X1)                                     0.05       0.22 f
  WT/U556/ZN (NOR2_X1)                                    0.05       0.27 r
  WT/add_21_root_add_0_root_add_60/B[38] (wallace_multiplier_DW01_add_8)
                                                          0.00       0.27 r
  WT/add_21_root_add_0_root_add_60/U1_38/S (FA_X1)        0.07       0.34 r
  WT/add_21_root_add_0_root_add_60/SUM[38] (wallace_multiplier_DW01_add_8)
                                                          0.00       0.34 r
  WT/add_9_root_add_0_root_add_60/B[38] (wallace_multiplier_DW01_add_7)
                                                          0.00       0.34 r
  WT/add_9_root_add_0_root_add_60/U1_38/S (FA_X1)         0.07       0.41 r
  WT/add_9_root_add_0_root_add_60/SUM[38] (wallace_multiplier_DW01_add_7)
                                                          0.00       0.41 r
  WT/add_4_root_add_0_root_add_60/A[38] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.41 r
  WT/add_4_root_add_0_root_add_60/U1_38/S (FA_X1)         0.07       0.48 r
  WT/add_4_root_add_0_root_add_60/SUM[38] (wallace_multiplier_DW01_add_5)
                                                          0.00       0.48 r
  WT/add_2_root_add_0_root_add_60/A[38] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.48 r
  WT/add_2_root_add_0_root_add_60/U1_38/S (FA_X1)         0.07       0.55 r
  WT/add_2_root_add_0_root_add_60/SUM[38] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/A[38] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.55 r
  WT/add_0_root_add_0_root_add_60/U1_38/S (FA_X1)         0.06       0.62 r
  WT/add_0_root_add_0_root_add_60/SUM[38] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.62 r
  WT/OUT[38] (wallace_multiplier)                         0.00       0.62 r
  registerOut/in[38] (Register64bit)                      0.00       0.62 r
  registerOut/U30/ZN (AND2_X1)                            0.04       0.65 r
  registerOut/out_reg_38_/D (DFF_X1)                      0.01       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_38_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: registerIn2/out_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_27_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_27_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[27] (Register32bit_5)                   0.00       0.08 r
  WT/B[27] (wallace_multiplier)                           0.00       0.08 r
  WT/U1761/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1659/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1658/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1371/Z (BUF_X1)                                     0.06       0.23 f
  WT/U716/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_28_root_add_0_root_add_60/B[46] (wallace_multiplier_DW01_add_11)
                                                          0.00       0.29 r
  WT/add_28_root_add_0_root_add_60/U1_46/S (FA_X1)        0.07       0.36 r
  WT/add_28_root_add_0_root_add_60/SUM[46] (wallace_multiplier_DW01_add_11)
                                                          0.00       0.36 r
  WT/add_10_root_add_0_root_add_60/B[46] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.36 r
  WT/add_10_root_add_0_root_add_60/U1_46/S (FA_X1)        0.07       0.42 r
  WT/add_10_root_add_0_root_add_60/SUM[46] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.42 r
  WT/add_5_root_add_0_root_add_60/A[46] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.42 r
  WT/add_5_root_add_0_root_add_60/U1_46/S (FA_X1)         0.07       0.50 r
  WT/add_5_root_add_0_root_add_60/SUM[46] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.50 r
  WT/add_1_root_add_0_root_add_60/B[46] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.50 r
  WT/add_1_root_add_0_root_add_60/U1_46/S (FA_X1)         0.07       0.56 r
  WT/add_1_root_add_0_root_add_60/SUM[46] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.56 r
  WT/add_0_root_add_0_root_add_60/B[46] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.56 r
  WT/add_0_root_add_0_root_add_60/U1_46/S (FA_X1)         0.06       0.62 r
  WT/add_0_root_add_0_root_add_60/SUM[46] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.62 r
  WT/OUT[46] (wallace_multiplier)                         0.00       0.62 r
  registerOut/in[46] (Register64bit)                      0.00       0.62 r
  registerOut/U22/ZN (AND2_X1)                            0.04       0.66 r
  registerOut/out_reg_46_/D (DFF_X1)                      0.01       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_46_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: registerIn2/out_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_26_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_26_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[26] (Register32bit_5)                   0.00       0.08 r
  WT/B[26] (wallace_multiplier)                           0.00       0.08 r
  WT/U1759/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1656/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1655/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1366/Z (BUF_X1)                                     0.06       0.23 f
  WT/U715/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_28_root_add_0_root_add_60/B[45] (wallace_multiplier_DW01_add_11)
                                                          0.00       0.29 r
  WT/add_28_root_add_0_root_add_60/U1_45/S (FA_X1)        0.07       0.36 r
  WT/add_28_root_add_0_root_add_60/SUM[45] (wallace_multiplier_DW01_add_11)
                                                          0.00       0.36 r
  WT/add_10_root_add_0_root_add_60/B[45] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.36 r
  WT/add_10_root_add_0_root_add_60/U1_45/S (FA_X1)        0.07       0.42 r
  WT/add_10_root_add_0_root_add_60/SUM[45] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.42 r
  WT/add_5_root_add_0_root_add_60/A[45] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.42 r
  WT/add_5_root_add_0_root_add_60/U1_45/S (FA_X1)         0.07       0.50 r
  WT/add_5_root_add_0_root_add_60/SUM[45] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.50 r
  WT/add_1_root_add_0_root_add_60/B[45] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.50 r
  WT/add_1_root_add_0_root_add_60/U1_45/S (FA_X1)         0.07       0.56 r
  WT/add_1_root_add_0_root_add_60/SUM[45] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.56 r
  WT/add_0_root_add_0_root_add_60/B[45] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.56 r
  WT/add_0_root_add_0_root_add_60/U1_45/S (FA_X1)         0.06       0.62 r
  WT/add_0_root_add_0_root_add_60/SUM[45] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.62 r
  WT/OUT[45] (wallace_multiplier)                         0.00       0.62 r
  registerOut/in[45] (Register64bit)                      0.00       0.62 r
  registerOut/U23/ZN (AND2_X1)                            0.04       0.66 r
  registerOut/out_reg_45_/D (DFF_X1)                      0.01       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_45_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: registerIn2/out_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_25_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_25_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[25] (Register32bit_5)                   0.00       0.08 r
  WT/B[25] (wallace_multiplier)                           0.00       0.08 r
  WT/U1757/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1653/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1652/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1363/Z (BUF_X1)                                     0.06       0.23 f
  WT/U713/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_28_root_add_0_root_add_60/B[44] (wallace_multiplier_DW01_add_11)
                                                          0.00       0.29 r
  WT/add_28_root_add_0_root_add_60/U1_44/S (FA_X1)        0.07       0.36 r
  WT/add_28_root_add_0_root_add_60/SUM[44] (wallace_multiplier_DW01_add_11)
                                                          0.00       0.36 r
  WT/add_10_root_add_0_root_add_60/B[44] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.36 r
  WT/add_10_root_add_0_root_add_60/U1_44/S (FA_X1)        0.07       0.42 r
  WT/add_10_root_add_0_root_add_60/SUM[44] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.42 r
  WT/add_5_root_add_0_root_add_60/A[44] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.42 r
  WT/add_5_root_add_0_root_add_60/U1_44/S (FA_X1)         0.07       0.50 r
  WT/add_5_root_add_0_root_add_60/SUM[44] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.50 r
  WT/add_1_root_add_0_root_add_60/B[44] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.50 r
  WT/add_1_root_add_0_root_add_60/U1_44/S (FA_X1)         0.07       0.56 r
  WT/add_1_root_add_0_root_add_60/SUM[44] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.56 r
  WT/add_0_root_add_0_root_add_60/B[44] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.56 r
  WT/add_0_root_add_0_root_add_60/U1_44/S (FA_X1)         0.06       0.62 r
  WT/add_0_root_add_0_root_add_60/SUM[44] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.62 r
  WT/OUT[44] (wallace_multiplier)                         0.00       0.62 r
  registerOut/in[44] (Register64bit)                      0.00       0.62 r
  registerOut/U24/ZN (AND2_X1)                            0.04       0.66 r
  registerOut/out_reg_44_/D (DFF_X1)                      0.01       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_44_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: registerIn2/out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn2/out_reg_24_/CK (DFF_X1)                     0.00       0.00 r
  registerIn2/out_reg_24_/Q (DFF_X1)                      0.08       0.08 r
  registerIn2/out[24] (Register32bit_5)                   0.00       0.08 r
  WT/B[24] (wallace_multiplier)                           0.00       0.08 r
  WT/U1755/ZN (INV_X1)                                    0.03       0.11 f
  WT/U1647/ZN (OAI221_X1)                                 0.04       0.15 r
  WT/U1646/ZN (INV_X1)                                    0.02       0.17 f
  WT/U1356/Z (BUF_X1)                                     0.06       0.23 f
  WT/U710/ZN (NOR2_X1)                                    0.06       0.29 r
  WT/add_28_root_add_0_root_add_60/B[43] (wallace_multiplier_DW01_add_11)
                                                          0.00       0.29 r
  WT/add_28_root_add_0_root_add_60/U1_43/S (FA_X1)        0.07       0.36 r
  WT/add_28_root_add_0_root_add_60/SUM[43] (wallace_multiplier_DW01_add_11)
                                                          0.00       0.36 r
  WT/add_10_root_add_0_root_add_60/B[43] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.36 r
  WT/add_10_root_add_0_root_add_60/U1_43/S (FA_X1)        0.07       0.42 r
  WT/add_10_root_add_0_root_add_60/SUM[43] (wallace_multiplier_DW01_add_10)
                                                          0.00       0.42 r
  WT/add_5_root_add_0_root_add_60/A[43] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.42 r
  WT/add_5_root_add_0_root_add_60/U1_43/S (FA_X1)         0.07       0.50 r
  WT/add_5_root_add_0_root_add_60/SUM[43] (wallace_multiplier_DW01_add_9)
                                                          0.00       0.50 r
  WT/add_1_root_add_0_root_add_60/B[43] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.50 r
  WT/add_1_root_add_0_root_add_60/U1_43/S (FA_X1)         0.07       0.56 r
  WT/add_1_root_add_0_root_add_60/SUM[43] (wallace_multiplier_DW01_add_1)
                                                          0.00       0.56 r
  WT/add_0_root_add_0_root_add_60/B[43] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.56 r
  WT/add_0_root_add_0_root_add_60/U1_43/S (FA_X1)         0.06       0.62 r
  WT/add_0_root_add_0_root_add_60/SUM[43] (wallace_multiplier_DW01_add_0)
                                                          0.00       0.62 r
  WT/OUT[43] (wallace_multiplier)                         0.00       0.62 r
  registerOut/in[43] (Register64bit)                      0.00       0.62 r
  registerOut/U25/ZN (AND2_X1)                            0.04       0.66 r
  registerOut/out_reg_43_/D (DFF_X1)                      0.01       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  registerOut/out_reg_43_/CK (DFF_X1)                     0.00       0.10 r
  library hold time                                       0.01       0.11
  data required time                                                 0.11
  --------------------------------------------------------------------------
  data required time                                                 0.11
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


1
