Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun May 19 21:24:15 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_pe_wrapper_timing_summary_routed.rpt -pb fir_pe_wrapper_timing_summary_routed.pb -rpx fir_pe_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_pe_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    493.332        0.000                      0                  124        0.104        0.000                      0                  124        4.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       498.326        0.000                      0                   20        0.256        0.000                      0                   20        4.500        0.000                       0                    30  
emu_clk_pin       498.359        0.000                      0                   40        0.104        0.000                      0                   40        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       493.332        0.000                      0                   40        0.169        0.000                      0                   40  
dut_clk_pin   emu_clk_pin       497.069        0.000                      0                   24        0.167        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      498.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.326ns  (required time - arrival time)
  Source:                 _126_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _128_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 1.220ns (71.744%)  route 0.480ns (28.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.717     5.309    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _126_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _126_/Q
                         net (fo=1, routed)           0.480     6.246    _007_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     7.010 r  _034_/O[3]
                         net (fo=1, routed)           0.000     7.010    _008_[3]
    SLICE_X89Y101        FDRE                                         r  _128_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.597   505.009    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _128_/C
                         clock pessimism              0.300   505.309    
                         clock uncertainty           -0.035   505.274    
    SLICE_X89Y101        FDRE (Setup_fdre_C_D)        0.062   505.336    _128_
  -------------------------------------------------------------------
                         required time                        505.336    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                498.326    

Slack (MET) :             498.386ns  (required time - arrival time)
  Source:                 _126_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _127_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 1.160ns (70.711%)  route 0.480ns (29.289%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.717     5.309    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _126_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _126_/Q
                         net (fo=1, routed)           0.480     6.246    _007_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.950 r  _034_/O[2]
                         net (fo=1, routed)           0.000     6.950    _008_[2]
    SLICE_X89Y101        FDRE                                         r  _127_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.597   505.009    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _127_/C
                         clock pessimism              0.300   505.309    
                         clock uncertainty           -0.035   505.274    
    SLICE_X89Y101        FDRE (Setup_fdre_C_D)        0.062   505.336    _127_
  -------------------------------------------------------------------
                         required time                        505.336    
                         arrival time                          -6.950    
  -------------------------------------------------------------------
                         slack                                498.386    

Slack (MET) :             498.530ns  (required time - arrival time)
  Source:                 _125_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _126_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.004ns (67.063%)  route 0.493ns (32.937%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 505.009 - 500.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.717     5.309    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _125_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 f  _125_/Q
                         net (fo=1, routed)           0.493     6.258    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.124     6.382 r  _033_/O
                         net (fo=1, routed)           0.000     6.382    _007_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.806 r  _034_/O[1]
                         net (fo=1, routed)           0.000     6.806    _008_[1]
    SLICE_X89Y101        FDRE                                         r  _126_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.597   505.009    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _126_/C
                         clock pessimism              0.300   505.309    
                         clock uncertainty           -0.035   505.274    
    SLICE_X89Y101        FDRE (Setup_fdre_C_D)        0.062   505.336    _126_
  -------------------------------------------------------------------
                         required time                        505.336    
                         arrival time                          -6.806    
  -------------------------------------------------------------------
                         slack                                498.530    

Slack (MET) :             498.558ns  (required time - arrival time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _082_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.434ns (35.304%)  route 0.795ns (64.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.763 r  _161_/P[5]
                         net (fo=1, routed)           0.795     6.559    u_fir_pe.y[5]
    SLICE_X12Y98         FDRE                                         r  _082_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _082_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.045   505.116    _082_
  -------------------------------------------------------------------
                         required time                        505.116    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                498.558    

Slack (MET) :             498.653ns  (required time - arrival time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _090_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.434ns (37.300%)  route 0.730ns (62.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.434     5.763 r  _161_/P[13]
                         net (fo=1, routed)           0.730     6.493    u_fir_pe.y[13]
    SLICE_X12Y98         FDRE                                         r  _090_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _090_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.016   505.145    _090_
  -------------------------------------------------------------------
                         required time                        505.145    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                498.653    

Slack (MET) :             498.662ns  (required time - arrival time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _083_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.434ns (37.489%)  route 0.724ns (62.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 504.941 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.434     5.763 r  _161_/P[6]
                         net (fo=1, routed)           0.724     6.487    u_fir_pe.y[6]
    SLICE_X10Y97         FDRE                                         r  _083_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.528   504.941    u_fir_pe.clk
    SLICE_X10Y97         FDRE                                         r  _083_/C
                         clock pessimism              0.275   505.216    
                         clock uncertainty           -0.035   505.180    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)       -0.031   505.149    _083_
  -------------------------------------------------------------------
                         required time                        505.149    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                498.662    

Slack (MET) :             498.676ns  (required time - arrival time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _079_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.434ns (39.128%)  route 0.675ns (60.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.434     5.763 r  _161_/P[2]
                         net (fo=1, routed)           0.675     6.438    u_fir_pe.y[2]
    SLICE_X12Y98         FDRE                                         r  _079_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _079_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.047   505.114    _079_
  -------------------------------------------------------------------
                         required time                        505.114    
                         arrival time                          -6.438    
  -------------------------------------------------------------------
                         slack                                498.676    

Slack (MET) :             498.679ns  (required time - arrival time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _087_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.434ns (40.205%)  route 0.645ns (59.795%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 504.941 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.434     5.763 r  _161_/P[10]
                         net (fo=1, routed)           0.645     6.409    u_fir_pe.y[10]
    SLICE_X11Y97         FDRE                                         r  _087_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.528   504.941    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _087_/C
                         clock pessimism              0.275   505.216    
                         clock uncertainty           -0.035   505.180    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)       -0.093   505.087    _087_
  -------------------------------------------------------------------
                         required time                        505.087    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                498.679    

Slack (MET) :             498.685ns  (required time - arrival time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _081_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.434ns (39.317%)  route 0.670ns (60.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.434     5.763 r  _161_/P[4]
                         net (fo=1, routed)           0.670     6.433    u_fir_pe.y[4]
    SLICE_X12Y98         FDRE                                         r  _081_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.525   504.938    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _081_/C
                         clock pessimism              0.259   505.197    
                         clock uncertainty           -0.035   505.161    
    SLICE_X12Y98         FDRE (Setup_fdre_C_D)       -0.043   505.118    _081_
  -------------------------------------------------------------------
                         required time                        505.118    
                         arrival time                          -6.433    
  -------------------------------------------------------------------
                         slack                                498.685    

Slack (MET) :             498.686ns  (required time - arrival time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _077_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.434ns (38.866%)  route 0.683ns (61.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 504.940 - 500.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.737     5.329    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     5.763 r  _161_/P[0]
                         net (fo=1, routed)           0.683     6.446    u_fir_pe.y[0]
    SLICE_X10Y95         FDRE                                         r  _077_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.527   504.940    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _077_/C
                         clock pessimism              0.275   505.215    
                         clock uncertainty           -0.035   505.179    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)       -0.047   505.132    _077_
  -------------------------------------------------------------------
                         required time                        505.132    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                498.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _127_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _127_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.602     1.512    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _127_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _127_/Q
                         net (fo=1, routed)           0.109     1.762    _007_[2]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  _034_/O[2]
                         net (fo=1, routed)           0.000     1.873    _008_[2]
    SLICE_X89Y101        FDRE                                         r  _127_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.873     2.029    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _127_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _127_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 _128_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _128_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.602     1.512    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _128_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _128_/Q
                         net (fo=2, routed)           0.120     1.773    _007_[3]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  _034_/O[3]
                         net (fo=1, routed)           0.000     1.881    _008_[3]
    SLICE_X89Y101        FDRE                                         r  _128_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.873     2.029    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _128_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _128_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _092_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.126ns (43.387%)  route 0.164ns (56.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.126     1.700 r  _161_/P[15]
                         net (fo=1, routed)           0.164     1.864    u_fir_pe.y[15]
    SLICE_X11Y97         FDRE                                         r  _092_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _092_/C
                         clock pessimism             -0.500     1.501    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.075     1.576    _092_
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _089_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.126ns (43.387%)  route 0.164ns (56.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     1.700 r  _161_/P[12]
                         net (fo=1, routed)           0.164     1.864    u_fir_pe.y[12]
    SLICE_X11Y97         FDRE                                         r  _089_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _089_/C
                         clock pessimism             -0.500     1.501    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.072     1.573    _089_
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 _125_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _125_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.602     1.512    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _125_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 f  _125_/Q
                         net (fo=1, routed)           0.156     1.809    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  _033_/O
                         net (fo=1, routed)           0.000     1.854    _007_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  _034_/O[0]
                         net (fo=1, routed)           0.000     1.924    _008_[0]
    SLICE_X89Y101        FDRE                                         r  _125_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.873     2.029    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _125_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _125_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 _126_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _126_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.602     1.512    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _126_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _126_/Q
                         net (fo=1, routed)           0.164     1.817    _007_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.927 r  _034_/O[1]
                         net (fo=1, routed)           0.000     1.927    _008_[1]
    SLICE_X89Y101        FDRE                                         r  _126_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.873     2.029    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _126_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _126_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _091_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.126ns (40.023%)  route 0.189ns (59.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.126     1.700 r  _161_/P[14]
                         net (fo=1, routed)           0.189     1.889    u_fir_pe.y[14]
    SLICE_X12Y98         FDRE                                         r  _091_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _091_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.053     1.575    _091_
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _086_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.126ns (43.850%)  route 0.161ns (56.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.126     1.700 r  _161_/P[9]
                         net (fo=1, routed)           0.161     1.861    u_fir_pe.y[9]
    SLICE_X11Y97         FDRE                                         r  _086_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _086_/C
                         clock pessimism             -0.500     1.501    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.046     1.547    _086_
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _081_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.126ns (34.346%)  route 0.241ns (65.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.700 r  _161_/P[4]
                         net (fo=1, routed)           0.241     1.941    u_fir_pe.y[4]
    SLICE_X12Y98         FDRE                                         r  _081_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _081_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.076     1.598    _081_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 _161_/CLK
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _085_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.126ns (34.344%)  route 0.241ns (65.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.664     1.574    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126     1.700 r  _161_/P[8]
                         net (fo=1, routed)           0.241     1.941    u_fir_pe.y[8]
    SLICE_X12Y98         FDRE                                         r  _085_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _085_/C
                         clock pessimism             -0.479     1.522    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.076     1.598    _085_
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _036_/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         500.000     497.846    DSP48_X0Y38     _161_/CLK
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y95    _077_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y95    _078_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X12Y98    _079_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y95    _080_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X12Y98    _081_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X12Y98    _082_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y97    _083_/C
Min Period        n/a     FDRE/C       n/a            1.000         500.000     499.000    SLICE_X10Y97    _084_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _077_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _077_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _078_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _078_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y98    _079_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y98    _079_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _080_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X10Y95    _080_/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y98    _081_/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         495.000     494.500    SLICE_X12Y98    _081_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _077_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _077_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _078_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _078_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y98    _079_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y98    _079_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _080_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y95    _080_/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y98    _081_/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y98    _081_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      498.359ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             498.359ns  (required time - arrival time)
  Source:                 _155_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _139_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.773ns (48.551%)  route 0.819ns (51.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.648     5.257    _016_
    SLICE_X10Y98         FDRE                                         r  _155_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.478     5.735 r  _155_/Q
                         net (fo=1, routed)           0.819     6.554    vectOut[1][2]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.295     6.849 r  _023_/O
                         net (fo=1, routed)           0.000     6.849    _011_[2]
    SLICE_X9Y98          FDRE                                         r  _139_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X9Y98          FDRE                                         r  _139_/C
                         clock pessimism              0.259   505.213    
                         clock uncertainty           -0.035   505.177    
    SLICE_X9Y98          FDRE (Setup_fdre_C_D)        0.031   505.208    _139_
  -------------------------------------------------------------------
                         required time                        505.208    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                498.359    

Slack (MET) :             498.491ns  (required time - arrival time)
  Source:                 _159_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _143_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.715ns (46.734%)  route 0.815ns (53.266%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X13Y98         FDRE                                         r  _159_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.419     5.675 r  _159_/Q
                         net (fo=1, routed)           0.815     6.489    vectOut[1][6]
    SLICE_X12Y99         LUT5 (Prop_lut5_I1_O)        0.296     6.785 r  _027_/O
                         net (fo=1, routed)           0.000     6.785    _011_[6]
    SLICE_X12Y99         FDRE                                         r  _143_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X12Y99         FDRE                                         r  _143_/C
                         clock pessimism              0.277   505.231    
                         clock uncertainty           -0.035   505.195    
    SLICE_X12Y99         FDRE (Setup_fdre_C_D)        0.081   505.276    _143_
  -------------------------------------------------------------------
                         required time                        505.276    
                         arrival time                          -6.785    
  -------------------------------------------------------------------
                         slack                                498.491    

Slack (MET) :             498.493ns  (required time - arrival time)
  Source:                 _154_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _138_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.642ns (44.072%)  route 0.815ns (55.928%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.648     5.257    _016_
    SLICE_X10Y98         FDRE                                         r  _154_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.518     5.775 r  _154_/Q
                         net (fo=1, routed)           0.815     6.589    vectOut[1][1]
    SLICE_X9Y98          LUT5 (Prop_lut5_I1_O)        0.124     6.713 r  _022_/O
                         net (fo=1, routed)           0.000     6.713    _011_[1]
    SLICE_X9Y98          FDRE                                         r  _138_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X9Y98          FDRE                                         r  _138_/C
                         clock pessimism              0.259   505.213    
                         clock uncertainty           -0.035   505.177    
    SLICE_X9Y98          FDRE (Setup_fdre_C_D)        0.029   505.206    _138_
  -------------------------------------------------------------------
                         required time                        505.206    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                498.493    

Slack (MET) :             498.494ns  (required time - arrival time)
  Source:                 _158_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _142_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.718ns (47.150%)  route 0.805ns (52.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X13Y98         FDRE                                         r  _158_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.419     5.675 r  _158_/Q
                         net (fo=1, routed)           0.805     6.479    vectOut[1][5]
    SLICE_X12Y99         LUT5 (Prop_lut5_I1_O)        0.299     6.778 r  _026_/O
                         net (fo=1, routed)           0.000     6.778    _011_[5]
    SLICE_X12Y99         FDRE                                         r  _142_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X12Y99         FDRE                                         r  _142_/C
                         clock pessimism              0.277   505.231    
                         clock uncertainty           -0.035   505.195    
    SLICE_X12Y99         FDRE (Setup_fdre_C_D)        0.077   505.272    _142_
  -------------------------------------------------------------------
                         required time                        505.272    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                498.494    

Slack (MET) :             498.503ns  (required time - arrival time)
  Source:                 _148_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _140_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.642ns (44.377%)  route 0.805ns (55.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.648     5.257    _016_
    SLICE_X10Y99         FDRE                                         r  _148_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.775 r  _148_/Q
                         net (fo=1, routed)           0.805     6.579    vectOut[0][3]
    SLICE_X9Y99          LUT5 (Prop_lut5_I0_O)        0.124     6.703 r  _024_/O
                         net (fo=1, routed)           0.000     6.703    _011_[3]
    SLICE_X9Y99          FDRE                                         r  _140_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X9Y99          FDRE                                         r  _140_/C
                         clock pessimism              0.259   505.213    
                         clock uncertainty           -0.035   505.177    
    SLICE_X9Y99          FDRE (Setup_fdre_C_D)        0.029   505.206    _140_
  -------------------------------------------------------------------
                         required time                        505.206    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                498.503    

Slack (MET) :             498.552ns  (required time - arrival time)
  Source:                 _157_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _141_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.773ns (54.451%)  route 0.647ns (45.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.648     5.257    _016_
    SLICE_X10Y99         FDRE                                         r  _157_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.478     5.735 r  _157_/Q
                         net (fo=1, routed)           0.647     6.381    vectOut[1][4]
    SLICE_X11Y99         LUT5 (Prop_lut5_I1_O)        0.295     6.676 r  _025_/O
                         net (fo=1, routed)           0.000     6.676    _011_[4]
    SLICE_X11Y99         FDRE                                         r  _141_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.528   504.956    _016_
    SLICE_X11Y99         FDRE                                         r  _141_/C
                         clock pessimism              0.278   505.235    
                         clock uncertainty           -0.035   505.199    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.029   505.228    _141_
  -------------------------------------------------------------------
                         required time                        505.228    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                498.552    

Slack (MET) :             498.582ns  (required time - arrival time)
  Source:                 _152_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _144_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.580ns (41.782%)  route 0.808ns (58.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.648     5.257    _016_
    SLICE_X11Y98         FDRE                                         r  _152_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     5.713 r  _152_/Q
                         net (fo=1, routed)           0.808     6.521    _017_[0]
    SLICE_X11Y99         LUT5 (Prop_lut5_I0_O)        0.124     6.645 r  _028_/O
                         net (fo=1, routed)           0.000     6.645    _011_[7]
    SLICE_X11Y99         FDRE                                         r  _144_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.528   504.956    _016_
    SLICE_X11Y99         FDRE                                         r  _144_/C
                         clock pessimism              0.275   505.232    
                         clock uncertainty           -0.035   505.196    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.031   505.227    _144_
  -------------------------------------------------------------------
                         required time                        505.227    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                498.582    

Slack (MET) :             498.597ns  (required time - arrival time)
  Source:                 _101_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _137_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.580ns (42.213%)  route 0.794ns (57.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.648     5.257    _016_
    SLICE_X11Y98         FDRE                                         r  _101_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     5.713 r  _101_/Q
                         net (fo=1, routed)           0.794     6.507    vectOut[2][0]
    SLICE_X11Y99         LUT5 (Prop_lut5_I2_O)        0.124     6.631 r  _021_/O
                         net (fo=1, routed)           0.000     6.631    _011_[0]
    SLICE_X11Y99         FDRE                                         r  _137_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.528   504.956    _016_
    SLICE_X11Y99         FDRE                                         r  _137_/C
                         clock pessimism              0.275   505.232    
                         clock uncertainty           -0.035   505.196    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.031   505.227    _137_
  -------------------------------------------------------------------
                         required time                        505.227    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                498.597    

Slack (MET) :             498.694ns  (required time - arrival time)
  Source:                 _117_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _053_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.908%)  route 0.635ns (55.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X14Y96         FDRE                                         r  _117_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y96         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _117_/Q
                         net (fo=1, routed)           0.635     6.408    stimIn[1][0]
    SLICE_X13Y97         FDRE                                         r  _053_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y97         FDRE                                         r  _053_/C
                         clock pessimism              0.277   505.231    
                         clock uncertainty           -0.035   505.195    
    SLICE_X13Y97         FDRE (Setup_fdre_C_D)       -0.093   505.102    _053_
  -------------------------------------------------------------------
                         required time                        505.102    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                498.694    

Slack (MET) :             498.734ns  (required time - arrival time)
  Source:                 _118_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _054_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.456ns (40.569%)  route 0.668ns (59.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 504.955 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X13Y94         FDRE                                         r  _118_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.456     5.711 r  _118_/Q
                         net (fo=1, routed)           0.668     6.379    stimIn[1][1]
    SLICE_X11Y95         FDRE                                         r  _054_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.527   504.955    _016_
    SLICE_X11Y95         FDRE                                         r  _054_/C
                         clock pessimism              0.259   505.215    
                         clock uncertainty           -0.035   505.179    
    SLICE_X11Y95         FDRE (Setup_fdre_C_D)       -0.067   505.112    _054_
  -------------------------------------------------------------------
                         required time                        505.112    
                         arrival time                          -6.379    
  -------------------------------------------------------------------
                         slack                                498.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 _131_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _071_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X13Y96         FDRE                                         r  _131_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _131_/Q
                         net (fo=1, routed)           0.052     1.693    stimIn[3][2]
    SLICE_X12Y96         FDRE                                         r  _071_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y96         FDRE                                         r  _071_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.076     1.589    _071_
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 _106_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _142_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X13Y99         FDRE                                         r  _106_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _106_/Q
                         net (fo=1, routed)           0.087     1.729    vectOut[2][5]
    SLICE_X12Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.774 r  _026_/O
                         net (fo=1, routed)           0.000     1.774    _011_[5]
    SLICE_X12Y99         FDRE                                         r  _142_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X12Y99         FDRE                                         r  _142_/C
                         clock pessimism             -0.504     1.514    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.120     1.634    _142_
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 _041_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _049_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.164ns (76.598%)  route 0.050ns (23.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X12Y97         FDRE                                         r  _041_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _041_/Q
                         net (fo=1, routed)           0.050     1.715    stimIn[0][4]
    SLICE_X13Y97         FDRE                                         r  _049_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y97         FDRE                                         r  _049_/C
                         clock pessimism             -0.504     1.514    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.047     1.561    _049_
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 _120_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _056_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X9Y95          FDRE                                         r  _120_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _120_/Q
                         net (fo=1, routed)           0.117     1.758    stimIn[1][3]
    SLICE_X11Y95         FDRE                                         r  _056_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X11Y95         FDRE                                         r  _056_/C
                         clock pessimism             -0.480     1.537    
    SLICE_X11Y95         FDRE (Hold_fdre_C_D)         0.066     1.603    _056_
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 _123_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _059_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X13Y94         FDRE                                         r  _123_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _123_/Q
                         net (fo=1, routed)           0.108     1.749    stimIn[1][6]
    SLICE_X12Y95         FDRE                                         r  _059_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y95         FDRE                                         r  _059_/C
                         clock pessimism             -0.501     1.516    
    SLICE_X12Y95         FDRE (Hold_fdre_C_D)         0.076     1.592    _059_
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 _151_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _143_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X13Y98         FDRE                                         r  _151_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _151_/Q
                         net (fo=1, routed)           0.110     1.752    vectOut[0][6]
    SLICE_X12Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.797 r  _027_/O
                         net (fo=1, routed)           0.000     1.797    _011_[6]
    SLICE_X12Y99         FDRE                                         r  _143_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X12Y99         FDRE                                         r  _143_/C
                         clock pessimism             -0.501     1.517    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.121     1.638    _143_
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 _135_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _075_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X13Y96         FDRE                                         r  _135_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  _135_/Q
                         net (fo=1, routed)           0.059     1.687    stimIn[3][6]
    SLICE_X12Y96         FDRE                                         r  _075_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y96         FDRE                                         r  _075_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.011     1.524    _075_
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 _134_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _074_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X13Y96         FDRE                                         r  _134_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  _134_/Q
                         net (fo=1, routed)           0.059     1.687    stimIn[3][5]
    SLICE_X12Y96         FDRE                                         r  _074_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y96         FDRE                                         r  _074_/C
                         clock pessimism             -0.504     1.513    
    SLICE_X12Y96         FDRE (Hold_fdre_C_D)         0.010     1.523    _074_
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _116_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _068_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X14Y97         FDRE                                         r  _116_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _116_/Q
                         net (fo=1, routed)           0.100     1.765    stimIn[2][7]
    SLICE_X13Y97         FDRE                                         r  _068_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y97         FDRE                                         r  _068_/C
                         clock pessimism             -0.501     1.517    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.076     1.593    _068_
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 _114_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _066_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X14Y97         FDRE                                         r  _114_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _114_/Q
                         net (fo=1, routed)           0.100     1.765    stimIn[2][5]
    SLICE_X13Y97         FDRE                                         r  _066_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y97         FDRE                                         r  _066_/C
                         clock pessimism             -0.501     1.517    
    SLICE_X13Y97         FDRE (Hold_fdre_C_D)         0.075     1.592    _066_
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y16  _035_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y94    _037_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y97    _038_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y97    _039_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y94    _040_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y97    _041_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y97    _042_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y97    _043_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y94    _044_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X12Y95    _045_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y94    _037_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y94    _037_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y97    _038_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y97    _038_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y97    _039_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y97    _039_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y94    _040_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y94    _040_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y97    _041_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X12Y97    _041_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y94    _037_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y94    _037_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y97    _038_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y97    _038_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y97    _039_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y97    _039_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y94    _040_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y94    _040_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y97    _041_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y97    _041_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      493.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             493.332ns  (required time - arrival time)
  Source:                 _054_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.456ns (16.987%)  route 2.228ns (83.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X11Y95         FDRE                                         r  _054_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _054_/Q
                         net (fo=2, routed)           2.228     7.940    Xin[1]
    DSP48_X0Y38          DSP48E1                                      r  _161_/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722   501.272    _161_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                493.332    

Slack (MET) :             493.458ns  (required time - arrival time)
  Source:                 _056_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 0.456ns (17.822%)  route 2.103ns (82.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X11Y95         FDRE                                         r  _056_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y95         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _056_/Q
                         net (fo=2, routed)           2.103     7.814    Xin[3]
    DSP48_X0Y38          DSP48E1                                      r  _161_/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722   501.272    _161_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                493.458    

Slack (MET) :             493.544ns  (required time - arrival time)
  Source:                 _055_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.518ns (20.953%)  route 1.954ns (79.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X10Y96         FDRE                                         r  _055_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _055_/Q
                         net (fo=2, routed)           1.954     7.728    Xin[2]
    DSP48_X0Y38          DSP48E1                                      r  _161_/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722   501.272    _161_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                493.544    

Slack (MET) :             494.671ns  (required time - arrival time)
  Source:                 _053_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.456ns (33.883%)  route 0.890ns (66.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X13Y97         FDRE                                         r  _053_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _053_/Q
                         net (fo=2, routed)           0.890     6.601    Xin[0]
    DSP48_X0Y38          DSP48E1                                      r  _161_/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722   501.272    _161_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                494.671    

Slack (MET) :             494.964ns  (required time - arrival time)
  Source:                 _060_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.518ns (49.222%)  route 0.534ns (50.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X10Y96         FDRE                                         r  _060_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _060_/Q
                         net (fo=2, routed)           0.534     6.308    Xin[7]
    DSP48_X0Y38          DSP48E1                                      r  _161_/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722   501.272    _161_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.308    
  -------------------------------------------------------------------
                         slack                                494.964    

Slack (MET) :             494.967ns  (required time - arrival time)
  Source:                 _057_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.518ns (49.383%)  route 0.531ns (50.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X10Y96         FDRE                                         r  _057_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _057_/Q
                         net (fo=2, routed)           0.531     6.304    Xin[4]
    DSP48_X0Y38          DSP48E1                                      r  _161_/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722   501.272    _161_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.304    
  -------------------------------------------------------------------
                         slack                                494.967    

Slack (MET) :             495.068ns  (required time - arrival time)
  Source:                 _059_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.518ns (54.570%)  route 0.431ns (45.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X12Y95         FDRE                                         r  _059_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _059_/Q
                         net (fo=2, routed)           0.431     6.204    Xin[6]
    DSP48_X0Y38          DSP48E1                                      r  _161_/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722   501.272    _161_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.204    
  -------------------------------------------------------------------
                         slack                                495.068    

Slack (MET) :             495.078ns  (required time - arrival time)
  Source:                 _052_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.518ns (46.021%)  route 0.608ns (53.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X12Y95         FDRE                                         r  _052_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _052_/Q
                         net (fo=1, routed)           0.608     6.380    Cin[7]
    DSP48_X0Y38          DSP48E1                                      r  _161_/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -3.536   501.458    _161_
  -------------------------------------------------------------------
                         required time                        501.458    
                         arrival time                          -6.380    
  -------------------------------------------------------------------
                         slack                                495.078    

Slack (MET) :             495.093ns  (required time - arrival time)
  Source:                 _045_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.518ns (46.667%)  route 0.592ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.646     5.255    _016_
    SLICE_X12Y95         FDRE                                         r  _045_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.518     5.773 r  _045_/Q
                         net (fo=1, routed)           0.592     6.365    Cin[0]
    DSP48_X0Y38          DSP48E1                                      r  _161_/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536   501.458    _161_
  -------------------------------------------------------------------
                         required time                        501.458    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                495.093    

Slack (MET) :             495.107ns  (required time - arrival time)
  Source:                 _058_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.518ns (56.970%)  route 0.391ns (43.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 505.029 - 500.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X10Y96         FDRE                                         r  _058_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _058_/Q
                         net (fo=2, routed)           0.391     6.165    Xin[5]
    DSP48_X0Y38          DSP48E1                                      r  _161_/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _187_/O
                         net (fo=1, routed)           1.920   503.321    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _036_/O
                         net (fo=29, routed)          1.617   505.029    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000   505.029    
                         clock uncertainty           -0.035   504.994    
    DSP48_X0Y38          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722   501.272    _161_
  -------------------------------------------------------------------
                         required time                        501.272    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                495.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 _048_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.566%)  route 0.212ns (56.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X12Y95         FDRE                                         r  _048_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _048_/Q
                         net (fo=1, routed)           0.212     1.877    Cin[3]
    DSP48_X0Y38          DSP48E1                                      r  _161_/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[3])
                                                     -0.418     1.708    _161_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 _050_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.422%)  route 0.214ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X12Y96         FDRE                                         r  _050_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _050_/Q
                         net (fo=1, routed)           0.214     1.878    Cin[5]
    DSP48_X0Y38          DSP48E1                                      r  _161_/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[5])
                                                     -0.418     1.708    _161_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 _051_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.422%)  route 0.214ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X12Y96         FDRE                                         r  _051_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _051_/Q
                         net (fo=1, routed)           0.214     1.878    Cin[6]
    DSP48_X0Y38          DSP48E1                                      r  _161_/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                     -0.418     1.708    _161_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 _046_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.663%)  route 0.244ns (63.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X11Y96         FDRE                                         r  _046_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  _046_/Q
                         net (fo=1, routed)           0.244     1.885    Cin[1]
    DSP48_X0Y38          DSP48E1                                      r  _161_/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[1])
                                                     -0.418     1.708    _161_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 _058_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.779%)  route 0.202ns (55.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X10Y96         FDRE                                         r  _058_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _058_/Q
                         net (fo=2, routed)           0.202     1.866    Xin[5]
    DSP48_X0Y38          DSP48E1                                      r  _161_/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.455     1.671    _161_
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 _060_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _100_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.207%)  route 0.648ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X10Y96         FDRE                                         r  _060_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _060_/Q
                         net (fo=2, routed)           0.648     2.312    Xin[7]
    SLICE_X11Y97         FDRE                                         r  _100_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _100_/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.076     2.113    _100_
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 _047_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.539%)  route 0.267ns (65.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X13Y97         FDRE                                         r  _047_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _047_/Q
                         net (fo=1, routed)           0.267     1.909    Cin[2]
    DSP48_X0Y38          DSP48E1                                      r  _161_/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[2])
                                                     -0.418     1.708    _161_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 _058_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _098_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.164ns (20.349%)  route 0.642ns (79.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X10Y96         FDRE                                         r  _058_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _058_/Q
                         net (fo=2, routed)           0.642     2.306    Xin[5]
    SLICE_X12Y98         FDRE                                         r  _098_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _098_/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.064     2.101    _098_
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 _049_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _161_/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.253%)  route 0.271ns (65.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X13Y97         FDRE                                         r  _049_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y97         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _049_/Q
                         net (fo=1, routed)           0.271     1.913    Cin[4]
    DSP48_X0Y38          DSP48E1                                      r  _161_/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.935     2.090    u_fir_pe.clk
    DSP48_X0Y38          DSP48E1                                      r  _161_/CLK
                         clock pessimism              0.000     2.090    
                         clock uncertainty            0.035     2.126    
    DSP48_X0Y38          DSP48E1 (Hold_dsp48e1_CLK_B[4])
                                                     -0.418     1.708    _161_
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 _059_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _099_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.164ns (20.301%)  route 0.644ns (79.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.575     1.500    _016_
    SLICE_X12Y95         FDRE                                         r  _059_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y95         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  _059_/Q
                         net (fo=2, routed)           0.644     2.308    Xin[6]
    SLICE_X12Y98         FDRE                                         r  _099_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _187_/O
                         net (fo=1, routed)           0.699     1.126    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _036_/O
                         net (fo=29, routed)          0.847     2.002    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _099_/C
                         clock pessimism              0.000     2.002    
                         clock uncertainty            0.035     2.037    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.064     2.101    _099_
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      497.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             497.069ns  (required time - arrival time)
  Source:                 _080_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _104_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.518ns (20.192%)  route 2.047ns (79.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _080_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _080_/Q
                         net (fo=1, routed)           2.047     7.805    Yout[3]
    SLICE_X10Y99         FDRE                                         r  _104_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.528   504.956    _016_
    SLICE_X10Y99         FDRE                                         r  _104_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X10Y99         FDRE (Setup_fdre_C_D)       -0.047   504.874    _104_
  -------------------------------------------------------------------
                         required time                        504.874    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                497.069    

Slack (MET) :             497.127ns  (required time - arrival time)
  Source:                 _098_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _150_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 0.478ns (20.802%)  route 1.820ns (79.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _098_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _098_/Q
                         net (fo=1, routed)           1.820     7.538    Xout[5]
    SLICE_X13Y99         FDRE                                         r  _150_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y99         FDRE                                         r  _150_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)       -0.253   504.665    _150_
  -------------------------------------------------------------------
                         required time                        504.665    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                497.127    

Slack (MET) :             497.128ns  (required time - arrival time)
  Source:                 _079_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _103_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.518ns (21.095%)  route 1.938ns (78.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _079_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _079_/Q
                         net (fo=1, routed)           1.938     7.695    Yout[2]
    SLICE_X13Y98         FDRE                                         r  _103_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y98         FDRE                                         r  _103_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)       -0.095   504.823    _103_
  -------------------------------------------------------------------
                         required time                        504.823    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                497.128    

Slack (MET) :             497.137ns  (required time - arrival time)
  Source:                 _093_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _145_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.419ns (18.134%)  route 1.892ns (81.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.648     5.241    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _093_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.419     5.660 r  _093_/Q
                         net (fo=1, routed)           1.892     7.551    Xout[0]
    SLICE_X11Y98         FDRE                                         r  _145_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.528   504.956    _016_
    SLICE_X11Y98         FDRE                                         r  _145_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)       -0.233   504.688    _145_
  -------------------------------------------------------------------
                         required time                        504.688    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                497.137    

Slack (MET) :             497.172ns  (required time - arrival time)
  Source:                 _091_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _159_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.478ns (21.086%)  route 1.789ns (78.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _091_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _091_/Q
                         net (fo=1, routed)           1.789     7.507    Yout[14]
    SLICE_X13Y98         FDRE                                         r  _159_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y98         FDRE                                         r  _159_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)       -0.239   504.679    _159_
  -------------------------------------------------------------------
                         required time                        504.679    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                497.172    

Slack (MET) :             497.204ns  (required time - arrival time)
  Source:                 _085_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _153_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.518ns (21.442%)  route 1.898ns (78.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _085_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.518     5.758 r  _085_/Q
                         net (fo=1, routed)           1.898     7.656    Yout[8]
    SLICE_X13Y98         FDRE                                         r  _153_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y98         FDRE                                         r  _153_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)       -0.058   504.860    _153_
  -------------------------------------------------------------------
                         required time                        504.860    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                497.204    

Slack (MET) :             497.259ns  (required time - arrival time)
  Source:                 _100_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _152_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.419ns (19.127%)  route 1.772ns (80.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.648     5.241    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _100_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.419     5.660 r  _100_/Q
                         net (fo=1, routed)           1.772     7.431    Xout[7]
    SLICE_X11Y98         FDRE                                         r  _152_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.528   504.956    _016_
    SLICE_X11Y98         FDRE                                         r  _152_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)       -0.231   504.690    _152_
  -------------------------------------------------------------------
                         required time                        504.690    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                497.259    

Slack (MET) :             497.355ns  (required time - arrival time)
  Source:                 _099_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _151_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.478ns (22.884%)  route 1.611ns (77.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 504.953 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.647     5.240    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _099_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.478     5.718 r  _099_/Q
                         net (fo=1, routed)           1.611     7.328    Xout[6]
    SLICE_X13Y98         FDRE                                         r  _151_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.525   504.953    _016_
    SLICE_X13Y98         FDRE                                         r  _151_/C
                         clock pessimism              0.000   504.953    
                         clock uncertainty           -0.035   504.918    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)       -0.235   504.683    _151_
  -------------------------------------------------------------------
                         required time                        504.683    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                497.355    

Slack (MET) :             497.368ns  (required time - arrival time)
  Source:                 _089_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _157_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.456ns (19.855%)  route 1.841ns (80.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.648     5.241    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _089_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     5.697 r  _089_/Q
                         net (fo=1, routed)           1.841     7.537    Yout[12]
    SLICE_X10Y99         FDRE                                         r  _157_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.528   504.956    _016_
    SLICE_X10Y99         FDRE                                         r  _157_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X10Y99         FDRE (Setup_fdre_C_D)       -0.016   504.905    _157_
  -------------------------------------------------------------------
                         required time                        504.905    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                497.368    

Slack (MET) :             497.373ns  (required time - arrival time)
  Source:                 _083_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _107_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.518ns (22.874%)  route 1.747ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 504.956 - 500.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.648     5.241    u_fir_pe.clk
    SLICE_X10Y97         FDRE                                         r  _083_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518     5.759 r  _083_/Q
                         net (fo=1, routed)           1.747     7.505    Yout[6]
    SLICE_X10Y99         FDRE                                         r  _107_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _188_/O
                         net (fo=1, routed)           1.920   503.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _035_/O
                         net (fo=96, routed)          1.528   504.956    _016_
    SLICE_X10Y99         FDRE                                         r  _107_/C
                         clock pessimism              0.000   504.956    
                         clock uncertainty           -0.035   504.921    
    SLICE_X10Y99         FDRE (Setup_fdre_C_D)       -0.043   504.878    _107_
  -------------------------------------------------------------------
                         required time                        504.878    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                497.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 _094_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _146_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.164ns (20.207%)  route 0.648ns (79.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _094_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  _094_/Q
                         net (fo=1, routed)           0.648     2.296    Xout[1]
    SLICE_X10Y98         FDRE                                         r  _146_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X10Y98         FDRE                                         r  _146_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.076     2.129    _146_
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 _082_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _106_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.164ns (20.299%)  route 0.644ns (79.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _082_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  _082_/Q
                         net (fo=1, routed)           0.644     2.293    Yout[5]
    SLICE_X13Y99         FDRE                                         r  _106_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y99         FDRE                                         r  _106_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.070     2.123    _106_
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 _078_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _102_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.164ns (20.347%)  route 0.642ns (79.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _078_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  _078_/Q
                         net (fo=1, routed)           0.642     2.290    Yout[1]
    SLICE_X11Y98         FDRE                                         r  _102_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X11Y98         FDRE                                         r  _102_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.066     2.119    _102_
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 _088_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _156_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.141ns (17.791%)  route 0.652ns (82.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _088_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  _088_/Q
                         net (fo=1, routed)           0.652     2.278    Yout[11]
    SLICE_X10Y98         FDRE                                         r  _156_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X10Y98         FDRE                                         r  _156_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.053     2.106    _156_
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 _090_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _158_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.148ns (19.242%)  route 0.621ns (80.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _090_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  _090_/Q
                         net (fo=1, routed)           0.621     2.255    Yout[13]
    SLICE_X13Y98         FDRE                                         r  _158_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y98         FDRE                                         r  _158_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.022     2.075    _158_
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 _099_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _151_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.148ns (18.979%)  route 0.632ns (81.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _099_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.148     1.633 r  _099_/Q
                         net (fo=1, routed)           0.632     2.265    Xout[6]
    SLICE_X13Y98         FDRE                                         r  _151_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y98         FDRE                                         r  _151_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.017     2.070    _151_
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 _092_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _160_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.128ns (16.420%)  route 0.652ns (83.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _092_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.128     1.613 r  _092_/Q
                         net (fo=1, routed)           0.652     2.265    Yout[15]
    SLICE_X10Y99         FDRE                                         r  _160_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X10Y99         FDRE                                         r  _160_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X10Y99         FDRE (Hold_fdre_C_D)        -0.001     2.052    _160_
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 _087_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _155_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.549%)  route 0.711ns (83.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X11Y97         FDRE                                         r  _087_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  _087_/Q
                         net (fo=1, routed)           0.711     2.337    Yout[10]
    SLICE_X10Y98         FDRE                                         r  _155_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X10Y98         FDRE                                         r  _155_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.060     2.113    _155_
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 _077_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _101_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.164ns (18.744%)  route 0.711ns (81.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.575     1.484    u_fir_pe.clk
    SLICE_X10Y95         FDRE                                         r  _077_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  _077_/Q
                         net (fo=1, routed)           0.711     2.359    Yout[0]
    SLICE_X11Y98         FDRE                                         r  _101_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X11Y98         FDRE                                         r  _101_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.070     2.123    _101_
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 _085_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _153_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.164ns (17.927%)  route 0.751ns (82.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.576     1.485    u_fir_pe.clk
    SLICE_X12Y98         FDRE                                         r  _085_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  _085_/Q
                         net (fo=1, routed)           0.751     2.400    Yout[8]
    SLICE_X13Y98         FDRE                                         r  _153_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X13Y98         FDRE                                         r  _153_/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty            0.035     2.053    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.072     2.125    _153_
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.275    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _128_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.986ns (70.458%)  route 1.671ns (29.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _187_/O
                         net (fo=1, routed)           2.025     3.496    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _036_/O
                         net (fo=29, routed)          1.717     5.309    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _128_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _128_/Q
                         net (fo=2, routed)           1.671     7.436    _007_[3]
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.966 r  _186_/O
                         net (fo=0)                   0.000    10.966    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _128_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.372ns (80.223%)  route 0.338ns (19.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _187_/O
                         net (fo=1, routed)           0.644     0.884    _010_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _036_/O
                         net (fo=29, routed)          0.602     1.512    u_fir_pe.clk
    SLICE_X89Y101        FDRE                                         r  _128_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _128_/Q
                         net (fo=2, routed)           0.338     1.991    _007_[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.221 r  _186_/O
                         net (fo=0)                   0.000     3.221    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _137_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.826ns  (logic 3.990ns (58.457%)  route 2.836ns (41.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.648     5.257    _016_
    SLICE_X11Y99         FDRE                                         r  _137_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.456     5.713 r  _137_/Q
                         net (fo=1, routed)           2.836     8.548    _015_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.083 r  _178_/O
                         net (fo=0)                   0.000    12.083    Data_Out[0]
    E15                                                               r  Data_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _139_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.785ns  (logic 3.994ns (58.869%)  route 2.791ns (41.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X9Y98          FDRE                                         r  _139_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _139_/Q
                         net (fo=1, routed)           2.791     8.502    _015_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.041 r  _180_/O
                         net (fo=0)                   0.000    12.041    Data_Out[2]
    D15                                                               r  Data_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _138_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 4.002ns (59.754%)  route 2.696ns (40.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X9Y98          FDRE                                         r  _138_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _138_/Q
                         net (fo=1, routed)           2.696     8.407    _015_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    11.953 r  _179_/O
                         net (fo=0)                   0.000    11.953    Data_Out[1]
    E16                                                               r  Data_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _140_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.522ns  (logic 3.995ns (61.251%)  route 2.527ns (38.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X9Y99          FDRE                                         r  _140_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.456     5.712 r  _140_/Q
                         net (fo=1, routed)           2.527     8.239    _015_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    11.778 r  _181_/O
                         net (fo=0)                   0.000    11.778    Data_Out[3]
    C15                                                               r  Data_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _143_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.350ns  (logic 4.053ns (63.836%)  route 2.296ns (36.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X12Y99         FDRE                                         r  _143_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _143_/Q
                         net (fo=1, routed)           2.296     8.070    _015_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.605 r  _184_/O
                         net (fo=0)                   0.000    11.605    Data_Out[6]
    K15                                                               r  Data_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _142_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.213ns  (logic 4.054ns (65.245%)  route 2.159ns (34.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.647     5.256    _016_
    SLICE_X12Y99         FDRE                                         r  _142_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.518     5.774 r  _142_/Q
                         net (fo=1, routed)           2.159     7.933    _015_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    11.468 r  _183_/O
                         net (fo=0)                   0.000    11.468    Data_Out[5]
    J18                                                               r  Data_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _141_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.112ns  (logic 3.992ns (65.305%)  route 2.121ns (34.695%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.648     5.257    _016_
    SLICE_X11Y99         FDRE                                         r  _141_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.456     5.713 r  _141_/Q
                         net (fo=1, routed)           2.121     7.833    _015_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.369 r  _182_/O
                         net (fo=0)                   0.000    11.369    Data_Out[4]
    J17                                                               r  Data_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _144_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.938ns  (logic 3.988ns (67.165%)  route 1.950ns (32.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _188_/O
                         net (fo=1, routed)           2.025     3.512    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _035_/O
                         net (fo=96, routed)          1.648     5.257    _016_
    SLICE_X11Y99         FDRE                                         r  _144_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.456     5.713 r  _144_/Q
                         net (fo=1, routed)           1.950     7.662    _015_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    11.195 r  _185_/O
                         net (fo=0)                   0.000    11.195    Data_Out[7]
    J15                                                               r  Data_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _144_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.374ns (73.566%)  route 0.494ns (26.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X11Y99         FDRE                                         r  _144_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _144_/Q
                         net (fo=1, routed)           0.494     2.136    _015_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     3.369 r  _185_/O
                         net (fo=0)                   0.000     3.369    Data_Out[7]
    J15                                                               r  Data_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _141_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.377ns (71.479%)  route 0.550ns (28.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X11Y99         FDRE                                         r  _141_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _141_/Q
                         net (fo=1, routed)           0.550     2.192    _015_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.428 r  _182_/O
                         net (fo=0)                   0.000     3.428    Data_Out[4]
    J17                                                               r  Data_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _142_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.400ns (70.597%)  route 0.583ns (29.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X12Y99         FDRE                                         r  _142_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _142_/Q
                         net (fo=1, routed)           0.583     2.248    _015_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.485 r  _183_/O
                         net (fo=0)                   0.000     3.485    Data_Out[5]
    J18                                                               r  Data_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _143_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.400ns (68.621%)  route 0.640ns (31.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X12Y99         FDRE                                         r  _143_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  _143_/Q
                         net (fo=1, routed)           0.640     2.305    _015_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.541 r  _184_/O
                         net (fo=0)                   0.000     3.541    Data_Out[6]
    K15                                                               r  Data_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _140_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.381ns (64.913%)  route 0.746ns (35.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X9Y99          FDRE                                         r  _140_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _140_/Q
                         net (fo=1, routed)           0.746     2.388    _015_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.628 r  _181_/O
                         net (fo=0)                   0.000     3.628    Data_Out[3]
    C15                                                               r  Data_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _138_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.388ns (63.216%)  route 0.808ns (36.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X9Y98          FDRE                                         r  _138_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _138_/Q
                         net (fo=1, routed)           0.808     2.450    _015_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.697 r  _179_/O
                         net (fo=0)                   0.000     3.697    Data_Out[1]
    E16                                                               r  Data_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _139_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.380ns (61.096%)  route 0.879ns (38.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X9Y98          FDRE                                         r  _139_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _139_/Q
                         net (fo=1, routed)           0.879     2.521    _015_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     3.760 r  _180_/O
                         net (fo=0)                   0.000     3.760    Data_Out[2]
    D15                                                               r  Data_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _137_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.376ns (60.307%)  route 0.906ns (39.693%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _188_/O
                         net (fo=1, routed)           0.644     0.899    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _035_/O
                         net (fo=96, routed)          0.576     1.501    _016_
    SLICE_X11Y99         FDRE                                         r  _137_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  _137_/Q
                         net (fo=1, routed)           0.906     2.548    _015_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.783 r  _178_/O
                         net (fo=0)                   0.000     3.783    Data_Out[0]
    E15                                                               r  Data_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _119_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.548ns  (logic 1.624ns (21.521%)  route 5.924ns (78.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _190_/O
                         net (fo=38, routed)          4.662     6.162    _018_[1]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  _030_/O
                         net (fo=8, routed)           1.262     7.548    _003_
    SLICE_X9Y96          FDRE                                         r  _119_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _188_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _035_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X9Y96          FDRE                                         r  _119_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _121_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.548ns  (logic 1.624ns (21.521%)  route 5.924ns (78.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _190_/O
                         net (fo=38, routed)          4.662     6.162    _018_[1]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  _030_/O
                         net (fo=8, routed)           1.262     7.548    _003_
    SLICE_X9Y96          FDRE                                         r  _121_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _188_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _035_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X9Y96          FDRE                                         r  _121_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _122_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.548ns  (logic 1.624ns (21.521%)  route 5.924ns (78.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _190_/O
                         net (fo=38, routed)          4.662     6.162    _018_[1]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  _030_/O
                         net (fo=8, routed)           1.262     7.548    _003_
    SLICE_X9Y96          FDRE                                         r  _122_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _188_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _035_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X9Y96          FDRE                                         r  _122_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _124_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.548ns  (logic 1.624ns (21.521%)  route 5.924ns (78.479%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _190_/O
                         net (fo=38, routed)          4.662     6.162    _018_[1]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  _030_/O
                         net (fo=8, routed)           1.262     7.548    _003_
    SLICE_X9Y96          FDRE                                         r  _124_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _188_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _035_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X9Y96          FDRE                                         r  _124_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _120_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.265ns  (logic 1.624ns (22.360%)  route 5.641ns (77.640%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _190_/O
                         net (fo=38, routed)          4.662     6.162    _018_[1]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  _030_/O
                         net (fo=8, routed)           0.979     7.265    _003_
    SLICE_X9Y95          FDRE                                         r  _120_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _188_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _035_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X9Y95          FDRE                                         r  _120_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _130_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.925ns  (logic 1.652ns (23.863%)  route 5.273ns (76.137%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _190_/O
                         net (fo=38, routed)          4.654     6.154    _018_[1]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.152     6.306 r  _032_/O
                         net (fo=8, routed)           0.619     6.925    _005_
    SLICE_X14Y95         FDRE                                         r  _130_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _188_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _035_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X14Y95         FDRE                                         r  _130_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _118_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.920ns  (logic 1.624ns (23.474%)  route 5.296ns (76.526%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _190_/O
                         net (fo=38, routed)          4.662     6.162    _018_[1]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  _030_/O
                         net (fo=8, routed)           0.634     6.920    _003_
    SLICE_X13Y94         FDRE                                         r  _118_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _188_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _035_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X13Y94         FDRE                                         r  _118_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _123_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.920ns  (logic 1.624ns (23.474%)  route 5.296ns (76.526%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _190_/O
                         net (fo=38, routed)          4.662     6.162    _018_[1]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.124     6.286 r  _030_/O
                         net (fo=8, routed)           0.634     6.920    _003_
    SLICE_X13Y94         FDRE                                         r  _123_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _188_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _035_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X13Y94         FDRE                                         r  _123_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _129_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.917ns  (logic 1.652ns (23.890%)  route 5.265ns (76.110%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _190_/O
                         net (fo=38, routed)          4.654     6.154    _018_[1]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.152     6.306 r  _032_/O
                         net (fo=8, routed)           0.611     6.917    _005_
    SLICE_X13Y96         FDRE                                         r  _129_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _188_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _035_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X13Y96         FDRE                                         r  _129_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _131_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.917ns  (logic 1.652ns (23.890%)  route 5.265ns (76.110%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 f  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         1.500     1.500 f  _190_/O
                         net (fo=38, routed)          4.654     6.154    _018_[1]
    SLICE_X12Y97         LUT4 (Prop_lut4_I1_O)        0.152     6.306 r  _032_/O
                         net (fo=8, routed)           0.611     6.917    _005_
    SLICE_X13Y96         FDRE                                         r  _131_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _188_/O
                         net (fo=1, routed)           1.920     3.337    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _035_/O
                         net (fo=96, routed)          1.524     4.952    _016_
    SLICE_X13Y96         FDRE                                         r  _131_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_In[3]
                            (input port)
  Destination:            _120_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.282ns (22.965%)  route 0.945ns (77.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Data_In[3] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _173_/O
                         net (fo=4, routed)           0.945     1.226    _014_[3]
    SLICE_X9Y95          FDRE                                         r  _120_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X9Y95          FDRE                                         r  _120_/C

Slack:                    inf
  Source:                 Data_In[3]
                            (input port)
  Destination:            _112_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.282ns (22.824%)  route 0.952ns (77.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Data_In[3] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _173_/O
                         net (fo=4, routed)           0.952     1.234    _014_[3]
    SLICE_X13Y95         FDRE                                         r  _112_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X13Y95         FDRE                                         r  _112_/C

Slack:                    inf
  Source:                 Data_In[2]
                            (input port)
  Destination:            _119_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.247ns  (logic 0.292ns (23.375%)  route 0.956ns (76.625%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  Data_In[2] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[2]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  _172_/O
                         net (fo=4, routed)           0.956     1.247    _014_[2]
    SLICE_X9Y96          FDRE                                         r  _119_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X9Y96          FDRE                                         r  _119_/C

Slack:                    inf
  Source:                 Data_In[4]
                            (input port)
  Destination:            _121_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.265ns (21.256%)  route 0.983ns (78.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Data_In[4] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[4]
    U14                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  _174_/O
                         net (fo=4, routed)           0.983     1.248    _014_[4]
    SLICE_X9Y96          FDRE                                         r  _121_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X9Y96          FDRE                                         r  _121_/C

Slack:                    inf
  Source:                 Data_In[5]
                            (input port)
  Destination:            _122_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.267ns (21.207%)  route 0.992ns (78.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Data_In[5] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _175_/O
                         net (fo=4, routed)           0.992     1.259    _014_[5]
    SLICE_X9Y96          FDRE                                         r  _122_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X9Y96          FDRE                                         r  _122_/C

Slack:                    inf
  Source:                 Data_In[3]
                            (input port)
  Destination:            _132_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.282ns (22.036%)  route 0.996ns (77.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Data_In[3] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _173_/O
                         net (fo=4, routed)           0.996     1.278    _014_[3]
    SLICE_X13Y96         FDRE                                         r  _132_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X13Y96         FDRE                                         r  _132_/C

Slack:                    inf
  Source:                 Data_In[6]
                            (input port)
  Destination:            _123_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.302ns  (logic 0.270ns (20.707%)  route 1.033ns (79.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  Data_In[6] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[6]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  _176_/O
                         net (fo=4, routed)           1.033     1.302    _014_[6]
    SLICE_X13Y94         FDRE                                         r  _123_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X13Y94         FDRE                                         r  _123_/C

Slack:                    inf
  Source:                 Data_In[5]
                            (input port)
  Destination:            _042_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.267ns (20.467%)  route 1.037ns (79.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Data_In[5] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[5]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  _175_/O
                         net (fo=4, routed)           1.037     1.304    _014_[5]
    SLICE_X12Y97         FDRE                                         r  _042_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.847     2.018    _016_
    SLICE_X12Y97         FDRE                                         r  _042_/C

Slack:                    inf
  Source:                 Data_In[0]
                            (input port)
  Destination:            _037_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.291ns (22.118%)  route 1.024ns (77.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Data_In[0] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  _170_/O
                         net (fo=4, routed)           1.024     1.315    _014_[0]
    SLICE_X12Y94         FDRE                                         r  _037_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y94         FDRE                                         r  _037_/C

Slack:                    inf
  Source:                 Data_In[3]
                            (input port)
  Destination:            _040_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.282ns (20.954%)  route 1.063ns (79.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  Data_In[3] (IN)
                         net (fo=0)                   0.000     0.000    Data_In[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  _173_/O
                         net (fo=4, routed)           1.063     1.344    _014_[3]
    SLICE_X12Y94         FDRE                                         r  _040_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _188_/O
                         net (fo=1, routed)           0.699     1.142    _009_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _035_/O
                         net (fo=96, routed)          0.846     2.017    _016_
    SLICE_X12Y94         FDRE                                         r  _040_/C





