<!doctype html><html lang=en-us>
<head>
<meta charset=utf-8>
<meta name=viewport content="width=device-width,initial-scale=1">
<meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=5">
<link href=/preview/125/vendor/bootstrap/bootstrap.min.css rel=stylesheet>
<link href=/preview/125/vendor/phosphor-icons/css/phosphor.css rel=stylesheet>
<link href=/preview/125/vendor/magnific-popup/magnific-popup.css rel=stylesheet>
<link rel=stylesheet href=/preview/125/scss/theme.min.a5381c44cba9afddcecb1f5a7770e438e042e9a03f795caa7ee5af578c5025b5.css>
<link rel=icon href=/preview/125/images/favicon/cropped-favicon-1-32x32.png sizes=32x32>
<link rel=icon href=/preview/125/images/favicon/cropped-favicon-1-192x192.png sizes=192x192>
<link rel=apple-touch-icon href=/preview/125/images/favicon/cropped-favicon-1-180x180.png>
<meta name=msapplication-TileImage content="/preview/125/images/favicon/cropped-favicon-1-270x270.png">
<script src=https://cmp.osano.com/16A0DbT9yDNIaQkvZ/3b49aaa9-15ab-4d47-a8fb-96cc25b5543c/osano.js></script>
<title>CHIPS Alliance and RISC-V International Invite the RISC-V Community to Participate in Updating a New Unified Memory Architecture Standard | CHIPS Alliance</title>
<meta name=description content="New joint working group will enhance the OmniXtend Cache Coherency architecture
SAN FRANCISCO, March 24, 2020 – RISC-V International, a non-profit …">
<meta property="og:title" content="CHIPS Alliance and RISC-V International Invite the RISC-V Community to Participate in Updating a New Unified Memory Architecture Standard">
<meta property="og:description" content="New joint working group will enhance the OmniXtend Cache Coherency architecture
SAN FRANCISCO, March 24, 2020 – RISC-V International, a non-profit corporation controlled by its members to drive the adoption and implementation of the free and open RISC-V instruction set architecture (ISA), and CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced a joint collaboration to update the OmniXtend Cache Coherency specification and protocol, along with building out developer tools for OmniXtend.">
<meta property="og:type" content="article">
<meta property="og:url" content="https://chipsalliance.org/preview/125/news/risc-v-international-omnixtend-working-group/"><meta property="og:image" content="https://chipsalliance.org/preview/125/news/risc-v-international-omnixtend-working-group/share.png"><meta property="article:section" content="news">
<meta property="article:published_time" content="2021-03-24T00:00:00+00:00">
<meta property="article:modified_time" content="2021-03-24T00:00:00+00:00"><meta property="og:site_name" content="CHIPS Alliance">
<meta itemprop=name content="CHIPS Alliance and RISC-V International Invite the RISC-V Community to Participate in Updating a New Unified Memory Architecture Standard">
<meta itemprop=description content="New joint working group will enhance the OmniXtend Cache Coherency architecture
SAN FRANCISCO, March 24, 2020 – RISC-V International, a non-profit corporation controlled by its members to drive the adoption and implementation of the free and open RISC-V instruction set architecture (ISA), and CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced a joint collaboration to update the OmniXtend Cache Coherency specification and protocol, along with building out developer tools for OmniXtend."><meta itemprop=datePublished content="2021-03-24T00:00:00+00:00">
<meta itemprop=dateModified content="2021-03-24T00:00:00+00:00">
<meta itemprop=wordCount content="681"><meta itemprop=image content="https://chipsalliance.org/preview/125/news/risc-v-international-omnixtend-working-group/share.png">
<meta itemprop=keywords content><meta name=twitter:card content="summary_large_image">
<meta name=twitter:image content="https://chipsalliance.org/preview/125/news/risc-v-international-omnixtend-working-group/share.png">
<meta name=twitter:title content="CHIPS Alliance and RISC-V International Invite the RISC-V Community to Participate in Updating a New Unified Memory Architecture Standard">
<meta name=twitter:description content="New joint working group will enhance the OmniXtend Cache Coherency architecture
SAN FRANCISCO, March 24, 2020 – RISC-V International, a non-profit corporation controlled by its members to drive the adoption and implementation of the free and open RISC-V instruction set architecture (ISA), and CHIPS Alliance, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced a joint collaboration to update the OmniXtend Cache Coherency specification and protocol, along with building out developer tools for OmniXtend.">
<meta name=twitter:site content="@chipsalliance">
<script async src="https://www.googletagmanager.com/gtag/js?id=G-H0KF2YZTR7"></script>
<script>window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag('js',new Date),gtag('config','G-H0KF2YZTR7')</script>
</head>
<body>
<header>
<div class="lfprojects position-fixed">
<a href=https://www.linuxfoundation.org/projects target=_blank rel="noopener noreferrer"><img src=/preview/125/images/lf-projects-banner-white.svg></a>
</div>
<nav class="navbar navbar-expand-lg position-fixed w-100 zindex-dropdown" id=mainnavigationBar>
<a class=navbar-brand href=/preview/125/>
<img src=/preview/125/images/chips_alliance.svg alt=Nav-Logo>
</a>
<button class=navbar-toggler type=button data-bs-toggle=collapse data-bs-target=#navbarSupportedContent aria-controls=navbarSupportedContent aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-default><svg width="24" height="24" viewBox="0 0 24 24" fill="none" xmlns="http://www.w3.org/2000/svg"><line x1="3.5" y1="5.5" x2="21.5" y2="5.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><line x1="4.5" y1="12.5" x2="21.5" y2="12.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><line x1="11.5" y1="19.5" x2="21.5" y2="19.5" stroke="#292d32" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/></svg>
</span>
<span class=navbar-toggler-toggled><svg width="20" height="20" viewBox="0 0 28 28" fill="none" xmlns="http://www.w3.org/2000/svg"><path d="M21.5 6.5l-15 15" stroke="#404152" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/><path d="M21.5 21.5l-15-15" stroke="#404152" stroke-width="3" stroke-linecap="round" stroke-linejoin="round"/></svg>
</span>
</button>
<div class="collapse navbar-collapse" id=navbarSupportedContent>
<ul class="navbar-nav mx-auto mb-20 mb-lg-0 navbar-nav-scroll">
<li class="nav-item dropdown">
<div class="nav-link dropdown-toggle" data-toggle=dropdown aria-haspopup=true aria-expanded=false>
About
</div>
<div class=dropdown-menu aria-labelledby=navbarDropdownMenuLink>
<a class=dropdown-item href=/preview/125/about/who-we-are/>Who We Are</a>
<a class=dropdown-item href=/preview/125/about/members/>Members</a>
<a class=dropdown-item href=/preview/125/about/governance/>Governance</a>
<a class=dropdown-item href=/preview/125/about/faq/>FAQ</a>
<a class=dropdown-item href=/preview/125/about/contact/>Contact</a>
</div>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/125/projects/>
Projects
</a>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/125/events/>
Events
</a>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/125/workgroups/>
Workgroups
</a>
</li>
<li class="nav-item dropdown">
<div class="nav-link dropdown-toggle" data-toggle=dropdown aria-haspopup=true aria-expanded=false>
News
</div>
<div class=dropdown-menu aria-labelledby=navbarDropdownMenuLink>
<a class=dropdown-item href=/preview/125/categories/announcements/>Announcements</a>
<a class=dropdown-item href=/preview/125/categories/blog/>Blog</a>
<a class=dropdown-item href=/preview/125/categories/reports/>Reports</a>
</div>
</li>
<li class=nav-item>
<a class=nav-link href=/preview/125/join/>
Join
</a>
</li>
</ul>
</div>
<div class="d-none d-lg-block">
<div class=nav-item>
<a href=/preview/125/getting-started/ class="btn btn-sm btn-primary">Get Started</a>
</div>
</div>
</nav>
</header>
<section class=blog-details>
<div class=container>
<div class=row>
<div class=col-lg-12>
<article class=blog-single>
<div class=inner-blog-details>
<h1>CHIPS Alliance and RISC-V International Invite the RISC-V Community to Participate in Updating a New Unified Memory Architecture Standard</h1>
<div class=inner-blog-details-meta>
<ul class=list-unstyled>
<li class=list-inline-item>
<p>March 24, 2021</p>
</li>
<li class=list-inline-item>
<p>4 <span>minutes</span></p>
</li>
<li class=list-inline-item>
<p>681 <span>words</span></p>
</li>
</ul>
</div>
</div>
<div class="rounded-box mb-xxl-11 mb-8">
<img src=https://chipsalliance.org/preview/125/news/risc-v-international-omnixtend-working-group/share.png class=w-100 alt=featured-image>
</div>
<div><p><em>New joint working group will enhance the OmniXtend Cache Coherency architecture</em></p>
<p><strong>SAN FRANCISCO, March 24, 2020</strong> – <a href=https://riscv.org/>RISC-V International</a>, a non-profit corporation controlled by its members to drive the adoption and implementation of the free and open RISC-V instruction set architecture (ISA), and <a href=https://chipsalliance.org/>CHIPS Alliance</a>, the leading consortium advancing common and open hardware for interfaces, processors and systems, today announced a joint collaboration to update the OmniXtend Cache Coherency specification and protocol, along with building out developer tools for OmniXtend.</p>
<p>As part of this collaboration, RISC-V International and CHIPS Alliance have formed a new <a href=https://lists.chipsalliance.org/g/riscv-omnixtend-wg>OmniXtend working group</a> which will focus on creating an open, cache coherent, unified memory standard for multicore compute architectures. The group will update the OmniXtend specification and protocol, build out architectural simulation models and a reference register-transfer level (RTL) implementation, as well as create a verification workbench. These tools for an open, standard unified memory coherency bus leveraging OmniXtend will make it easier for designers to take advantage of OmniXtend for data-centric applications.</p>
<p>“As RISC-V International develops implementation independent specifications and ecosystem components, it is an important priority for us to ensure that whatever we develop will work with emerging and established standards. The joint working group will interact with various RISC-V groups to review the OmniXtend protocol with an emphasis on cache management and paying close attention to coherency enablement for RISC-V members,” said Mark Himelstein, CTO at RISC-V International. “As a result of this joint effort, the RISC-V community will have the tools they need to leverage an open, coherent, unified memory standard for all types of data-centric applications.”</p>
<p>“The newly formed OmniXtend working group will set the standard for open, coherent heterogeneous compute architectures. We plan to allow for a mixture of hardware IP blocks, giving developers more design flexibility so they can choose what works best for their specific application needs,” said Rob Mains, General Manager at CHIPS Alliance. “We encourage the RISC-V community to get involved in this important initiative which will open new design possibilities with OmniXtend.”</p>
<p>Dejan Vucinic of Western Digital will be giving a talk on OmniXtend at the <a href=https://events.linuxfoundation.org/chips-alliance-spring-workshop/>CHIPS Alliance Spring Workshop</a> on March 30, 2021. The event will also cover the AIB chiplet ecosystem, SWeRV Core support, FPGA tooling and much more. To register for this free virtual event, please visit: <a href=https://events.linuxfoundation.org/chips-alliance-spring-workshop/register/>https://events.linuxfoundation.org/chips-alliance-spring-workshop/register/</a>.</p>
<p>To learn more about the OmniXtend working group, please visit: <a href=https://lists.chipsalliance.org/g/riscv-omnixtend-wg>https://lists.chipsalliance.org/g/riscv-omnixtend-wg</a>.</p>
<h2 id=about-risc-v-international>About RISC-V International</h2>
<p>RISC-V is a free and open ISA enabling a new era of processor innovation through open collaboration. Founded in 2015, RISC-V International is composed of more than 1,300 members building the first open, collaborative community of software and hardware innovators powering a new era of processor innovation. The RISC-V ISA delivers a new level of free, extensible software and hardware freedom on architecture, paving the way for the next 50 years of computing design and innovation.</p>
<p>RISC-V International, a non-profit organization controlled by its members, directs the future development and drives the adoption of the RISC-V ISA. Members of RISC-V International have access to and participate in the development of the RISC-V ISA specifications and related HW / SW ecosystem.</p>
<h2 id=about-the-chips-alliance>About the CHIPS Alliance</h2>
<p>The CHIPS Alliance is an organization which develops and hosts high-quality, open source hardware code (IP cores), interconnect IP (physical and logical protocols), and open source software development tools for design, verification, and more. The main aim is to provide a barrier-free collaborative environment, to lower the cost of developing IP and tools for hardware development. The CHIPS Alliance is hosted by the Linux Foundation. For more information, visit chipsalliance.org.</p>
<h2 id=about-the-linux-foundation>About the Linux Foundation</h2>
<p>The Linux Foundation was founded in 2000 and has since become the world’s leading home for collaboration on open source software, open standards, open data, and open hardware. Today, the Foundation is supported by more than 1,000 members and its projects are critical to the world’s infrastructure, including Linux, Kubernetes, Node.js and more. The Linux Foundation focuses on employing best practices and addressing the needs of contributors, users, and solution providers to create sustainable models for open collaboration. For more information, visit linuxfoundation.org.</p>
</div>
</article>
</div>
</div>
</div>
</section>
<section class="blog-related position-relative">
<div class=container>
<div class=row>
<div class=col-md-12>
<div class=blog-section>
<h2 class=blog-section-title>Recent News</h2>
</div>
</div>
</div>
<div class=row>
<div class="col-lg-4 col-md-6">
<article class=blog-post>
<div class=blog-post-thumb>
<a href=/preview/125/news/speeding-up-openroad-for-fast-design-feedback/>
<img src=https://chipsalliance.org/preview/125/news/speeding-up-openroad-for-fast-design-feedback/Speeding-up-OpenROAD-optimizations-blog-1.png alt=blog-thumb loading=lazy>
</a>
</div>
<div class=blog-post-content>
<div class=blog-post-tag>
<a href=https://chipsalliance.org/preview/125/categories/blog>Blog</a>
</div>
<div class=blog-post-date>
May 24, 2024
</div>
<div class=blog-post-title>
<a href=/preview/125/news/speeding-up-openroad-for-fast-design-feedback/>Speeding Up OpenROAD For Fast Design Feedback</a>
</div>
</div>
</article>
</div>
<div class="col-lg-4 col-md-6">
<article class=blog-post>
<div class=blog-post-thumb>
<a href=/preview/125/news/adding-physical-memory-protection-to-the-veer-el2-risc-v-core/>
<img src=https://chipsalliance.org/preview/125/news/adding-physical-memory-protection-to-the-veer-el2-risc-v-core/pmp-thumbnail.png alt=blog-thumb loading=lazy>
</a>
</div>
<div class=blog-post-content>
<div class=blog-post-tag>
<a href=https://chipsalliance.org/preview/125/categories/blog>Blog</a>
</div>
<div class=blog-post-date>
March 25, 2024
</div>
<div class=blog-post-title>
<a href=/preview/125/news/adding-physical-memory-protection-to-the-veer-el2-risc-v-core/>Adding Physical Memory Protection to the VeeR EL2 RISC-V Core</a>
</div>
</div>
</article>
</div>
<div class="col-lg-4 col-md-6">
<article class=blog-post>
<div class=blog-post-thumb>
<a href=/preview/125/news/analyze-verilator-processes/>
<img src=https://chipsalliance.org/preview/125/news/analyze-verilator-processes/Verilator-helper-tools--blog-sm.png alt=blog-thumb loading=lazy>
</a>
</div>
<div class=blog-post-content>
<div class=blog-post-tag>
<a href=https://chipsalliance.org/preview/125/categories/blog>Blog</a>
</div>
<div class=blog-post-date>
March 18, 2024
</div>
<div class=blog-post-title>
<a href=/preview/125/news/analyze-verilator-processes/>Analyze Verilator processes and ASTs with the astsee suite</a>
</div>
</div>
</article>
</div>
</div>
</div>
</section>
<footer class="footer pt-xxl-19 pt-8 pb-sm-7 pb-5" id=footer>
<div class=container-fluid>
<div class=footer-wrapper>
<div class=row>
<div class="col-12 col-lg-4 me-auto order-2 order-lg-1">
<div class="footer-logo mt-7 mt-md-0 mb-5">
<a href=/preview/125/>
<img src=/preview/125/images/chips-logo-white.svg alt=logo>
</a>
</div>
<div class=social-icon>
<ul class=list-unstyled>
<li>
<a href=https://twitter.com/chipsalliance> <i class=ph-twitter-logo></i> </a>
</li>
<li>
<a href=https://github.com/chipsalliance> <i class=ph-github-logo></i> </a>
</li>
<li>
<a href=https://www.linkedin.com/company/chipsalliance/> <i class=ph-linkedin-logo></i> </a>
</li>
</ul>
</div>
<div class="footer-logo mt-7 mt-md-0">
<p>
© Copyright <span>2024</span> CHIPS Alliance
The Linux Foundation® . All rights reserved. The Linux Foundation has registered trademarks and uses trademarks. For a list of trademarks of The Linux Foundation, please see our <a href=https://www.linuxfoundation.org/trademark-usage>Trademark Usage</a> page. Linux is a registered trademark of Linus Torvalds. <a href=http://www.linuxfoundation.org/privacy>Privacy Policy</a> and <a href=http://www.linuxfoundation.org/terms>Terms of Use</a>.
</p>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>About</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/125/about/who-we-are/>Who We Are</a>
</li>
<li>
<a href=/preview/125/about/members/>Members</a>
</li>
<li>
<a href=https://members.chipsalliance.org/>Member Support</a>
</li>
<li>
<a href=/preview/125/about/governance/>Governance</a>
</li>
<li>
<a href=/preview/125/about/faq/>FAQ</a>
</li>
<li>
<a href=/preview/125/about/contact/>Contact</a>
</li>
</ul>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>Community</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/125/projects/>Projects</a>
</li>
<li>
<a href=/preview/125/getting-started/>Getting Started</a>
</li>
<li>
<a href=/preview/125/events/>Events</a>
</li>
<li>
<a href=/preview/125/workgroups/>Workgroups</a>
</li>
</ul>
</div>
</div>
<div class="col-6 col-md-4 col-sm-4 col-lg-2 order-1">
<div class=footer-widget>
<h3>News</h3>
<ul class=list-unstyled>
<li>
<a href=/preview/125/categories/announcements/>Announcements</a>
</li>
<li>
<a href=/preview/125/categories/blog/>Blog</a>
</li>
<li>
<a href=/preview/125/categories/reports/>Reports</a>
</li>
</ul>
</div>
</div>
</div>
</div>
</div>
</footer>
<script src=/preview/125/vendor/jQuery/jquery.min.js></script>
<script src=/preview/125/vendor/bootstrap/bootstrap.bundle.min.js></script>
<script src=/preview/125/vendor/counter-up/countup.js></script>
<script src=/preview/125/vendor/magnific-popup/magnific-popup.min.js></script>
<script src=/preview/125/js/script.js></script>
</body>
</html>