Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov  4 17:02:44 2022
| Host         : DESKTOP-SAB7C30 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file circuit_control_sets_placed.rpt
| Design       : circuit
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1133 |          300 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | inst_control/curr_state_reg_n_0_[2] | inst_control/disp_led_i_1_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                     | rst_IBUF                            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                     | inst_control/reg_cnt_rst            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | inst_control/state_count[3]_i_2_n_0 | inst_control/state_count[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                     |                                     |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | inst_control/CEA2                   | inst_control/reg_count_reg[3]_1     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | inst_control/CEA2_0                 | inst_control/reg_count_reg[3]_2     |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | inst_control/CEA2_1                 | inst_control/reg_count_reg[3]_5     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | inst_control/CEC                    | inst_control/reg_sum                |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | inst_control/CEA2_2                 | inst_control/reg_count_reg[3]_8     |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | inst_control/en                     | inst_control/reg_sum                |              245 |            968 |         3.95 |
+----------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+


