
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Nov 14 19:05:10 2024
| Design       : TOP
| Device       : PG2L50H
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                           
**********************************************************************************************************
                                                                           Clock   Non-clock              
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources     
----------------------------------------------------------------------------------------------------------
 TOP|CLK_undiv            1000.000     {0 500}        Declared                20          26  {CLK_undiv} 
==========================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               TOP|CLK_undiv                             
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                1.000 MHz     390.168 MHz       1000.000          2.563        997.437
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              997.437       0.000              0             84
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.211       0.000              0             84
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv              998.514       0.000              0             84
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv          TOP|CLK_undiv                0.149       0.000              0             84
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 TOP|CLK_undiv                                     499.800       0.000              0             20
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.039
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.472       3.562         _N0              
 CLMA_219_373/CLK                                                          r       count_fast[8]/opit_0_inv_AQ_perm/CLK

 CLMA_219_373/Q1                   tco                   0.213       3.775 r       count_fast[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.823       4.598         count_fast[6]    
 CLMA_219_348/Y1                   td                    0.235       4.833 r       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.281       5.114         _N1784           
 CLMA_219_343/Y1                   td                    0.188       5.302 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.456       5.758         N117_inv         
 CLMA_219_385/C0                                                           r       count_fast[15]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   5.758         Logic Levels: 2  
                                                                                   Logic: 0.636ns(28.962%), Route: 1.560ns(71.038%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.397    1003.039         _N0              
 CLMA_219_385/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.492    1003.531                          
 clock uncertainty                                      -0.050    1003.481                          

 Setup time                                             -0.286    1003.195                          

 Data required time                                               1003.195                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.195                          
 Data arrival time                                                   5.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.437                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.039
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.472       3.562         _N0              
 CLMA_219_373/CLK                                                          r       count_fast[8]/opit_0_inv_AQ_perm/CLK

 CLMA_219_373/Q1                   tco                   0.213       3.775 r       count_fast[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.823       4.598         count_fast[6]    
 CLMA_219_348/Y1                   td                    0.235       4.833 r       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.281       5.114         _N1784           
 CLMA_219_343/Y1                   td                    0.188       5.302 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.456       5.758         N117_inv         
 CLMA_219_385/D1                                                           r       count_fast[16]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   5.758         Logic Levels: 2  
                                                                                   Logic: 0.636ns(28.962%), Route: 1.560ns(71.038%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.397    1003.039         _N0              
 CLMA_219_385/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.492    1003.531                          
 clock uncertainty                                      -0.050    1003.481                          

 Setup time                                             -0.257    1003.224                          

 Data required time                                               1003.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.224                          
 Data arrival time                                                   5.758                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.466                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[9]/opit_0_inv_L6QL5Q1_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.045
  Launch Clock Delay      :  3.562
  Clock Pessimism Removal :  0.492

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.472       3.562         _N0              
 CLMA_219_373/CLK                                                          r       count_fast[8]/opit_0_inv_AQ_perm/CLK

 CLMA_219_373/Q1                   tco                   0.213       3.775 r       count_fast[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.823       4.598         count_fast[6]    
 CLMA_219_348/Y1                   td                    0.235       4.833 r       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.281       5.114         _N1784           
 CLMA_219_343/Y1                   td                    0.188       5.302 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.283       5.585         N117_inv         
 CLMA_219_348/C0                                                           r       count_fast[9]/opit_0_inv_L6QL5Q1_perm/I0

 Data arrival time                                                   5.585         Logic Levels: 2  
                                                                                   Logic: 0.636ns(31.438%), Route: 1.387ns(68.562%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766    1000.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095    1000.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783    1001.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150    1001.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557    1002.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258    1002.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.403    1003.045         _N0              
 CLMA_219_348/CLK                                                          r       count_fast[9]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.492    1003.537                          
 clock uncertainty                                      -0.050    1003.487                          

 Setup time                                             -0.286    1003.201                          

 Data required time                                               1003.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.201                          
 Data arrival time                                                   5.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.616                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : enable[7]/opit_0_inv/D
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.569
  Launch Clock Delay      :  3.047
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.405       3.047         _N0              
 CLMA_237_354/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_237_354/CR2                  tco                   0.182       3.229 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.075       3.304         enable[6]        
 CLMA_237_354/M3                                                           f       enable[7]/opit_0_inv/D

 Data arrival time                                                   3.304         Logic Levels: 0  
                                                                                   Logic: 0.182ns(70.817%), Route: 0.075ns(29.183%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.479       3.569         _N0              
 CLMA_237_354/CLK                                                          r       enable[7]/opit_0_inv/CLK
 clock pessimism                                        -0.521       3.048                          
 clock uncertainty                                       0.000       3.048                          

 Hold time                                               0.045       3.093                          

 Data required time                                                  3.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.093                          
 Data arrival time                                                   3.304                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.211                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[9]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.574
  Launch Clock Delay      :  3.055
  Clock Pessimism Removal :  -0.310

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_185/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=9)        0.413       3.055         _N1              
 CLMA_219_301/CLK                                                          r       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CLK

 CLMA_219_301/Q3                   tco                   0.166       3.221 f       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.092       3.313         genblk1.clk_counter [8]
 CLMA_219_301/COUT                 td                    0.197       3.510 f       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.510         _N426            
 CLMA_219_307/CIN                                                          f       genblk1.clk_counter[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   3.510         Logic Levels: 1  
                                                                                   Logic: 0.363ns(79.780%), Route: 0.092ns(20.220%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.484       3.574         _N0              
 CLMA_219_307/CLK                                                          r       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.310       3.264                          
 clock uncertainty                                       0.000       3.264                          

 Hold time                                              -0.006       3.258                          

 Data required time                                                  3.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.258                          
 Data arrival time                                                   3.510                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.563
  Launch Clock Delay      :  3.042
  Clock Pessimism Removal :  -0.521

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.766       0.799 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.799         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.095       0.894 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.783       1.677         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.150       1.827 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.557       2.384         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.258       2.642 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.400       3.042         _N0              
 CLMA_219_367/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK

 CLMA_219_367/Q0                   tco                   0.166       3.208 f       count_fast[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.092       3.300         count_fast[1]    
 CLMA_219_367/B3                                                           f       count_fast[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   3.300         Logic Levels: 0  
                                                                                   Logic: 0.166ns(64.341%), Route: 0.092ns(35.659%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.473       3.563         _N0              
 CLMA_219_367/CLK                                                          r       count_fast[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.521       3.042                          
 clock uncertainty                                       0.000       3.042                          

 Hold time                                              -0.041       3.001                          

 Data required time                                                  3.001                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.001                          
 Data arrival time                                                   3.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.299                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.479       3.569         _N0              
 CLMA_237_354/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_237_354/CR2                  tco                   0.261       3.830 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.603       4.433         enable[6]        
 CLMA_237_342/Y0                   td                    0.240       4.673 r       N52_30[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.444       5.117         _N633            
 CLMA_231_348/Y3                   td                    0.101       5.218 r       N52_31[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.448       5.666         _N637            
 CLMA_237_342/Y2                   td                    0.240       5.906 r       N52_33[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.441       6.347         _N645            
 CLMA_243_355/Y2                   td                    0.188       6.535 r       N52_35[2]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.683       8.218         N52[2]           
 CLMA_285_481/CR0                  td                    0.304       8.522 r       N108[13]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.415       8.937         nt_SevenSegCatHL[0]
 IOLHR_292_474/DO_P                td                    1.231      10.168 r       SevenSegCatHL_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.168         SevenSegCatHL_obuf[0]/ntO
 IOBS_300_474/PAD                  td                    2.421      12.589 r       SevenSegCatHL_obuf[0]/opit_0/O
                                   net (fanout=1)        0.066      12.655         SevenSegCatHL[0] 
 D4                                                                        r       SevenSegCatHL[0] (port)

 Data arrival time                                                  12.655         Logic Levels: 7  
                                                                                   Logic: 4.986ns(54.876%), Route: 4.100ns(45.124%)
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.479       3.569         _N0              
 CLMA_237_354/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMA_237_354/Q3                   tco                   0.213       3.782 r       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.831       4.613         enable[7]        
 CLMA_231_342/Y2                   td                    0.235       4.848 r       N52_30[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.126       4.974         _N631            
 CLMA_231_342/Y1                   td                    0.188       5.162 r       N52_31[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.641       5.803         _N635            
 CLMA_231_348/Y0                   td                    0.078       5.881 r       N52_33[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.425       6.306         _N643            
 CLMA_243_355/Y0                   td                    0.188       6.494 r       N52_35[0]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.620       8.114         N52[0]           
 CLMA_285_499/CR0                  td                    0.304       8.418 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.445       8.863         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    1.231      10.094 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.094         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    2.425      12.519 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057      12.576         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                  12.576         Logic Levels: 7  
                                                                                   Logic: 4.862ns(53.980%), Route: 4.145ns(46.020%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[12] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.897       0.930 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.930         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.110       1.040 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.920       1.960         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.177       2.137 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.651       2.788         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.302       3.090 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.479       3.569         _N0              
 CLMA_237_354/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_237_354/CR2                  tco                   0.261       3.830 r       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.603       4.433         enable[6]        
 CLMA_237_342/Y0                   td                    0.240       4.673 r       N52_30[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.444       5.117         _N633            
 CLMA_231_348/Y3                   td                    0.101       5.218 r       N52_31[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.448       5.666         _N637            
 CLMA_237_342/Y2                   td                    0.240       5.906 r       N52_33[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.441       6.347         _N645            
 CLMA_243_355/Y2                   td                    0.188       6.535 r       N52_35[2]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.349       7.884         N52[2]           
 CLMA_285_433/Y0                   td                    0.101       7.985 r       N108[11]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.864       8.849         nt_SevenSegCatHL[12]
 IOLHR_292_498/DO_P                td                    1.231      10.080 r       SevenSegCatHL_obuf[12]/opit_1/DO_P
                                   net (fanout=1)        0.000      10.080         SevenSegCatHL_obuf[12]/ntO
 IOBS_300_498/PAD                  td                    2.421      12.501 r       SevenSegCatHL_obuf[12]/opit_0/O
                                   net (fanout=1)        0.056      12.557         SevenSegCatHL[12]
 A1                                                                        r       SevenSegCatHL[12] (port)

 Data arrival time                                                  12.557         Logic Levels: 7  
                                                                                   Logic: 4.783ns(53.215%), Route: 4.205ns(46.785%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : wrapper1/ARM1/Shifter1/N11[13]/gateop_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=35)       0.500       1.304         nt_RESET_n       
 CLMA_231_294/RS                                                           f       wrapper1/ARM1/Shifter1/N11[13]/gateop_LUT6DL5Q_perm/RS

 Data arrival time                                                   1.304         Logic Levels: 2  
                                                                                   Logic: 0.773ns(59.279%), Route: 0.531ns(40.721%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : wrapper1/ARM1/Shifter1/N11[13]/gateop_LUT6DL5Q_perm/CE
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 f       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.678       0.712 f       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.712         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.095       0.807 f       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.526       1.333         nt_PAUSE_n       
 CLMA_231_294/CE                                                           f       wrapper1/ARM1/Shifter1/N11[13]/gateop_LUT6DL5Q_perm/CE

 Data arrival time                                                   1.333         Logic Levels: 2  
                                                                                   Logic: 0.773ns(57.989%), Route: 0.560ns(42.011%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 f       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.678       0.709 f       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.709         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.095       0.804 f       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=35)       0.623       1.427         nt_RESET_n       
 CLMA_219_295/RS                                                           f       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   1.427         Logic Levels: 2  
                                                                                   Logic: 0.773ns(54.170%), Route: 0.654ns(45.830%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_219_348/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_219_348/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_219_367/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : count_fast[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[15]/opit_0_inv_AQ_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.926
  Launch Clock Delay      :  2.281
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.307       2.281         _N0              
 CLMA_219_373/CLK                                                          r       count_fast[8]/opit_0_inv_AQ_perm/CLK

 CLMA_219_373/Q1                   tco                   0.125       2.406 f       count_fast[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.489       2.895         count_fast[6]    
 CLMA_219_348/Y1                   td                    0.122       3.017 f       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.160       3.177         _N1784           
 CLMA_219_343/Y1                   td                    0.100       3.277 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.284       3.561         N117_inv         
 CLMA_219_385/C0                                                           f       count_fast[15]/opit_0_inv_AQ_perm/I0

 Data arrival time                                                   3.561         Logic Levels: 2  
                                                                                   Logic: 0.347ns(27.109%), Route: 0.933ns(72.891%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.256    1001.926         _N0              
 CLMA_219_385/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.263                          
 clock uncertainty                                      -0.050    1002.213                          

 Setup time                                             -0.138    1002.075                          

 Data required time                                               1002.075                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.075                          
 Data arrival time                                                   3.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.514                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[16]/opit_0_inv_AQ_perm/I1
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.926
  Launch Clock Delay      :  2.281
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.307       2.281         _N0              
 CLMA_219_373/CLK                                                          r       count_fast[8]/opit_0_inv_AQ_perm/CLK

 CLMA_219_373/Q1                   tco                   0.125       2.406 f       count_fast[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.489       2.895         count_fast[6]    
 CLMA_219_348/Y1                   td                    0.122       3.017 f       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.160       3.177         _N1784           
 CLMA_219_343/Y1                   td                    0.100       3.277 f       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.284       3.561         N117_inv         
 CLMA_219_385/D1                                                           f       count_fast[16]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   3.561         Logic Levels: 2  
                                                                                   Logic: 0.347ns(27.109%), Route: 0.933ns(72.891%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.256    1001.926         _N0              
 CLMA_219_385/CLK                                                          r       count_fast[16]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.337    1002.263                          
 clock uncertainty                                      -0.050    1002.213                          

 Setup time                                             -0.131    1002.082                          

 Data required time                                               1002.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.082                          
 Data arrival time                                                   3.561                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.521                          
====================================================================================================

====================================================================================================

Startpoint  : count_fast[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : count_fast[9]/opit_0_inv_L6QL5Q1_perm/I0
Path Group  : TOP|CLK_undiv
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.933
  Launch Clock Delay      :  2.281
  Clock Pessimism Removal :  0.337

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.307       2.281         _N0              
 CLMA_219_373/CLK                                                          r       count_fast[8]/opit_0_inv_AQ_perm/CLK

 CLMA_219_373/Q1                   tco                   0.125       2.406 f       count_fast[6]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.489       2.895         count_fast[6]    
 CLMA_219_348/Y1                   td                    0.122       3.017 f       count_fast[0]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.160       3.177         _N1784           
 CLMA_219_343/Y1                   td                    0.104       3.281 r       N117_inv/LUT6_inst_perm/L6
                                   net (fanout=4)        0.154       3.435         N117_inv         
 CLMA_219_348/C0                                                           r       count_fast[9]/opit_0_inv_L6QL5Q1_perm/I0

 Data arrival time                                                   3.435         Logic Levels: 2  
                                                                                   Logic: 0.351ns(30.416%), Route: 0.803ns(69.584%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                    1000.000    1000.000 r                        
 P17                                                     0.000    1000.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033    1000.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445    1000.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073    1000.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493    1001.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097    1001.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334    1001.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195    1001.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.263    1001.933         _N0              
 CLMA_219_348/CLK                                                          r       count_fast[9]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.337    1002.270                          
 clock uncertainty                                      -0.050    1002.220                          

 Setup time                                             -0.141    1002.079                          

 Data required time                                               1002.079                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.079                          
 Data arrival time                                                   3.435                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.644                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : enable[7]/opit_0_inv/D
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.287
  Launch Clock Delay      :  1.935
  Clock Pessimism Removal :  -0.352

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.265       1.935         _N0              
 CLMA_237_354/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_237_354/CR2                  tco                   0.123       2.058 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.053       2.111         enable[6]        
 CLMA_237_354/M3                                                           f       enable[7]/opit_0_inv/D

 Data arrival time                                                   2.111         Logic Levels: 0  
                                                                                   Logic: 0.123ns(69.886%), Route: 0.053ns(30.114%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.313       2.287         _N0              
 CLMA_237_354/CLK                                                          r       enable[7]/opit_0_inv/CLK
 clock pessimism                                        -0.352       1.935                          
 clock uncertainty                                       0.000       1.935                          

 Hold time                                               0.027       1.962                          

 Data required time                                                  1.962                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.962                          
 Data arrival time                                                   2.111                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.149                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[9]/opit_0_inv_AQ_perm/CIN
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  1.943
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_185/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=9)        0.273       1.943         _N1              
 CLMA_219_301/CLK                                                          r       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/CLK

 CLMA_219_301/Q3                   tco                   0.103       2.046 r       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/Q
                                   net (fanout=1)        0.056       2.102         genblk1.clk_counter [8]
 CLMA_219_301/COUT                 td                    0.132       2.234 f       genblk1.clk_counter[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       2.234         _N426            
 CLMA_219_307/CIN                                                          f       genblk1.clk_counter[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                   2.234         Logic Levels: 1  
                                                                                   Logic: 0.235ns(80.756%), Route: 0.056ns(19.244%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.319       2.293         _N0              
 CLMA_219_307/CLK                                                          r       genblk1.clk_counter[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.203       2.090                          
 clock uncertainty                                       0.000       2.090                          

 Hold time                                              -0.007       2.083                          

 Data required time                                                  2.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.083                          
 Data arrival time                                                   2.234                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.151                          
====================================================================================================

====================================================================================================

Startpoint  : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
Endpoint    : genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3
Path Group  : TOP|CLK_undiv
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.294
  Launch Clock Delay      :  1.941
  Clock Pessimism Removal :  -0.353

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.445       0.478 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.478         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.073       0.551 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.493       1.044         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.097       1.141 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.334       1.475         ntclkbufg_0      
 HCKB_165_185/CLKOUT               td                    0.195       1.670 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=9)        0.271       1.941         _N1              
 CLMA_219_295/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK

 CLMA_219_295/Q0                   tco                   0.103       2.044 r       genblk1.clk_counter[1]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.056       2.100         genblk1.clk_counter [1]
 CLMA_219_295/B3                                                           r       genblk1.clk_counter[2]/opit_0_inv_AQ_perm/I3

 Data arrival time                                                   2.100         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_185/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=9)        0.320       2.294         _N1              
 CLMA_219_295/CLK                                                          r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.353       1.941                          
 clock uncertainty                                       0.000       1.941                          

 Hold time                                              -0.027       1.914                          

 Data required time                                                  1.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.914                          
 Data arrival time                                                   2.100                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.313       2.287         _N0              
 CLMA_237_354/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_237_354/CR2                  tco                   0.141       2.428 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.361       2.789         enable[6]        
 CLMA_237_342/Y0                   td                    0.125       2.914 f       N52_30[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       3.154         _N633            
 CLMA_231_348/Y3                   td                    0.066       3.220 f       N52_31[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       3.460         _N637            
 CLMA_237_342/Y2                   td                    0.125       3.585 f       N52_33[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.246       3.831         _N645            
 CLMA_243_355/Y2                   td                    0.100       3.931 f       N52_35[2]/LUT6_inst_perm/L6
                                   net (fanout=7)        1.007       4.938         N52[2]           
 CLMA_285_481/CR0                  td                    0.169       5.107 r       N108[13]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.225       5.332         nt_SevenSegCatHL[0]
 IOLHR_292_474/DO_P                td                    0.488       5.820 r       SevenSegCatHL_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.820         SevenSegCatHL_obuf[0]/ntO
 IOBS_300_474/PAD                  td                    1.860       7.680 r       SevenSegCatHL_obuf[0]/opit_0/O
                                   net (fanout=1)        0.066       7.746         SevenSegCatHL[0] 
 D4                                                                        r       SevenSegCatHL[0] (port)

 Data arrival time                                                   7.746         Logic Levels: 7  
                                                                                   Logic: 3.074ns(56.311%), Route: 2.385ns(43.689%)
====================================================================================================

====================================================================================================

Startpoint  : enable[7]/opit_0_inv/CLK
Endpoint    : SevenSegCatHL[9] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.313       2.287         _N0              
 CLMA_237_354/CLK                                                          r       enable[7]/opit_0_inv/CLK

 CLMA_237_354/Q3                   tco                   0.125       2.412 f       enable[7]/opit_0_inv/Q
                                   net (fanout=11)       0.465       2.877         enable[7]        
 CLMA_231_342/Y2                   td                    0.122       2.999 f       N52_30[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.075       3.074         _N631            
 CLMA_231_342/Y1                   td                    0.100       3.174 f       N52_31[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.361       3.535         _N635            
 CLMA_231_348/Y0                   td                    0.039       3.574 f       N52_33[0]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.243       3.817         _N643            
 CLMA_243_355/Y0                   td                    0.100       3.917 f       N52_35[0]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.951       4.868         N52[0]           
 CLMA_285_499/CR0                  td                    0.169       5.037 r       N108[10]/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.234       5.271         nt_SevenSegCatHL[9]
 IOLHR_292_516/DO_P                td                    0.488       5.759 r       SevenSegCatHL_obuf[9]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.759         SevenSegCatHL_obuf[9]/ntO
 IOBD_300_516/PAD                  td                    1.850       7.609 r       SevenSegCatHL_obuf[9]/opit_0/O
                                   net (fanout=1)        0.057       7.666         SevenSegCatHL[9] 
 A4                                                                        r       SevenSegCatHL[9] (port)

 Data arrival time                                                   7.666         Logic Levels: 7  
                                                                                   Logic: 2.993ns(55.642%), Route: 2.386ns(44.358%)
====================================================================================================

====================================================================================================

Startpoint  : enable[5]/opit_0_inv_srl/CLK
Endpoint    : SevenSegCatHL[8] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock TOP|CLK_undiv (rising edge)                       0.000       0.000 r                        
 P17                                                     0.000       0.000 r       CLK_undiv (port) 
                                   net (fanout=1)        0.033       0.033         CLK_undiv        
 IOBD_0_162/DIN                    td                    0.521       0.554 r       CLK_undiv_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.554         CLK_undiv_ibuf/ntD
 IOLHR_16_162/DI_TO_CLK            td                    0.087       0.641 r       CLK_undiv_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.588       1.229         nt_CLK_undiv     
 USCM_167_270/CLKOUT               td                    0.115       1.344 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        0.397       1.741         ntclkbufg_0      
 HCKB_165_229/CLKOUT               td                    0.233       1.974 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=37)       0.313       2.287         _N0              
 CLMA_237_354/CLK                                                          r       enable[5]/opit_0_inv_srl/CLK

 CLMA_237_354/CR2                  tco                   0.141       2.428 f       enable[5]/opit_0_inv_srl/CR0
                                   net (fanout=12)       0.361       2.789         enable[6]        
 CLMA_237_342/Y0                   td                    0.125       2.914 f       N52_30[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       3.154         _N633            
 CLMA_231_348/Y3                   td                    0.066       3.220 f       N52_31[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       3.460         _N637            
 CLMA_237_342/Y2                   td                    0.125       3.585 f       N52_33[2]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.246       3.831         _N645            
 CLMA_243_355/Y2                   td                    0.100       3.931 f       N52_35[2]/LUT6_inst_perm/L6
                                   net (fanout=7)        0.821       4.752         N52[2]           
 CLMA_285_445/Y0                   td                    0.055       4.807 r       N108[7]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.447       5.254         nt_SevenSegCatHL[8]
 IOLHR_292_522/DO_P                td                    0.488       5.742 r       SevenSegCatHL_obuf[8]/opit_1/DO_P
                                   net (fanout=1)        0.000       5.742         SevenSegCatHL_obuf[8]/ntO
 IOBS_300_522/PAD                  td                    1.860       7.602 r       SevenSegCatHL_obuf[8]/opit_0/O
                                   net (fanout=1)        0.051       7.653         SevenSegCatHL[8] 
 B4                                                                        r       SevenSegCatHL[8] (port)

 Data arrival time                                                   7.653         Logic Levels: 7  
                                                                                   Logic: 2.960ns(55.162%), Route: 2.406ns(44.838%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : wrapper1/ARM1/Shifter1/N11[13]/gateop_LUT6DL5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 r       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.445       0.476 r       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.476         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.549 r       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=35)       0.330       0.879         nt_RESET_n       
 CLMA_231_294/RS                                                           r       wrapper1/ARM1/Shifter1/N11[13]/gateop_LUT6DL5Q_perm/RS

 Data arrival time                                                   0.879         Logic Levels: 2  
                                                                                   Logic: 0.518ns(58.931%), Route: 0.361ns(41.069%)
====================================================================================================

====================================================================================================

Startpoint  : PAUSE_n (port)
Endpoint    : wrapper1/ARM1/Shifter1/N11[13]/gateop_LUT6DL5Q_perm/CE
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L3                                                      0.000       0.000 r       PAUSE_n (port)   
                                   net (fanout=1)        0.034       0.034         PAUSE_n          
 IOBS_300_276/DIN                  td                    0.445       0.479 r       PAUSE_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.479         PAUSE_n_ibuf/ntD 
 IOLHR_292_276/DI_TO_CLK           td                    0.073       0.552 r       PAUSE_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=5)        0.337       0.889         nt_PAUSE_n       
 CLMA_231_294/CE                                                           r       wrapper1/ARM1/Shifter1/N11[13]/gateop_LUT6DL5Q_perm/CE

 Data arrival time                                                   0.889         Logic Levels: 2  
                                                                                   Logic: 0.518ns(58.268%), Route: 0.371ns(41.732%)
====================================================================================================

====================================================================================================

Startpoint  : RESET_n (port)
Endpoint    : genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L1                                                      0.000       0.000 r       RESET_n (port)   
                                   net (fanout=1)        0.031       0.031         RESET_n          
 IOBD_300_294/DIN                  td                    0.445       0.476 r       RESET_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.476         RESET_n_ibuf/ntD 
 IOLHR_292_294/DI_TO_CLK           td                    0.073       0.549 r       RESET_n_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=35)       0.413       0.962         nt_RESET_n       
 CLMA_219_295/RS                                                           r       genblk1.clk_counter[4]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   0.962         Logic Levels: 2  
                                                                                   Logic: 0.518ns(53.846%), Route: 0.444ns(46.154%)
====================================================================================================

{TOP|CLK_undiv} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_219_348/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_219_348/CLK        count_fast[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_219_367/CLK        count_fast[4]/opit_0_inv_AQ_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                          
+----------------------------------------------------------------------------------------------------------------------------------+
| Input      | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/place_route/TOP_pnr.adf       
| Output     | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/report_timing/TOP_rtp.adf     
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/report_timing/TOP.rtr         
|            | F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/report_timing/rtr.db          
+----------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 814 MB
Total CPU  time to report_timing completion : 0h:0m:12s
Process Total CPU  time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:22s
