// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module dct_dct_1d_Pipeline_DCT_Outer_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln46_1,
        dst_address0,
        dst_ce0,
        dst_we0,
        dst_d0,
        sext_ln46_1,
        sext_ln46_7,
        sext_ln46,
        sext_ln46_6,
        sext_ln46_4,
        sext_ln46_3,
        sext_ln46_2,
        sext_ln46_5
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] zext_ln46_1;
output  [5:0] dst_address0;
output   dst_ce0;
output   dst_we0;
output  [15:0] dst_d0;
input  [15:0] sext_ln46_1;
input  [15:0] sext_ln46_7;
input  [15:0] sext_ln46;
input  [15:0] sext_ln46_6;
input  [15:0] sext_ln46_4;
input  [15:0] sext_ln46_3;
input  [15:0] sext_ln46_2;
input  [15:0] sext_ln46_5;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln39_fu_289_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] dct_1d_dct_coeff_table_0_address0;
wire   [13:0] dct_1d_dct_coeff_table_0_q0;
wire   [2:0] dct_1d_dct_coeff_table_1_address0;
wire  signed [14:0] dct_1d_dct_coeff_table_1_q0;
wire   [2:0] dct_1d_dct_coeff_table_2_address0;
wire   [14:0] dct_1d_dct_coeff_table_2_q0;
wire   [2:0] dct_1d_dct_coeff_table_3_address0;
wire  signed [14:0] dct_1d_dct_coeff_table_3_q0;
wire   [2:0] dct_1d_dct_coeff_table_4_address0;
wire   [14:0] dct_1d_dct_coeff_table_4_q0;
wire   [2:0] dct_1d_dct_coeff_table_5_address0;
wire  signed [14:0] dct_1d_dct_coeff_table_5_q0;
wire   [2:0] dct_1d_dct_coeff_table_6_address0;
wire  signed [14:0] dct_1d_dct_coeff_table_6_q0;
wire   [2:0] dct_1d_dct_coeff_table_7_address0;
wire  signed [14:0] dct_1d_dct_coeff_table_7_q0;
wire    ap_block_pp0_stage0_11001;
wire  signed [28:0] sext_ln46_5_cast_fu_249_p1;
reg  signed [28:0] sext_ln46_5_cast_reg_437;
wire  signed [28:0] sext_ln46_2_cast_fu_253_p1;
reg  signed [28:0] sext_ln46_2_cast_reg_442;
wire  signed [28:0] sext_ln46_3_cast_fu_257_p1;
reg  signed [28:0] sext_ln46_3_cast_reg_447;
wire  signed [28:0] sext_ln46_4_cast_fu_261_p1;
reg  signed [28:0] sext_ln46_4_cast_reg_452;
wire  signed [28:0] sext_ln46_6_cast_fu_265_p1;
reg  signed [28:0] sext_ln46_6_cast_reg_457;
wire  signed [28:0] sext_ln46_cast_fu_269_p1;
reg  signed [28:0] sext_ln46_cast_reg_462;
wire  signed [28:0] sext_ln46_7_cast_fu_273_p1;
reg  signed [28:0] sext_ln46_7_cast_reg_467;
wire  signed [28:0] sext_ln46_1_cast_fu_277_p1;
reg  signed [28:0] sext_ln46_1_cast_reg_472;
reg   [3:0] k_1_reg_477;
reg   [3:0] k_1_reg_477_pp0_iter1_reg;
reg   [3:0] k_1_reg_477_pp0_iter2_reg;
reg   [3:0] k_1_reg_477_pp0_iter3_reg;
reg   [3:0] k_1_reg_477_pp0_iter4_reg;
reg   [3:0] k_1_reg_477_pp0_iter5_reg;
reg   [3:0] k_1_reg_477_pp0_iter6_reg;
wire   [63:0] zext_ln39_fu_301_p1;
reg   [63:0] zext_ln39_reg_486;
reg   [13:0] coeff_reg_542;
reg  signed [14:0] coeff_2_reg_552;
reg  signed [14:0] coeff_4_reg_562;
wire   [28:0] mul_ln46_2_fu_340_p2;
reg  signed [28:0] mul_ln46_2_reg_577;
wire   [28:0] mul_ln46_4_fu_345_p2;
reg  signed [28:0] mul_ln46_4_reg_582;
wire   [28:0] mul_ln46_6_fu_350_p2;
reg  signed [28:0] mul_ln46_6_reg_587;
wire   [28:0] grp_fu_391_p3;
wire  signed [28:0] grp_fu_398_p3;
reg  signed [28:0] add_ln46_reg_597;
wire  signed [28:0] grp_fu_412_p3;
reg  signed [28:0] add_ln46_1_reg_602;
(* use_dsp48 = "no" *) wire   [28:0] add_ln46_6_fu_355_p2;
reg   [28:0] add_ln46_6_reg_607;
reg   [15:0] trunc_ln_reg_612;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln46_3_fu_386_p1;
reg   [3:0] k_fu_74;
wire   [3:0] add_ln39_fu_295_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_k_1;
reg    dct_1d_dct_coeff_table_7_ce0_local;
reg    dct_1d_dct_coeff_table_0_ce0_local;
reg    dct_1d_dct_coeff_table_1_ce0_local;
reg    dct_1d_dct_coeff_table_2_ce0_local;
reg    dct_1d_dct_coeff_table_3_ce0_local;
reg    dct_1d_dct_coeff_table_4_ce0_local;
reg    dct_1d_dct_coeff_table_5_ce0_local;
reg    dct_1d_dct_coeff_table_6_ce0_local;
reg    dst_we0_local;
reg    dst_ce0_local;
wire   [13:0] mul_ln46_2_fu_340_p0;
wire  signed [15:0] mul_ln46_2_fu_340_p1;
wire  signed [15:0] mul_ln46_4_fu_345_p1;
wire  signed [15:0] mul_ln46_6_fu_350_p1;
wire  signed [28:0] add_ln46_6_fu_355_p0;
wire   [28:0] grp_fu_404_p3;
wire  signed [28:0] grp_fu_418_p3;
(* use_dsp48 = "no" *) wire   [28:0] add_ln46_2_fu_359_p2;
wire   [28:0] add_ln46_7_fu_363_p2;
wire   [5:0] zext_ln46_2_fu_378_p1;
wire   [5:0] add_ln46_8_fu_381_p2;
wire  signed [15:0] grp_fu_391_p0;
wire   [12:0] grp_fu_391_p2;
wire  signed [15:0] grp_fu_398_p0;
wire  signed [15:0] grp_fu_404_p0;
wire  signed [15:0] grp_fu_412_p0;
wire  signed [15:0] grp_fu_418_p0;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [28:0] mul_ln46_2_fu_340_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 k_fu_74 = 4'd0;
#0 ap_done_reg = 1'b0;
end

dct_dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_0_ROM_AUTO_1R #(
    .DataWidth( 14 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_1d_dct_coeff_table_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_1d_dct_coeff_table_0_address0),
    .ce0(dct_1d_dct_coeff_table_0_ce0_local),
    .q0(dct_1d_dct_coeff_table_0_q0)
);

dct_dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_1_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_1d_dct_coeff_table_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_1d_dct_coeff_table_1_address0),
    .ce0(dct_1d_dct_coeff_table_1_ce0_local),
    .q0(dct_1d_dct_coeff_table_1_q0)
);

dct_dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_2_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_1d_dct_coeff_table_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_1d_dct_coeff_table_2_address0),
    .ce0(dct_1d_dct_coeff_table_2_ce0_local),
    .q0(dct_1d_dct_coeff_table_2_q0)
);

dct_dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_3_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_1d_dct_coeff_table_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_1d_dct_coeff_table_3_address0),
    .ce0(dct_1d_dct_coeff_table_3_ce0_local),
    .q0(dct_1d_dct_coeff_table_3_q0)
);

dct_dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_4_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_1d_dct_coeff_table_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_1d_dct_coeff_table_4_address0),
    .ce0(dct_1d_dct_coeff_table_4_ce0_local),
    .q0(dct_1d_dct_coeff_table_4_q0)
);

dct_dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_5_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_1d_dct_coeff_table_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_1d_dct_coeff_table_5_address0),
    .ce0(dct_1d_dct_coeff_table_5_ce0_local),
    .q0(dct_1d_dct_coeff_table_5_q0)
);

dct_dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_6_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_1d_dct_coeff_table_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_1d_dct_coeff_table_6_address0),
    .ce0(dct_1d_dct_coeff_table_6_ce0_local),
    .q0(dct_1d_dct_coeff_table_6_q0)
);

dct_dct_1d_Pipeline_DCT_Outer_Loop_dct_1d_dct_coeff_table_7_ROM_AUTO_1R #(
    .DataWidth( 15 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
dct_1d_dct_coeff_table_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dct_1d_dct_coeff_table_7_address0),
    .ce0(dct_1d_dct_coeff_table_7_ce0_local),
    .q0(dct_1d_dct_coeff_table_7_q0)
);

dct_mul_14ns_16s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
mul_14ns_16s_29_1_1_U3(
    .din0(mul_ln46_2_fu_340_p0),
    .din1(mul_ln46_2_fu_340_p1),
    .dout(mul_ln46_2_fu_340_p2)
);

dct_mul_15s_16s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
mul_15s_16s_29_1_1_U4(
    .din0(coeff_4_reg_562),
    .din1(mul_ln46_4_fu_345_p1),
    .dout(mul_ln46_4_fu_345_p2)
);

dct_mul_15s_16s_29_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 29 ))
mul_15s_16s_29_1_1_U5(
    .din0(coeff_2_reg_552),
    .din1(mul_ln46_6_fu_350_p1),
    .dout(mul_ln46_6_fu_350_p2)
);

dct_mac_muladd_16s_15s_13ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_15s_13ns_29_4_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_391_p0),
    .din1(dct_1d_dct_coeff_table_7_q0),
    .din2(grp_fu_391_p2),
    .ce(1'b1),
    .dout(grp_fu_391_p3)
);

dct_mac_muladd_16s_15s_29s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_15s_29s_29_4_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_398_p0),
    .din1(dct_1d_dct_coeff_table_1_q0),
    .din2(mul_ln46_2_reg_577),
    .ce(1'b1),
    .dout(grp_fu_398_p3)
);

dct_mac_muladd_16s_15s_29ns_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_15s_29ns_29_4_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_404_p0),
    .din1(dct_1d_dct_coeff_table_6_q0),
    .din2(grp_fu_391_p3),
    .ce(1'b1),
    .dout(grp_fu_404_p3)
);

dct_mac_muladd_16s_15s_29s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_15s_29s_29_4_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_412_p0),
    .din1(dct_1d_dct_coeff_table_3_q0),
    .din2(mul_ln46_6_reg_587),
    .ce(1'b1),
    .dout(grp_fu_412_p3)
);

dct_mac_muladd_16s_15s_29s_29_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
mac_muladd_16s_15s_29s_29_4_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_418_p0),
    .din1(dct_1d_dct_coeff_table_5_q0),
    .din2(mul_ln46_4_reg_582),
    .ce(1'b1),
    .dout(grp_fu_418_p3)
);

dct_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln39_fu_289_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_74 <= add_ln39_fu_295_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_74 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        add_ln46_1_reg_602 <= grp_fu_412_p3;
        add_ln46_reg_597 <= grp_fu_398_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln46_6_reg_607 <= add_ln46_6_fu_355_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        coeff_2_reg_552 <= dct_1d_dct_coeff_table_2_q0;
        coeff_4_reg_562 <= dct_1d_dct_coeff_table_4_q0;
        coeff_reg_542 <= dct_1d_dct_coeff_table_0_q0;
        k_1_reg_477_pp0_iter2_reg <= k_1_reg_477_pp0_iter1_reg;
        k_1_reg_477_pp0_iter3_reg <= k_1_reg_477_pp0_iter2_reg;
        k_1_reg_477_pp0_iter4_reg <= k_1_reg_477_pp0_iter3_reg;
        k_1_reg_477_pp0_iter5_reg <= k_1_reg_477_pp0_iter4_reg;
        k_1_reg_477_pp0_iter6_reg <= k_1_reg_477_pp0_iter5_reg;
        mul_ln46_2_reg_577 <= mul_ln46_2_fu_340_p2;
        mul_ln46_4_reg_582 <= mul_ln46_4_fu_345_p2;
        mul_ln46_6_reg_587 <= mul_ln46_6_fu_350_p2;
        trunc_ln_reg_612 <= {{add_ln46_7_fu_363_p2[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        k_1_reg_477 <= ap_sig_allocacmp_k_1;
        k_1_reg_477_pp0_iter1_reg <= k_1_reg_477;
        sext_ln46_1_cast_reg_472 <= sext_ln46_1_cast_fu_277_p1;
        sext_ln46_2_cast_reg_442 <= sext_ln46_2_cast_fu_253_p1;
        sext_ln46_3_cast_reg_447 <= sext_ln46_3_cast_fu_257_p1;
        sext_ln46_4_cast_reg_452 <= sext_ln46_4_cast_fu_261_p1;
        sext_ln46_5_cast_reg_437 <= sext_ln46_5_cast_fu_249_p1;
        sext_ln46_6_cast_reg_457 <= sext_ln46_6_cast_fu_265_p1;
        sext_ln46_7_cast_reg_467 <= sext_ln46_7_cast_fu_273_p1;
        sext_ln46_cast_reg_462 <= sext_ln46_cast_fu_269_p1;
        zext_ln39_reg_486[3 : 0] <= zext_ln39_fu_301_p1[3 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln39_fu_289_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter6_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_k_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_k_1 = k_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_1d_dct_coeff_table_0_ce0_local = 1'b1;
    end else begin
        dct_1d_dct_coeff_table_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_1d_dct_coeff_table_1_ce0_local = 1'b1;
    end else begin
        dct_1d_dct_coeff_table_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_1d_dct_coeff_table_2_ce0_local = 1'b1;
    end else begin
        dct_1d_dct_coeff_table_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_1d_dct_coeff_table_3_ce0_local = 1'b1;
    end else begin
        dct_1d_dct_coeff_table_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_1d_dct_coeff_table_4_ce0_local = 1'b1;
    end else begin
        dct_1d_dct_coeff_table_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_1d_dct_coeff_table_5_ce0_local = 1'b1;
    end else begin
        dct_1d_dct_coeff_table_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_1d_dct_coeff_table_6_ce0_local = 1'b1;
    end else begin
        dct_1d_dct_coeff_table_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dct_1d_dct_coeff_table_7_ce0_local = 1'b1;
    end else begin
        dct_1d_dct_coeff_table_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dst_ce0_local = 1'b1;
    end else begin
        dst_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        dst_we0_local = 1'b1;
    end else begin
        dst_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_fu_295_p2 = (ap_sig_allocacmp_k_1 + 4'd1);

assign add_ln46_2_fu_359_p2 = ($signed(add_ln46_1_reg_602) + $signed(add_ln46_reg_597));

assign add_ln46_6_fu_355_p0 = grp_fu_404_p3;

assign add_ln46_6_fu_355_p2 = ($signed(add_ln46_6_fu_355_p0) + $signed(grp_fu_418_p3));

assign add_ln46_7_fu_363_p2 = (add_ln46_6_reg_607 + add_ln46_2_fu_359_p2);

assign add_ln46_8_fu_381_p2 = (zext_ln46_1 + zext_ln46_2_fu_378_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign dct_1d_dct_coeff_table_0_address0 = zext_ln39_reg_486;

assign dct_1d_dct_coeff_table_1_address0 = zext_ln39_reg_486;

assign dct_1d_dct_coeff_table_2_address0 = zext_ln39_reg_486;

assign dct_1d_dct_coeff_table_3_address0 = zext_ln39_reg_486;

assign dct_1d_dct_coeff_table_4_address0 = zext_ln39_reg_486;

assign dct_1d_dct_coeff_table_5_address0 = zext_ln39_reg_486;

assign dct_1d_dct_coeff_table_6_address0 = zext_ln39_reg_486;

assign dct_1d_dct_coeff_table_7_address0 = zext_ln39_fu_301_p1;

assign dst_address0 = zext_ln46_3_fu_386_p1;

assign dst_ce0 = dst_ce0_local;

assign dst_d0 = trunc_ln_reg_612;

assign dst_we0 = dst_we0_local;

assign grp_fu_391_p0 = sext_ln46_7_cast_reg_467;

assign grp_fu_391_p2 = 29'd4096;

assign grp_fu_398_p0 = sext_ln46_1_cast_reg_472;

assign grp_fu_404_p0 = sext_ln46_6_cast_reg_457;

assign grp_fu_412_p0 = sext_ln46_3_cast_reg_447;

assign grp_fu_418_p0 = sext_ln46_5_cast_reg_437;

assign icmp_ln39_fu_289_p2 = ((ap_sig_allocacmp_k_1 == 4'd8) ? 1'b1 : 1'b0);

assign mul_ln46_2_fu_340_p0 = mul_ln46_2_fu_340_p00;

assign mul_ln46_2_fu_340_p00 = coeff_reg_542;

assign mul_ln46_2_fu_340_p1 = sext_ln46_cast_reg_462;

assign mul_ln46_4_fu_345_p1 = sext_ln46_4_cast_reg_452;

assign mul_ln46_6_fu_350_p1 = sext_ln46_2_cast_reg_442;

assign sext_ln46_1_cast_fu_277_p1 = $signed(sext_ln46_1);

assign sext_ln46_2_cast_fu_253_p1 = $signed(sext_ln46_2);

assign sext_ln46_3_cast_fu_257_p1 = $signed(sext_ln46_3);

assign sext_ln46_4_cast_fu_261_p1 = $signed(sext_ln46_4);

assign sext_ln46_5_cast_fu_249_p1 = $signed(sext_ln46_5);

assign sext_ln46_6_cast_fu_265_p1 = $signed(sext_ln46_6);

assign sext_ln46_7_cast_fu_273_p1 = $signed(sext_ln46_7);

assign sext_ln46_cast_fu_269_p1 = $signed(sext_ln46);

assign zext_ln39_fu_301_p1 = ap_sig_allocacmp_k_1;

assign zext_ln46_2_fu_378_p1 = k_1_reg_477_pp0_iter6_reg;

assign zext_ln46_3_fu_386_p1 = add_ln46_8_fu_381_p2;

always @ (posedge ap_clk) begin
    zext_ln39_reg_486[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //dct_dct_1d_Pipeline_DCT_Outer_Loop
