/*
 *
 * Copyright (c) [2017] by InvenSense, Inc.
 * * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted.
 * * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
 * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
 * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
 * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 *
 */

#include "icm566xx/imu/inv_imu_edmp.h"
#include "icm566xx/imu/inv_imu_edmp_defs.h"
#include "icm566xx/imu/inv_imu_edmp_lowg.h"
#include "icm566xx/imu/inv_imu_edmp_lowg_memmap.h"

int inv_imu_edmp_get_lowg_parameters(inv_imu_device_t *s, inv_imu_edmp_apex_parameters_lowg_t *p)
{
	int status = INV_IMU_OK;

	status |= INV_IMU_READ_EDMP_SRAM(s, EDMP_LOWG_PEAK_TH, (uint8_t *)&p->lowg_peak_th);
	status |=
		INV_IMU_READ_EDMP_SRAM(s, EDMP_LOWG_PEAK_TH_HYST, (uint8_t *)&p->lowg_peak_th_hyst);
	status |= INV_IMU_READ_EDMP_SRAM(s, EDMP_LOWG_TIME_TH, (uint8_t *)&p->lowg_time_th);

	return status;
}

int inv_imu_edmp_get_power_save_apex_parameters(inv_imu_device_t *s,
						inv_imu_edmp_apex_parameters_power_save_t *p)
{
	int status = INV_IMU_OK;
	edmp_apex_en1_t edmp_apex_en1;

	status |= INV_IMU_READ_EDMP_SRAM(s, EDMP_POWER_SAVE_TIME, (uint8_t *)&p->power_save_time);
	status |= inv_imu_read_reg(s, EDMP_APEX_EN1, 1, (uint8_t *)&edmp_apex_en1);
	p->power_save_en = edmp_apex_en1.power_save_en ? INV_IMU_ENABLE : INV_IMU_DISABLE;

	return status;
}

int inv_imu_edmp_set_lowg_parameters(inv_imu_device_t *s,
				     const inv_imu_edmp_apex_parameters_lowg_t *p)
{
	int status = INV_IMU_OK;
	edmp_apex_en0_t edmp_apex_en0;

	status |= inv_imu_read_reg(s, EDMP_APEX_EN0, 1, (uint8_t *)&edmp_apex_en0);
	if (edmp_apex_en0.lowg_en) {
		return INV_IMU_ERROR;
	}

	status |= INV_IMU_WRITE_EDMP_SRAM(s, EDMP_LOWG_PEAK_TH, (uint8_t *)&p->lowg_peak_th);
	status |= INV_IMU_WRITE_EDMP_SRAM(s, EDMP_LOWG_PEAK_TH_HYST,
					  (uint8_t *)&p->lowg_peak_th_hyst);
	status |= INV_IMU_WRITE_EDMP_SRAM(s, EDMP_LOWG_TIME_TH, (uint8_t *)&p->lowg_time_th);

	return status;
}

int inv_imu_edmp_set_power_save_apex_parameters(inv_imu_device_t *s,
						const inv_imu_edmp_apex_parameters_power_save_t *p)
{
	int status = INV_IMU_OK;
	edmp_apex_en1_t edmp_apex_en1;

	status |= INV_IMU_WRITE_EDMP_SRAM(s, EDMP_POWER_SAVE_TIME, (uint8_t *)&p->power_save_time);
	status |= inv_imu_read_reg(s, EDMP_APEX_EN1, 1, (uint8_t *)&edmp_apex_en1);
	edmp_apex_en1.power_save_en = p->power_save_en;
	status |= inv_imu_write_reg(s, EDMP_APEX_EN1, 1, (uint8_t *)&edmp_apex_en1);

	return status;
}

int inv_imu_edmp_get_config_int_lowg(inv_imu_device_t *s, inv_imu_edmp_int_state_t *it)
{
	int status = INV_IMU_OK;
	int_apex_configx_t cfg;

	status |= inv_imu_read_reg(s, INT_APEX_CONFIG0, 1, (uint8_t *)&cfg);
	/* INT_APEX_CONFIG0 */
	it->INV_LOWG = !cfg.int_apex_config0.int_status_mask_pin_low_g_det;

	return status;
}

int inv_imu_edmp_set_config_int_lowg(inv_imu_device_t *s, const inv_imu_edmp_int_state_t *it)
{
	int status = INV_IMU_OK;
	int_apex_configx_t cfg = {0};

	/* INT_APEX_CONFIG0 */
	cfg.int_apex_config0.int_status_mask_pin_low_g_det = !it->INV_LOWG;
	status |= inv_imu_write_reg(s, INT_APEX_CONFIG0, 1, (uint8_t *)&cfg);

	return status;
}

int inv_imu_edmp_enable_lowg(inv_imu_device_t *s)
{
	int status = INV_IMU_OK;
	edmp_apex_en0_t edmp_apex_en0;

	/* Make sure freefall is not already enabled to prevent messing up pointers */
	status |= inv_imu_read_reg(s, EDMP_APEX_EN0, 1, (uint8_t *)&edmp_apex_en0);
	if (edmp_apex_en0.lowg_en) {
		return status;
	}

	/* Enable freefall */
	edmp_apex_en0.lowg_en = INV_IMU_ENABLE;
	status |= inv_imu_write_reg(s, EDMP_APEX_EN0, 1, (uint8_t *)&edmp_apex_en0);

	return status;
}

int inv_imu_edmp_disable_lowg(inv_imu_device_t *s)
{
	int status = INV_IMU_OK;
	edmp_apex_en0_t edmp_apex_en0;

	status |= inv_imu_read_reg(s, EDMP_APEX_EN0, 1, (uint8_t *)&edmp_apex_en0);
	edmp_apex_en0.lowg_en = INV_IMU_DISABLE;
	status |= inv_imu_write_reg(s, EDMP_APEX_EN0, 1, (uint8_t *)&edmp_apex_en0);

	return status;
}

int inv_imu_edmp_set_lowg_odr(inv_imu_device_t *s, uint16_t ff_odr)
{
	int status = INV_IMU_OK;

	status |= INV_IMU_WRITE_EDMP_SRAM(s, EDMP_ODR_LOWG, (uint8_t *)&ff_odr);

	return status;
}

int inv_imu_edmp_get_int_lowg_status(inv_imu_device_t *s, inv_imu_edmp_int_state_t *it)
{
	int status = INV_IMU_OK;
	int_apex_statusx_t st;

	/* Read APEX interrupt status */
	status |= inv_imu_read_reg(s, INT_APEX_STATUS0, 1, (uint8_t *)&st);
	it->INV_LOWG = st.int_apex_status0.int_status_low_g_det;
	return status;
}
