==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 193.082 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx' (ExtendedKalmanFilter.cpp:22:48)
WARNING: [HLS 207-5292] unused parameter 'vy' (ExtendedKalmanFilter.cpp:22:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.465 seconds; current allocated memory: 194.723 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'predictState(double&, double&, double&, double&)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'predictCovariance(double&, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'updateState(double&, double&, double&, double&, double&, double, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.512 seconds; current allocated memory: 197.348 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.348 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 202.344 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 204.359 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 225.461 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 225.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 225.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/P' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 228.777 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 234.086 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 239.293 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 351.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.77 seconds; current allocated memory: 46.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.084 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 192.781 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx' (ExtendedKalmanFilter.cpp:22:48)
WARNING: [HLS 207-5292] unused parameter 'vy' (ExtendedKalmanFilter.cpp:22:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.375 seconds; current allocated memory: 194.469 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'predictState(double&, double&, double&, double&)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'predictCovariance(double&, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'updateState(double&, double&, double&, double&, double&, double, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.212 seconds; current allocated memory: 196.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 197.219 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 202.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 204.574 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 225.980 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 225.988 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 225.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 225.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/P' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 229.020 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 234.848 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 239.926 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 351.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.035 seconds; current allocated memory: 47.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.167 seconds; current allocated memory: 6.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 192.871 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx' (ExtendedKalmanFilter.cpp:22:48)
WARNING: [HLS 207-5292] unused parameter 'vy' (ExtendedKalmanFilter.cpp:22:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 194.750 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'predictState(double&, double&, double&, double&)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'predictCovariance(double&, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'updateState(double&, double&, double&, double&, double&, double, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.049 seconds; current allocated memory: 197.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 202.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 204.445 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 226.223 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 226.238 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 226.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 226.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/P' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 229.070 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 234.758 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 239.961 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 351.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.737 seconds; current allocated memory: 47.199 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 193.543 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx' (ExtendedKalmanFilter.cpp:22:48)
WARNING: [HLS 207-5292] unused parameter 'vy' (ExtendedKalmanFilter.cpp:22:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 194.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'predictState(double&, double&, double&, double&)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'predictCovariance(double&, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'updateState(double&, double&, double&, double&, double&, double, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.059 seconds; current allocated memory: 197.484 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.484 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 202.844 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 204.871 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 226.172 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 226.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 226.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 226.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/P' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 229.312 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 234.875 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 239.945 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 351.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.842 seconds; current allocated memory: 46.543 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.21 seconds; current allocated memory: 5.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 193.480 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx' (ExtendedKalmanFilter.cpp:22:48)
WARNING: [HLS 207-5292] unused parameter 'vy' (ExtendedKalmanFilter.cpp:22:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 194.707 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'predictState(double&, double&, double&, double&)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'predictCovariance(double&, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'updateState(double&, double&, double&, double&, double&, double, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.185 seconds; current allocated memory: 197.551 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.551 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 202.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 204.703 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 226.195 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 226.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 226.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 226.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/P' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 229.230 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 234.922 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 240.223 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 351.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.989 seconds; current allocated memory: 46.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'extendedKalmanFilter' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.587 seconds; current allocated memory: 6.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 193.602 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx' (ExtendedKalmanFilter.cpp:22:48)
WARNING: [HLS 207-5292] unused parameter 'vy' (ExtendedKalmanFilter.cpp:22:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.299 seconds; current allocated memory: 195.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'predictState(double&, double&, double&, double&)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'predictCovariance(double&, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'updateState(double&, double&, double&, double&, double&, double, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.098 seconds; current allocated memory: 197.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 202.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 204.930 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 226.312 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 226.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 226.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 226.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/P' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 229.547 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 235.020 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 240.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 351.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.851 seconds; current allocated memory: 46.844 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 171.592 seconds; current allocated memory: 8.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 0.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 193.008 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx' (ExtendedKalmanFilter.cpp:22:48)
WARNING: [HLS 207-5292] unused parameter 'vy' (ExtendedKalmanFilter.cpp:22:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.603 seconds; current allocated memory: 194.594 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'predictState(double&, double&, double&, double&)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'predictCovariance(double&, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'updateState(double&, double&, double&, double&, double&, double, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.141 seconds; current allocated memory: 197.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.258 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 202.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 204.770 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 225.812 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 225.836 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 225.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 225.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/P' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 229.172 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 234.160 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 239.816 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 351.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.2 seconds; current allocated memory: 47.141 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 181.063 seconds; current allocated memory: 7.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 0.570 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 193.344 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx' (ExtendedKalmanFilter.cpp:22:48)
WARNING: [HLS 207-5292] unused parameter 'vy' (ExtendedKalmanFilter.cpp:22:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.357 seconds; current allocated memory: 195.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'predictState(double&, double&, double&, double&)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'predictCovariance(double&, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'updateState(double&, double&, double&, double&, double&, double, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.139 seconds; current allocated memory: 197.578 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 203.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 205.078 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 226.723 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 226.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 226.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 226.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/P' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 229.141 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 234.891 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 239.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 351.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.985 seconds; current allocated memory: 46.703 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.064 seconds; current allocated memory: 6.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 193.301 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vx' (ExtendedKalmanFilter.cpp:22:48)
WARNING: [HLS 207-5292] unused parameter 'vy' (ExtendedKalmanFilter.cpp:22:60)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.297 seconds; current allocated memory: 194.941 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 43 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 34 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 44 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 45 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'predictState(double&, double&, double&, double&)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'predictCovariance(double&, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'updateState(double&, double&, double&, double&, double&, double, double)' into 'extendedKalmanFilter(double&, double&, double&, double&, double&, double, double)' (ExtendedKalmanFilter.cpp:45:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.186 seconds; current allocated memory: 197.352 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 197.352 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 202.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 204.598 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 225.781 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 225.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 225.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 225.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/x' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/y' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/vy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/P' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_y' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 228.984 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 234.199 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 239.605 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-789] **** Estimated Fmax: 351.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.917 seconds; current allocated memory: 46.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160tfbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 183.498 seconds; current allocated memory: 8.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 192.898 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.012 seconds; current allocated memory: 195.703 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.006 seconds; current allocated memory: 197.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 203.840 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 205.402 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:77) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:80:36) to (ExtendedKalmanFilter.cpp:80:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:97:25) to (ExtendedKalmanFilter.cpp:94:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:117).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 228.801 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 228.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 234.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 236.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 245.277 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 257.371 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 263.879 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.798 seconds; current allocated memory: 71.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.157 seconds; current allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 194.035 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.204 seconds; current allocated memory: 196.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.2 seconds; current allocated memory: 198.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 198.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 204.562 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 206.484 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:77) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:80:36) to (ExtendedKalmanFilter.cpp:80:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:97:25) to (ExtendedKalmanFilter.cpp:94:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:117).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 229.105 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 229.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 235.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 237.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 245.531 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 257.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 264.020 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.204 seconds; current allocated memory: 70.059 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 0.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 194.098 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 196.418 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.84 seconds; current allocated memory: 198.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 198.426 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 204.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 206.012 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:77) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:80:36) to (ExtendedKalmanFilter.cpp:80:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:97:25) to (ExtendedKalmanFilter.cpp:94:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:117).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 229.531 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 229.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 235.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 237.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 245.402 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 257.762 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 263.953 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.928 seconds; current allocated memory: 69.914 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 193.062 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 195.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.027 seconds; current allocated memory: 197.703 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.703 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 203.840 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 205.496 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:77) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:80:36) to (ExtendedKalmanFilter.cpp:80:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:97:25) to (ExtendedKalmanFilter.cpp:94:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:117).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 229.105 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 229.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 235.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 236.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 244.910 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 256.441 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 263.609 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.524 seconds; current allocated memory: 70.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: cosim_design -O -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '3'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.879 seconds; current allocated memory: 6.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 192.699 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.889 seconds; current allocated memory: 195.438 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.86 seconds; current allocated memory: 197.641 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.641 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 203.449 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 205.445 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:77) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:80:36) to (ExtendedKalmanFilter.cpp:80:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:97:25) to (ExtendedKalmanFilter.cpp:94:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:117).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 228.730 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 228.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 234.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 236.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 244.668 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 256.641 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 263.312 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.088 seconds; current allocated memory: 70.656 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 0.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 193.164 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.917 seconds; current allocated memory: 195.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:33:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.912 seconds; current allocated memory: 197.527 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.527 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 203.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 205.211 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:77) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:77) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:80:36) to (ExtendedKalmanFilter.cpp:80:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:97:25) to (ExtendedKalmanFilter.cpp:94:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:117).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 228.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 228.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 234.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 236.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 244.871 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 256.551 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 263.285 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.233 seconds; current allocated memory: 70.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 0.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 193.211 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
ERROR: [HLS 207-813] 'ExtendedKalmanFilter.h' file not found with <angled> include; use "quotes" instead (ExtendedKalmanFilter.cpp:4:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 193.324 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 195.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.886 seconds; current allocated memory: 197.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 203.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 205.430 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:78) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:81:36) to (ExtendedKalmanFilter.cpp:81:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:98:25) to (ExtendedKalmanFilter.cpp:95:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:118).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 229.105 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 229.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 234.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 236.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 244.910 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 256.668 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 263.457 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.934 seconds; current allocated memory: 70.172 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 194.145 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.735 seconds; current allocated memory: 196.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.82 seconds; current allocated memory: 199.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 199.074 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 205.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 206.562 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:78) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:81:36) to (ExtendedKalmanFilter.cpp:81:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:98:25) to (ExtendedKalmanFilter.cpp:95:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:118).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 229.668 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 229.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 235.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 237.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 246.027 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 257.492 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 264.426 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.868 seconds; current allocated memory: 70.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 0.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 193.762 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
ERROR: [HLS 207-2981] no template named 'vector' (./ExtendedKalmanFilter.h:7:28)
ERROR: [HLS 207-3776] use of undeclared identifier 'vector' (./ExtendedKalmanFilter.h:7:35)
ERROR: [HLS 207-1198] expected '(' for function-style cast or type construction (./ExtendedKalmanFilter.h:7:48)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 193.863 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 196.469 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.83 seconds; current allocated memory: 198.383 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 198.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 204.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 206.234 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:78) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:81:36) to (ExtendedKalmanFilter.cpp:81:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:98:25) to (ExtendedKalmanFilter.cpp:95:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:118).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 229.480 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 229.484 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 235.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 236.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 245.391 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 257.195 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 263.941 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.855 seconds; current allocated memory: 70.211 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 0.336 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 193.133 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 195.652 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.834 seconds; current allocated memory: 197.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 203.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 205.355 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:78) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:81:36) to (ExtendedKalmanFilter.cpp:81:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:98:25) to (ExtendedKalmanFilter.cpp:95:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:118).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 228.832 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 228.840 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 235.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 236.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 245.219 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 256.531 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 263.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.845 seconds; current allocated memory: 71.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 193.570 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.865 seconds; current allocated memory: 195.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.892 seconds; current allocated memory: 197.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 197.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 204.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 206.172 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:78) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:81:36) to (ExtendedKalmanFilter.cpp:81:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:98:25) to (ExtendedKalmanFilter.cpp:95:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:118).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 228.855 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 228.859 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 235.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 237.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 245.496 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 257.266 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 264.023 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.111 seconds; current allocated memory: 70.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 193.238 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 195.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.032 seconds; current allocated memory: 197.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 203.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 205.805 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:78) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:81:36) to (ExtendedKalmanFilter.cpp:81:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:98:25) to (ExtendedKalmanFilter.cpp:95:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:118).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 228.961 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 228.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 234.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 236.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 244.977 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 256.672 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 263.691 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.241 seconds; current allocated memory: 70.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 0.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 192.844 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 195.605 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.833 seconds; current allocated memory: 197.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 197.523 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 203.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 205.539 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:78) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:81:36) to (ExtendedKalmanFilter.cpp:81:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:98:25) to (ExtendedKalmanFilter.cpp:95:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:118).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 229.125 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 229.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 234.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 236.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 244.820 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 256.535 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 263.492 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.917 seconds; current allocated memory: 70.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 193.281 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 196.223 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.958 seconds; current allocated memory: 198.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 198.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 204.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 205.969 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:78) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:81:36) to (ExtendedKalmanFilter.cpp:81:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:98:25) to (ExtendedKalmanFilter.cpp:95:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:118).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 229.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 229.473 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 235.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 237.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 245.371 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 257.465 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 264.234 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.124 seconds; current allocated memory: 70.988 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -O -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 0.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -O=1
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -O -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 193.602 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 196.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.891 seconds; current allocated memory: 197.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 203.996 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 205.426 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:78) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:81:36) to (ExtendedKalmanFilter.cpp:81:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:98:25) to (ExtendedKalmanFilter.cpp:95:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:118).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 229.180 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 229.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 235.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 236.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 245.184 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.616 seconds; current allocated memory: 256.586 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 263.652 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.972 seconds; current allocated memory: 70.164 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '3'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.263 seconds; current allocated memory: 6.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 193.363 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 195.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:34:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.854 seconds; current allocated memory: 197.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 197.840 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 203.527 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 205.391 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:78) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:78) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:81:36) to (ExtendedKalmanFilter.cpp:81:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:98:25) to (ExtendedKalmanFilter.cpp:95:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:118).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 229.004 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 229.020 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 234.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 236.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 244.695 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 256.070 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 263.102 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.908 seconds; current allocated memory: 69.941 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 193.918 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.3 seconds; current allocated memory: 196.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:37:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.119 seconds; current allocated memory: 198.246 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 198.246 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 203.922 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 205.691 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:81) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:81) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:84:36) to (ExtendedKalmanFilter.cpp:84:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:101:25) to (ExtendedKalmanFilter.cpp:98:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:121).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elap==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 193.262 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.507 seconds; current allocated memory: 195.797 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.119 seconds; current allocated memory: 197.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 197.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 203.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 205.418 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 228.559 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 228.562 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 234.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 236.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 244.855 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.663 seconds; current allocated memory: 256.258 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.239 seconds; current allocated memory: 263.168 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 19.271 seconds; current allocated memory: 69.949 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.194 seconds; current allocated memory: 0.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 193.453 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.096 seconds; current allocated memory: 195.953 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.88 seconds; current allocated memory: 197.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 197.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 203.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 205.641 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 228.230 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 228.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 234.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 236.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 244.547 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.453 seconds; current allocated memory: 256.242 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.273 seconds; current allocated memory: 263.281 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 16.502 seconds; current allocated memory: 69.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.913 seconds; current allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ExtendedKalmanFilter/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 679.935 seconds; current allocated memory: 8.645 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.089 seconds; current allocated memory: 0.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'extendedKalmanFilter' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.504 seconds; current allocated memory: 6.633 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 194.098 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.316 seconds; current allocated memory: 196.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.181 seconds; current allocated memory: 198.645 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 198.645 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 204.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 206.180 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 229.004 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 229.012 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.695 seconds; current allocated memory: 235.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 237.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.023 seconds; current allocated memory: 245.504 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.708 seconds; current allocated memory: 257.586 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.119 seconds; current allocated memory: 264.234 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 17.539 seconds; current allocated memory: 70.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.121 seconds; current allocated memory: 0.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 194.145 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.621 seconds; current allocated memory: 196.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.952 seconds; current allocated memory: 198.234 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 198.234 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 204.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 205.922 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 229.359 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 229.375 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 235.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 237.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 245.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.506 seconds; current allocated memory: 257.188 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.247 seconds; current allocated memory: 264.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 15.918 seconds; current allocated memory: 69.996 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.996 seconds; current allocated memory: 6.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 192.934 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.757 seconds; current allocated memory: 195.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.877 seconds; current allocated memory: 197.391 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 197.391 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 203.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 205.168 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 228.633 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 228.652 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 234.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 236.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 244.449 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 256.598 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.264 seconds; current allocated memory: 263.277 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 16.501 seconds; current allocated memory: 70.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.952 seconds; current allocated memory: 5.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 192.895 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.832 seconds; current allocated memory: 195.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.763 seconds; current allocated memory: 197.887 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 197.887 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 203.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 205.336 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 228.770 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 228.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 235.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 236.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 244.629 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.729 seconds; current allocated memory: 256.289 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.372 seconds; current allocated memory: 263.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 17.66 seconds; current allocated memory: 70.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.547 seconds; current allocated memory: 6.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 193.402 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.59 seconds; current allocated memory: 195.812 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.777 seconds; current allocated memory: 197.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 197.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 203.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 205.629 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 229.324 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 229.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 234.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 236.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 244.883 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.491 seconds; current allocated memory: 256.750 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.242 seconds; current allocated memory: 263.703 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.795 seconds; current allocated memory: 70.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 0.344 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 194.520 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.669 seconds; current allocated memory: 196.754 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.877 seconds; current allocated memory: 198.547 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 198.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 204.641 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 206.301 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 229.527 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 229.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 235.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 237.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.796 seconds; current allocated memory: 245.609 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.497 seconds; current allocated memory: 257.777 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.316 seconds; current allocated memory: 264.246 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 16.002 seconds; current allocated memory: 69.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.932 seconds; current allocated memory: 6.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 193.195 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.579 seconds; current allocated memory: 195.633 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.33 seconds; current allocated memory: 197.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 197.531 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 203.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 205.250 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 228.824 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 228.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 234.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.416 seconds; current allocated memory: 236.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.179 seconds; current allocated memory: 244.648 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.504 seconds; current allocated memory: 256.391 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.037 seconds; current allocated memory: 263.500 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 19.234 seconds; current allocated memory: 70.430 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.273 seconds; current allocated memory: 6.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 192.883 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.663 seconds; current allocated memory: 195.371 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.7 seconds; current allocated memory: 197.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 197.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 203.234 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 205.336 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 228.656 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 228.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 235.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.332 seconds; current allocated memory: 236.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 245.172 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 257.043 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 263.719 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 15.591 seconds; current allocated memory: 70.875 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 0.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 193.477 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.633 seconds; current allocated memory: 196.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 578 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.539 seconds; current allocated memory: 198.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 198.410 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 203.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 205.445 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:83) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:83) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:86:36) to (ExtendedKalmanFilter.cpp:86:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:103:25) to (ExtendedKalmanFilter.cpp:100:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:123).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 228.887 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 228.891 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 234.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 236.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 244.891 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.507 seconds; current allocated memory: 257.000 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 263.668 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 15.47 seconds; current allocated memory: 70.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line47 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line55 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 206.473 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 209.035 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 580 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 294 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 291 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 296 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 362 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_121_20' (ExtendedKalmanFilter.cpp:121:24) in function 'extendedKalmanFilter' partially with a factor of 2 (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_14' (ExtendedKalmanFilter.cpp:102:24) in function 'extendedKalmanFilter' completely with a factor of 2 (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to 'gps_measurement_data': Complete partitioning on dimension 1. (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to 'output_predict_data': Complete partitioning on dimension 1. (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.34 seconds; current allocated memory: 211.141 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 211.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 217.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 218.848 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:86) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:86) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:89:36) to (ExtendedKalmanFilter.cpp:89:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:129).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 242.164 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 242.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 249.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 250.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 261.250 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.805 seconds; current allocated memory: 273.648 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 280.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 352.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.44 seconds; current allocated memory: 74.168 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 193.688 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 196.426 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 580 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 294 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 291 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 296 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 361 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_121_22' (ExtendedKalmanFilter.cpp:121:24) in function 'extendedKalmanFilter' partially with a factor of 2 (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_16' (ExtendedKalmanFilter.cpp:102:24) in function 'extendedKalmanFilter' completely with a factor of 2 (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to 'gps_measurement_data': Complete partitioning on dimension 1. (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to 'output_predict_data': Complete partitioning on dimension 1. (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.936 seconds; current allocated memory: 198.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 198.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 204.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 206.656 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:86) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:86) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:89:36) to (ExtendedKalmanFilter.cpp:89:27) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:129).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 229.625 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 229.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 236.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 238.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 248.539 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 260.898 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 267.859 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 352.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.103 seconds; current allocated memory: 74.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line47 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line55 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line63 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 193.660 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.782 seconds; current allocated memory: 196.238 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 580 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 432 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 294 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 286 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 291 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 284 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 296 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 363 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_121_19' (ExtendedKalmanFilter.cpp:121:24) in function 'extendedKalmanFilter' partially with a factor of 2 (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_13' (ExtendedKalmanFilter.cpp:102:24) in function 'extendedKalmanFilter' completely with a factor of 2 (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to 'gps_measurement_data': Complete partitioning on dimension 1. (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to 'output_predict_data': Complete partitioning on dimension 1. (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.903 seconds; current allocated memory: 198.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 198.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 204.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 205.996 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:86) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:86) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:89:35) to (ExtendedKalmanFilter.cpp:89:26) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:129).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 229.336 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 229.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 236.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 238.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 248.266 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 261.004 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 267.727 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 352.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 74.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line47 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line55 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line63 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line81 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line88 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line94 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line102 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line112 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line120 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line126 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line131 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line139 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 193.473 MB.
INFO: [HLS 200-10] Analyzing design file 'ExtendedKalmanFilter.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.763 seconds; current allocated memory: 196.336 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 580 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 392 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 295 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 266 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 262 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 268 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 336 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/Enrique/Desktop/ECEN331Project/ExtendedKalmanFilter/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'stateTransition(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'measurementFunction(double*)' into 'extendedKalmanFilter(double*, double*)' (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to 'gps_measurement_data': Complete partitioning on dimension 1. (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to 'output_predict_data': Complete partitioning on dimension 1. (ExtendedKalmanFilter.cpp:39:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.892 seconds; current allocated memory: 198.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 198.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 204.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 206.328 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'S' (ExtendedKalmanFilter.cpp:86) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:86) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'S' (ExtendedKalmanFilter.cpp:86) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:89:35) to (ExtendedKalmanFilter.cpp:89:26) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (ExtendedKalmanFilter.cpp:106:25) to (ExtendedKalmanFilter.cpp:103:28) in function 'extendedKalmanFilter'... converting 4 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4doubleP0A.i2' into 'extendedKalmanFilter' (ExtendedKalmanFilter.cpp:127).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 229.387 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 229.395 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'extendedKalmanFilter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 235.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 236.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extendedKalmanFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/gps_measurement_data_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'extendedKalmanFilter/output_predict_data_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'extendedKalmanFilter' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'x_3' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_13_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_59_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_15_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'extendedKalmanFilter'.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_A_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_P_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'extendedKalmanFilter_H_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_tempP_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'extendedKalmanFilter_K_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 245.922 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 257.371 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 264.348 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for extendedKalmanFilter.
INFO: [VLOG 209-307] Generating Verilog RTL for extendedKalmanFilter.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 299.35 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.966 seconds; current allocated memory: 71.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xc7k160t-fbg676-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -pipeline_loops=0
INFO: [HLS 200-1464] Running solution command: config_export -flow=impl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=4
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
INFO: [HLS 200-1510] Running: set_part xc7k160t-fbg676-2 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: config_export -flow impl -format ip_catalog -rtl verilog -vivado_clock 4 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level all 
INFO: [HLS 200-1510] Running: source ./ExtendedKalmanFilter/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name extendedKalmanFilter extendedKalmanFilter 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line47 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line55 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line63 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line81 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line88 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line94 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line102 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line112 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line120 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line126 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line131 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 1 extendedKalmanFilter/unroll_line139 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file ExtendedKalmanFilter/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 697.557 seconds; current allocated memory: 8.758 MB.
