<profile>

<section name = "Vitis HLS Report for 'matrix_vector'" level="0">
<item name = "Date">Wed Mar 10 23:57:29 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">dft_hls</item>
<item name = "Solution">text_solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">55, 55, 0.550 us, 0.550 us, 56, 56, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- data_loop">53, 53, 47, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 40, 2784, 5688, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 47, -</column>
<column name="Register">-, -, 1211, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 18, 3, 10, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U1">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U2">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U3">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U4">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U5">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U6">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U7">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U8">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U9">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U10">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U11">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U12">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U13">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U14">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U15">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U16">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln9_fu_347_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln9_fu_353_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter46">9, 2, 1, 2</column>
<column name="i_reg_239">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="M_0_load_reg_466">32, 0, 32, 0</column>
<column name="M_1_load_reg_486">32, 0, 32, 0</column>
<column name="M_2_load_reg_511">32, 0, 32, 0</column>
<column name="M_3_load_reg_536">32, 0, 32, 0</column>
<column name="M_4_load_reg_561">32, 0, 32, 0</column>
<column name="M_5_load_reg_586">32, 0, 32, 0</column>
<column name="M_6_load_reg_611">32, 0, 32, 0</column>
<column name="M_7_load_reg_636">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="empty_10_reg_425">32, 0, 32, 0</column>
<column name="empty_11_reg_430">32, 0, 32, 0</column>
<column name="empty_12_reg_435">32, 0, 32, 0</column>
<column name="empty_6_reg_405">32, 0, 32, 0</column>
<column name="empty_7_reg_410">32, 0, 32, 0</column>
<column name="empty_8_reg_415">32, 0, 32, 0</column>
<column name="empty_9_reg_420">32, 0, 32, 0</column>
<column name="empty_reg_400">32, 0, 32, 0</column>
<column name="i_reg_239">4, 0, 4, 0</column>
<column name="icmp_ln9_reg_445">1, 0, 1, 0</column>
<column name="mul_1_reg_501">32, 0, 32, 0</column>
<column name="mul_2_reg_526">32, 0, 32, 0</column>
<column name="mul_3_reg_551">32, 0, 32, 0</column>
<column name="mul_4_reg_576">32, 0, 32, 0</column>
<column name="mul_5_reg_601">32, 0, 32, 0</column>
<column name="mul_6_reg_626">32, 0, 32, 0</column>
<column name="mul_7_reg_651">32, 0, 32, 0</column>
<column name="mul_reg_476">32, 0, 32, 0</column>
<column name="sum_1_reg_521">32, 0, 32, 0</column>
<column name="sum_2_reg_546">32, 0, 32, 0</column>
<column name="sum_3_reg_571">32, 0, 32, 0</column>
<column name="sum_4_reg_596">32, 0, 32, 0</column>
<column name="sum_5_reg_621">32, 0, 32, 0</column>
<column name="sum_6_reg_646">32, 0, 32, 0</column>
<column name="sum_7_reg_656">32, 0, 32, 0</column>
<column name="sum_reg_496">32, 0, 32, 0</column>
<column name="zext_ln9_reg_449">4, 0, 64, 60</column>
<column name="icmp_ln9_reg_445">64, 32, 1, 0</column>
<column name="zext_ln9_reg_449">64, 32, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_vector, return value</column>
<column name="M_0_address0">out, 3, ap_memory, M_0, array</column>
<column name="M_0_ce0">out, 1, ap_memory, M_0, array</column>
<column name="M_0_q0">in, 32, ap_memory, M_0, array</column>
<column name="M_1_address0">out, 3, ap_memory, M_1, array</column>
<column name="M_1_ce0">out, 1, ap_memory, M_1, array</column>
<column name="M_1_q0">in, 32, ap_memory, M_1, array</column>
<column name="M_2_address0">out, 3, ap_memory, M_2, array</column>
<column name="M_2_ce0">out, 1, ap_memory, M_2, array</column>
<column name="M_2_q0">in, 32, ap_memory, M_2, array</column>
<column name="M_3_address0">out, 3, ap_memory, M_3, array</column>
<column name="M_3_ce0">out, 1, ap_memory, M_3, array</column>
<column name="M_3_q0">in, 32, ap_memory, M_3, array</column>
<column name="M_4_address0">out, 3, ap_memory, M_4, array</column>
<column name="M_4_ce0">out, 1, ap_memory, M_4, array</column>
<column name="M_4_q0">in, 32, ap_memory, M_4, array</column>
<column name="M_5_address0">out, 3, ap_memory, M_5, array</column>
<column name="M_5_ce0">out, 1, ap_memory, M_5, array</column>
<column name="M_5_q0">in, 32, ap_memory, M_5, array</column>
<column name="M_6_address0">out, 3, ap_memory, M_6, array</column>
<column name="M_6_ce0">out, 1, ap_memory, M_6, array</column>
<column name="M_6_q0">in, 32, ap_memory, M_6, array</column>
<column name="M_7_address0">out, 3, ap_memory, M_7, array</column>
<column name="M_7_ce0">out, 1, ap_memory, M_7, array</column>
<column name="M_7_q0">in, 32, ap_memory, M_7, array</column>
<column name="V_In_0">in, 32, ap_none, V_In_0, pointer</column>
<column name="V_In_1">in, 32, ap_none, V_In_1, pointer</column>
<column name="V_In_2">in, 32, ap_none, V_In_2, pointer</column>
<column name="V_In_3">in, 32, ap_none, V_In_3, pointer</column>
<column name="V_In_4">in, 32, ap_none, V_In_4, pointer</column>
<column name="V_In_5">in, 32, ap_none, V_In_5, pointer</column>
<column name="V_In_6">in, 32, ap_none, V_In_6, pointer</column>
<column name="V_In_7">in, 32, ap_none, V_In_7, pointer</column>
<column name="V_Out_address0">out, 3, ap_memory, V_Out, array</column>
<column name="V_Out_ce0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_we0">out, 1, ap_memory, V_Out, array</column>
<column name="V_Out_d0">out, 32, ap_memory, V_Out, array</column>
</table>
</item>
</section>
</profile>
