--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_driver.twx vga_driver.ncd -o vga_driver.twr
vga_driver.pcf -ucf vga_driver.ucf

Design file:              vga_driver.ncd
Physical constraint file: vga_driver.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
HSYNC       |         7.459(R)|      SLOW  |         3.836(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<1>      |         8.353(R)|      SLOW  |         4.411(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<3>      |         8.458(R)|      SLOW  |         4.454(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<4>      |         8.536(R)|      SLOW  |         4.550(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<5>      |         9.075(R)|      SLOW  |         4.857(R)|      FAST  |CLK_BUFGP         |   0.000|
RGB<7>      |         8.582(R)|      SLOW  |         4.524(R)|      FAST  |CLK_BUFGP         |   0.000|
VSYNC       |         7.794(R)|      SLOW  |         4.133(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.614|         |         |         |
RST            |    6.597|    7.811|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RST
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RST            |         |         |    1.667|    1.667|
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 10 21:43:55 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



