Analysis & Synthesis report for eth_udp_loop
Thu May 25 09:00:30 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|cur_state
 11. State Machine - |eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx|cur_state
 12. State Machine - |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|cur_state
 13. State Machine - |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|cur_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
 21. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated
 22. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
 23. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated
 24. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component
 25. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated
 26. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component
 27. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 28. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component
 29. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 30. Source assignments for sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram
 31. Source assignments for sld_signaltap:auto_signaltap_0
 32. Source assignments for sld_signaltap:auto_signaltap_1
 33. Parameter Settings for User Entity Instance: Top-level Entity: |eth_udp_loop
 34. Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
 36. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
 37. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component
 38. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component
 39. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component
 40. Parameter Settings for User Entity Instance: arp:u_arp
 41. Parameter Settings for User Entity Instance: arp:u_arp|arp_rx:u_arp_rx
 42. Parameter Settings for User Entity Instance: arp:u_arp|arp_tx:u_arp_tx
 43. Parameter Settings for User Entity Instance: udp:u_udp
 44. Parameter Settings for User Entity Instance: udp:u_udp|udp_rx:u_udp_rx
 45. Parameter Settings for User Entity Instance: udp:u_udp|udp_tx:u_udp_tx
 46. Parameter Settings for User Entity Instance: sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component
 47. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 48. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1
 49. altpll Parameter Settings by Entity Instance
 50. scfifo Parameter Settings by Entity Instance
 51. Port Connectivity Checks: "sync_fifo_2048x32b:u_sync_fifo_2048x32b"
 52. Port Connectivity Checks: "udp:u_udp|crc32_d8:u_crc32_d8"
 53. Port Connectivity Checks: "arp:u_arp|crc32_d8:u_crc32_d8"
 54. Port Connectivity Checks: "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk"
 55. Port Connectivity Checks: "pll:u_pll"
 56. Signal Tap Logic Analyzer Settings
 57. Post-Synthesis Netlist Statistics for Top Partition
 58. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 59. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_1
 60. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 61. Elapsed Time Per Partition
 62. Connections to In-System Debugging Instance "auto_signaltap_1"
 63. Connections to In-System Debugging Instance "auto_signaltap_0"
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 25 09:00:30 2023           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; eth_udp_loop                                    ;
; Top-level Entity Name              ; eth_udp_loop                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,772                                           ;
;     Total combinational functions  ; 2,908                                           ;
;     Dedicated logic registers      ; 3,260                                           ;
; Total registers                    ; 3272                                            ;
; Total pins                         ; 14                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 317,440                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; eth_udp_loop       ; eth_udp_loop       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+
; ipcore/sync_fifo_2048x32b.v                                        ; yes             ; User Wizard-Generated File                   ; F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/sync_fifo_2048x32b.v                                        ;             ;
; ipcore/pll.v                                                       ; yes             ; User Wizard-Generated File                   ; F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/pll.v                                                       ;             ;
; ipcore/ddo_x4.v                                                    ; yes             ; User Wizard-Generated File                   ; F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x4.v                                                    ;             ;
; ipcore/ddo_x1.v                                                    ; yes             ; User Wizard-Generated File                   ; F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x1.v                                                    ;             ;
; ipcore/ddi_x4.v                                                    ; yes             ; User Wizard-Generated File                   ; F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x4.v                                                    ;             ;
; ipcore/ddi_x1.v                                                    ; yes             ; User Wizard-Generated File                   ; F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x1.v                                                    ;             ;
; ../rtl/gmii_to_rgmii/rgmii_tx.v                                    ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_tx.v                                           ;             ;
; ../rtl/gmii_to_rgmii/rgmii_rx.v                                    ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_rx.v                                           ;             ;
; ../rtl/gmii_to_rgmii/gmii_to_rgmii.v                               ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v                                      ;             ;
; ../rtl/arp/crc32_d8.v                                              ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/crc32_d8.v                                                     ;             ;
; ../rtl/arp/arp_tx.v                                                ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v                                                       ;             ;
; ../rtl/arp/arp_rx.v                                                ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_rx.v                                                       ;             ;
; ../rtl/arp/arp.v                                                   ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp.v                                                          ;             ;
; ../rtl/udp/udp_tx.v                                                ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v                                                       ;             ;
; ../rtl/udp/udp_rx.v                                                ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_rx.v                                                       ;             ;
; ../rtl/udp/udp.v                                                   ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp.v                                                          ;             ;
; ../rtl/eth_udp_loop.v                                              ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v                                                     ;             ;
; ../rtl/eth_ctrl.v                                                  ; yes             ; User Verilog HDL File                        ; F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_ctrl.v                                                         ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf                        ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/aglobal181.inc                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_pll.inc                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratixii_pll.inc                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/pll_altpll.v                                                    ;             ;
; altddio_in.tdf                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altddio_in.tdf                    ;             ;
; stratix_ddio.inc                                                   ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_ddio.inc                  ;             ;
; cyclone_ddio.inc                                                   ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/cyclone_ddio.inc                  ;             ;
; db/ddio_in_bhf.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf                                                 ;             ;
; db/ddio_in_8hf.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_8hf.tdf                                                 ;             ;
; altddio_out.tdf                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altddio_out.tdf                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; stratix_lcell.inc                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_lcell.inc                 ;             ;
; db/ddio_out_s9j.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_out_s9j.tdf                                                ;             ;
; db/ddio_out_p9j.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_out_p9j.tdf                                                ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf                        ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_regfifo.inc                     ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_dpfifo.inc                      ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_i2fifo.inc                      ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_fffifo.inc                      ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_f2fifo.inc                      ;             ;
; db/scfifo_fm31.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/scfifo_fm31.tdf                                                 ;             ;
; db/a_dpfifo_ms31.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/a_dpfifo_ms31.tdf                                               ;             ;
; db/a_fefifo_sae.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/a_fefifo_sae.tdf                                                ;             ;
; db/cntr_pp7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_pp7.tdf                                                    ;             ;
; db/altsyncram_ctm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/altsyncram_ctm1.tdf                                             ;             ;
; db/cntr_dpb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_dpb.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap_impl.vhd            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_ela_control.vhd               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_shiftreg.tdf                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_mbpmg.vhd                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_0b24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/altsyncram_0b24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altdpram.tdf                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/others/maxplus2/memmodes.inc                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/a_hdffe.inc                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_le_rden_reg.inc               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altsyncram.inc                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_mux.tdf                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/muxlut.inc                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/bypassff.inc                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altshift.inc                      ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_decode.tdf                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/declut.inc                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_hgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_hgi.tdf                                                    ;             ;
; db/cmpr_sgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/cmpr_sgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; db/altsyncram_2b24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/altsyncram_2b24.tdf                                             ;             ;
; db/cntr_igi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_igi.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sld693e2e25/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,772                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 2908                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 1304                                                                         ;
;     -- 3 input functions                    ; 674                                                                          ;
;     -- <=2 input functions                  ; 930                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 2347                                                                         ;
;     -- arithmetic mode                      ; 561                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 3272                                                                         ;
;     -- Dedicated logic registers            ; 3260                                                                         ;
;     -- I/O registers                        ; 24                                                                           ;
;                                             ;                                                                              ;
; I/O pins                                    ; 14                                                                           ;
; Total memory bits                           ; 317440                                                                       ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2394                                                                         ;
; Total fan-out                               ; 23586                                                                        ;
; Average fan-out                             ; 3.70                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |eth_udp_loop                                                                                                                           ; 2908 (0)            ; 3260 (0)                  ; 317440      ; 0            ; 0       ; 0         ; 14   ; 0            ; |eth_udp_loop                                                                                                                                                                                                                                                                                                                                            ; eth_udp_loop                      ; work         ;
;    |arp:u_arp|                                                                                                                          ; 586 (0)             ; 422 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|arp:u_arp                                                                                                                                                                                                                                                                                                                                  ; arp                               ; work         ;
;       |arp_rx:u_arp_rx|                                                                                                                 ; 259 (259)           ; 279 (279)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx                                                                                                                                                                                                                                                                                                                  ; arp_rx                            ; work         ;
;       |arp_tx:u_arp_tx|                                                                                                                 ; 266 (266)           ; 111 (111)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx                                                                                                                                                                                                                                                                                                                  ; arp_tx                            ; work         ;
;       |crc32_d8:u_crc32_d8|                                                                                                             ; 61 (61)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|arp:u_arp|crc32_d8:u_crc32_d8                                                                                                                                                                                                                                                                                                              ; crc32_d8                          ; work         ;
;    |eth_ctrl:u_eth_ctrl|                                                                                                                ; 13 (13)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|eth_ctrl:u_eth_ctrl                                                                                                                                                                                                                                                                                                                        ; eth_ctrl                          ; work         ;
;    |gmii_to_rgmii:u_gmii_to_rgmii|                                                                                                      ; 1 (0)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii                                                                                                                                                                                                                                                                                                              ; gmii_to_rgmii                     ; work         ;
;       |rgmii_rx:u_rgmii_rx|                                                                                                             ; 1 (1)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx                                                                                                                                                                                                                                                                                          ; rgmii_rx                          ; work         ;
;          |ddi_x1:ddi_x1_inst|                                                                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst                                                                                                                                                                                                                                                                       ; ddi_x1                            ; work         ;
;             |altddio_in:ALTDDIO_IN_component|                                                                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                                                       ; altddio_in                        ; work         ;
;                |ddio_in_8hf:auto_generated|                                                                                             ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated                                                                                                                                                                                                            ; ddio_in_8hf                       ; work         ;
;          |ddi_x4:ddi_x4_inst|                                                                                                           ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst                                                                                                                                                                                                                                                                       ; ddi_x4                            ; work         ;
;             |altddio_in:ALTDDIO_IN_component|                                                                                           ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                                                       ; altddio_in                        ; work         ;
;                |ddio_in_bhf:auto_generated|                                                                                             ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated                                                                                                                                                                                                            ; ddio_in_bhf                       ; work         ;
;       |rgmii_tx:u_rgmii_tx|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx                                                                                                                                                                                                                                                                                          ; rgmii_tx                          ; work         ;
;          |ddo_x1:ddo_x1_clk|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk                                                                                                                                                                                                                                                                        ; ddo_x1                            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                      ; altddio_out                       ; work         ;
;                |ddio_out_p9j:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                                          ; ddio_out_p9j                      ; work         ;
;          |ddo_x1:ddo_x1_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst                                                                                                                                                                                                                                                                       ; ddo_x1                            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                     ; altddio_out                       ; work         ;
;                |ddio_out_p9j:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                                                                                         ; ddio_out_p9j                      ; work         ;
;          |ddo_x4:ddo_x4_inst|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst                                                                                                                                                                                                                                                                       ; ddo_x4                            ; work         ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                     ; altddio_out                       ; work         ;
;                |ddio_out_s9j:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated                                                                                                                                                                                                         ; ddio_out_s9j                      ; work         ;
;    |pll:u_pll|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|pll:u_pll                                                                                                                                                                                                                                                                                                                                  ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                                                          ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                ; pll_altpll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 188 (1)             ; 124 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 187 (0)             ; 124 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 187 (0)             ; 124 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 187 (1)             ; 124 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 186 (0)             ; 118 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 186 (145)           ; 118 (90)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 555 (2)             ; 1082 (122)                ; 124928      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 553 (0)             ; 960 (0)                   ; 124928      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 553 (88)            ; 960 (326)                 ; 124928      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 124928      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 124928      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0b24:auto_generated                                                                                                                                                 ; altsyncram_0b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 87 (87)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 145 (1)             ; 321 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 122 (0)             ; 305 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 183 (183)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 122 (0)             ; 122 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 22 (22)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 147 (11)            ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_hgi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hgi:auto_generated                                                             ; cntr_hgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 61 (61)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sld_signaltap:auto_signaltap_1|                                                                                                     ; 557 (2)             ; 1094 (124)                ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 555 (0)             ; 970 (0)                   ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 555 (88)            ; 970 (330)                 ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_2b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 126976      ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated                                                                                                                                                 ; altsyncram_2b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 88 (88)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 146 (1)             ; 326 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 124 (0)             ; 310 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 186 (186)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 124 (0)             ; 124 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 21 (21)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 147 (10)            ; 131 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_igi:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_igi:auto_generated                                                             ; cntr_igi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 62 (62)             ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sync_fifo_2048x32b:u_sync_fifo_2048x32b|                                                                                            ; 46 (0)              ; 35 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b                                                                                                                                                                                                                                                                                                    ; sync_fifo_2048x32b                ; work         ;
;       |scfifo:scfifo_component|                                                                                                         ; 46 (0)              ; 35 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component                                                                                                                                                                                                                                                                            ; scfifo                            ; work         ;
;          |scfifo_fm31:auto_generated|                                                                                                   ; 46 (0)              ; 35 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated                                                                                                                                                                                                                                                 ; scfifo_fm31                       ; work         ;
;             |a_dpfifo_ms31:dpfifo|                                                                                                      ; 46 (2)              ; 35 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo                                                                                                                                                                                                                            ; a_dpfifo_ms31                     ; work         ;
;                |a_fefifo_sae:fifo_state|                                                                                                ; 22 (11)             ; 13 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|a_fefifo_sae:fifo_state                                                                                                                                                                                                    ; a_fefifo_sae                      ; work         ;
;                   |cntr_pp7:count_usedw|                                                                                                ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw                                                                                                                                                                               ; cntr_pp7                          ; work         ;
;                |altsyncram_ctm1:FIFOram|                                                                                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram                                                                                                                                                                                                    ; altsyncram_ctm1                   ; work         ;
;                |cntr_dpb:rd_ptr_count|                                                                                                  ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|cntr_dpb:rd_ptr_count                                                                                                                                                                                                      ; cntr_dpb                          ; work         ;
;                |cntr_dpb:wr_ptr|                                                                                                        ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|cntr_dpb:wr_ptr                                                                                                                                                                                                            ; cntr_dpb                          ; work         ;
;    |udp:u_udp|                                                                                                                          ; 962 (0)             ; 484 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|udp:u_udp                                                                                                                                                                                                                                                                                                                                  ; udp                               ; work         ;
;       |crc32_d8:u_crc32_d8|                                                                                                             ; 61 (61)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|udp:u_udp|crc32_d8:u_crc32_d8                                                                                                                                                                                                                                                                                                              ; crc32_d8                          ; work         ;
;       |udp_rx:u_udp_rx|                                                                                                                 ; 173 (173)           ; 196 (196)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx                                                                                                                                                                                                                                                                                                                  ; udp_rx                            ; work         ;
;       |udp_tx:u_udp_tx|                                                                                                                 ; 728 (728)           ; 256 (256)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx                                                                                                                                                                                                                                                                                                                  ; udp_tx                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 61           ; 2048         ; 61           ; 124928 ; None ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 62           ; 2048         ; 62           ; 126976 ; None ;
; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                   ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                             ;
; Altera ; ALTDDIO_IN   ; 18.1    ; N/A          ; N/A          ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst                                                                                                                                                                                                ; ipcore/ddi_x1.v             ;
; Altera ; ALTDDIO_IN   ; 18.1    ; N/A          ; N/A          ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst                                                                                                                                                                                                ; ipcore/ddi_x4.v             ;
; Altera ; ALTDDIO_OUT  ; 18.1    ; N/A          ; N/A          ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk                                                                                                                                                                                                 ; ipcore/ddo_x1.v             ;
; Altera ; ALTDDIO_OUT  ; 18.1    ; N/A          ; N/A          ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst                                                                                                                                                                                                ; ipcore/ddo_x1.v             ;
; Altera ; ALTDDIO_OUT  ; 18.1    ; N/A          ; N/A          ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst                                                                                                                                                                                                ; ipcore/ddo_x4.v             ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |eth_udp_loop|pll:u_pll                                                                                                                                                                                                                                                           ; ipcore/pll.v                ;
; Altera ; FIFO         ; 18.1    ; N/A          ; N/A          ; |eth_udp_loop|sync_fifo_2048x32b:u_sync_fifo_2048x32b                                                                                                                                                                                                                             ; ipcore/sync_fifo_2048x32b.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|cur_state                                                                                                                    ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; Name                   ; cur_state.st_crc ; cur_state.st_tx_data ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_check_sum ; cur_state.st_idle ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; cur_state.st_idle      ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 0                 ;
; cur_state.st_check_sum ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 1                      ; 1                 ;
; cur_state.st_preamble  ; 0                ; 0                    ; 0                    ; 0                     ; 1                     ; 0                      ; 1                 ;
; cur_state.st_eth_head  ; 0                ; 0                    ; 0                    ; 1                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_ip_head   ; 0                ; 0                    ; 1                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_tx_data   ; 0                ; 1                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_crc       ; 1                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx|cur_state                                                                                                                     ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_rx_end ; cur_state.st_rx_data ; cur_state.st_udp_head ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                   ; 0                    ; 0                     ; 0                    ; 1                     ; 0                     ; 1                 ;
; cur_state.st_ip_head  ; 0                   ; 0                    ; 0                     ; 1                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_udp_head ; 0                   ; 0                    ; 1                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_data  ; 0                   ; 1                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_end   ; 1                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|cur_state                                                                    ;
+-----------------------+------------------+-----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_crc ; cur_state.st_arp_data ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+------------------+-----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                ; 0                     ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                ; 0                     ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                ; 0                     ; 1                     ; 0                     ; 1                 ;
; cur_state.st_arp_data ; 0                ; 1                     ; 0                     ; 0                     ; 1                 ;
; cur_state.st_crc      ; 1                ; 0                     ; 0                     ; 0                     ; 1                 ;
+-----------------------+------------------+-----------------------+-----------------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|cur_state                                                                       ;
+-----------------------+---------------------+-----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_rx_end ; cur_state.st_arp_data ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+---------------------+-----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                   ; 0                     ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                   ; 0                     ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                   ; 0                     ; 1                     ; 0                     ; 1                 ;
; cur_state.st_arp_data ; 0                   ; 1                     ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_end   ; 1                   ; 0                     ; 0                     ; 0                     ; 1                 ;
+-----------------------+---------------------+-----------------------+-----------------------+-----------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0] ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1] ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2] ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3] ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]  ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]  ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]  ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]  ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]  ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]  ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]  ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]  ; no                                                               ; yes                                        ;
; Total number of protected registers is 15                                                                                                        ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][15]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][14]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][13]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][12]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][11]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][10]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][9]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][8]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][6]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][5]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][4]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][2]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][30]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][29]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][28]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][27]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][26]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][25]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][24]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][23]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][22]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][21]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][20]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][19]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][18]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][17]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][16]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][15]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][14]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][13]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][12]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][11]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][10]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][9]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][8]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][7]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][6]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][5]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][4]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][2]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][1]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][31]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][30]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][29]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][28]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][27]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][26]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][25]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][24]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][23]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][22]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][21]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][20]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][19]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][18]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][17]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][16]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][15]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][14]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][13]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][12]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][11]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][10]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][9]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][8]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][6]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][5]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][4]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][3]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][2]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][1]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][30]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][29]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][28]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][27]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][26]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][25]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][24]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][23]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][22]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][21]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][20]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][19]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][18]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][17]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][16]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][15]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][14]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][13]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][12]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][11]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][10]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][9]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][8]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][6]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][5]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][4]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][2]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][1]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][31]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][30]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][29]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][28]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][27]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][26]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][25]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][24]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][23]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][22]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][21]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][20]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][19]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][18]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][17]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][16]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_rx:u_udp_rx|ip_head_byte_num[0,1]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][7]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][6]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][5]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][4]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][2]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|udp_num[2]                                                                                                                                                    ; Merged with udp:u_udp|udp_tx:u_udp_tx|tx_data_num[2]                                                                                                                                                ;
; udp:u_udp|udp_tx:u_udp_tx|total_num[1]                                                                                                                                                  ; Merged with udp:u_udp|udp_tx:u_udp_tx|tx_data_num[1]                                                                                                                                                ;
; udp:u_udp|udp_tx:u_udp_tx|udp_num[1]                                                                                                                                                    ; Merged with udp:u_udp|udp_tx:u_udp_tx|tx_data_num[1]                                                                                                                                                ;
; udp:u_udp|udp_tx:u_udp_tx|total_num[0]                                                                                                                                                  ; Merged with udp:u_udp|udp_tx:u_udp_tx|tx_data_num[0]                                                                                                                                                ;
; udp:u_udp|udp_tx:u_udp_tx|udp_num[0]                                                                                                                                                    ; Merged with udp:u_udp|udp_tx:u_udp_tx|tx_data_num[0]                                                                                                                                                ;
; udp:u_udp|udp_tx:u_udp_tx|tx_done                                                                                                                                                       ; Merged with udp:u_udp|udp_tx:u_udp_tx|crc_clr                                                                                                                                                       ;
; udp:u_udp|udp_tx:u_udp_tx|check_buffer[19..30]                                                                                                                                          ; Merged with udp:u_udp|udp_tx:u_udp_tx|check_buffer[31]                                                                                                                                              ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][16]                                                                                                                                                ; Merged with udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]                                                                                                                                                 ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][17]                                                                                                                                                ; Merged with udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]                                                                                                                                                 ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][4]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][4]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][4]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][4]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][4]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][4]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][4]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][4]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][4]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][4]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][4]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][4]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][0]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][0]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][0]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][0]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][0]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][0]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][0]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][0]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][0]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][0]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][0]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][5]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][5]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][5]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][5]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][5]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][5]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][5]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][5]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][5]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][5]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][5]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][5]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][1]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][1]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][1]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][1]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][1]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][1]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][1]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][1]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][1]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][1]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][1]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][1]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][6]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][6]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][6]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][6]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][6]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][6]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][6]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][6]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][6]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][6]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][6]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][6]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][2]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][2]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][2]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][2]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][2]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][2]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][2]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][2]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][2]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][2]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][2]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][2]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][7]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][7]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][7]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][7]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][7]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][7]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][7]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][7]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][7]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][7]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][7]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][7]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][3]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][3]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][3]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][3]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][3]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][3]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][3]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][3]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][3]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][3]                                                                                                                                               ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][3]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][3]                                                                                                                                               ;
; udp:u_udp|udp_tx:u_udp_tx|check_buffer[31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; udp:u_udp|udp_rx:u_udp_rx|rec_en_cnt[0]                                                                                                                                                 ; Merged with udp:u_udp|udp_rx:u_udp_rx|data_cnt[0]                                                                                                                                                   ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][1]                                                                                                                                                ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]                                                                                                                                                ;
; udp:u_udp|udp_rx:u_udp_rx|rec_en_cnt[1]                                                                                                                                                 ; Merged with udp:u_udp|udp_rx:u_udp_rx|data_cnt[1]                                                                                                                                                   ;
; arp:u_arp|arp_tx:u_arp_tx|gmii_tx_en                                                                                                                                                    ; Merged with arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle                                                                                                                                             ;
; Total Number of Removed Registers = 209                                                                                                                                                 ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 26                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3260  ;
; Number of registers using Synchronous Clear  ; 142   ;
; Number of registers using Synchronous Load   ; 153   ;
; Number of registers using Asynchronous Clear ; 1684  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1862  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][0]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][0]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][0]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][0]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][0]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][0]   ; 1       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[23] ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[29] ; 8       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[15] ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[7]  ; 2       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][1]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][1]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][1]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][1]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][1]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][1]   ; 1       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[22] ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[28] ; 5       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[31] ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[14] ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[6]  ; 2       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][2]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][2]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][2]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][2]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][2]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][2]   ; 1       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[21] ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[30] ; 4       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[27] ; 4       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[13] ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[5]  ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[20] ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[26] ; 6       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[12] ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[4]  ; 2       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][3]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][3]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][3]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][3]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][3]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][3]   ; 1       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[19] ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[25] ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[3]  ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[11] ; 2       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][4]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][4]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][4]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][4]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][4]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][4]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][5]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][5]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][5]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][5]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][5]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][5]   ; 1       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[24] ; 6       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[18] ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[10] ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[2]  ; 2       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][6]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][6]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][6]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][6]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][6]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][6]   ; 1       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[17] ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[9]  ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[1]  ; 2       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][7]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][7]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][7]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][7]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][7]   ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][7]   ; 1       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[16] ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[8]  ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[0]  ; 2       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[22][4]  ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[21][4]  ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[23][4]  ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[18][4]  ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[19][4]  ; 1       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[19] ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[11] ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[3]  ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[29] ; 6       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[28] ; 5       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[31] ; 3       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[25] ; 3       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[20][4]  ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[26][0]  ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[22][0]  ; 2       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[20][0]  ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]  ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[21][0]  ; 1       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[15] ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[23] ; 3       ;
; Total number of inverted registers = 197*  ;         ;
+--------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|data_cnt[0]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|data_cnt[12]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[24]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[18]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[0]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|check_buffer[7]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|check_buffer[18]                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][11]                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|tx_byte_sel[1]                                                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 48 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[43]                                                                                                                                                                                                                                                                                                                  ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|cnt[0]                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|cnt[4]                                                                                                                                                                                                                                                                                                                         ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                                                                                                                                                                                                                                                                                                                         ;
; 16:1               ; 5 bits    ; 50 LEs        ; 5 LEs                ; 45 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx|cnt[1]                                                                                                                                                                                                                                                                                                                         ;
; 50:1               ; 5 bits    ; 165 LEs       ; 130 LEs              ; 35 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[4]                                                                                                                                                                                                                                                                                                                    ;
; 50:1               ; 2 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]                                                                                                                                                                                                                                                                                                                    ;
; 56:1               ; 2 bits    ; 74 LEs        ; 58 LEs               ; 16 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[0]                                                                                                                                                                                                                                                                                                                    ;
; 56:1               ; 5 bits    ; 185 LEs       ; 145 LEs              ; 40 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[6]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|crc32_d8:u_crc32_d8|crc_data[10]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[1]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|skip_en                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |eth_udp_loop|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |eth_udp_loop|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][8]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |eth_udp_loop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                             ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                            ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                         ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                          ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                             ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                            ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                         ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                          ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                            ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                           ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                        ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                         ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_1 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |eth_udp_loop        ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 8000                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 4000                  ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                            ;
; WIDTH                  ; 4            ; Signed Integer                                                                                            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                   ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; ddio_in_bhf  ; Untyped                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                   ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; ddio_in_8hf  ; Untyped                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                              ;
; WIDTH                  ; 4            ; Signed Integer                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                     ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                     ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                                     ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                     ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                     ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                     ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                             ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                    ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                    ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                    ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arp:u_arp                              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arp:u_arp|arp_rx:u_arp_rx              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arp:u_arp|arp_tx:u_arp_tx              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp                              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp|udp_rx:u_udp_rx              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp|udp_tx:u_udp_tx              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                ;
+-------------------------+--------------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                      ;
; lpm_width               ; 32           ; Signed Integer                                                      ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                      ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                             ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                             ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                             ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                             ;
; CBXI_PARAMETER          ; scfifo_fm31  ; Untyped                                                             ;
+-------------------------+--------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                     ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                            ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                    ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                ; Signed Integer ;
; sld_data_bits                                   ; 61                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 61                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                             ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                             ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                             ; String         ;
; sld_inversion_mask_length                       ; 208                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                        ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 61                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1                                                                                                                                                                                                        ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334529                                                                                                                                                                                                           ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                     ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 62                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 62                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                   ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 211                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 62                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                 ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                    ;
;     -- lpm_width           ; 32                                                              ;
;     -- LPM_NUMWORDS        ; 2048                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                             ;
;     -- USE_EAB             ; ON                                                              ;
+----------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "sync_fifo_2048x32b:u_sync_fifo_2048x32b" ;
+-------+--------+----------+-----------------------------------------+
; Port  ; Type   ; Severity ; Details                                 ;
+-------+--------+----------+-----------------------------------------+
; full  ; Output ; Info     ; Explicitly unconnected                  ;
; empty ; Output ; Info     ; Explicitly unconnected                  ;
+-------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:u_udp|crc32_d8:u_crc32_d8"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_next[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arp:u_arp|crc32_d8:u_crc32_d8"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_next[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC                                                      ;
; datain_l ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:u_pll"               ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 61                  ; 61               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 1              ; auto_signaltap_1 ; 62                  ; 62               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 139                         ;
; cycloneiii_ddio_out   ; 6                           ;
; cycloneiii_ff         ; 960                         ;
;     CLR               ; 60                          ;
;     ENA               ; 78                          ;
;     ENA CLR           ; 732                         ;
;     ENA CLR SCLR      ; 58                          ;
;     ENA CLR SLD       ; 17                          ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 1608                        ;
;     arith             ; 385                         ;
;         2 data inputs ; 258                         ;
;         3 data inputs ; 127                         ;
;     normal            ; 1223                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 135                         ;
;         2 data inputs ; 224                         ;
;         3 data inputs ; 132                         ;
;         4 data inputs ; 728                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.95                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 389                                                    ;
; cycloneiii_ff         ; 1082                                                   ;
;     CLR               ; 111                                                    ;
;     ENA               ; 131                                                    ;
;     ENA CLR           ; 260                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 12                                                     ;
;     SLD               ; 11                                                     ;
;     plain             ; 521                                                    ;
; cycloneiii_lcell_comb ; 555                                                    ;
;     arith             ; 84                                                     ;
;         2 data inputs ; 83                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 471                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 48                                                     ;
;         3 data inputs ; 168                                                    ;
;         4 data inputs ; 244                                                    ;
; cycloneiii_ram_block  ; 61                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 6.00                                                   ;
; Average LUT depth     ; 1.73                                                   ;
+-----------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_1 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 394                                                    ;
; cycloneiii_ff         ; 1094                                                   ;
;     CLR               ; 112                                                    ;
;     ENA               ; 131                                                    ;
;     ENA CLR           ; 263                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 12                                                     ;
;     SLD               ; 11                                                     ;
;     plain             ; 529                                                    ;
; cycloneiii_lcell_comb ; 557                                                    ;
;     arith             ; 84                                                     ;
;         2 data inputs ; 83                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 473                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 34                                                     ;
;         3 data inputs ; 168                                                    ;
;         4 data inputs ; 260                                                    ;
; cycloneiii_ram_block  ; 62                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 5.00                                                   ;
; Average LUT depth     ; 1.71                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 173                                      ;
; cycloneiii_ff         ; 124                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 57                                       ;
;     ENA CLR SLD       ; 9                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 188                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 180                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 77                                       ;
;         4 data inputs ; 72                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.84                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:05     ;
; sld_signaltap:auto_signaltap_1 ; 00:00:01     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                               ; Details ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; udp:u_udp|udp_tx:u_udp_tx|clk             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                    ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|crc_en          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|crc_en                                                                                                                ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|crc_en          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|crc_en                                                                                                                ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_tx_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_tx_en                                                                                                            ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_tx_en      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_tx_en                                                                                                            ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[0]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[0]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[1]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[1]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[2]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[2]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[3]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[3]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[4]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[4]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[5]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[5]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[6]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[6]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[7]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|gmii_txd[7]                                                                                                           ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|skip_en         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|skip_en                                                                                                               ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|skip_en         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|skip_en                                                                                                               ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[0]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[0]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[10]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[10]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[11]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[11]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[12]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[12]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[13]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[13]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[14]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[14]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[15]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[15]                                                                                                      ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[1]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[1]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[2]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[2]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[3]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[3]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[4]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[4]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[5]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[5]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[6]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[6]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[7]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[7]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[8]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[8]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[9]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_byte_num[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[9]                                                                                                       ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[0]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[0]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[10] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[10] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[11] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[11] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[12] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[12] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[13] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[13] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[14] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[14] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[15] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[15] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[16] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[16] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[17] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[17] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[18] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[18] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[19] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[19] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[1]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[1]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[20] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[20] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[21] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[21] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[22] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[22] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[23] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[23] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[24] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[24] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[25] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[25] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[26] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[26] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[27] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[27] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[28] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[28] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[29] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[29] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[2]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[2]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[30] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[30] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[31] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[31] ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[3]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[3]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[4]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[4]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[5]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[5]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[6]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[6]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[7]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[7]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[8]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[8]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[9]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_data[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram|q_b[9]  ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_done         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|crc_clr                                                                                                               ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_done         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|crc_clr                                                                                                               ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_req          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|tx_req                                                                                                                ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_req          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_tx:u_udp_tx|tx_req                                                                                                                ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_start_en     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_pkt_done                                                                                                          ; N/A     ;
; udp:u_udp|udp_tx:u_udp_tx|tx_start_en     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_pkt_done                                                                                                          ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|gnd                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
; auto_signaltap_1|vcc                      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                             ; N/A     ;
+-------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                           ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                ; Details ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; udp:u_udp|udp_rx:u_udp_rx|clk              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                     ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|error_en         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|error_en                                                                                                               ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|error_en         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|error_en                                                                                                               ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rx_dv       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|gmii_rx_dv                                                                                     ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rx_dv       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|gmii_rx_dv                                                                                     ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0] ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0] ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1] ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1] ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2] ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2] ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3] ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3] ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]  ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]  ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]  ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]  ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]  ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]  ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]  ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|gmii_rxd[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]  ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[0]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[0]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[10]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[10]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[11]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[11]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[12]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[12]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[13]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[13]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[14]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[14]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[15]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[15]                                                                                                       ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[1]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[1]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[2]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[2]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[3]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[3]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[4]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[4]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[5]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[5]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[6]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[6]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[7]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[7]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[8]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[8]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[9]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_byte_num[9]                                                                                                        ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[0]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[0]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[10]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[10]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[11]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[11]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[12]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[12]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[13]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[13]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[14]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[14]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[15]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[15]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[16]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[16]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[17]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[17]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[18]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[18]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[19]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[19]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[1]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[1]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[20]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[20]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[21]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[21]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[22]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[22]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[23]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[23]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[24]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[24]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[25]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[25]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[26]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[26]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[27]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[27]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[28]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[28]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[29]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[29]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[2]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[2]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[30]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[30]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[31]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[31]                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[3]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[3]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[4]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[4]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[5]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[5]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[6]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[6]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[7]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[7]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[8]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[8]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[9]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_data[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_data[9]                                                                                                            ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_en           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_en                                                                                                                 ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_en           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_en                                                                                                                 ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_pkt_done     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_pkt_done                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|rec_pkt_done     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|rec_pkt_done                                                                                                           ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|skip_en          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                ; N/A     ;
; udp:u_udp|udp_rx:u_udp_rx|skip_en          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; udp:u_udp|udp_rx:u_udp_rx|skip_en                                                                                                                ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                              ; N/A     ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Thu May 25 08:59:48 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eth_udp_loop -c eth_udp_loop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/sync_fifo_2048x32b.v
    Info (12023): Found entity 1: sync_fifo_2048x32b File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/sync_fifo_2048x32b.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddo_x4.v
    Info (12023): Found entity 1: ddo_x4 File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddo_x1.v
    Info (12023): Found entity 1: ddo_x1 File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddi_x4.v
    Info (12023): Found entity 1: ddi_x4 File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddi_x1.v
    Info (12023): Found entity 1: ddi_x1 File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_tx.v
    Info (12023): Found entity 1: rgmii_tx File: F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_tx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_rx.v
    Info (12023): Found entity 1: rgmii_rx File: F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_rx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v
    Info (12023): Found entity 1: gmii_to_rgmii File: F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/arp/crc32_d8.v
    Info (12023): Found entity 1: crc32_d8 File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/crc32_d8.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/arp/arp_tx.v
    Info (12023): Found entity 1: arp_tx File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/arp/arp_rx.v
    Info (12023): Found entity 1: arp_rx File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_rx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/arp/arp.v
    Info (12023): Found entity 1: arp File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/udp/udp_tx.v
    Info (12023): Found entity 1: udp_tx File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/udp/udp_rx.v
    Info (12023): Found entity 1: udp_rx File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_rx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/udp/udp.v
    Info (12023): Found entity 1: udp File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/eth_udp_loop.v
    Info (12023): Found entity 1: eth_udp_loop File: F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /001/1_verilog/50_eth_udp_loop/rtl/eth_ctrl.v
    Info (12023): Found entity 1: eth_ctrl File: F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_ctrl.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at eth_udp_loop.v(82): created implicit net for "tx_start_en" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v Line: 82
Info (12127): Elaborating entity "eth_udp_loop" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v Line: 93
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u_pll|altpll:altpll_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll:u_pll|altpll:altpll_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/pll.v Line: 94
Info (12133): Instantiated megafunction "pll:u_pll|altpll:altpll_component" with the following parameter: File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "4000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: F:/001/1_Verilog/50_eth_udp_loop/par/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "gmii_to_rgmii" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v Line: 111
Info (12128): Elaborating entity "rgmii_rx" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 55
Info (12128): Elaborating entity "ddi_x4" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_rx.v Line: 50
Info (12128): Elaborating entity "altddio_in" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x4.v Line: 64
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x4.v Line: 64
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" with the following parameter: File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x4.v Line: 64
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_bhf.tdf
    Info (12023): Found entity 1: ddio_in_bhf File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_bhf.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_bhf" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "ddi_x1" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_rx.v Line: 57
Info (12128): Elaborating entity "altddio_in" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x1.v Line: 64
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x1.v Line: 64
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" with the following parameter: File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddi_x1.v Line: 64
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_8hf.tdf
    Info (12023): Found entity 1: ddio_in_8hf File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_in_8hf.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_8hf" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "rgmii_tx" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 66
Info (12128): Elaborating entity "ddo_x4" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_tx.v Line: 44
Info (12128): Elaborating entity "altddio_out" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x4.v Line: 64
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x4.v Line: 64
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x4.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_out_s9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "ddo_x1" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/gmii_to_rgmii/rgmii_tx.v Line: 51
Info (12128): Elaborating entity "altddio_out" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x1.v Line: 64
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x1.v Line: 64
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/ddo_x1.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ddio_out_p9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "arp" for hierarchy "arp:u_arp" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v Line: 140
Info (12128): Elaborating entity "arp_rx" for hierarchy "arp:u_arp|arp_rx:u_arp_rx" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp.v Line: 84
Info (12128): Elaborating entity "arp_tx" for hierarchy "arp:u_arp|arp_tx:u_arp_tx" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp.v Line: 109
Info (10041): Inferred latch for "arp_data[0][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[0][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[0][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[0][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[0][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[0][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[0][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[0][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[1][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[1][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[1][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[1][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[1][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[1][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[1][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[1][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[2][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[2][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[2][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[2][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[2][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[2][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[2][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[2][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[3][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[3][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[3][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[3][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[3][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[3][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[3][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[3][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[4][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[4][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[4][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[4][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[4][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[4][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[4][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[4][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[5][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[5][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[5][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[5][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[5][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[5][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[5][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[5][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[6][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[6][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[6][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[6][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[6][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[6][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[6][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[6][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[8][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[8][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[8][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[8][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[8][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[8][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[8][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[8][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[9][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[9][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[9][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[9][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[9][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[9][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[9][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[9][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[10][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[10][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[10][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[10][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[10][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[10][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[10][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[10][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[11][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[11][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[11][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[11][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[11][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[11][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[11][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[11][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[12][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[12][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[12][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[12][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[12][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[12][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[12][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[12][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[13][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[13][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[13][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[13][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[13][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[13][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[13][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[13][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[14][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[14][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[14][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[14][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[14][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[14][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[14][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[14][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[15][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[15][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[15][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[15][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[15][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[15][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[15][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[15][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[16][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[16][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[16][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[16][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[16][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[16][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[16][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[16][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[17][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[17][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[17][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[17][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[17][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[17][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[17][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "arp_data[17][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[6][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[6][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[6][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[6][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[6][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[6][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[6][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[6][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[7][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[7][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[7][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[7][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[7][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[7][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[7][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[7][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[8][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[8][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[8][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[8][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[8][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[8][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[8][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[8][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[9][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[9][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[9][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[9][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[9][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[9][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[9][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[9][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[10][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[10][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[10][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[10][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[10][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[10][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[10][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[10][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[11][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[11][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[11][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[11][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[11][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[11][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[11][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[11][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[12][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[12][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[12][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[12][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[12][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[12][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[12][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[12][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[13][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[13][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[13][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[13][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[13][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[13][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[13][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "eth_head[13][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[0][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[0][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[0][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[0][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[0][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[0][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[0][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[0][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[1][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[1][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[1][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[1][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[1][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[1][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[1][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[1][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[2][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[2][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[2][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[2][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[2][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[2][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[2][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[2][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[3][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[3][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[3][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[3][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[3][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[3][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[3][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[3][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[4][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[4][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[4][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[4][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[4][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[4][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[4][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[4][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[5][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[5][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[5][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[5][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[5][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[5][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[5][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[5][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[6][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[6][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[6][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[6][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[6][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[6][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[6][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[6][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[7][0]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[7][1]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[7][2]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[7][3]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[7][4]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[7][5]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[7][6]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (10041): Inferred latch for "preamble[7][7]" at arp_tx.v(145) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp_tx.v Line: 145
Info (12128): Elaborating entity "crc32_d8" for hierarchy "arp:u_arp|crc32_d8:u_crc32_d8" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/arp/arp.v Line: 120
Info (12128): Elaborating entity "udp" for hierarchy "udp:u_udp" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v Line: 171
Info (12128): Elaborating entity "udp_rx" for hierarchy "udp:u_udp|udp_rx:u_udp_rx" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp.v Line: 85
Info (12128): Elaborating entity "udp_tx" for hierarchy "udp:u_udp|udp_tx:u_udp_tx" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp.v Line: 111
Info (10041): Inferred latch for "eth_head[6][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[6][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[6][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[6][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[6][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[6][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[6][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[6][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[7][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[7][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[7][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[7][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[7][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[7][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[7][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[7][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[8][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[8][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[8][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[8][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[8][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[8][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[8][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[8][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[9][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[9][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[9][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[9][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[9][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[9][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[9][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[9][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[10][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[10][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[10][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[10][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[10][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[10][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[10][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[10][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[11][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[11][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[11][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[11][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[11][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[11][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[11][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[11][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[12][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[12][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[12][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[12][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[12][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[12][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[12][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[12][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[13][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[13][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[13][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[13][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[13][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[13][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[13][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "eth_head[13][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[0][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[0][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[0][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[0][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[0][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[0][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[0][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[0][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[1][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[1][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[1][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[1][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[1][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[1][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[1][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[1][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[2][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[2][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[2][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[2][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[2][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[2][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[2][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[2][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[3][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[3][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[3][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[3][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[3][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[3][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[3][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[3][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[4][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[4][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[4][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[4][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[4][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[4][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[4][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[4][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[5][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[5][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[5][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[5][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[5][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[5][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[5][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[5][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[6][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[6][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[6][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[6][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[6][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[6][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[6][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[6][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[7][0]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[7][1]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[7][2]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[7][3]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[7][4]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[7][5]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[7][6]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (10041): Inferred latch for "preamble[7][7]" at udp_tx.v(196) File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 196
Info (12128): Elaborating entity "sync_fifo_2048x32b" for hierarchy "sync_fifo_2048x32b:u_sync_fifo_2048x32b" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v Line: 183
Info (12128): Elaborating entity "scfifo" for hierarchy "sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/sync_fifo_2048x32b.v Line: 78
Info (12130): Elaborated megafunction instantiation "sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component" File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/sync_fifo_2048x32b.v Line: 78
Info (12133): Instantiated megafunction "sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component" with the following parameter: File: F:/001/1_Verilog/50_eth_udp_loop/par/ipcore/sync_fifo_2048x32b.v Line: 78
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_fm31.tdf
    Info (12023): Found entity 1: scfifo_fm31 File: F:/001/1_Verilog/50_eth_udp_loop/par/db/scfifo_fm31.tdf Line: 24
Info (12128): Elaborating entity "scfifo_fm31" for hierarchy "sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated" File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ms31.tdf
    Info (12023): Found entity 1: a_dpfifo_ms31 File: F:/001/1_Verilog/50_eth_udp_loop/par/db/a_dpfifo_ms31.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_ms31" for hierarchy "sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo" File: F:/001/1_Verilog/50_eth_udp_loop/par/db/scfifo_fm31.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_sae.tdf
    Info (12023): Found entity 1: a_fefifo_sae File: F:/001/1_Verilog/50_eth_udp_loop/par/db/a_fefifo_sae.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_sae" for hierarchy "sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|a_fefifo_sae:fifo_state" File: F:/001/1_Verilog/50_eth_udp_loop/par/db/a_dpfifo_ms31.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pp7.tdf
    Info (12023): Found entity 1: cntr_pp7 File: F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_pp7.tdf Line: 25
Info (12128): Elaborating entity "cntr_pp7" for hierarchy "sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|a_fefifo_sae:fifo_state|cntr_pp7:count_usedw" File: F:/001/1_Verilog/50_eth_udp_loop/par/db/a_fefifo_sae.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ctm1.tdf
    Info (12023): Found entity 1: altsyncram_ctm1 File: F:/001/1_Verilog/50_eth_udp_loop/par/db/altsyncram_ctm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ctm1" for hierarchy "sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|altsyncram_ctm1:FIFOram" File: F:/001/1_Verilog/50_eth_udp_loop/par/db/a_dpfifo_ms31.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf
    Info (12023): Found entity 1: cntr_dpb File: F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_dpb.tdf Line: 25
Info (12128): Elaborating entity "cntr_dpb" for hierarchy "sync_fifo_2048x32b:u_sync_fifo_2048x32b|scfifo:scfifo_component|scfifo_fm31:auto_generated|a_dpfifo_ms31:dpfifo|cntr_dpb:rd_ptr_count" File: F:/001/1_Verilog/50_eth_udp_loop/par/db/a_dpfifo_ms31.tdf Line: 43
Info (12128): Elaborating entity "eth_ctrl" for hierarchy "eth_ctrl:u_eth_ctrl" File: F:/001/1_Verilog/50_eth_udp_loop/rtl/eth_udp_loop.v Line: 205
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b24.tdf
    Info (12023): Found entity 1: altsyncram_0b24 File: F:/001/1_Verilog/50_eth_udp_loop/par/db/altsyncram_0b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: F:/001/1_Verilog/50_eth_udp_loop/par/db/mux_rsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: F:/001/1_Verilog/50_eth_udp_loop/par/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf
    Info (12023): Found entity 1: cntr_hgi File: F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_hgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: F:/001/1_Verilog/50_eth_udp_loop/par/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_g9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: F:/001/1_Verilog/50_eth_udp_loop/par/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: F:/001/1_Verilog/50_eth_udp_loop/par/db/cmpr_ngc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2b24.tdf
    Info (12023): Found entity 1: altsyncram_2b24 File: F:/001/1_Verilog/50_eth_udp_loop/par/db/altsyncram_2b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf
    Info (12023): Found entity 1: cntr_igi File: F:/001/1_Verilog/50_eth_udp_loop/par/db/cntr_igi.tdf Line: 27
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_1"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.25.09:00:05 Progress: Loading sld693e2e25/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld693e2e25/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/001/1_Verilog/50_eth_udp_loop/par/db/ip/sld693e2e25/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: F:/001/1_Verilog/50_eth_udp_loop/rtl/udp/udp_tx.v Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_1"
Info (13000): Registers with preset signals will power-up high File: d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file F:/001/1_Verilog/50_eth_udp_loop/par/output_files/eth_udp_loop.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_1" to all 157 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 155 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5011 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 4830 logic cells
    Info (21064): Implemented 155 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Thu May 25 09:00:30 2023
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/001/1_Verilog/50_eth_udp_loop/par/output_files/eth_udp_loop.map.smsg.


