

================================================================
== Vitis HLS Report for 'minkowski_net_14_layer_pipeline'
================================================================
* Date:           Mon Aug 25 03:55:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        minkowski_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+----------+---------------+-----------+-------------+----------+---------------+---------+
        |                                                          |                                               |     Latency (cycles)     |    Latency (absolute)   |         Interval         | Pipeline|
        |                         Instance                         |                     Module                    |    min   |      max      |    min    |     max     |    min   |      max      |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+----------+---------------+-----------+-------------+----------+---------------+---------+
        |grp_pipeline_bitmap_stage_fu_462                          |pipeline_bitmap_stage                          |         ?|              ?|          ?|            ?|         ?|              ?|       no|
        |grp_layer_convolution_with_persistent_accelerator_fu_496  |layer_convolution_with_persistent_accelerator  |   4674066|  8502419100066|  29.587 ms|  5.4e+04 sec|   4674066|  8502419100066|       no|
        |grp_final_layer_output_reconstruction_fu_543              |final_layer_output_reconstruction              |  10485782|       10485782|  52.429 ms|    52.429 ms|  10485782|       10485782|       no|
        +----------------------------------------------------------+-----------------------------------------------+----------+---------------+-----------+-------------+----------+---------------+---------+

        * Loop: 
        +--------------------+----------+-----------------+-------------------------+-----------+-----------+------+----------+
        |                    |      Latency (cycles)      |        Iteration        |  Initiation Interval  | Trip |          |
        |      Loop Name     |    min   |       max       |         Latency         |  achieved |   target  | Count| Pipelined|
        +--------------------+----------+-----------------+-------------------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_1   |         ?|                ?|                       10|          3|          1|     ?|       yes|
        |- LAYER_PROCESSING  |  65436994|  119033867400994|  4674071 ~ 8502419100071|          -|          -|    14|        no|
        +--------------------+----------+-----------------+-------------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 3, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 14 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 22 
16 --> 17 20 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 
21 --> 19 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pruned_voxel_count = alloca i32 1" [minkowski_net.cpp:95]   --->   Operation 24 'alloca' 'pruned_voxel_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%feature_data_stream = alloca i64 1"   --->   Operation 25 'alloca' 'feature_data_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_addr_stream = alloca i64 1" [minkowski_net.cpp:67]   --->   Operation 26 'alloca' 'write_addr_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 1024> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln76 = store i32 0, i32 %initial_processed_voxels_constprop" [minkowski_net.cpp:76]   --->   Operation 27 'store' 'store_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln95 = store i32 0, i32 %pruned_voxel_count" [minkowski_net.cpp:95]   --->   Operation 28 'store' 'store_ln95' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%L3_bitmap_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %L3_bitmap" [minkowski_net.cpp:73]   --->   Operation 29 'read' 'L3_bitmap_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%L1_bitmap_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %L1_bitmap" [minkowski_net.cpp:73]   --->   Operation 30 'read' 'L1_bitmap_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%L0_bitmap_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %L0_bitmap" [minkowski_net.cpp:73]   --->   Operation 31 'read' 'L0_bitmap_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%call_ret5 = call i1696 @pipeline_bitmap_stage, i1085 %input_voxel_stream, i1085 %feature_data_stream, i60 %write_addr_stream, i512 %L3_bitmap_read, i512 %L2_bitmap, i512 %L1_bitmap_read, i512 %L0_bitmap_read, i1 %initialized, i32 %l0_write_pos, i32 %l1_write_pos, i32 %l2_write_pos, i10 %voxel_count, i32 %retained_block_count, i1 %L1_temp, i1 %L2_temp, i32 %initial_processed_voxels_constprop" [minkowski_net.cpp:73]   --->   Operation 32 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [minkowski_net.cpp:17]   --->   Operation 33 'spectopmodule' 'spectopmodule_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.00ns)   --->   "%pruned_feature_dram_write_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pruned_feature_dram_write"   --->   Operation 34 'read' 'pruned_feature_dram_write_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 35 [1/1] (1.00ns)   --->   "%pruned_feature_dram_read_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pruned_feature_dram_read"   --->   Operation 35 'read' 'pruned_feature_dram_read_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 36 [1/1] (1.00ns)   --->   "%final_output_full_cubic_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %final_output_full_cubic"   --->   Operation 36 'read' 'final_output_full_cubic_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_output, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 5242880, void @empty_8, void @empty_7, void @empty_9, i32 16, i32 16, i32 16, i32 256, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_output"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_read, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_28, void @empty_7, void @empty_9, i32 16, i32 16, i32 256, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_read"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_write, void @empty_22, i32 0, i32 0, void @empty_9, i32 0, i32 262144, void @empty_1, void @empty_7, void @empty_9, i32 16, i32 16, i32 16, i32 256, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_write"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %input_voxel_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1085 %input_voxel_stream"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %final_output_full_cubic, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_30, void @empty_31, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %final_output_full_cubic, void @empty_23, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_0, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_0"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_1, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_1"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_2, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_2"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_3, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_3"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_4, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_4"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_5, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_5"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_6, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_6"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_7, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_7"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_8, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_8"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_9, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_9"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_10, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_10"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_11, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_11"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_12, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_12"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_weights_13, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_weights_13"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_0, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_0"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_1, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_1"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_2, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_2"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_3, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_3"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_4, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_4"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_5, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_5"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_6, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_6"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_7, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_7"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_8, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_8"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_9, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_9"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_10, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_10"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_11, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_11"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_12, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_12"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer_biases_13, void @empty_12, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %layer_biases_13"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_read, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_30, void @empty_13, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_read, void @empty_23, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_write, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_30, void @empty_14, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_write, void @empty_23, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L3_bitmap, void @empty_23, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L3_bitmap"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L2_bitmap, void @empty_23, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L2_bitmap"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L1_bitmap, void @empty_23, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L1_bitmap"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L0_bitmap, void @empty_23, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L0_bitmap"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %bitmap_info"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %bitmap_info, void @empty_29, i32 4294967295, i32 4294967295, void @empty_15, i32 0, i32 0, void @empty_30, void @empty_16, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %bitmap_info, void @empty_23, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %total_processed_voxels"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_processed_voxels, void @empty_29, i32 4294967295, i32 4294967295, void @empty_15, i32 0, i32 0, void @empty_30, void @empty_19, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_processed_voxels, void @empty_23, i32 4294967295, i32 4294967295, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_30, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @feature_data_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %feature_data_stream, i1085 %feature_data_stream"   --->   Operation 122 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %feature_data_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @write_addr_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i60 %write_addr_stream, i60 %write_addr_stream"   --->   Operation 124 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %write_addr_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/2] (1.61ns)   --->   "%call_ret5 = call i1696 @pipeline_bitmap_stage, i1085 %input_voxel_stream, i1085 %feature_data_stream, i60 %write_addr_stream, i512 %L3_bitmap_read, i512 %L2_bitmap, i512 %L1_bitmap_read, i512 %L0_bitmap_read, i1 %initialized, i32 %l0_write_pos, i32 %l1_write_pos, i32 %l2_write_pos, i10 %voxel_count, i32 %retained_block_count, i1 %L1_temp, i1 %L2_temp, i32 %initial_processed_voxels_constprop" [minkowski_net.cpp:73]   --->   Operation 126 'call' 'call_ret5' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%call_ret = extractvalue i1696 %call_ret5" [minkowski_net.cpp:73]   --->   Operation 127 'extractvalue' 'call_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%L3_bitmap_ret = extractvalue i1696 %call_ret5" [minkowski_net.cpp:73]   --->   Operation 128 'extractvalue' 'L3_bitmap_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %L3_bitmap, i512 %L3_bitmap_ret" [minkowski_net.cpp:73]   --->   Operation 129 'write' 'write_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%L1_bitmap_ret = extractvalue i1696 %call_ret5" [minkowski_net.cpp:73]   --->   Operation 130 'extractvalue' 'L1_bitmap_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %L1_bitmap, i512 %L1_bitmap_ret" [minkowski_net.cpp:73]   --->   Operation 131 'write' 'write_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%L0_bitmap_ret = extractvalue i1696 %call_ret5" [minkowski_net.cpp:73]   --->   Operation 132 'extractvalue' 'L0_bitmap_ret' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %L0_bitmap, i512 %L0_bitmap_ret" [minkowski_net.cpp:73]   --->   Operation 133 'write' 'write_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (1.00ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.s_axilite.i160P0A, i160 %bitmap_info, i160 %call_ret" [minkowski_net.cpp:73]   --->   Operation 134 'write' 'write_ln73' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln96 = br void %while.cond" [minkowski_net.cpp:96]   --->   Operation 135 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%pruned_voxel_count_1 = load i32 %pruned_voxel_count" [minkowski_net.cpp:96]   --->   Operation 136 'load' 'pruned_voxel_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1085P0A, i1085 %feature_data_stream, i32 1" [minkowski_net.cpp:96]   --->   Operation 137 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_4 : Operation 138 [1/1] (0.88ns)   --->   "%pruned_voxel_count_2 = add i32 %pruned_voxel_count_1, i32 1" [minkowski_net.cpp:107]   --->   Operation 138 'add' 'pruned_voxel_count_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %tmp, void %LAYER_PROCESSING, void %land.rhs" [minkowski_net.cpp:96]   --->   Operation 139 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node sub_ln96)   --->   "%shl_ln96 = shl i32 %pruned_voxel_count_1, i32 2" [minkowski_net.cpp:96]   --->   Operation 140 'shl' 'shl_ln96' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln96 = sub i32 %shl_ln96, i32 %pruned_voxel_count_1" [minkowski_net.cpp:96]   --->   Operation 141 'sub' 'sub_ln96' <Predicate = (tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %sub_ln96, i2 0" [minkowski_net.cpp:96]   --->   Operation 142 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i34 %shl_ln" [minkowski_net.cpp:96]   --->   Operation 143 'zext' 'zext_ln96' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (1.14ns)   --->   "%add_ln96 = add i64 %zext_ln96, i64 %pruned_feature_dram_read_read" [minkowski_net.cpp:96]   --->   Operation 144 'add' 'add_ln96' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [minkowski_net.cpp:97]   --->   Operation 145 'specpipeline' 'specpipeline_ln97' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [minkowski_net.cpp:96]   --->   Operation 146 'specloopname' 'specloopname_ln96' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 147 [1/1] ( I:0.00ns O:0.00ns )   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i60P0A, i60 %write_addr_stream, i32 1" [minkowski_net.cpp:96]   --->   Operation 147 'nbreadreq' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 1024> <FIFO>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %tmp_s, void %LAYER_PROCESSING, void %VITIS_LOOP_102_2" [minkowski_net.cpp:96]   --->   Operation 148 'br' 'br_ln96' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln96, i32 2, i32 63" [minkowski_net.cpp:107]   --->   Operation 149 'partselect' 'trunc_ln' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i62 %trunc_ln" [minkowski_net.cpp:107]   --->   Operation 150 'sext' 'sext_ln107' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%gmem_read_addr = getelementptr i32 %gmem_read, i64 %sext_ln107" [minkowski_net.cpp:107]   --->   Operation 151 'getelementptr' 'gmem_read_addr' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.38ns)   --->   "%store_ln95 = store i32 %pruned_voxel_count_2, i32 %pruned_voxel_count" [minkowski_net.cpp:95]   --->   Operation 152 'store' 'store_ln95' <Predicate = (tmp & tmp_s)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 153 [1/1] ( I:1.35ns O:1.35ns )   --->   "%feature_data_stream_read = read i1085 @_ssdm_op_Read.ap_fifo.volatile.i1085P0A, i1085 %feature_data_stream" [minkowski_net.cpp:98]   --->   Operation 153 'read' 'feature_data_stream_read' <Predicate = (tmp & tmp_s)> <Delay = 1.35> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%voxel_features = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %feature_data_stream_read, i32 1, i32 32" [minkowski_net.cpp:98]   --->   Operation 154 'partselect' 'voxel_features' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%voxel_features_1 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %feature_data_stream_read, i32 33, i32 64" [minkowski_net.cpp:98]   --->   Operation 155 'partselect' 'voxel_features_1' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln98_3 = partselect i32 @_ssdm_op_PartSelect.i32.i1085.i32.i32, i1085 %feature_data_stream_read, i32 65, i32 96" [minkowski_net.cpp:98]   --->   Operation 156 'partselect' 'trunc_ln98_3' <Predicate = (tmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] ( I:1.20ns O:1.20ns )   --->   "%p_07 = read i60 @_ssdm_op_Read.ap_fifo.volatile.i60P0A, i60 %write_addr_stream" [minkowski_net.cpp:99]   --->   Operation 157 'read' 'p_07' <Predicate = (tmp & tmp_s)> <Delay = 1.20> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 1024> <FIFO>
ST_5 : Operation 158 [1/1] (3.65ns)   --->   "%empty_54 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_read_addr, i64 3" [minkowski_net.cpp:107]   --->   Operation 158 'writereq' 'empty_54' <Predicate = (tmp & tmp_s)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 159 [1/1] (3.65ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_read_addr, i32 %voxel_features, i4 15" [minkowski_net.cpp:107]   --->   Operation 159 'write' 'write_ln107' <Predicate = (tmp & tmp_s)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 160 [1/1] (3.65ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_read_addr, i32 %voxel_features_1, i4 15" [minkowski_net.cpp:107]   --->   Operation 160 'write' 'write_ln107' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 161 [1/1] (3.65ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_read_addr, i32 %trunc_ln98_3, i4 15" [minkowski_net.cpp:107]   --->   Operation 161 'write' 'write_ln107' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 162 [5/5] (3.65ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:107]   --->   Operation 162 'writeresp' 'empty_55' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 163 [4/5] (3.65ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:107]   --->   Operation 163 'writeresp' 'empty_55' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 164 [3/5] (3.65ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:107]   --->   Operation 164 'writeresp' 'empty_55' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.65>
ST_12 : Operation 165 [2/5] (3.65ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:107]   --->   Operation 165 'writeresp' 'empty_55' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.65>
ST_13 : Operation 166 [1/5] (3.65ns)   --->   "%empty_55 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_read_addr" [minkowski_net.cpp:107]   --->   Operation 166 'writeresp' 'empty_55' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln96 = br void %while.cond" [minkowski_net.cpp:96]   --->   Operation 167 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 0.38>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%layer = alloca i32 1" [minkowski_net.cpp:131]   --->   Operation 168 'alloca' 'layer' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%p_cast = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %call_ret, i32 128, i32 159" [minkowski_net.cpp:73]   --->   Operation 169 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.38ns)   --->   "%store_ln131 = store i4 0, i4 %layer" [minkowski_net.cpp:131]   --->   Operation 170 'store' 'store_ln131' <Predicate = true> <Delay = 0.38>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body8" [minkowski_net.cpp:131]   --->   Operation 171 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 0.70>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%layer_1 = load i4 %layer" [minkowski_net.cpp:146]   --->   Operation 172 'load' 'layer_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.70ns)   --->   "%icmp_ln131 = icmp_eq  i4 %layer_1, i4 14" [minkowski_net.cpp:131]   --->   Operation 173 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [1/1] (0.70ns)   --->   "%add_ln131 = add i4 %layer_1, i4 1" [minkowski_net.cpp:131]   --->   Operation 174 'add' 'add_ln131' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.body8.split, void %for.end26" [minkowski_net.cpp:131]   --->   Operation 175 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i4 %layer_1" [minkowski_net.cpp:131]   --->   Operation 176 'zext' 'zext_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%MINKOWSKI_LAYERS_input_channels_addr = getelementptr i11 %MINKOWSKI_LAYERS_input_channels, i64 0, i64 %zext_ln131" [minkowski_net.cpp:134]   --->   Operation 177 'getelementptr' 'MINKOWSKI_LAYERS_input_channels_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%MINKOWSKI_LAYERS_output_channels_addr = getelementptr i11 %MINKOWSKI_LAYERS_output_channels, i64 0, i64 %zext_ln131" [minkowski_net.cpp:134]   --->   Operation 178 'getelementptr' 'MINKOWSKI_LAYERS_output_channels_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%MINKOWSKI_LAYERS_output_spatial_dim_addr = getelementptr i7 %MINKOWSKI_LAYERS_output_spatial_dim, i64 0, i64 %zext_ln131" [minkowski_net.cpp:134]   --->   Operation 179 'getelementptr' 'MINKOWSKI_LAYERS_output_spatial_dim_addr' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_15 : Operation 180 [2/2] (0.68ns)   --->   "%MINKOWSKI_LAYERS_input_channels_load = load i4 %MINKOWSKI_LAYERS_input_channels_addr" [minkowski_net.cpp:134]   --->   Operation 180 'load' 'MINKOWSKI_LAYERS_input_channels_load' <Predicate = (!icmp_ln131)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 14> <ROM>
ST_15 : Operation 181 [2/2] (0.68ns)   --->   "%MINKOWSKI_LAYERS_output_channels_load = load i4 %MINKOWSKI_LAYERS_output_channels_addr" [minkowski_net.cpp:134]   --->   Operation 181 'load' 'MINKOWSKI_LAYERS_output_channels_load' <Predicate = (!icmp_ln131)> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 14> <ROM>
ST_15 : Operation 182 [2/2] (0.66ns)   --->   "%MINKOWSKI_LAYERS_output_spatial_dim_load = load i4 %MINKOWSKI_LAYERS_output_spatial_dim_addr" [minkowski_net.cpp:134]   --->   Operation 182 'load' 'MINKOWSKI_LAYERS_output_spatial_dim_load' <Predicate = (!icmp_ln131)> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 14> <ROM>

State 16 <SV = 6> <Delay = 0.70>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14" [minkowski_net.cpp:132]   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [minkowski_net.cpp:131]   --->   Operation 184 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i4 %layer_1" [minkowski_net.cpp:146]   --->   Operation 185 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/2] ( I:0.68ns O:0.68ns )   --->   "%MINKOWSKI_LAYERS_input_channels_load = load i4 %MINKOWSKI_LAYERS_input_channels_addr" [minkowski_net.cpp:134]   --->   Operation 186 'load' 'MINKOWSKI_LAYERS_input_channels_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 14> <ROM>
ST_16 : Operation 187 [1/2] ( I:0.68ns O:0.68ns )   --->   "%MINKOWSKI_LAYERS_output_channels_load = load i4 %MINKOWSKI_LAYERS_output_channels_addr" [minkowski_net.cpp:134]   --->   Operation 187 'load' 'MINKOWSKI_LAYERS_output_channels_load' <Predicate = true> <Delay = 0.68> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 14> <ROM>
ST_16 : Operation 188 [1/2] ( I:0.66ns O:0.66ns )   --->   "%MINKOWSKI_LAYERS_output_spatial_dim_load = load i4 %MINKOWSKI_LAYERS_output_spatial_dim_addr" [minkowski_net.cpp:134]   --->   Operation 188 'load' 'MINKOWSKI_LAYERS_output_spatial_dim_load' <Predicate = true> <Delay = 0.66> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 14> <ROM>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %trunc_ln146, void %if.then, void %if.else" [minkowski_net.cpp:146]   --->   Operation 189 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.70ns)   --->   "%switch_ln147 = switch i4 %layer_1, void %.case.1357, i4 0, void %.case.044, i4 1, void %.case.145, i4 2, void %.case.246, i4 3, void %.case.347, i4 4, void %.case.448, i4 5, void %.case.549, i4 6, void %.case.650, i4 7, void %.case.751, i4 8, void %.case.852, i4 9, void %.case.953, i4 10, void %.case.1054, i4 11, void %.case.1155, i4 12, void %.case.1256" [minkowski_net.cpp:147]   --->   Operation 190 'switch' 'switch_ln147' <Predicate = (!trunc_ln146)> <Delay = 0.70>
ST_16 : Operation 191 [1/1] (0.70ns)   --->   "%switch_ln159 = switch i4 %layer_1, void %.case.13, i4 0, void %.case.0, i4 1, void %.case.1, i4 2, void %.case.2, i4 3, void %.case.3, i4 4, void %.case.4, i4 5, void %.case.5, i4 6, void %.case.6, i4 7, void %.case.7, i4 8, void %.case.8, i4 9, void %.case.9, i4 10, void %.case.10, i4 11, void %.case.11, i4 12, void %.case.12" [minkowski_net.cpp:159]   --->   Operation 191 'switch' 'switch_ln159' <Predicate = (trunc_ln146)> <Delay = 0.70>

State 17 <SV = 7> <Delay = 4.05>
ST_17 : Operation 192 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_12, i32 %layer_biases_12, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 192 'call' 'call_ln147' <Predicate = (layer_1 == 12)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 193 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_11, i32 %layer_biases_11, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 193 'call' 'call_ln147' <Predicate = (layer_1 == 11)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 194 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_10, i32 %layer_biases_10, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 194 'call' 'call_ln147' <Predicate = (layer_1 == 10)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 195 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_9, i32 %layer_biases_9, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 195 'call' 'call_ln147' <Predicate = (layer_1 == 9)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 196 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_8, i32 %layer_biases_8, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 196 'call' 'call_ln147' <Predicate = (layer_1 == 8)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 197 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_7, i32 %layer_biases_7, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 197 'call' 'call_ln147' <Predicate = (layer_1 == 7)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 198 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_6, i32 %layer_biases_6, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 198 'call' 'call_ln147' <Predicate = (layer_1 == 6)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 199 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_5, i32 %layer_biases_5, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 199 'call' 'call_ln147' <Predicate = (layer_1 == 5)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 200 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_4, i32 %layer_biases_4, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 200 'call' 'call_ln147' <Predicate = (layer_1 == 4)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 201 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_3, i32 %layer_biases_3, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 201 'call' 'call_ln147' <Predicate = (layer_1 == 3)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 202 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_2, i32 %layer_biases_2, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 202 'call' 'call_ln147' <Predicate = (layer_1 == 2)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 203 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_1, i32 %layer_biases_1, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 203 'call' 'call_ln147' <Predicate = (layer_1 == 1)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 204 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_0, i32 %layer_biases_0, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 204 'call' 'call_ln147' <Predicate = (layer_1 == 0)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_17 : Operation 205 [2/2] (4.05ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_13, i32 %layer_biases_13, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 205 'call' 'call_ln147' <Predicate = (layer_1 == 15) | (layer_1 == 14) | (layer_1 == 13)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 8> <Delay = 0.88>
ST_18 : Operation 206 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_12, i32 %layer_biases_12, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 206 'call' 'call_ln147' <Predicate = (layer_1 == 12)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 207 'br' 'br_ln147' <Predicate = (layer_1 == 12)> <Delay = 0.00>
ST_18 : Operation 208 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_11, i32 %layer_biases_11, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 208 'call' 'call_ln147' <Predicate = (layer_1 == 11)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 209 'br' 'br_ln147' <Predicate = (layer_1 == 11)> <Delay = 0.00>
ST_18 : Operation 210 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_10, i32 %layer_biases_10, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 210 'call' 'call_ln147' <Predicate = (layer_1 == 10)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 211 'br' 'br_ln147' <Predicate = (layer_1 == 10)> <Delay = 0.00>
ST_18 : Operation 212 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_9, i32 %layer_biases_9, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 212 'call' 'call_ln147' <Predicate = (layer_1 == 9)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 213 'br' 'br_ln147' <Predicate = (layer_1 == 9)> <Delay = 0.00>
ST_18 : Operation 214 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_8, i32 %layer_biases_8, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 214 'call' 'call_ln147' <Predicate = (layer_1 == 8)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 215 'br' 'br_ln147' <Predicate = (layer_1 == 8)> <Delay = 0.00>
ST_18 : Operation 216 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_7, i32 %layer_biases_7, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 216 'call' 'call_ln147' <Predicate = (layer_1 == 7)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 217 'br' 'br_ln147' <Predicate = (layer_1 == 7)> <Delay = 0.00>
ST_18 : Operation 218 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_6, i32 %layer_biases_6, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 218 'call' 'call_ln147' <Predicate = (layer_1 == 6)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 219 'br' 'br_ln147' <Predicate = (layer_1 == 6)> <Delay = 0.00>
ST_18 : Operation 220 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_5, i32 %layer_biases_5, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 220 'call' 'call_ln147' <Predicate = (layer_1 == 5)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 221 'br' 'br_ln147' <Predicate = (layer_1 == 5)> <Delay = 0.00>
ST_18 : Operation 222 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_4, i32 %layer_biases_4, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 222 'call' 'call_ln147' <Predicate = (layer_1 == 4)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 223 'br' 'br_ln147' <Predicate = (layer_1 == 4)> <Delay = 0.00>
ST_18 : Operation 224 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_3, i32 %layer_biases_3, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 224 'call' 'call_ln147' <Predicate = (layer_1 == 3)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 225 'br' 'br_ln147' <Predicate = (layer_1 == 3)> <Delay = 0.00>
ST_18 : Operation 226 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_2, i32 %layer_biases_2, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 226 'call' 'call_ln147' <Predicate = (layer_1 == 2)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 227 'br' 'br_ln147' <Predicate = (layer_1 == 2)> <Delay = 0.00>
ST_18 : Operation 228 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_1, i32 %layer_biases_1, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 228 'call' 'call_ln147' <Predicate = (layer_1 == 1)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 229 'br' 'br_ln147' <Predicate = (layer_1 == 1)> <Delay = 0.00>
ST_18 : Operation 230 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_0, i32 %layer_biases_0, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 230 'call' 'call_ln147' <Predicate = (layer_1 == 0)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 231 'br' 'br_ln147' <Predicate = (layer_1 == 0)> <Delay = 0.00>
ST_18 : Operation 232 [1/2] (0.88ns)   --->   "%call_ln147 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_13, i32 %layer_biases_13, i32 %p_cast, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:147]   --->   Operation 232 'call' 'call_ln147' <Predicate = (layer_1 == 15) | (layer_1 == 14) | (layer_1 == 13)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln147 = br void %.exit43" [minkowski_net.cpp:147]   --->   Operation 233 'br' 'br_ln147' <Predicate = (layer_1 == 15) | (layer_1 == 14) | (layer_1 == 13)> <Delay = 0.00>

State 19 <SV = 9> <Delay = 0.38>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln158 = br void %for.inc24" [minkowski_net.cpp:158]   --->   Operation 234 'br' 'br_ln158' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc24"   --->   Operation 235 'br' 'br_ln0' <Predicate = (trunc_ln146)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.38ns)   --->   "%store_ln131 = store i4 %add_ln131, i4 %layer" [minkowski_net.cpp:131]   --->   Operation 236 'store' 'store_ln131' <Predicate = true> <Delay = 0.38>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.body8" [minkowski_net.cpp:131]   --->   Operation 237 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 20 <SV = 7> <Delay = 4.05>
ST_20 : Operation 238 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_12, i32 %layer_biases_12, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 238 'call' 'call_ln159' <Predicate = (layer_1 == 12)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 239 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_11, i32 %layer_biases_11, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 239 'call' 'call_ln159' <Predicate = (layer_1 == 11)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 240 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_10, i32 %layer_biases_10, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 240 'call' 'call_ln159' <Predicate = (layer_1 == 10)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 241 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_9, i32 %layer_biases_9, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 241 'call' 'call_ln159' <Predicate = (layer_1 == 9)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 242 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_8, i32 %layer_biases_8, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 242 'call' 'call_ln159' <Predicate = (layer_1 == 8)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 243 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_7, i32 %layer_biases_7, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 243 'call' 'call_ln159' <Predicate = (layer_1 == 7)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 244 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_6, i32 %layer_biases_6, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 244 'call' 'call_ln159' <Predicate = (layer_1 == 6)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 245 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_5, i32 %layer_biases_5, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 245 'call' 'call_ln159' <Predicate = (layer_1 == 5)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 246 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_4, i32 %layer_biases_4, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 246 'call' 'call_ln159' <Predicate = (layer_1 == 4)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 247 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_3, i32 %layer_biases_3, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 247 'call' 'call_ln159' <Predicate = (layer_1 == 3)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 248 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_2, i32 %layer_biases_2, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 248 'call' 'call_ln159' <Predicate = (layer_1 == 2)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 249 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_1, i32 %layer_biases_1, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 249 'call' 'call_ln159' <Predicate = (layer_1 == 1)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 250 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_0, i32 %layer_biases_0, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 250 'call' 'call_ln159' <Predicate = (layer_1 == 0)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 251 [2/2] (4.05ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_13, i32 %layer_biases_13, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 251 'call' 'call_ln159' <Predicate = (layer_1 == 15) | (layer_1 == 14) | (layer_1 == 13)> <Delay = 4.05> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 8> <Delay = 0.88>
ST_21 : Operation 252 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_12, i32 %layer_biases_12, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 252 'call' 'call_ln159' <Predicate = (layer_1 == 12)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 253 'br' 'br_ln159' <Predicate = (layer_1 == 12)> <Delay = 0.00>
ST_21 : Operation 254 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_11, i32 %layer_biases_11, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 254 'call' 'call_ln159' <Predicate = (layer_1 == 11)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 255 'br' 'br_ln159' <Predicate = (layer_1 == 11)> <Delay = 0.00>
ST_21 : Operation 256 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_10, i32 %layer_biases_10, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 256 'call' 'call_ln159' <Predicate = (layer_1 == 10)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 257 'br' 'br_ln159' <Predicate = (layer_1 == 10)> <Delay = 0.00>
ST_21 : Operation 258 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_9, i32 %layer_biases_9, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 258 'call' 'call_ln159' <Predicate = (layer_1 == 9)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 259 'br' 'br_ln159' <Predicate = (layer_1 == 9)> <Delay = 0.00>
ST_21 : Operation 260 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_8, i32 %layer_biases_8, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 260 'call' 'call_ln159' <Predicate = (layer_1 == 8)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 261 'br' 'br_ln159' <Predicate = (layer_1 == 8)> <Delay = 0.00>
ST_21 : Operation 262 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_7, i32 %layer_biases_7, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 262 'call' 'call_ln159' <Predicate = (layer_1 == 7)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 263 'br' 'br_ln159' <Predicate = (layer_1 == 7)> <Delay = 0.00>
ST_21 : Operation 264 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_6, i32 %layer_biases_6, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 264 'call' 'call_ln159' <Predicate = (layer_1 == 6)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 265 'br' 'br_ln159' <Predicate = (layer_1 == 6)> <Delay = 0.00>
ST_21 : Operation 266 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_5, i32 %layer_biases_5, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 266 'call' 'call_ln159' <Predicate = (layer_1 == 5)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 267 'br' 'br_ln159' <Predicate = (layer_1 == 5)> <Delay = 0.00>
ST_21 : Operation 268 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_4, i32 %layer_biases_4, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 268 'call' 'call_ln159' <Predicate = (layer_1 == 4)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 269 'br' 'br_ln159' <Predicate = (layer_1 == 4)> <Delay = 0.00>
ST_21 : Operation 270 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_3, i32 %layer_biases_3, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 270 'call' 'call_ln159' <Predicate = (layer_1 == 3)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 271 'br' 'br_ln159' <Predicate = (layer_1 == 3)> <Delay = 0.00>
ST_21 : Operation 272 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_2, i32 %layer_biases_2, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 272 'call' 'call_ln159' <Predicate = (layer_1 == 2)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 273 'br' 'br_ln159' <Predicate = (layer_1 == 2)> <Delay = 0.00>
ST_21 : Operation 274 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_1, i32 %layer_biases_1, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 274 'call' 'call_ln159' <Predicate = (layer_1 == 1)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 275 'br' 'br_ln159' <Predicate = (layer_1 == 1)> <Delay = 0.00>
ST_21 : Operation 276 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_0, i32 %layer_biases_0, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 276 'call' 'call_ln159' <Predicate = (layer_1 == 0)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 277 'br' 'br_ln159' <Predicate = (layer_1 == 0)> <Delay = 0.00>
ST_21 : Operation 278 [1/2] (0.88ns)   --->   "%call_ln159 = call void @layer_convolution_with_persistent_accelerator, i11 %MINKOWSKI_LAYERS_input_channels_load, i11 %MINKOWSKI_LAYERS_output_channels_load, i7 %MINKOWSKI_LAYERS_output_spatial_dim_load, i32 %layer_weights_13, i32 %layer_biases_13, i32 %p_cast, i32 %gmem_write, i64 %pruned_feature_dram_write_read, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:159]   --->   Operation 278 'call' 'call_ln159' <Predicate = (layer_1 == 15) | (layer_1 == 14) | (layer_1 == 13)> <Delay = 0.88> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln159 = br void %.exit" [minkowski_net.cpp:159]   --->   Operation 279 'br' 'br_ln159' <Predicate = (layer_1 == 15) | (layer_1 == 14) | (layer_1 == 13)> <Delay = 0.00>

State 22 <SV = 6> <Delay = 3.65>
ST_22 : Operation 280 [2/2] (3.65ns)   --->   "%call_ln183 = call void @final_layer_output_reconstruction, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_output, i64 %final_output_full_cubic_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:183]   --->   Operation 280 'call' 'call_ln183' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 281 [1/1] (1.00ns)   --->   "%write_ln192 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %total_processed_voxels, i32 %pruned_voxel_count_1" [minkowski_net.cpp:192]   --->   Operation 281 'write' 'write_ln192' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 23 <SV = 7> <Delay = 0.00>
ST_23 : Operation 282 [1/2] (0.00ns)   --->   "%call_ln183 = call void @final_layer_output_reconstruction, i32 %gmem_read, i64 %pruned_feature_dram_read_read, i32 %gmem_output, i64 %final_output_full_cubic_read, i32 %pruned_voxel_count_1" [minkowski_net.cpp:183]   --->   Operation 282 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%ret_ln198 = ret" [minkowski_net.cpp:198]   --->   Operation 283 'ret' 'ret_ln198' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_write]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_voxel_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ final_output_full_cubic]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_weights_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ layer_biases_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ pruned_feature_dram_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pruned_feature_dram_write]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L3_bitmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ L2_bitmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ L1_bitmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ L0_bitmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bitmap_info]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ total_processed_voxels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ initial_processed_voxels_constprop]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ initialized]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ l0_write_pos]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ l1_write_pos]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ l2_write_pos]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ voxel_count]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ retained_block_count]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ L1_temp]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ L2_temp]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ MINKOWSKI_LAYERS_input_channels]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ MINKOWSKI_LAYERS_output_channels]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ MINKOWSKI_LAYERS_output_spatial_dim]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pruned_voxel_count                       (alloca           ) [ 011111111111110000000000]
feature_data_stream                      (alloca           ) [ 001111111111110000000000]
write_addr_stream                        (alloca           ) [ 001111111111110000000000]
store_ln76                               (store            ) [ 000000000000000000000000]
store_ln95                               (store            ) [ 000000000000000000000000]
L3_bitmap_read                           (read             ) [ 000100000000000000000000]
L1_bitmap_read                           (read             ) [ 000100000000000000000000]
L0_bitmap_read                           (read             ) [ 000100000000000000000000]
spectopmodule_ln17                       (spectopmodule    ) [ 000000000000000000000000]
pruned_feature_dram_write_read           (read             ) [ 000011111111111111111100]
pruned_feature_dram_read_read            (read             ) [ 000011111111111111111111]
final_output_full_cubic_read             (read             ) [ 000011111111111111111111]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0                          (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
empty                                    (specchannel      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
empty_53                                 (specchannel      ) [ 000000000000000000000000]
specinterface_ln0                        (specinterface    ) [ 000000000000000000000000]
call_ret5                                (call             ) [ 000000000000000000000000]
call_ret                                 (extractvalue     ) [ 000011111111111000000000]
L3_bitmap_ret                            (extractvalue     ) [ 000000000000000000000000]
write_ln73                               (write            ) [ 000000000000000000000000]
L1_bitmap_ret                            (extractvalue     ) [ 000000000000000000000000]
write_ln73                               (write            ) [ 000000000000000000000000]
L0_bitmap_ret                            (extractvalue     ) [ 000000000000000000000000]
write_ln73                               (write            ) [ 000000000000000000000000]
write_ln73                               (write            ) [ 000000000000000000000000]
br_ln96                                  (br               ) [ 000000000000000000000000]
pruned_voxel_count_1                     (load             ) [ 000000000000001111111111]
tmp                                      (nbreadreq        ) [ 000011111111110000000000]
pruned_voxel_count_2                     (add              ) [ 000000000000000000000000]
br_ln96                                  (br               ) [ 000000000000000000000000]
shl_ln96                                 (shl              ) [ 000000000000000000000000]
sub_ln96                                 (sub              ) [ 000000000000000000000000]
shl_ln                                   (bitconcatenate   ) [ 000000000000000000000000]
zext_ln96                                (zext             ) [ 000000000000000000000000]
add_ln96                                 (add              ) [ 000000000000000000000000]
specpipeline_ln97                        (specpipeline     ) [ 000000000000000000000000]
specloopname_ln96                        (specloopname     ) [ 000000000000000000000000]
tmp_s                                    (nbreadreq        ) [ 000011111111110000000000]
br_ln96                                  (br               ) [ 000000000000000000000000]
trunc_ln                                 (partselect       ) [ 000000000000000000000000]
sext_ln107                               (sext             ) [ 000000000000000000000000]
gmem_read_addr                           (getelementptr    ) [ 000011111111110000000000]
store_ln95                               (store            ) [ 000000000000000000000000]
feature_data_stream_read                 (read             ) [ 000000000000000000000000]
voxel_features                           (partselect       ) [ 000000100000000000000000]
voxel_features_1                         (partselect       ) [ 000010110000000000000000]
trunc_ln98_3                             (partselect       ) [ 000011111000000000000000]
p_07                                     (read             ) [ 000000000000000000000000]
empty_54                                 (writereq         ) [ 000000000000000000000000]
write_ln107                              (write            ) [ 000000000000000000000000]
write_ln107                              (write            ) [ 000000000000000000000000]
write_ln107                              (write            ) [ 000000000000000000000000]
empty_55                                 (writeresp        ) [ 000000000000000000000000]
br_ln96                                  (br               ) [ 000000000000000000000000]
layer                                    (alloca           ) [ 000000000000001111111100]
p_cast                                   (partselect       ) [ 000000000000000111111100]
store_ln131                              (store            ) [ 000000000000000000000000]
br_ln131                                 (br               ) [ 000000000000000000000000]
layer_1                                  (load             ) [ 000000000000000011101100]
icmp_ln131                               (icmp             ) [ 000000000000000111111100]
add_ln131                                (add              ) [ 000000000000000011111100]
br_ln131                                 (br               ) [ 000000000000000000000000]
zext_ln131                               (zext             ) [ 000000000000000000000000]
MINKOWSKI_LAYERS_input_channels_addr     (getelementptr    ) [ 000000000000000010000000]
MINKOWSKI_LAYERS_output_channels_addr    (getelementptr    ) [ 000000000000000010000000]
MINKOWSKI_LAYERS_output_spatial_dim_addr (getelementptr    ) [ 000000000000000010000000]
speclooptripcount_ln132                  (speclooptripcount) [ 000000000000000000000000]
specloopname_ln131                       (specloopname     ) [ 000000000000000000000000]
trunc_ln146                              (trunc            ) [ 000000000000000111111100]
MINKOWSKI_LAYERS_input_channels_load     (load             ) [ 000000000000000001101100]
MINKOWSKI_LAYERS_output_channels_load    (load             ) [ 000000000000000001101100]
MINKOWSKI_LAYERS_output_spatial_dim_load (load             ) [ 000000000000000001101100]
br_ln146                                 (br               ) [ 000000000000000000000000]
switch_ln147                             (switch           ) [ 000000000000000000000000]
switch_ln159                             (switch           ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
call_ln147                               (call             ) [ 000000000000000000000000]
br_ln147                                 (br               ) [ 000000000000000000000000]
br_ln158                                 (br               ) [ 000000000000000000000000]
br_ln0                                   (br               ) [ 000000000000000000000000]
store_ln131                              (store            ) [ 000000000000000000000000]
br_ln131                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
call_ln159                               (call             ) [ 000000000000000000000000]
br_ln159                                 (br               ) [ 000000000000000000000000]
write_ln192                              (write            ) [ 000000000000000000000000]
call_ln183                               (call             ) [ 000000000000000000000000]
ret_ln198                                (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_output"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_read"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_write">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_write"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_voxel_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_voxel_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="final_output_full_cubic">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_output_full_cubic"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_weights_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_weights_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_weights_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_weights_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_weights_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_weights_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_weights_6">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_weights_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_weights_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_weights_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_weights_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_weights_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_weights_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer_weights_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer_biases_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="layer_biases_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="layer_biases_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="layer_biases_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="layer_biases_4">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="layer_biases_5">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="layer_biases_6">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="layer_biases_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="layer_biases_8">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="layer_biases_9">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="layer_biases_10">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="layer_biases_11">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="layer_biases_12">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="layer_biases_13">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_biases_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="pruned_feature_dram_read">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pruned_feature_dram_read"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="pruned_feature_dram_write">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pruned_feature_dram_write"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="L3_bitmap">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L3_bitmap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="L2_bitmap">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_bitmap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="L1_bitmap">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_bitmap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="L0_bitmap">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L0_bitmap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="bitmap_info">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitmap_info"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="total_processed_voxels">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total_processed_voxels"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="initial_processed_voxels_constprop">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initial_processed_voxels_constprop"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="initialized">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initialized"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="l0_write_pos">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l0_write_pos"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="l1_write_pos">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l1_write_pos"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="l2_write_pos">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l2_write_pos"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="voxel_count">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="voxel_count"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="retained_block_count">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="retained_block_count"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="L1_temp">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_temp"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="L2_temp">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_temp"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="MINKOWSKI_LAYERS_input_channels">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MINKOWSKI_LAYERS_input_channels"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="MINKOWSKI_LAYERS_output_channels">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MINKOWSKI_LAYERS_output_channels"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="MINKOWSKI_LAYERS_output_spatial_dim">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MINKOWSKI_LAYERS_output_spatial_dim"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pipeline_bitmap_stage"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_data_stream_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_addr_stream_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i160P0A"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i1085P0A"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i60P0A"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1085P0A"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i1085.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i60P0A"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_convolution_with_persistent_accelerator"/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_layer_output_reconstruction"/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="280" class="1004" name="pruned_voxel_count_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pruned_voxel_count/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="feature_data_stream_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="1085" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feature_data_stream/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="write_addr_stream_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_addr_stream/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="layer_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer/14 "/>
</bind>
</comp>

<comp id="296" class="1004" name="L3_bitmap_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="512" slack="0"/>
<pin id="298" dir="0" index="1" bw="512" slack="0"/>
<pin id="299" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L3_bitmap_read/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="L1_bitmap_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="512" slack="0"/>
<pin id="304" dir="0" index="1" bw="512" slack="0"/>
<pin id="305" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L1_bitmap_read/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="L0_bitmap_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="512" slack="0"/>
<pin id="310" dir="0" index="1" bw="512" slack="0"/>
<pin id="311" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="L0_bitmap_read/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="pruned_feature_dram_write_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pruned_feature_dram_write_read/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="pruned_feature_dram_read_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pruned_feature_dram_read_read/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="final_output_full_cubic_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_output_full_cubic_read/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="write_ln73_write_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="0" slack="0"/>
<pin id="334" dir="0" index="1" bw="512" slack="0"/>
<pin id="335" dir="0" index="2" bw="512" slack="0"/>
<pin id="336" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="write_ln73_write_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="0" slack="0"/>
<pin id="341" dir="0" index="1" bw="512" slack="0"/>
<pin id="342" dir="0" index="2" bw="512" slack="0"/>
<pin id="343" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="write_ln73_write_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="0" slack="0"/>
<pin id="348" dir="0" index="1" bw="512" slack="0"/>
<pin id="349" dir="0" index="2" bw="512" slack="0"/>
<pin id="350" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="write_ln73_write_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="0" slack="0"/>
<pin id="355" dir="0" index="1" bw="160" slack="0"/>
<pin id="356" dir="0" index="2" bw="160" slack="0"/>
<pin id="357" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln73/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_nbreadreq_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1085" slack="3"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_s_nbreadreq_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="60" slack="3"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="feature_data_stream_read_read_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1085" slack="0"/>
<pin id="376" dir="0" index="1" bw="1085" slack="4"/>
<pin id="377" dir="1" index="2" bw="1085" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="feature_data_stream_read/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_07_read_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="60" slack="0"/>
<pin id="381" dir="0" index="1" bw="60" slack="4"/>
<pin id="382" dir="1" index="2" bw="60" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_07/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_writeresp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="1"/>
<pin id="387" dir="0" index="2" bw="3" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_54/5 empty_55/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="write_ln107_write_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="0" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="2"/>
<pin id="394" dir="0" index="2" bw="32" slack="1"/>
<pin id="395" dir="0" index="3" bw="1" slack="0"/>
<pin id="396" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="write_ln107_write_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="0" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="3"/>
<pin id="402" dir="0" index="2" bw="32" slack="2"/>
<pin id="403" dir="0" index="3" bw="1" slack="0"/>
<pin id="404" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="write_ln107_write_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="0" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="4"/>
<pin id="410" dir="0" index="2" bw="32" slack="3"/>
<pin id="411" dir="0" index="3" bw="1" slack="0"/>
<pin id="412" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="write_ln192_write_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="0" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="0" index="2" bw="32" slack="3"/>
<pin id="420" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln192/22 "/>
</bind>
</comp>

<comp id="423" class="1004" name="MINKOWSKI_LAYERS_input_channels_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MINKOWSKI_LAYERS_input_channels_addr/15 "/>
</bind>
</comp>

<comp id="430" class="1004" name="MINKOWSKI_LAYERS_output_channels_addr_gep_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="4" slack="0"/>
<pin id="434" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MINKOWSKI_LAYERS_output_channels_addr/15 "/>
</bind>
</comp>

<comp id="437" class="1004" name="MINKOWSKI_LAYERS_output_spatial_dim_addr_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="4" slack="0"/>
<pin id="441" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MINKOWSKI_LAYERS_output_spatial_dim_addr/15 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MINKOWSKI_LAYERS_input_channels_load/15 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MINKOWSKI_LAYERS_output_channels_load/15 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MINKOWSKI_LAYERS_output_spatial_dim_load/15 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_pipeline_bitmap_stage_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1696" slack="0"/>
<pin id="464" dir="0" index="1" bw="1085" slack="0"/>
<pin id="465" dir="0" index="2" bw="1085" slack="1"/>
<pin id="466" dir="0" index="3" bw="60" slack="1"/>
<pin id="467" dir="0" index="4" bw="512" slack="0"/>
<pin id="468" dir="0" index="5" bw="512" slack="0"/>
<pin id="469" dir="0" index="6" bw="512" slack="0"/>
<pin id="470" dir="0" index="7" bw="512" slack="0"/>
<pin id="471" dir="0" index="8" bw="1" slack="0"/>
<pin id="472" dir="0" index="9" bw="32" slack="0"/>
<pin id="473" dir="0" index="10" bw="32" slack="0"/>
<pin id="474" dir="0" index="11" bw="32" slack="0"/>
<pin id="475" dir="0" index="12" bw="10" slack="0"/>
<pin id="476" dir="0" index="13" bw="32" slack="0"/>
<pin id="477" dir="0" index="14" bw="1" slack="0"/>
<pin id="478" dir="0" index="15" bw="1" slack="0"/>
<pin id="479" dir="0" index="16" bw="32" slack="0"/>
<pin id="480" dir="1" index="17" bw="1696" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret5/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_layer_convolution_with_persistent_accelerator_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="0" slack="0"/>
<pin id="498" dir="0" index="1" bw="11" slack="1"/>
<pin id="499" dir="0" index="2" bw="11" slack="1"/>
<pin id="500" dir="0" index="3" bw="7" slack="1"/>
<pin id="501" dir="0" index="4" bw="32" slack="0"/>
<pin id="502" dir="0" index="5" bw="32" slack="0"/>
<pin id="503" dir="0" index="6" bw="32" slack="3"/>
<pin id="504" dir="0" index="7" bw="32" slack="0"/>
<pin id="505" dir="0" index="8" bw="64" slack="5"/>
<pin id="506" dir="0" index="9" bw="32" slack="0"/>
<pin id="507" dir="0" index="10" bw="64" slack="5"/>
<pin id="508" dir="0" index="11" bw="32" slack="4"/>
<pin id="509" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln147/17 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 call_ln159/20 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_final_layer_output_reconstruction_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="0" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="64" slack="4"/>
<pin id="547" dir="0" index="3" bw="32" slack="0"/>
<pin id="548" dir="0" index="4" bw="64" slack="4"/>
<pin id="549" dir="0" index="5" bw="32" slack="3"/>
<pin id="550" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln183/22 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln76_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="0"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln95_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="call_ret_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1696" slack="0"/>
<pin id="567" dir="1" index="1" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="L3_bitmap_ret_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1696" slack="0"/>
<pin id="572" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="L3_bitmap_ret/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="L1_bitmap_ret_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1696" slack="0"/>
<pin id="577" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="L1_bitmap_ret/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="L0_bitmap_ret_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1696" slack="0"/>
<pin id="582" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="L0_bitmap_ret/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="pruned_voxel_count_1_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="3"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pruned_voxel_count_1/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="pruned_voxel_count_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pruned_voxel_count_2/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="shl_ln96_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="3" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln96/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="sub_ln96_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln96/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="shl_ln_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="34" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln96_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="34" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="add_ln96_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="34" slack="0"/>
<pin id="620" dir="0" index="1" bw="64" slack="1"/>
<pin id="621" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="62" slack="0"/>
<pin id="625" dir="0" index="1" bw="64" slack="0"/>
<pin id="626" dir="0" index="2" bw="3" slack="0"/>
<pin id="627" dir="0" index="3" bw="7" slack="0"/>
<pin id="628" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln107_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="62" slack="0"/>
<pin id="635" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107/4 "/>
</bind>
</comp>

<comp id="637" class="1004" name="gmem_read_addr_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="62" slack="0"/>
<pin id="640" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_read_addr/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="store_ln95_store_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="3"/>
<pin id="646" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="voxel_features_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="1085" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="0" index="3" bw="7" slack="0"/>
<pin id="653" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="voxel_features/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="voxel_features_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="1085" slack="0"/>
<pin id="661" dir="0" index="2" bw="7" slack="0"/>
<pin id="662" dir="0" index="3" bw="8" slack="0"/>
<pin id="663" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="voxel_features_1/5 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln98_3_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="1085" slack="0"/>
<pin id="671" dir="0" index="2" bw="8" slack="0"/>
<pin id="672" dir="0" index="3" bw="8" slack="0"/>
<pin id="673" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln98_3/5 "/>
</bind>
</comp>

<comp id="678" class="1004" name="p_cast_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="160" slack="2"/>
<pin id="681" dir="0" index="2" bw="9" slack="0"/>
<pin id="682" dir="0" index="3" bw="9" slack="0"/>
<pin id="683" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln131_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="4" slack="0"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/14 "/>
</bind>
</comp>

<comp id="692" class="1004" name="layer_1_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="4" slack="1"/>
<pin id="694" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_1/15 "/>
</bind>
</comp>

<comp id="695" class="1004" name="icmp_ln131_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="0"/>
<pin id="697" dir="0" index="1" bw="2" slack="0"/>
<pin id="698" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/15 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln131_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="1" index="2" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/15 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln131_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/15 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln146_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="716" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln146/16 "/>
</bind>
</comp>

<comp id="717" class="1004" name="store_ln131_store_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="4"/>
<pin id="719" dir="0" index="1" bw="4" slack="5"/>
<pin id="720" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/19 "/>
</bind>
</comp>

<comp id="721" class="1005" name="pruned_voxel_count_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="pruned_voxel_count "/>
</bind>
</comp>

<comp id="728" class="1005" name="feature_data_stream_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1085" slack="1"/>
<pin id="730" dir="1" index="1" bw="1085" slack="1"/>
</pin_list>
<bind>
<opset="feature_data_stream "/>
</bind>
</comp>

<comp id="735" class="1005" name="write_addr_stream_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="60" slack="1"/>
<pin id="737" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="write_addr_stream "/>
</bind>
</comp>

<comp id="742" class="1005" name="L3_bitmap_read_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="512" slack="1"/>
<pin id="744" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="L3_bitmap_read "/>
</bind>
</comp>

<comp id="747" class="1005" name="L1_bitmap_read_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="512" slack="1"/>
<pin id="749" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="L1_bitmap_read "/>
</bind>
</comp>

<comp id="752" class="1005" name="L0_bitmap_read_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="512" slack="1"/>
<pin id="754" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="L0_bitmap_read "/>
</bind>
</comp>

<comp id="757" class="1005" name="pruned_feature_dram_write_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="5"/>
<pin id="759" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="pruned_feature_dram_write_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="pruned_feature_dram_read_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="1"/>
<pin id="765" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pruned_feature_dram_read_read "/>
</bind>
</comp>

<comp id="771" class="1005" name="final_output_full_cubic_read_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="64" slack="4"/>
<pin id="773" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="final_output_full_cubic_read "/>
</bind>
</comp>

<comp id="776" class="1005" name="call_ret_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="160" slack="2"/>
<pin id="778" dir="1" index="1" bw="160" slack="2"/>
</pin_list>
<bind>
<opset="call_ret "/>
</bind>
</comp>

<comp id="781" class="1005" name="pruned_voxel_count_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="3"/>
<pin id="783" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="pruned_voxel_count_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="tmp_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="792" class="1005" name="tmp_s_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="1"/>
<pin id="794" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="796" class="1005" name="gmem_read_addr_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_read_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="voxel_features_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="voxel_features "/>
</bind>
</comp>

<comp id="809" class="1005" name="voxel_features_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="2"/>
<pin id="811" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="voxel_features_1 "/>
</bind>
</comp>

<comp id="814" class="1005" name="trunc_ln98_3_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="3"/>
<pin id="816" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln98_3 "/>
</bind>
</comp>

<comp id="819" class="1005" name="layer_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="4" slack="0"/>
<pin id="821" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="layer "/>
</bind>
</comp>

<comp id="826" class="1005" name="p_cast_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="3"/>
<pin id="828" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="831" class="1005" name="layer_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="4" slack="2"/>
<pin id="833" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="layer_1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="add_ln131_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="4" slack="4"/>
<pin id="840" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln131 "/>
</bind>
</comp>

<comp id="843" class="1005" name="MINKOWSKI_LAYERS_input_channels_addr_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="1"/>
<pin id="845" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="MINKOWSKI_LAYERS_input_channels_addr "/>
</bind>
</comp>

<comp id="848" class="1005" name="MINKOWSKI_LAYERS_output_channels_addr_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="1"/>
<pin id="850" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="MINKOWSKI_LAYERS_output_channels_addr "/>
</bind>
</comp>

<comp id="853" class="1005" name="MINKOWSKI_LAYERS_output_spatial_dim_addr_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="1"/>
<pin id="855" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="MINKOWSKI_LAYERS_output_spatial_dim_addr "/>
</bind>
</comp>

<comp id="858" class="1005" name="trunc_ln146_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="3"/>
<pin id="860" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln146 "/>
</bind>
</comp>

<comp id="862" class="1005" name="MINKOWSKI_LAYERS_input_channels_load_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="11" slack="1"/>
<pin id="864" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="MINKOWSKI_LAYERS_input_channels_load "/>
</bind>
</comp>

<comp id="867" class="1005" name="MINKOWSKI_LAYERS_output_channels_load_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="11" slack="1"/>
<pin id="869" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="MINKOWSKI_LAYERS_output_channels_load "/>
</bind>
</comp>

<comp id="872" class="1005" name="MINKOWSKI_LAYERS_output_spatial_dim_load_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="7" slack="1"/>
<pin id="874" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="MINKOWSKI_LAYERS_output_spatial_dim_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="283"><net_src comp="106" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="108" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="108" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="106" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="112" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="112" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="74" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="112" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="76" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="120" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="68" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="120" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="120" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="8" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="182" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="70" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="182" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="74" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="351"><net_src comp="182" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="76" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="184" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="78" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="186" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="106" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="200" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="106" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="206" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="220" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="222" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="224" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="226" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="228" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="405"><net_src comp="226" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="228" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="413"><net_src comp="226" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="228" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="415"><net_src comp="230" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="421"><net_src comp="278" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="80" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="100" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="244" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="102" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="244" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="104" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="244" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="423" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="430" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="437" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="481"><net_src comp="114" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="482"><net_src comp="6" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="483"><net_src comp="296" pin="2"/><net_sink comp="462" pin=4"/></net>

<net id="484"><net_src comp="72" pin="0"/><net_sink comp="462" pin=5"/></net>

<net id="485"><net_src comp="302" pin="2"/><net_sink comp="462" pin=6"/></net>

<net id="486"><net_src comp="308" pin="2"/><net_sink comp="462" pin=7"/></net>

<net id="487"><net_src comp="84" pin="0"/><net_sink comp="462" pin=8"/></net>

<net id="488"><net_src comp="86" pin="0"/><net_sink comp="462" pin=9"/></net>

<net id="489"><net_src comp="88" pin="0"/><net_sink comp="462" pin=10"/></net>

<net id="490"><net_src comp="90" pin="0"/><net_sink comp="462" pin=11"/></net>

<net id="491"><net_src comp="92" pin="0"/><net_sink comp="462" pin=12"/></net>

<net id="492"><net_src comp="94" pin="0"/><net_sink comp="462" pin=13"/></net>

<net id="493"><net_src comp="96" pin="0"/><net_sink comp="462" pin=14"/></net>

<net id="494"><net_src comp="98" pin="0"/><net_sink comp="462" pin=15"/></net>

<net id="495"><net_src comp="82" pin="0"/><net_sink comp="462" pin=16"/></net>

<net id="510"><net_src comp="274" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="34" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="512"><net_src comp="62" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="513"><net_src comp="2" pin="0"/><net_sink comp="496" pin=7"/></net>

<net id="514"><net_src comp="4" pin="0"/><net_sink comp="496" pin=9"/></net>

<net id="515"><net_src comp="32" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="516"><net_src comp="60" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="517"><net_src comp="30" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="518"><net_src comp="58" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="519"><net_src comp="28" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="520"><net_src comp="56" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="521"><net_src comp="26" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="522"><net_src comp="54" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="523"><net_src comp="24" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="524"><net_src comp="52" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="525"><net_src comp="22" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="526"><net_src comp="50" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="527"><net_src comp="20" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="528"><net_src comp="48" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="529"><net_src comp="18" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="530"><net_src comp="46" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="531"><net_src comp="16" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="532"><net_src comp="44" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="533"><net_src comp="14" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="534"><net_src comp="42" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="535"><net_src comp="12" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="536"><net_src comp="40" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="537"><net_src comp="10" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="538"><net_src comp="38" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="539"><net_src comp="36" pin="0"/><net_sink comp="496" pin=4"/></net>

<net id="540"><net_src comp="64" pin="0"/><net_sink comp="496" pin=5"/></net>

<net id="541"><net_src comp="4" pin="0"/><net_sink comp="496" pin=7"/></net>

<net id="542"><net_src comp="2" pin="0"/><net_sink comp="496" pin=9"/></net>

<net id="551"><net_src comp="276" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="2" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="0" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="558"><net_src comp="110" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="82" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="110" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="462" pin="17"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="573"><net_src comp="462" pin="17"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="578"><net_src comp="462" pin="17"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="583"><net_src comp="462" pin="17"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="106" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="585" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="188" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="585" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="190" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="600" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="192" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="629"><net_src comp="202" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="618" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="188" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="204" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="636"><net_src comp="623" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="2" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="588" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="654"><net_src comp="208" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="374" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="106" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="657"><net_src comp="210" pin="0"/><net_sink comp="648" pin=3"/></net>

<net id="664"><net_src comp="208" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="374" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="212" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="214" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="674"><net_src comp="208" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="374" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="216" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="677"><net_src comp="218" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="684"><net_src comp="232" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="234" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="686"><net_src comp="236" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="691"><net_src comp="238" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="699"><net_src comp="692" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="240" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="692" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="242" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="692" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="724"><net_src comp="280" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="731"><net_src comp="284" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="738"><net_src comp="288" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="462" pin=3"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="745"><net_src comp="296" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="462" pin=4"/></net>

<net id="750"><net_src comp="302" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="462" pin=6"/></net>

<net id="755"><net_src comp="308" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="462" pin=7"/></net>

<net id="760"><net_src comp="314" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="496" pin=10"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="496" pin=8"/></net>

<net id="766"><net_src comp="320" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="496" pin=8"/></net>

<net id="769"><net_src comp="763" pin="1"/><net_sink comp="496" pin=10"/></net>

<net id="770"><net_src comp="763" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="774"><net_src comp="326" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="543" pin=4"/></net>

<net id="779"><net_src comp="565" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="784"><net_src comp="585" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="496" pin=11"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="543" pin=5"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="791"><net_src comp="360" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="367" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="637" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="803"><net_src comp="796" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="807"><net_src comp="648" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="812"><net_src comp="658" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="817"><net_src comp="668" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="822"><net_src comp="292" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="829"><net_src comp="678" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="496" pin=6"/></net>

<net id="834"><net_src comp="692" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="841"><net_src comp="701" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="846"><net_src comp="423" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="851"><net_src comp="430" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="856"><net_src comp="437" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="861"><net_src comp="714" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="444" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="870"><net_src comp="450" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="875"><net_src comp="456" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="496" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_output | {22 23 }
	Port: gmem_read | {5 6 7 8 9 10 11 12 13 20 21 }
	Port: gmem_write | {17 18 }
	Port: L3_bitmap | {3 }
	Port: L2_bitmap | {2 3 }
	Port: L1_bitmap | {3 }
	Port: L0_bitmap | {3 }
	Port: bitmap_info | {3 }
	Port: total_processed_voxels | {22 }
	Port: initial_processed_voxels_constprop | {1 2 3 }
	Port: initialized | {2 3 }
	Port: l0_write_pos | {2 3 }
	Port: l1_write_pos | {2 3 }
	Port: l2_write_pos | {2 3 }
	Port: voxel_count | {2 3 }
	Port: retained_block_count | {2 3 }
	Port: L1_temp | {2 3 }
	Port: L2_temp | {2 3 }
 - Input state : 
	Port: minkowski_net_14_layer_pipeline : gmem_read | {17 18 22 23 }
	Port: minkowski_net_14_layer_pipeline : gmem_write | {20 21 }
	Port: minkowski_net_14_layer_pipeline : input_voxel_stream | {2 3 }
	Port: minkowski_net_14_layer_pipeline : final_output_full_cubic | {3 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_0 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_1 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_2 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_3 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_4 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_5 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_6 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_7 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_8 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_9 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_10 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_11 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_12 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_weights_13 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_0 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_1 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_2 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_3 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_4 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_5 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_6 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_7 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_8 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_9 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_10 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_11 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_12 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : layer_biases_13 | {17 18 20 21 }
	Port: minkowski_net_14_layer_pipeline : pruned_feature_dram_read | {3 }
	Port: minkowski_net_14_layer_pipeline : pruned_feature_dram_write | {3 }
	Port: minkowski_net_14_layer_pipeline : L3_bitmap | {2 }
	Port: minkowski_net_14_layer_pipeline : L2_bitmap | {2 3 }
	Port: minkowski_net_14_layer_pipeline : L1_bitmap | {2 }
	Port: minkowski_net_14_layer_pipeline : L0_bitmap | {2 }
	Port: minkowski_net_14_layer_pipeline : initial_processed_voxels_constprop | {2 3 }
	Port: minkowski_net_14_layer_pipeline : initialized | {2 3 }
	Port: minkowski_net_14_layer_pipeline : l0_write_pos | {2 3 }
	Port: minkowski_net_14_layer_pipeline : l1_write_pos | {2 3 }
	Port: minkowski_net_14_layer_pipeline : l2_write_pos | {2 3 }
	Port: minkowski_net_14_layer_pipeline : voxel_count | {2 3 }
	Port: minkowski_net_14_layer_pipeline : retained_block_count | {2 3 }
	Port: minkowski_net_14_layer_pipeline : L1_temp | {2 3 }
	Port: minkowski_net_14_layer_pipeline : L2_temp | {2 3 }
	Port: minkowski_net_14_layer_pipeline : MINKOWSKI_LAYERS_input_channels | {15 16 }
	Port: minkowski_net_14_layer_pipeline : MINKOWSKI_LAYERS_output_channels | {15 16 }
	Port: minkowski_net_14_layer_pipeline : MINKOWSKI_LAYERS_output_spatial_dim | {15 16 }
  - Chain level:
	State 1
		store_ln95 : 1
	State 2
	State 3
		call_ret : 1
		L3_bitmap_ret : 1
		write_ln73 : 2
		L1_bitmap_ret : 1
		write_ln73 : 2
		L0_bitmap_ret : 1
		write_ln73 : 2
		write_ln73 : 2
	State 4
		pruned_voxel_count_2 : 1
		shl_ln96 : 1
		sub_ln96 : 1
		shl_ln : 2
		zext_ln96 : 3
		add_ln96 : 4
		trunc_ln : 5
		sext_ln107 : 6
		gmem_read_addr : 7
		store_ln95 : 2
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		store_ln131 : 1
	State 15
		icmp_ln131 : 1
		add_ln131 : 1
		br_ln131 : 2
		zext_ln131 : 1
		MINKOWSKI_LAYERS_input_channels_addr : 2
		MINKOWSKI_LAYERS_output_channels_addr : 2
		MINKOWSKI_LAYERS_output_spatial_dim_addr : 2
		MINKOWSKI_LAYERS_input_channels_load : 3
		MINKOWSKI_LAYERS_output_channels_load : 3
		MINKOWSKI_LAYERS_output_spatial_dim_load : 3
	State 16
		br_ln146 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |             grp_pipeline_bitmap_stage_fu_462             |    0    |    0    | 4.29176 |  10260  |  13835  |    0    |
|   call   | grp_layer_convolution_with_persistent_accelerator_fu_496 |    6    |    48   | 35.8897 |  31137  |  21942  |    0    |
|          |       grp_final_layer_output_reconstruction_fu_543       |    0    |    0    |  1.161  |   420   |   628   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                pruned_voxel_count_2_fu_588               |    0    |    0    |    0    |    0    |    39   |    0    |
|    add   |                      add_ln96_fu_618                     |    0    |    0    |    0    |    0    |    71   |    0    |
|          |                     add_ln131_fu_701                     |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |                      sub_ln96_fu_600                     |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                     icmp_ln131_fu_695                    |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                L3_bitmap_read_read_fu_296                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                L1_bitmap_read_read_fu_302                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                L0_bitmap_read_read_fu_308                |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |        pruned_feature_dram_write_read_read_fu_314        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         pruned_feature_dram_read_read_read_fu_320        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         final_output_full_cubic_read_read_fu_326         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           feature_data_stream_read_read_fu_374           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     p_07_read_fu_379                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                  write_ln73_write_fu_332                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln73_write_fu_339                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  write_ln73_write_fu_346                 |    0    |    0    |    0    |    0    |    0    |    0    |
|   write  |                  write_ln73_write_fu_353                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 write_ln107_write_fu_391                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 write_ln107_write_fu_399                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 write_ln107_write_fu_407                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                 write_ln192_write_fu_416                 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| nbreadreq|                   tmp_nbreadreq_fu_360                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  tmp_s_nbreadreq_fu_367                  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_384                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      call_ret_fu_565                     |    0    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|                   L3_bitmap_ret_fu_570                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   L1_bitmap_ret_fu_575                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   L0_bitmap_ret_fu_580                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |                      shl_ln96_fu_594                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|                       shl_ln_fu_606                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |                     zext_ln96_fu_614                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     zext_ln131_fu_707                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      trunc_ln_fu_623                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   voxel_features_fu_648                  |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                  voxel_features_1_fu_658                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln98_3_fu_668                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       p_cast_fu_678                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |                     sext_ln107_fu_633                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                    trunc_ln146_fu_714                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                          |    6    |    48   | 41.3425 |  41817  |  36578  |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------------------------+--------+--------+--------+
|                                   |  BRAM  |   FF   |   LUT  |
+-----------------------------------+--------+--------+--------+
|              L1_temp              |    1   |    0   |    0   |
|              L2_temp              |    1   |    0   |    0   |
|  MINKOWSKI_LAYERS_input_channels  |    0   |   16   |   17   |
|  MINKOWSKI_LAYERS_output_channels |    0   |   16   |   17   |
|MINKOWSKI_LAYERS_output_spatial_dim|    0   |    8   |    9   |
+-----------------------------------+--------+--------+--------+
|               Total               |    2   |   40   |   43   |
+-----------------------------------+--------+--------+--------+

* Register list:
+------------------------------------------------+--------+
|                                                |   FF   |
+------------------------------------------------+--------+
|             L0_bitmap_read_reg_752             |   512  |
|             L1_bitmap_read_reg_747             |   512  |
|             L3_bitmap_read_reg_742             |   512  |
|  MINKOWSKI_LAYERS_input_channels_addr_reg_843  |    4   |
|  MINKOWSKI_LAYERS_input_channels_load_reg_862  |   11   |
|  MINKOWSKI_LAYERS_output_channels_addr_reg_848 |    4   |
|  MINKOWSKI_LAYERS_output_channels_load_reg_867 |   11   |
|MINKOWSKI_LAYERS_output_spatial_dim_addr_reg_853|    4   |
|MINKOWSKI_LAYERS_output_spatial_dim_load_reg_872|    7   |
|                add_ln131_reg_838               |    4   |
|                call_ret_reg_776                |   160  |
|           feature_data_stream_reg_728          |  1085  |
|      final_output_full_cubic_read_reg_771      |   64   |
|             gmem_read_addr_reg_796             |   32   |
|                 layer_1_reg_831                |    4   |
|                  layer_reg_819                 |    4   |
|                 p_cast_reg_826                 |   32   |
|      pruned_feature_dram_read_read_reg_763     |   64   |
|     pruned_feature_dram_write_read_reg_757     |   64   |
|          pruned_voxel_count_1_reg_781          |   32   |
|           pruned_voxel_count_reg_721           |   32   |
|                   tmp_reg_788                  |    1   |
|                  tmp_s_reg_792                 |    1   |
|               trunc_ln146_reg_858              |    1   |
|              trunc_ln98_3_reg_814              |   32   |
|            voxel_features_1_reg_809            |   32   |
|             voxel_features_reg_804             |   32   |
|            write_addr_stream_reg_735           |   60   |
+------------------------------------------------+--------+
|                      Total                     |  3313  |
+------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                   grp_writeresp_fu_384                   |  p0  |   2  |   1  |    2   |
|                     grp_access_fu_444                    |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|                     grp_access_fu_450                    |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|                     grp_access_fu_456                    |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|             grp_pipeline_bitmap_stage_fu_462             |  p4  |   2  |  512 |  1024  ||    0    ||    9    |
|             grp_pipeline_bitmap_stage_fu_462             |  p6  |   2  |  512 |  1024  ||    0    ||    9    |
|             grp_pipeline_bitmap_stage_fu_462             |  p7  |   2  |  512 |  1024  ||    0    ||    9    |
| grp_layer_convolution_with_persistent_accelerator_fu_496 |  p4  |  14  |  32  |   448  ||    0    ||    65   |
| grp_layer_convolution_with_persistent_accelerator_fu_496 |  p5  |  14  |  32  |   448  ||    0    ||    65   |
| grp_layer_convolution_with_persistent_accelerator_fu_496 |  p7  |   2  |  32  |   64   ||    0    ||    9    |
| grp_layer_convolution_with_persistent_accelerator_fu_496 |  p8  |   2  |  64  |   128  ||    0    ||    9    |
| grp_layer_convolution_with_persistent_accelerator_fu_496 |  p9  |   2  |  32  |   64   ||    0    ||    9    |
| grp_layer_convolution_with_persistent_accelerator_fu_496 |  p10 |   2  |  64  |   128  ||    0    ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                           Total                          |      |      |      |  4378  ||  5.368  ||    0    ||   220   |
|----------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    6   |   48   |   41   |  41817 |  36578 |    0   |
|   Memory  |    2   |    -   |    -   |   40   |   43   |    -   |
|Multiplexer|    -   |    -   |    5   |    0   |   220  |    -   |
|  Register |    -   |    -   |    -   |  3313  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   48   |   46   |  45170 |  36841 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
