// Seed: 1943567213
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input supply0 id_3
);
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    output uwire id_5,
    input supply1 id_6,
    output uwire id_7,
    output uwire id_8
);
  wire id_10;
  initial begin : LABEL_0
    id_1 = id_0;
  end
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_6
  );
  logic id_11;
  logic [7:0]
      id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24;
  assign id_10 = id_21[1];
endmodule
