{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665727931569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665727931569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 14:12:11 2022 " "Processing started: Fri Oct 14 14:12:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665727931569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665727931569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED8 -c LED8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED8 -c LED8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665727931572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1665727932771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder38.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder38.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder38-arch_decoder38 " "Found design unit 1: decoder38-arch_decoder38" {  } { { "decoder38.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder38.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933558 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder38 " "Found entity 1: decoder38" {  } { { "decoder38.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder38.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665727933558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div50MHz-arch_Div50MHz " "Found design unit 1: Div50MHz-arch_Div50MHz" {  } { { "Div50MHz.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Div50MHz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div50MHz " "Found entity 1: Div50MHz" {  } { { "Div50MHz.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Div50MHz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665727933565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter8-arch_Counter8 " "Found design unit 1: Counter8-arch_Counter8" {  } { { "Counter8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Counter8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933572 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter8 " "Found entity 1: Counter8" {  } { { "Counter8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/Counter8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665727933572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED8-arch_LED8 " "Found design unit 1: LED8-arch_LED8" {  } { { "LED8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933579 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED8 " "Found entity 1: LED8" {  } { { "LED8.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665727933579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector81.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector81.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector81-arch_selector81 " "Found design unit 1: selector81-arch_selector81" {  } { { "selector81.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/selector81.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933580 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector81 " "Found entity 1: selector81" {  } { { "selector81.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/selector81.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665727933580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder47.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder47.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder47-arch_decoder47 " "Found design unit 1: decoder47-arch_decoder47" {  } { { "decoder47.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder47.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933592 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder47 " "Found entity 1: decoder47" {  } { { "decoder47.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/decoder47.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665727933592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED8_tb-arch_LED8_tb " "Found design unit 1: LED8_tb-arch_LED8_tb" {  } { { "LED8_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933595 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED8_tb " "Found entity 1: LED8_tb" {  } { { "LED8_tb.vhd" "" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665727933595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665727933595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED8 " "Elaborating entity \"LED8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665727933652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter8 Counter8:u2 " "Elaborating entity \"Counter8\" for hierarchy \"Counter8:u2\"" {  } { { "LED8.vhd" "u2" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665727933666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder38 decoder38:u3 " "Elaborating entity \"decoder38\" for hierarchy \"decoder38:u3\"" {  } { { "LED8.vhd" "u3" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665727933673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector81 selector81:u4 " "Elaborating entity \"selector81\" for hierarchy \"selector81:u4\"" {  } { { "LED8.vhd" "u4" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665727933673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder47 decoder47:u5 " "Elaborating entity \"decoder47\" for hierarchy \"decoder47:u5\"" {  } { { "LED8.vhd" "u5" { Text "D:/FPGA_EXP/FPGA_EXP3_dxh/LED8/LED8.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665727933695 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1665727934498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665727934875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665727934875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665727935010 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665727935010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665727935010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665727935010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665727935032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 14:12:15 2022 " "Processing ended: Fri Oct 14 14:12:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665727935032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665727935032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665727935032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665727935032 ""}
