

================================================================
== Vitis HLS Report for 'sobel'
================================================================
* Date:           Tue Aug  9 12:48:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        sobel_hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.187 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       18|   928654|  0.180 us|  9.287 ms|   19|  928655|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Loop 1             |        9|        9|         1|          1|          1|         9|       yes|
        |- VITIS_LOOP_84_1    |        1|     1280|         1|          1|          1|  1 ~ 1280|       yes|
        |- VITIS_LOOP_94_2    |        3|   927360|  3 ~ 1288|          -|          -|   1 ~ 720|        no|
        | + VITIS_LOOP_114_3  |        5|     1284|         6|          1|          1|  1 ~ 1280|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    622|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     112|    436|    -|
|Memory           |        3|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    364|    -|
|Register         |        -|    -|     618|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     730|   1550|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------------+---------+----+-----+-----+-----+
    |     Instance     |    Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------+--------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U      |CTRL_s_axi    |        0|   0|  112|  168|    0|
    |mux_32_8_1_1_U13  |mux_32_8_1_1  |        0|   0|    0|   14|    0|
    |mux_32_8_1_1_U14  |mux_32_8_1_1  |        0|   0|    0|   14|    0|
    |mux_42_8_1_1_U1   |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U2   |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U3   |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U4   |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U5   |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U6   |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U7   |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U8   |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U9   |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U10  |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U11  |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    |mux_42_8_1_1_U12  |mux_42_8_1_1  |        0|   0|    0|   20|    0|
    +------------------+--------------+---------+----+-----+-----+-----+
    |Total             |              |        0|   0|  112|  436|    0|
    +------------------+--------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |LineBuffer_0_U  |LineBuffer_0  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |LineBuffer_1_U  |LineBuffer_0  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    |LineBuffer_2_U  |LineBuffer_0  |        1|  0|   0|    0|  1280|    8|     1|        10240|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |              |        3|  0|   0|    0|  3840|   24|     3|        30720|
    +----------------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |A00_fu_1180_p2                    |         +|   0|  0|  11|          11|          11|
    |S00_fu_1340_p2                    |         +|   0|  0|  11|          11|          11|
    |add_ln14_fu_1261_p2               |         +|   0|  0|  13|          10|          10|
    |add_ln24_1_fu_1301_p2             |         +|   0|  0|  11|           8|           8|
    |add_ln24_fu_1306_p2               |         +|   0|  0|  11|           8|           8|
    |add_ln9_1_fu_1130_p2              |         +|   0|  0|  14|           9|           9|
    |add_ln9_fu_1140_p2                |         +|   0|  0|  13|          10|          10|
    |col_V_1_fu_622_p2                 |         +|   0|  0|  14|          13|           1|
    |col_V_3_fu_1015_p2                |         +|   0|  0|  14|          13|           1|
    |empty_18_fu_517_p2                |         +|   0|  0|  13|           4|           1|
    |lb_r_i_V_1_fu_1446_p2             |         +|   0|  0|  10|           2|           1|
    |next_mul_fu_547_p2                |         +|   0|  0|  15|           8|           5|
    |next_urem_fu_597_p2               |         +|   0|  0|  13|           4|           1|
    |op2_assign_1_fu_648_p2            |         +|   0|  0|  39|          32|           2|
    |op2_assign_fu_643_p2              |         +|   0|  0|  39|          32|           1|
    |out_pix_fu_1271_p2                |         +|   0|  0|  12|          11|          11|
    |row_V_1_fu_1440_p2                |         +|   0|  0|  14|          13|           1|
    |sobel_1_fu_1427_p2                |         +|   0|  0|  15|           8|           8|
    |temp_fu_1413_p2                   |         +|   0|  0|  14|           9|           9|
    |out_pix_4_fu_1345_p2              |         -|   0|  0|  11|          11|          11|
    |out_pix_5_fu_1246_p2              |         -|   0|  0|  12|          11|          11|
    |out_pix_6_fu_1170_p2              |         -|   0|  0|  13|          10|          10|
    |out_pix_7_fu_1186_p2              |         -|   0|  0|  11|          11|          11|
    |ap_block_state12_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state4                   |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp2_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1181                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_245                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op202_read_state8    |       and|   0|  0|   2|           1|           1|
    |data_p_last_V_fu_1063_p2          |       and|   0|  0|   2|           1|           1|
    |cmp_i_i112_fu_789_p2              |      icmp|   0|  0|  18|          32|          32|
    |cmp_i_i71_fu_794_p2               |      icmp|   0|  0|  18|          32|          32|
    |empty_20_fu_603_p2                |      icmp|   0|  0|   9|           4|           2|
    |exitcond17_fu_541_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln20_fu_1295_p2              |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln42_fu_1369_p2              |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln870_1_fu_1452_p2           |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln870_2_fu_1058_p2           |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln870_fu_699_p2              |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln878_1_fu_632_p2            |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln878_2_fu_691_p2            |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln878_3_fu_1025_p2           |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln878_fu_617_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln97_1_fu_719_p2             |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln97_fu_713_p2               |      icmp|   0|  0|   8|           2|           1|
    |ap_block_pp2_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_1326_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_1393_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln97_fu_725_p2                 |        or|   0|  0|   2|           1|           1|
    |btm_V_1_fu_825_p3                 |    select|   0|  0|   2|           1|           1|
    |btm_V_2_fu_846_p3                 |    select|   0|  0|   2|           1|           2|
    |dst_TDATA_int_regslice            |    select|   0|  0|   8|           1|           2|
    |g_x_fu_1332_p3                    |    select|   0|  0|   8|           1|           8|
    |g_y_fu_1399_p3                    |    select|   0|  0|   8|           1|           8|
    |idx_urem_fu_609_p3                |    select|   0|  0|   4|           1|           4|
    |lb_r_i_V_2_fu_1458_p3             |    select|   0|  0|   2|           1|           1|
    |mid_V_1_fu_832_p3                 |    select|   0|  0|   2|           1|           1|
    |mid_V_2_fu_860_p3                 |    select|   0|  0|   2|           1|           2|
    |select_ln24_fu_1318_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln46_fu_1385_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln97_2_fu_853_p3           |    select|   0|  0|   3|           1|           1|
    |select_ln97_4_fu_731_p3           |    select|   0|  0|   2|           1|           1|
    |select_ln97_fu_839_p3             |    select|   0|  0|   3|           1|           3|
    |top_V_1_fu_705_p3                 |    select|   0|  0|   3|           1|           3|
    |top_V_2_fu_739_p3                 |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_1312_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_fu_1379_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 622|         537|         422|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |LineBuffer_0_address0                  |  20|          4|   11|         44|
    |LineBuffer_0_d0                        |  14|          3|    8|         24|
    |LineBuffer_1_address0                  |  20|          4|   11|         44|
    |LineBuffer_1_d0                        |  14|          3|    8|         24|
    |LineBuffer_2_address0                  |  14|          3|   11|         33|
    |LineBuffer_2_d0                        |  14|          3|    8|         24|
    |WindowBuffer_0_0_fu_190                |  14|          3|    8|         24|
    |WindowBuffer_0_1_fu_194                |  14|          3|    8|         24|
    |WindowBuffer_1_0_fu_198                |  14|          3|    8|         24|
    |WindowBuffer_1_1_fu_202                |  14|          3|    8|         24|
    |WindowBuffer_2_0_fu_206                |  14|          3|    8|         24|
    |WindowBuffer_2_1_fu_210                |  14|          3|    8|         24|
    |ap_NS_fsm                              |  53|         10|    1|         10|
    |ap_enable_reg_pp2_iter3                |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter5                |   9|          2|    1|          2|
    |ap_phi_reg_pp2_iter1_empty_23_reg_472  |  14|          3|    8|         24|
    |col_V_2_reg_461                        |   9|          2|   13|         26|
    |col_V_reg_402                          |   9|          2|   13|         26|
    |data_p_keep_V_1_fu_218                 |   9|          2|    1|          2|
    |data_p_strb_V_1_fu_214                 |   9|          2|    1|          2|
    |dst_TDATA_blk_n                        |   9|          2|    1|          2|
    |empty_reg_369                          |   9|          2|    4|          8|
    |lb_r_i_V_reg_449                       |   9|          2|    2|          4|
    |phi_mul_reg_380                        |   9|          2|    8|         16|
    |phi_urem_reg_391                       |   9|          2|    4|          8|
    |row_V_reg_437                          |   9|          2|   13|         26|
    |src_TDATA_blk_n                        |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 364|         77|  177|        497|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |WindowBuffer_0_0_fu_190                |   8|   0|    8|          0|
    |WindowBuffer_0_1_fu_194                |   8|   0|    8|          0|
    |WindowBuffer_1_0_fu_198                |   8|   0|    8|          0|
    |WindowBuffer_1_1_fu_202                |   8|   0|    8|          0|
    |WindowBuffer_2_0_fu_206                |   8|   0|    8|          0|
    |WindowBuffer_2_1_fu_210                |   8|   0|    8|          0|
    |add_ln9_reg_1792                       |  10|   0|   10|          0|
    |ap_CS_fsm                              |   9|   0|    9|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter1_empty_23_reg_472  |   8|   0|    8|          0|
    |ap_phi_reg_pp2_iter2_empty_23_reg_472  |   8|   0|    8|          0|
    |btm_V_2_reg_1721                       |   2|   0|    2|          0|
    |btm_V_fu_178                           |   2|   0|    2|          0|
    |cmp_i_i112_reg_1712                    |   1|   0|    1|          0|
    |cmp_i_i71_reg_1716                     |   1|   0|    1|          0|
    |col_V_2_reg_461                        |  13|   0|   13|          0|
    |col_V_reg_402                          |  13|   0|   13|          0|
    |cols_read_reg_1502                     |  32|   0|   32|          0|
    |data_p_keep_V_1_fu_218                 |   1|   0|    1|          0|
    |data_p_keep_V_3_reg_1759               |   1|   0|    1|          0|
    |data_p_keep_V_reg_413                  |   1|   0|    1|          0|
    |data_p_last_V_reg_1749                 |   1|   0|    1|          0|
    |data_p_strb_V_1_fu_214                 |   1|   0|    1|          0|
    |data_p_strb_V_3_reg_1754               |   1|   0|    1|          0|
    |data_p_strb_V_reg_425                  |   1|   0|    1|          0|
    |empty_23_reg_472                       |   8|   0|    8|          0|
    |empty_reg_369                          |   4|   0|    4|          0|
    |g_x_reg_1802                           |   8|   0|    8|          0|
    |g_y_reg_1808                           |   8|   0|    8|          0|
    |icmp_ln870_reg_1686                    |   1|   0|    1|          0|
    |icmp_ln878_3_reg_1735                  |   1|   0|    1|          0|
    |icmp_ln878_reg_1571                    |   1|   0|    1|          0|
    |icmp_ln97_1_reg_1692                   |   1|   0|    1|          0|
    |lb_r_i_V_reg_449                       |   2|   0|    2|          0|
    |mid_V_2_reg_1725                       |   2|   0|    2|          0|
    |mid_V_fu_182                           |   2|   0|    2|          0|
    |op2_assign_1_reg_1678                  |  32|   0|   32|          0|
    |op2_assign_reg_1673                    |  32|   0|   32|          0|
    |or_ln97_reg_1698                       |   1|   0|    1|          0|
    |out_pix_7_reg_1797                     |  11|   0|   11|          0|
    |phi_mul_reg_380                        |   8|   0|    8|          0|
    |phi_urem_reg_391                       |   4|   0|    4|          0|
    |row_V_reg_437                          |  13|   0|   13|          0|
    |rows_read_reg_1510                     |  32|   0|   32|          0|
    |tmp_1_reg_1779                         |   8|   0|    8|          0|
    |tmp_2_reg_1786                         |   8|   0|    8|          0|
    |top_V_2_reg_1704                       |   2|   0|    2|          0|
    |top_V_fu_186                           |   2|   0|    2|          0|
    |trunc_ln121_reg_1744                   |  11|   0|   11|          0|
    |data_p_keep_V_3_reg_1759               |  64|  32|    1|          0|
    |data_p_last_V_reg_1749                 |  64|  32|    1|          0|
    |data_p_strb_V_3_reg_1754               |  64|  32|    1|          0|
    |icmp_ln878_3_reg_1735                  |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 618| 128|  366|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|         sobel|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|         sobel|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|         sobel|  return value|
|src_TDATA           |   in|    8|        axis|  src_V_data_V|       pointer|
|src_TVALID          |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TREADY          |  out|    1|        axis|  src_V_last_V|       pointer|
|src_TLAST           |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TKEEP           |   in|    1|        axis|  src_V_keep_V|       pointer|
|src_TSTRB           |   in|    1|        axis|  src_V_strb_V|       pointer|
|dst_TDATA           |  out|    8|        axis|  dst_V_data_V|       pointer|
|dst_TVALID          |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TREADY          |   in|    1|        axis|  dst_V_last_V|       pointer|
|dst_TLAST           |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TKEEP           |  out|    1|        axis|  dst_V_keep_V|       pointer|
|dst_TSTRB           |  out|    1|        axis|  dst_V_strb_V|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

