// Seed: 1200882560
module module_0 (
    output tri0 id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input wand id_4,
    input wand id_5,
    output tri id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    output tri1 id_11,
    output supply1 id_12,
    output tri1 id_13,
    input wire id_14,
    output wor id_15,
    output tri1 id_16
    , id_18
);
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3
);
  always @(posedge 1 - 1) id_5 = id_0;
  module_0(
      id_5,
      id_3,
      id_5,
      id_3,
      id_3,
      id_1,
      id_5,
      id_5,
      id_3,
      id_5,
      id_2,
      id_5,
      id_5,
      id_5,
      id_3,
      id_5,
      id_5
  );
endmodule
