Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr 23 09:48:00 2024
| Host         : laperex-l5ip running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file interface_timing_summary_routed.rpt -pb interface_timing_summary_routed.pb -rpx interface_timing_summary_routed.rpx -warn_on_violation
| Design       : interface
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   92          inf        0.000                      0                   92           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/tx_sr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.096ns  (logic 4.099ns (45.063%)  route 4.997ns (54.937%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  tx/tx_sr_reg/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx/tx_sr_reg/Q
                         net (fo=3, routed)           4.997     5.416    uart_TX_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.680     9.096 r  uart_TX_OBUF_inst/O
                         net (fo=0)                   0.000     9.096    uart_TX
    J1                                                                r  uart_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 4.946ns (67.639%)  route 2.366ns (32.361%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=23, routed)          2.366     3.808    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.312 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.312    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/tx_sr_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.164ns  (logic 4.482ns (62.559%)  route 2.682ns (37.441%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  tx/tx_sr_reg/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx/tx_sr_reg/Q
                         net (fo=3, routed)           0.877     1.296    tx/uart_TX_OBUF
    SLICE_X3Y43          LUT1 (Prop_lut1_I0_O)        0.325     1.621 r  tx/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.805     3.426    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.738     7.164 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.164    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/wr_byte_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 1.689ns (35.079%)  route 3.126ns (64.921%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=23, routed)          2.412     3.853    tx/led_OBUF[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.977 r  tx/wr_byte[9]_i_3/O
                         net (fo=1, routed)           0.154     4.131    tx/wr_byte[9]_i_3_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.124     4.255 r  tx/wr_byte[9]_i_1/O
                         net (fo=10, routed)          0.561     4.816    tx/wr_byte[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  tx/wr_byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/wr_byte_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 1.689ns (35.079%)  route 3.126ns (64.921%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=23, routed)          2.412     3.853    tx/led_OBUF[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.977 r  tx/wr_byte[9]_i_3/O
                         net (fo=1, routed)           0.154     4.131    tx/wr_byte[9]_i_3_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.124     4.255 r  tx/wr_byte[9]_i_1/O
                         net (fo=10, routed)          0.561     4.816    tx/wr_byte[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  tx/wr_byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/wr_byte_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 1.689ns (35.079%)  route 3.126ns (64.921%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=23, routed)          2.412     3.853    tx/led_OBUF[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.977 r  tx/wr_byte[9]_i_3/O
                         net (fo=1, routed)           0.154     4.131    tx/wr_byte[9]_i_3_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.124     4.255 r  tx/wr_byte[9]_i_1/O
                         net (fo=10, routed)          0.561     4.816    tx/wr_byte[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  tx/wr_byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/wr_byte_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 1.689ns (35.079%)  route 3.126ns (64.921%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=23, routed)          2.412     3.853    tx/led_OBUF[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.977 r  tx/wr_byte[9]_i_3/O
                         net (fo=1, routed)           0.154     4.131    tx/wr_byte[9]_i_3_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.124     4.255 r  tx/wr_byte[9]_i_1/O
                         net (fo=10, routed)          0.561     4.816    tx/wr_byte[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  tx/wr_byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/wr_byte_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 1.689ns (35.079%)  route 3.126ns (64.921%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=23, routed)          2.412     3.853    tx/led_OBUF[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.977 r  tx/wr_byte[9]_i_3/O
                         net (fo=1, routed)           0.154     4.131    tx/wr_byte[9]_i_3_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.124     4.255 r  tx/wr_byte[9]_i_1/O
                         net (fo=10, routed)          0.561     4.816    tx/wr_byte[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  tx/wr_byte_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/wr_byte_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 1.689ns (35.079%)  route 3.126ns (64.921%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=23, routed)          2.412     3.853    tx/led_OBUF[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.977 r  tx/wr_byte[9]_i_3/O
                         net (fo=1, routed)           0.154     4.131    tx/wr_byte[9]_i_3_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.124     4.255 r  tx/wr_byte[9]_i_1/O
                         net (fo=10, routed)          0.561     4.816    tx/wr_byte[9]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  tx/wr_byte_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            tx/wr_byte_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.775ns  (logic 1.689ns (35.376%)  route 3.086ns (64.624%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=23, routed)          2.412     3.853    tx/led_OBUF[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.977 r  tx/wr_byte[9]_i_3/O
                         net (fo=1, routed)           0.154     4.131    tx/wr_byte[9]_i_3_n_0
    SLICE_X3Y42          LUT5 (Prop_lut5_I1_O)        0.124     4.255 r  tx/wr_byte[9]_i_1/O
                         net (fo=10, routed)          0.520     4.775    tx/wr_byte[9]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  tx/wr_byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/wr_byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  wr_en_reg/Q
                         net (fo=22, routed)          0.135     0.276    tx/wr_byte_reg[9]_0
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.045     0.321 r  tx/wr_byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.321    tx/wr_byte[0]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  tx/wr_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/wr_byte_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.189ns (58.403%)  route 0.135ns (41.597%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=22, routed)          0.135     0.276    tx/wr_byte_reg[9]_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.048     0.324 r  tx/wr_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     0.324    tx/wr_byte[1]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  tx/wr_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/wr_byte_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.299%)  route 0.139ns (42.701%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=22, routed)          0.139     0.280    tx/wr_byte_reg[9]_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.045     0.325 r  tx/wr_byte[2]_i_1/O
                         net (fo=1, routed)           0.000     0.325    tx/wr_byte[2]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  tx/wr_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/wr_byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.189ns (57.690%)  route 0.139ns (42.310%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  wr_en_reg/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  wr_en_reg/Q
                         net (fo=22, routed)          0.139     0.280    tx/wr_byte_reg[9]_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.048     0.328 r  tx/wr_byte[3]_i_1/O
                         net (fo=1, routed)           0.000     0.328    tx/wr_byte[3]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  tx/wr_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/wr_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.210ns (60.851%)  route 0.135ns (39.149%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE                         0.000     0.000 r  wr_reg[4]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  wr_reg[4]/Q
                         net (fo=1, routed)           0.135     0.299    tx/Q[4]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.046     0.345 r  tx/wr_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     0.345    tx/wr_byte[5]_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  tx/wr_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE                         0.000     0.000 r  tx/counter_reg[9]/C
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx/counter_reg[9]/Q
                         net (fo=3, routed)           0.168     0.309    tx/counter_reg_n_0_[9]
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  tx/counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.354    tx/counter[9]_i_2_n_0
    SLICE_X1Y42          FDRE                                         r  tx/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/tx_done_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/counter_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.141ns (38.856%)  route 0.222ns (61.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  tx/tx_done_reg_inv/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx/tx_done_reg_inv/Q
                         net (fo=13, routed)          0.222     0.363    tx/p_1_in
    SLICE_X2Y42          FDRE                                         r  tx/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/tx_done_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/counter_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.141ns (38.856%)  route 0.222ns (61.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  tx/tx_done_reg_inv/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx/tx_done_reg_inv/Q
                         net (fo=13, routed)          0.222     0.363    tx/p_1_in
    SLICE_X2Y42          FDRE                                         r  tx/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/tx_done_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx/counter_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.141ns (38.856%)  route 0.222ns (61.144%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE                         0.000     0.000 r  tx/tx_done_reg_inv/C
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx/tx_done_reg_inv/Q
                         net (fo=13, routed)          0.222     0.363    tx/p_1_in
    SLICE_X2Y42          FDRE                                         r  tx/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            wr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.765%)  route 0.180ns (49.235%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE                         0.000     0.000 r  i_reg[1]/C
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i_reg[1]/Q
                         net (fo=12, routed)          0.180     0.321    i_reg[1]
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.045     0.366 r  wr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    rd_data[1]
    SLICE_X1Y40          FDRE                                         r  wr_reg[1]/D
  -------------------------------------------------------------------    -------------------





