
# Program: Catapult University Version
# Version: 10.0a/269363
#    File: Nlview netlist

module new "apply_conv:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-2 -attr oid 1 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-3 -attr oid 2 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/rst}
load portBus fsm_output(12:0) output 13 {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-4 -attr oid 3 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load port {PAD:for:for.C#3_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/PAD:for:for.C#3_tr0}
load port {PAD:for.C#0_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/PAD:for.C#0_tr0}
load port {PAD.C#0_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/PAD.C#0_tr0}
load port {CONV_K_D.C#0_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/CONV_K_D.C#0_tr0}
load port {CONV_H_SLIDE.C#1_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/CONV_H_SLIDE.C#1_tr0}
load port {CONV_V_SLIDE.C#0_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/CONV_V_SLIDE.C#0_tr0}
load port {CONV_NB_K.C#0_tr0} input -symbol left_portin noname -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/CONV_NB_K.C#0_tr0}
load net {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-5 -attr oid 4 -attr vt d
load net {clk} -port {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-6 -attr oid 5
load net {rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-7 -attr oid 6 -attr vt d
load net {rst} -port {rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-8 -attr oid 7
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load net {fsm_output(9)} -attr vt d
load net {fsm_output(10)} -attr vt d
load net {fsm_output(11)} -attr vt d
load net {fsm_output(12)} -attr vt d
load netBundle {fsm_output} 13 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} {fsm_output(9)} {fsm_output(10)} {fsm_output(11)} {fsm_output(12)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-9 -attr oid 8 -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(9)} -port {fsm_output(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(10)} -port {fsm_output(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(11)} -port {fsm_output(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {fsm_output(12)} -port {fsm_output(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm/fsm_output}
load net {PAD:for:for.C#3_tr0} -attr vt d
load net {PAD:for:for.C#3_tr0} -port {PAD:for:for.C#3_tr0}
load net {PAD:for.C#0_tr0} -attr vt d
load net {PAD:for.C#0_tr0} -port {PAD:for.C#0_tr0}
load net {PAD.C#0_tr0} -attr vt d
load net {PAD.C#0_tr0} -port {PAD.C#0_tr0}
load net {CONV_K_D.C#0_tr0} -attr vt d
load net {CONV_K_D.C#0_tr0} -port {CONV_K_D.C#0_tr0}
load net {CONV_H_SLIDE.C#1_tr0} -attr vt d
load net {CONV_H_SLIDE.C#1_tr0} -port {CONV_H_SLIDE.C#1_tr0}
load net {CONV_V_SLIDE.C#0_tr0} -attr vt d
load net {CONV_V_SLIDE.C#0_tr0} -port {CONV_V_SLIDE.C#0_tr0}
load net {CONV_NB_K.C#0_tr0} -attr vt d
load net {CONV_NB_K.C#0_tr0} -port {CONV_NB_K.C#0_tr0}
### END MODULE 

module new "apply_conv:core" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-10 -attr oid 9 -attr vt d -attr @path {/apply_conv/apply_conv:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-11 -attr oid 10 -attr vt d -attr @path {/apply_conv/apply_conv:core/rst}
load port {conv_in:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-12 -attr oid 11 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsc.triosy.lz}
load port {conv_out:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-13 -attr oid 12 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsc.triosy.lz}
load portBus conv_in:rsci.addr_d(15:0) output 16 {conv_in:rsci.addr_d(15)} {conv_in:rsci.addr_d(14)} {conv_in:rsci.addr_d(13)} {conv_in:rsci.addr_d(12)} {conv_in:rsci.addr_d(11)} {conv_in:rsci.addr_d(10)} {conv_in:rsci.addr_d(9)} {conv_in:rsci.addr_d(8)} {conv_in:rsci.addr_d(7)} {conv_in:rsci.addr_d(6)} {conv_in:rsci.addr_d(5)} {conv_in:rsci.addr_d(4)} {conv_in:rsci.addr_d(3)} {conv_in:rsci.addr_d(2)} {conv_in:rsci.addr_d(1)} {conv_in:rsci.addr_d(0)} -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-14 -attr oid 13 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load port {conv_in:rsci.re_d} output -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-15 -attr oid 14 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.re_d}
load portBus conv_in:rsci.data_out_d(9:0) input 10 {conv_in:rsci.data_out_d(9)} {conv_in:rsci.data_out_d(8)} {conv_in:rsci.data_out_d(7)} {conv_in:rsci.data_out_d(6)} {conv_in:rsci.data_out_d(5)} {conv_in:rsci.data_out_d(4)} {conv_in:rsci.data_out_d(3)} {conv_in:rsci.data_out_d(2)} {conv_in:rsci.data_out_d(1)} {conv_in:rsci.data_out_d(0)} -symbol left_portin noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-16 -attr oid 15 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load portBus conv_out:rsci.data_in_d(10:0) output 11 {conv_out:rsci.data_in_d(10)} {conv_out:rsci.data_in_d(9)} {conv_out:rsci.data_in_d(8)} {conv_out:rsci.data_in_d(7)} {conv_out:rsci.data_in_d(6)} {conv_out:rsci.data_in_d(5)} {conv_out:rsci.data_in_d(4)} {conv_out:rsci.data_in_d(3)} {conv_out:rsci.data_in_d(2)} {conv_out:rsci.data_in_d(1)} {conv_out:rsci.data_in_d(0)} -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-17 -attr oid 16 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load portBus conv_out:rsci.addr_d(15:0) output 16 {conv_out:rsci.addr_d(15)} {conv_out:rsci.addr_d(14)} {conv_out:rsci.addr_d(13)} {conv_out:rsci.addr_d(12)} {conv_out:rsci.addr_d(11)} {conv_out:rsci.addr_d(10)} {conv_out:rsci.addr_d(9)} {conv_out:rsci.addr_d(8)} {conv_out:rsci.addr_d(7)} {conv_out:rsci.addr_d(6)} {conv_out:rsci.addr_d(5)} {conv_out:rsci.addr_d(4)} {conv_out:rsci.addr_d(3)} {conv_out:rsci.addr_d(2)} {conv_out:rsci.addr_d(1)} {conv_out:rsci.addr_d(0)} -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-18 -attr oid 17 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load port {conv_out:rsci.we_d} output -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-19 -attr oid 18 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.we_d}
load portBus pad_input:rsci.data_in_d(9:0) output 10 {pad_input:rsci.data_in_d(9)} {pad_input:rsci.data_in_d(8)} {pad_input:rsci.data_in_d(7)} {pad_input:rsci.data_in_d(6)} {pad_input:rsci.data_in_d(5)} {pad_input:rsci.data_in_d(4)} {pad_input:rsci.data_in_d(3)} {pad_input:rsci.data_in_d(2)} {pad_input:rsci.data_in_d(1)} {pad_input:rsci.data_in_d(0)} -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-20 -attr oid 19 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load portBus pad_input:rsci.addr_d(15:0) output 16 {pad_input:rsci.addr_d(15)} {pad_input:rsci.addr_d(14)} {pad_input:rsci.addr_d(13)} {pad_input:rsci.addr_d(12)} {pad_input:rsci.addr_d(11)} {pad_input:rsci.addr_d(10)} {pad_input:rsci.addr_d(9)} {pad_input:rsci.addr_d(8)} {pad_input:rsci.addr_d(7)} {pad_input:rsci.addr_d(6)} {pad_input:rsci.addr_d(5)} {pad_input:rsci.addr_d(4)} {pad_input:rsci.addr_d(3)} {pad_input:rsci.addr_d(2)} {pad_input:rsci.addr_d(1)} {pad_input:rsci.addr_d(0)} -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-21 -attr oid 20 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load port {pad_input:rsci.re_d} output -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-22 -attr oid 21 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.re_d}
load port {pad_input:rsci.we_d} output -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-23 -attr oid 22 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.we_d}
load portBus pad_input:rsci.data_out_d(9:0) input 10 {pad_input:rsci.data_out_d(9)} {pad_input:rsci.data_out_d(8)} {pad_input:rsci.data_out_d(7)} {pad_input:rsci.data_out_d(6)} {pad_input:rsci.data_out_d(5)} {pad_input:rsci.data_out_d(4)} {pad_input:rsci.data_out_d(3)} {pad_input:rsci.data_out_d(2)} {pad_input:rsci.data_out_d(1)} {pad_input:rsci.data_out_d(0)} -symbol left_portin noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-24 -attr oid 23 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(1:0) input 2 {a(1)} {a(0)} \
     portBus b(1:0) input 2 {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(1:0) output 2 {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,7,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(7:0) input 8 {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(6:0) input 7 {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(7:0) output 8 {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,6,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(6:0) input 7 {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(5:0) input 6 {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(6:0) output 7 {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,4,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(6:0) input 7 {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(3:0) input 4 {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(7:0) output 8 {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,2,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(7:0) input 8 {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(1:0) input 2 {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(7:0) output 8 {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(2,0,13,0,14)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(1:0) input 2 {a(1)} {a(0)} \
     portBus b(12:0) input 13 {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(13:0) output 14 {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(10:0) input 11 {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(10:0) input 11 {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(10:0) output 11 {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "apply_conv:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus fsm_output(12:0) output 13 {fsm_output(12)} {fsm_output(11)} {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {PAD:for:for.C#3_tr0} input \
     port {PAD:for.C#0_tr0} input \
     port {PAD.C#0_tr0} input \
     port {CONV_K_D.C#0_tr0} input \
     port {CONV_H_SLIDE.C#1_tr0} input \
     port {CONV_V_SLIDE.C#0_tr0} input \
     port {CONV_NB_K.C#0_tr0} input \

load symbol "reg(8,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,8)" "INTERFACE" AND boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(7,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(6:0) input 7 {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(6:0) input 7 {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,7)" "INTERFACE" AND boxcolor 0 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(2,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(1:0) input 2 {D(1)} {D(0)} \
     portBus DRs(1:0) input 2 {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(7,0,1,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(14,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(13:0) input 14 {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(13:0) input 14 {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(5,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(4:0) input 5 {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(4:0) input 5 {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(3,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(2:0) input 3 {D(2)} {D(1)} {D(0)} \
     portBus DRs(2:0) input 3 {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,1,1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,9,-1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(8:0) input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(8,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(7:0) input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(7:0) input 8 {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(2,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(1:0) input 2 {D(1)} {D(0)} \
     portBus DRs(1:0) input 2 {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "mux(2,2)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "reg(11,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(10:0) input 11 {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(11,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(10:0) input 11 {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(10:0) input 11 {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,11)" "INTERFACE" AND boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,11)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(10:0) input 11 {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(10:0) input 11 {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(7,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(6:0) input 7 {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(6:0) input 7 {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(4,-1,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(3:0) input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(2:0) input 3 {B(2)} {B(1)} {B(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(3)" "INTERFACE" INV boxcolor 0 \
     portBus A(2:0) input 3 {A(2)} {A(1)} {A(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,0,14,-1,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(12:0) input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(13:0) input 14 {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(14,-1,7,0,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(13:0) input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(6:0) input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(7,0,7,0,14)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(6:0) input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,-1,1,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "add(7,-1,1,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "xor(2,1)" "INTERFACE" XOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(7,-1,2,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(1:0) input 2 {B(1)} {B(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,1,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(1:0) input 2 {B(1)} {B(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,-1,1,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,5,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(4:0) input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,1,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(2:0) input 3 {A(2)} {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(2)" "INTERFACE" INV boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus A0(9:0) input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(9:0) input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(9:0) output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,14)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(13:0) input 14 {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(13:0) input 14 {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(13:0) input 14 {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(13:0) input 14 {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(4,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(3,2)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(1:0) input 2 {A0(1)} {A0(0)} \
     portBus A1(1:0) input 2 {A1(1)} {A1(0)} \
     portBus A2(1:0) input 2 {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(7:0) input 8 {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(7:0) output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,7)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(6:0) input 7 {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(6:0) input 7 {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(6:0) output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,6)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(5:0) input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(5:0) input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(2,0,5,0,6)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(4:0) input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(5:0) output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,3)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(2:0) input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(2:0) input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(2:0) input 3 {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,6,1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(6:0) input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(5:0) input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(10,1,4,1,11)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(9:0) input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(3:0) input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(10:0) output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(128,4)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(3:0) input 4 {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(3:0) input 4 {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(3:0) input 4 {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(3:0) input 4 {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus A4(3:0) input 4 {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus A5(3:0) input 4 {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus A6(3:0) input 4 {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus A7(3:0) input 4 {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus A8(3:0) input 4 {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus A9(3:0) input 4 {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus A10(3:0) input 4 {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus A11(3:0) input 4 {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus A12(3:0) input 4 {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus A13(3:0) input 4 {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus A14(3:0) input 4 {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus A15(3:0) input 4 {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus A16(3:0) input 4 {A16(3)} {A16(2)} {A16(1)} {A16(0)} \
     portBus A17(3:0) input 4 {A17(3)} {A17(2)} {A17(1)} {A17(0)} \
     portBus A18(3:0) input 4 {A18(3)} {A18(2)} {A18(1)} {A18(0)} \
     portBus A19(3:0) input 4 {A19(3)} {A19(2)} {A19(1)} {A19(0)} \
     portBus A20(3:0) input 4 {A20(3)} {A20(2)} {A20(1)} {A20(0)} \
     portBus A21(3:0) input 4 {A21(3)} {A21(2)} {A21(1)} {A21(0)} \
     portBus A22(3:0) input 4 {A22(3)} {A22(2)} {A22(1)} {A22(0)} \
     portBus A23(3:0) input 4 {A23(3)} {A23(2)} {A23(1)} {A23(0)} \
     portBus A24(3:0) input 4 {A24(3)} {A24(2)} {A24(1)} {A24(0)} \
     portBus A25(3:0) input 4 {A25(3)} {A25(2)} {A25(1)} {A25(0)} \
     portBus A26(3:0) input 4 {A26(3)} {A26(2)} {A26(1)} {A26(0)} \
     portBus A27(3:0) input 4 {A27(3)} {A27(2)} {A27(1)} {A27(0)} \
     portBus A28(3:0) input 4 {A28(3)} {A28(2)} {A28(1)} {A28(0)} \
     portBus A29(3:0) input 4 {A29(3)} {A29(2)} {A29(1)} {A29(0)} \
     portBus A30(3:0) input 4 {A30(3)} {A30(2)} {A30(1)} {A30(0)} \
     portBus A31(3:0) input 4 {A31(3)} {A31(2)} {A31(1)} {A31(0)} \
     portBus A32(3:0) input 4 {A32(3)} {A32(2)} {A32(1)} {A32(0)} \
     portBus A33(3:0) input 4 {A33(3)} {A33(2)} {A33(1)} {A33(0)} \
     portBus A34(3:0) input 4 {A34(3)} {A34(2)} {A34(1)} {A34(0)} \
     portBus A35(3:0) input 4 {A35(3)} {A35(2)} {A35(1)} {A35(0)} \
     portBus A36(3:0) input 4 {A36(3)} {A36(2)} {A36(1)} {A36(0)} \
     portBus A37(3:0) input 4 {A37(3)} {A37(2)} {A37(1)} {A37(0)} \
     portBus A38(3:0) input 4 {A38(3)} {A38(2)} {A38(1)} {A38(0)} \
     portBus A39(3:0) input 4 {A39(3)} {A39(2)} {A39(1)} {A39(0)} \
     portBus A40(3:0) input 4 {A40(3)} {A40(2)} {A40(1)} {A40(0)} \
     portBus A41(3:0) input 4 {A41(3)} {A41(2)} {A41(1)} {A41(0)} \
     portBus A42(3:0) input 4 {A42(3)} {A42(2)} {A42(1)} {A42(0)} \
     portBus A43(3:0) input 4 {A43(3)} {A43(2)} {A43(1)} {A43(0)} \
     portBus A44(3:0) input 4 {A44(3)} {A44(2)} {A44(1)} {A44(0)} \
     portBus A45(3:0) input 4 {A45(3)} {A45(2)} {A45(1)} {A45(0)} \
     portBus A46(3:0) input 4 {A46(3)} {A46(2)} {A46(1)} {A46(0)} \
     portBus A47(3:0) input 4 {A47(3)} {A47(2)} {A47(1)} {A47(0)} \
     portBus A48(3:0) input 4 {A48(3)} {A48(2)} {A48(1)} {A48(0)} \
     portBus A49(3:0) input 4 {A49(3)} {A49(2)} {A49(1)} {A49(0)} \
     portBus A50(3:0) input 4 {A50(3)} {A50(2)} {A50(1)} {A50(0)} \
     portBus A51(3:0) input 4 {A51(3)} {A51(2)} {A51(1)} {A51(0)} \
     portBus A52(3:0) input 4 {A52(3)} {A52(2)} {A52(1)} {A52(0)} \
     portBus A53(3:0) input 4 {A53(3)} {A53(2)} {A53(1)} {A53(0)} \
     portBus A54(3:0) input 4 {A54(3)} {A54(2)} {A54(1)} {A54(0)} \
     portBus A55(3:0) input 4 {A55(3)} {A55(2)} {A55(1)} {A55(0)} \
     portBus A56(3:0) input 4 {A56(3)} {A56(2)} {A56(1)} {A56(0)} \
     portBus A57(3:0) input 4 {A57(3)} {A57(2)} {A57(1)} {A57(0)} \
     portBus A58(3:0) input 4 {A58(3)} {A58(2)} {A58(1)} {A58(0)} \
     portBus A59(3:0) input 4 {A59(3)} {A59(2)} {A59(1)} {A59(0)} \
     portBus A60(3:0) input 4 {A60(3)} {A60(2)} {A60(1)} {A60(0)} \
     portBus A61(3:0) input 4 {A61(3)} {A61(2)} {A61(1)} {A61(0)} \
     portBus A62(3:0) input 4 {A62(3)} {A62(2)} {A62(1)} {A62(0)} \
     portBus A63(3:0) input 4 {A63(3)} {A63(2)} {A63(1)} {A63(0)} \
     portBus A64(3:0) input 4 {A64(3)} {A64(2)} {A64(1)} {A64(0)} \
     portBus A65(3:0) input 4 {A65(3)} {A65(2)} {A65(1)} {A65(0)} \
     portBus A66(3:0) input 4 {A66(3)} {A66(2)} {A66(1)} {A66(0)} \
     portBus A67(3:0) input 4 {A67(3)} {A67(2)} {A67(1)} {A67(0)} \
     portBus A68(3:0) input 4 {A68(3)} {A68(2)} {A68(1)} {A68(0)} \
     portBus A69(3:0) input 4 {A69(3)} {A69(2)} {A69(1)} {A69(0)} \
     portBus A70(3:0) input 4 {A70(3)} {A70(2)} {A70(1)} {A70(0)} \
     portBus A71(3:0) input 4 {A71(3)} {A71(2)} {A71(1)} {A71(0)} \
     portBus A72(3:0) input 4 {A72(3)} {A72(2)} {A72(1)} {A72(0)} \
     portBus A73(3:0) input 4 {A73(3)} {A73(2)} {A73(1)} {A73(0)} \
     portBus A74(3:0) input 4 {A74(3)} {A74(2)} {A74(1)} {A74(0)} \
     portBus A75(3:0) input 4 {A75(3)} {A75(2)} {A75(1)} {A75(0)} \
     portBus A76(3:0) input 4 {A76(3)} {A76(2)} {A76(1)} {A76(0)} \
     portBus A77(3:0) input 4 {A77(3)} {A77(2)} {A77(1)} {A77(0)} \
     portBus A78(3:0) input 4 {A78(3)} {A78(2)} {A78(1)} {A78(0)} \
     portBus A79(3:0) input 4 {A79(3)} {A79(2)} {A79(1)} {A79(0)} \
     portBus A80(3:0) input 4 {A80(3)} {A80(2)} {A80(1)} {A80(0)} \
     portBus A81(3:0) input 4 {A81(3)} {A81(2)} {A81(1)} {A81(0)} \
     portBus A82(3:0) input 4 {A82(3)} {A82(2)} {A82(1)} {A82(0)} \
     portBus A83(3:0) input 4 {A83(3)} {A83(2)} {A83(1)} {A83(0)} \
     portBus A84(3:0) input 4 {A84(3)} {A84(2)} {A84(1)} {A84(0)} \
     portBus A85(3:0) input 4 {A85(3)} {A85(2)} {A85(1)} {A85(0)} \
     portBus A86(3:0) input 4 {A86(3)} {A86(2)} {A86(1)} {A86(0)} \
     portBus A87(3:0) input 4 {A87(3)} {A87(2)} {A87(1)} {A87(0)} \
     portBus A88(3:0) input 4 {A88(3)} {A88(2)} {A88(1)} {A88(0)} \
     portBus A89(3:0) input 4 {A89(3)} {A89(2)} {A89(1)} {A89(0)} \
     portBus A90(3:0) input 4 {A90(3)} {A90(2)} {A90(1)} {A90(0)} \
     portBus A91(3:0) input 4 {A91(3)} {A91(2)} {A91(1)} {A91(0)} \
     portBus A92(3:0) input 4 {A92(3)} {A92(2)} {A92(1)} {A92(0)} \
     portBus A93(3:0) input 4 {A93(3)} {A93(2)} {A93(1)} {A93(0)} \
     portBus A94(3:0) input 4 {A94(3)} {A94(2)} {A94(1)} {A94(0)} \
     portBus A95(3:0) input 4 {A95(3)} {A95(2)} {A95(1)} {A95(0)} \
     portBus A96(3:0) input 4 {A96(3)} {A96(2)} {A96(1)} {A96(0)} \
     portBus A97(3:0) input 4 {A97(3)} {A97(2)} {A97(1)} {A97(0)} \
     portBus A98(3:0) input 4 {A98(3)} {A98(2)} {A98(1)} {A98(0)} \
     portBus A99(3:0) input 4 {A99(3)} {A99(2)} {A99(1)} {A99(0)} \
     portBus A100(3:0) input 4 {A100(3)} {A100(2)} {A100(1)} {A100(0)} \
     portBus A101(3:0) input 4 {A101(3)} {A101(2)} {A101(1)} {A101(0)} \
     portBus A102(3:0) input 4 {A102(3)} {A102(2)} {A102(1)} {A102(0)} \
     portBus A103(3:0) input 4 {A103(3)} {A103(2)} {A103(1)} {A103(0)} \
     portBus A104(3:0) input 4 {A104(3)} {A104(2)} {A104(1)} {A104(0)} \
     portBus A105(3:0) input 4 {A105(3)} {A105(2)} {A105(1)} {A105(0)} \
     portBus A106(3:0) input 4 {A106(3)} {A106(2)} {A106(1)} {A106(0)} \
     portBus A107(3:0) input 4 {A107(3)} {A107(2)} {A107(1)} {A107(0)} \
     portBus A108(3:0) input 4 {A108(3)} {A108(2)} {A108(1)} {A108(0)} \
     portBus A109(3:0) input 4 {A109(3)} {A109(2)} {A109(1)} {A109(0)} \
     portBus A110(3:0) input 4 {A110(3)} {A110(2)} {A110(1)} {A110(0)} \
     portBus A111(3:0) input 4 {A111(3)} {A111(2)} {A111(1)} {A111(0)} \
     portBus A112(3:0) input 4 {A112(3)} {A112(2)} {A112(1)} {A112(0)} \
     portBus A113(3:0) input 4 {A113(3)} {A113(2)} {A113(1)} {A113(0)} \
     portBus A114(3:0) input 4 {A114(3)} {A114(2)} {A114(1)} {A114(0)} \
     portBus A115(3:0) input 4 {A115(3)} {A115(2)} {A115(1)} {A115(0)} \
     portBus A116(3:0) input 4 {A116(3)} {A116(2)} {A116(1)} {A116(0)} \
     portBus A117(3:0) input 4 {A117(3)} {A117(2)} {A117(1)} {A117(0)} \
     portBus A118(3:0) input 4 {A118(3)} {A118(2)} {A118(1)} {A118(0)} \
     portBus A119(3:0) input 4 {A119(3)} {A119(2)} {A119(1)} {A119(0)} \
     portBus A120(3:0) input 4 {A120(3)} {A120(2)} {A120(1)} {A120(0)} \
     portBus A121(3:0) input 4 {A121(3)} {A121(2)} {A121(1)} {A121(0)} \
     portBus A122(3:0) input 4 {A122(3)} {A122(2)} {A122(1)} {A122(0)} \
     portBus A123(3:0) input 4 {A123(3)} {A123(2)} {A123(1)} {A123(0)} \
     portBus A124(3:0) input 4 {A124(3)} {A124(2)} {A124(1)} {A124(0)} \
     portBus A125(3:0) input 4 {A125(3)} {A125(2)} {A125(1)} {A125(0)} \
     portBus A126(3:0) input 4 {A126(3)} {A126(2)} {A126(1)} {A126(0)} \
     portBus A127(3:0) input 4 {A127(3)} {A127(2)} {A127(1)} {A127(0)} \
     portBus S(6:0) input.top 7 {S(6)} {S(5)} {S(4)} {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus Z(3:0) output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {o_d(1:0).sva#1(0)} -attr vt d
load net {o_d(1:0).sva#1(1)} -attr vt d
load netBundle {o_d(1:0).sva#1} 2 {o_d(1:0).sva#1(0)} {o_d(1:0).sva#1(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-25 -attr oid 24 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_d(1:0).sva#1}
load net {PAD:d(1:0).sva#3(0)} -attr vt d
load net {PAD:d(1:0).sva#3(1)} -attr vt d
load netBundle {PAD:d(1:0).sva#3} 2 {PAD:d(1:0).sva#3(0)} {PAD:d(1:0).sva#3(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-26 -attr oid 25 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {PAD:for:r(6:0).sva#4(0)} -attr vt d
load net {PAD:for:r(6:0).sva#4(1)} -attr vt d
load net {PAD:for:r(6:0).sva#4(2)} -attr vt d
load net {PAD:for:r(6:0).sva#4(3)} -attr vt d
load net {PAD:for:r(6:0).sva#4(4)} -attr vt d
load net {PAD:for:r(6:0).sva#4(5)} -attr vt d
load net {PAD:for:r(6:0).sva#4(6)} -attr vt d
load netBundle {PAD:for:r(6:0).sva#4} 7 {PAD:for:r(6:0).sva#4(0)} {PAD:for:r(6:0).sva#4(1)} {PAD:for:r(6:0).sva#4(2)} {PAD:for:r(6:0).sva#4(3)} {PAD:for:r(6:0).sva#4(4)} {PAD:for:r(6:0).sva#4(5)} {PAD:for:r(6:0).sva#4(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-27 -attr oid 26 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:for:c(7:0).sva#3(0)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(1)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(2)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(3)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(4)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(5)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(6)} -attr vt d
load net {PAD:for:for:c(7:0).sva#3(7)} -attr vt d
load netBundle {PAD:for:for:c(7:0).sva#3} 8 {PAD:for:for:c(7:0).sva#3(0)} {PAD:for:for:c(7:0).sva#3(1)} {PAD:for:for:c(7:0).sva#3(2)} {PAD:for:for:c(7:0).sva#3(3)} {PAD:for:for:c(7:0).sva#3(4)} {PAD:for:for:c(7:0).sva#3(5)} {PAD:for:for:c(7:0).sva#3(6)} {PAD:for:for:c(7:0).sva#3(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-28 -attr oid 27 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#4(0)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(1)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(2)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(3)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(4)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(5)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(6)} -attr vt d
load net {PAD:for:for:c(7:0).sva#4(7)} -attr vt d
load netBundle {PAD:for:for:c(7:0).sva#4} 8 {PAD:for:for:c(7:0).sva#4(0)} {PAD:for:for:c(7:0).sva#4(1)} {PAD:for:for:c(7:0).sva#4(2)} {PAD:for:for:c(7:0).sva#4(3)} {PAD:for:for:c(7:0).sva#4(4)} {PAD:for:for:c(7:0).sva#4(5)} {PAD:for:for:c(7:0).sva#4(6)} {PAD:for:for:c(7:0).sva#4(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-29 -attr oid 28 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {CONV_NB_K:i(1:0).sva#3(0)} -attr vt d
load net {CONV_NB_K:i(1:0).sva#3(1)} -attr vt d
load netBundle {CONV_NB_K:i(1:0).sva#3} 2 {CONV_NB_K:i(1:0).sva#3(0)} {CONV_NB_K:i(1:0).sva#3(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-30 -attr oid 29 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load net {o_r(6:0).lpi#4(0)} -attr vt d
load net {o_r(6:0).lpi#4(1)} -attr vt d
load net {o_r(6:0).lpi#4(2)} -attr vt d
load net {o_r(6:0).lpi#4(3)} -attr vt d
load net {o_r(6:0).lpi#4(4)} -attr vt d
load net {o_r(6:0).lpi#4(5)} -attr vt d
load net {o_r(6:0).lpi#4(6)} -attr vt d
load netBundle {o_r(6:0).lpi#4} 7 {o_r(6:0).lpi#4(0)} {o_r(6:0).lpi#4(1)} {o_r(6:0).lpi#4(2)} {o_r(6:0).lpi#4(3)} {o_r(6:0).lpi#4(4)} {o_r(6:0).lpi#4(5)} {o_r(6:0).lpi#4(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-31 -attr oid 30 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {CONV_V_SLIDE:j(6:0).sva#3(0)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#3(1)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#3(2)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#3(3)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#3(4)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#3(5)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#3(6)} -attr vt d
load netBundle {CONV_V_SLIDE:j(6:0).sva#3} 7 {CONV_V_SLIDE:j(6:0).sva#3(0)} {CONV_V_SLIDE:j(6:0).sva#3(1)} {CONV_V_SLIDE:j(6:0).sva#3(2)} {CONV_V_SLIDE:j(6:0).sva#3(3)} {CONV_V_SLIDE:j(6:0).sva#3(4)} {CONV_V_SLIDE:j(6:0).sva#3(5)} {CONV_V_SLIDE:j(6:0).sva#3(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-32 -attr oid 31 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {o_c(7:0).lpi#4(0)} -attr vt d
load net {o_c(7:0).lpi#4(1)} -attr vt d
load net {o_c(7:0).lpi#4(2)} -attr vt d
load net {o_c(7:0).lpi#4(3)} -attr vt d
load net {o_c(7:0).lpi#4(4)} -attr vt d
load net {o_c(7:0).lpi#4(5)} -attr vt d
load net {o_c(7:0).lpi#4(6)} -attr vt d
load net {o_c(7:0).lpi#4(7)} -attr vt d
load netBundle {o_c(7:0).lpi#4} 8 {o_c(7:0).lpi#4(0)} {o_c(7:0).lpi#4(1)} {o_c(7:0).lpi#4(2)} {o_c(7:0).lpi#4(3)} {o_c(7:0).lpi#4(4)} {o_c(7:0).lpi#4(5)} {o_c(7:0).lpi#4(6)} {o_c(7:0).lpi#4(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-33 -attr oid 32 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {CONV_H_SLIDE:k(7:0).sva(0)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva(1)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva(2)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva(3)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva(4)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva(5)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva(6)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva(7)} -attr vt d
load netBundle {CONV_H_SLIDE:k(7:0).sva} 8 {CONV_H_SLIDE:k(7:0).sva(0)} {CONV_H_SLIDE:k(7:0).sva(1)} {CONV_H_SLIDE:k(7:0).sva(2)} {CONV_H_SLIDE:k(7:0).sva(3)} {CONV_H_SLIDE:k(7:0).sva(4)} {CONV_H_SLIDE:k(7:0).sva(5)} {CONV_H_SLIDE:k(7:0).sva(6)} {CONV_H_SLIDE:k(7:0).sva(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-34 -attr oid 33 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_K_W:n(1:0).lpi#6(0)} -attr vt d
load net {CONV_K_W:n(1:0).lpi#6(1)} -attr vt d
load netBundle {CONV_K_W:n(1:0).lpi#6} 2 {CONV_K_W:n(1:0).lpi#6(0)} {CONV_K_W:n(1:0).lpi#6(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-35 -attr oid 34 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n(1:0).lpi#6}
load net {temp#1.sva(0)} -attr vt d
load net {temp#1.sva(1)} -attr vt d
load net {temp#1.sva(2)} -attr vt d
load net {temp#1.sva(3)} -attr vt d
load net {temp#1.sva(4)} -attr vt d
load net {temp#1.sva(5)} -attr vt d
load net {temp#1.sva(6)} -attr vt d
load net {temp#1.sva(7)} -attr vt d
load net {temp#1.sva(8)} -attr vt d
load net {temp#1.sva(9)} -attr vt d
load net {temp#1.sva(10)} -attr vt d
load netBundle {temp#1.sva} 11 {temp#1.sva(0)} {temp#1.sva(1)} {temp#1.sva(2)} {temp#1.sva(3)} {temp#1.sva(4)} {temp#1.sva(5)} {temp#1.sva(6)} {temp#1.sva(7)} {temp#1.sva(8)} {temp#1.sva(9)} {temp#1.sva(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-36 -attr oid 35 -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {CONV_K_D:l(1:0).sva#5(0)} -attr vt d
load net {CONV_K_D:l(1:0).sva#5(1)} -attr vt d
load netBundle {CONV_K_D:l(1:0).sva#5} 2 {CONV_K_D:l(1:0).sva#5(0)} {CONV_K_D:l(1:0).sva#5(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-37 -attr oid 36 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#5}
load net {temp#1.sva#2(0)} -attr vt d
load net {temp#1.sva#2(1)} -attr vt d
load net {temp#1.sva#2(2)} -attr vt d
load net {temp#1.sva#2(3)} -attr vt d
load net {temp#1.sva#2(4)} -attr vt d
load net {temp#1.sva#2(5)} -attr vt d
load net {temp#1.sva#2(6)} -attr vt d
load net {temp#1.sva#2(7)} -attr vt d
load net {temp#1.sva#2(8)} -attr vt d
load net {temp#1.sva#2(9)} -attr vt d
load net {temp#1.sva#2(10)} -attr vt d
load netBundle {temp#1.sva#2} 11 {temp#1.sva#2(0)} {temp#1.sva#2(1)} {temp#1.sva#2(2)} {temp#1.sva#2(3)} {temp#1.sva#2(4)} {temp#1.sva#2(5)} {temp#1.sva#2(6)} {temp#1.sva#2(7)} {temp#1.sva#2(8)} {temp#1.sva#2(9)} {temp#1.sva#2(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-38 -attr oid 37 -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {CONV_H_SLIDE:k(7:0).sva#5(0)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#5(1)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#5(2)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#5(3)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#5(4)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#5(5)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#5(6)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#5(7)} -attr vt d
load netBundle {CONV_H_SLIDE:k(7:0).sva#5} 8 {CONV_H_SLIDE:k(7:0).sva#5(0)} {CONV_H_SLIDE:k(7:0).sva#5(1)} {CONV_H_SLIDE:k(7:0).sva#5(2)} {CONV_H_SLIDE:k(7:0).sva#5(3)} {CONV_H_SLIDE:k(7:0).sva#5(4)} {CONV_H_SLIDE:k(7:0).sva#5(5)} {CONV_H_SLIDE:k(7:0).sva#5(6)} {CONV_H_SLIDE:k(7:0).sva#5(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-39 -attr oid 38 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(0)} -attr vt d
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(1)} -attr vt d
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(2)} -attr vt d
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(3)} -attr vt d
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(4)} -attr vt d
load netBundle {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3} 5 {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(0)} {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(1)} {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(2)} {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(3)} {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(4)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-40 -attr oid 39 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load net {CONV_K_D:l(1:0).sva#7(0)} -attr vt d
load net {CONV_K_D:l(1:0).sva#7(1)} -attr vt d
load netBundle {CONV_K_D:l(1:0).sva#7} 2 {CONV_K_D:l(1:0).sva#7(0)} {CONV_K_D:l(1:0).sva#7(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-41 -attr oid 40 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#7}
load net {CONV_K_H:m(1:0).sva.dfm#4(0)} -attr vt d
load net {CONV_K_H:m(1:0).sva.dfm#4(1)} -attr vt d
load netBundle {CONV_K_H:m(1:0).sva.dfm#4} 2 {CONV_K_H:m(1:0).sva.dfm#4(0)} {CONV_K_H:m(1:0).sva.dfm#4(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-42 -attr oid 41 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva.dfm#4}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(0)} -attr vt d
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(1)} -attr vt d
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(2)} -attr vt d
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(3)} -attr vt d
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(4)} -attr vt d
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(5)} -attr vt d
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(6)} -attr vt d
load netBundle {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3} 7 {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(0)} {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(1)} {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(2)} {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(3)} {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(4)} {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(5)} {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-43 -attr oid 42 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_H_SLIDE:acc#5.itm#2(0)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#2(1)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#2(2)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#2(3)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#2(4)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#2(5)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#2(6)} -attr vt d
load net {CONV_H_SLIDE:acc#5.itm#2(7)} -attr vt d
load netBundle {CONV_H_SLIDE:acc#5.itm#2} 8 {CONV_H_SLIDE:acc#5.itm#2(0)} {CONV_H_SLIDE:acc#5.itm#2(1)} {CONV_H_SLIDE:acc#5.itm#2(2)} {CONV_H_SLIDE:acc#5.itm#2(3)} {CONV_H_SLIDE:acc#5.itm#2(4)} {CONV_H_SLIDE:acc#5.itm#2(5)} {CONV_H_SLIDE:acc#5.itm#2(6)} {CONV_H_SLIDE:acc#5.itm#2(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-44 -attr oid 43 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {PAD:for:for:if:acc.ncse#2(0)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(1)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(2)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(3)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(4)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(5)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(6)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(7)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(8)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(9)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(10)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(11)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(12)} -attr vt d
load net {PAD:for:for:if:acc.ncse#2(13)} -attr vt d
load netBundle {PAD:for:for:if:acc.ncse#2} 14 {PAD:for:for:if:acc.ncse#2(0)} {PAD:for:for:if:acc.ncse#2(1)} {PAD:for:for:if:acc.ncse#2(2)} {PAD:for:for:if:acc.ncse#2(3)} {PAD:for:for:if:acc.ncse#2(4)} {PAD:for:for:if:acc.ncse#2(5)} {PAD:for:for:if:acc.ncse#2(6)} {PAD:for:for:if:acc.ncse#2(7)} {PAD:for:for:if:acc.ncse#2(8)} {PAD:for:for:if:acc.ncse#2(9)} {PAD:for:for:if:acc.ncse#2(10)} {PAD:for:for:if:acc.ncse#2(11)} {PAD:for:for:if:acc.ncse#2(12)} {PAD:for:for:if:acc.ncse#2(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-45 -attr oid 44 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(0)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(1)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(2)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(3)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(4)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(5)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(6)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(7)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(8)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(9)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(10)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(11)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(12)} -attr vt d
load net {PAD:for:for:else:else:acc.itm(14:1)#1(13)} -attr vt d
load netBundle {PAD:for:for:else:else:acc.itm(14:1)#1} 14 {PAD:for:for:else:else:acc.itm(14:1)#1(0)} {PAD:for:for:else:else:acc.itm(14:1)#1(1)} {PAD:for:for:else:else:acc.itm(14:1)#1(2)} {PAD:for:for:else:else:acc.itm(14:1)#1(3)} {PAD:for:for:else:else:acc.itm(14:1)#1(4)} {PAD:for:for:else:else:acc.itm(14:1)#1(5)} {PAD:for:for:else:else:acc.itm(14:1)#1(6)} {PAD:for:for:else:else:acc.itm(14:1)#1(7)} {PAD:for:for:else:else:acc.itm(14:1)#1(8)} {PAD:for:for:else:else:acc.itm(14:1)#1(9)} {PAD:for:for:else:else:acc.itm(14:1)#1(10)} {PAD:for:for:else:else:acc.itm(14:1)#1(11)} {PAD:for:for:else:else:acc.itm(14:1)#1(12)} {PAD:for:for:else:else:acc.itm(14:1)#1(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-46 -attr oid 45 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(0)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(1)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(2)} -attr vt d
load netBundle {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)} 3 {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(0)} {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(1)} {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(2)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-47 -attr oid 46 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {CONV_H_SLIDE:acc#14.sdt(0)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt(1)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt(2)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt(3)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt(4)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt(5)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt(6)} -attr vt d
load net {CONV_H_SLIDE:acc#14.sdt(7)} -attr vt d
load netBundle {CONV_H_SLIDE:acc#14.sdt} 8 {CONV_H_SLIDE:acc#14.sdt(0)} {CONV_H_SLIDE:acc#14.sdt(1)} {CONV_H_SLIDE:acc#14.sdt(2)} {CONV_H_SLIDE:acc#14.sdt(3)} {CONV_H_SLIDE:acc#14.sdt(4)} {CONV_H_SLIDE:acc#14.sdt(5)} {CONV_H_SLIDE:acc#14.sdt(6)} {CONV_H_SLIDE:acc#14.sdt(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-48 -attr oid 47 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt}
load net {PAD:for:for:if:acc.ncse(0)} -attr vt d
load net {PAD:for:for:if:acc.ncse(1)} -attr vt d
load net {PAD:for:for:if:acc.ncse(2)} -attr vt d
load net {PAD:for:for:if:acc.ncse(3)} -attr vt d
load net {PAD:for:for:if:acc.ncse(4)} -attr vt d
load net {PAD:for:for:if:acc.ncse(5)} -attr vt d
load net {PAD:for:for:if:acc.ncse(6)} -attr vt d
load net {PAD:for:for:if:acc.ncse(7)} -attr vt d
load net {PAD:for:for:if:acc.ncse(8)} -attr vt d
load net {PAD:for:for:if:acc.ncse(9)} -attr vt d
load net {PAD:for:for:if:acc.ncse(10)} -attr vt d
load net {PAD:for:for:if:acc.ncse(11)} -attr vt d
load net {PAD:for:for:if:acc.ncse(12)} -attr vt d
load net {PAD:for:for:if:acc.ncse(13)} -attr vt d
load netBundle {PAD:for:for:if:acc.ncse} 14 {PAD:for:for:if:acc.ncse(0)} {PAD:for:for:if:acc.ncse(1)} {PAD:for:for:if:acc.ncse(2)} {PAD:for:for:if:acc.ncse(3)} {PAD:for:for:if:acc.ncse(4)} {PAD:for:for:if:acc.ncse(5)} {PAD:for:for:if:acc.ncse(6)} {PAD:for:for:if:acc.ncse(7)} {PAD:for:for:if:acc.ncse(8)} {PAD:for:for:if:acc.ncse(9)} {PAD:for:for:if:acc.ncse(10)} {PAD:for:for:if:acc.ncse(11)} {PAD:for:for:if:acc.ncse(12)} {PAD:for:for:if:acc.ncse(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-49 -attr oid 48 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc#1.ncse(0)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(1)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(2)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(3)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(4)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(5)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(6)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(7)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(8)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(9)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(10)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(11)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(12)} -attr vt d
load net {PAD:for:for:if:acc#1.ncse(13)} -attr vt d
load netBundle {PAD:for:for:if:acc#1.ncse} 14 {PAD:for:for:if:acc#1.ncse(0)} {PAD:for:for:if:acc#1.ncse(1)} {PAD:for:for:if:acc#1.ncse(2)} {PAD:for:for:if:acc#1.ncse(3)} {PAD:for:for:if:acc#1.ncse(4)} {PAD:for:for:if:acc#1.ncse(5)} {PAD:for:for:if:acc#1.ncse(6)} {PAD:for:for:if:acc#1.ncse(7)} {PAD:for:for:if:acc#1.ncse(8)} {PAD:for:for:if:acc#1.ncse(9)} {PAD:for:for:if:acc#1.ncse(10)} {PAD:for:for:if:acc#1.ncse(11)} {PAD:for:for:if:acc#1.ncse(12)} {PAD:for:for:if:acc#1.ncse(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-50 -attr oid 49 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load netBundle {z.out} 2 {z.out(0)} {z.out(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-51 -attr oid 50 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load netBundle {z.out#1} 2 {z.out#1(0)} {z.out#1(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-52 -attr oid 51 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load netBundle {z.out#2} 8 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-53 -attr oid 52 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load net {z.out#3(4)} -attr vt d
load net {z.out#3(5)} -attr vt d
load net {z.out#3(6)} -attr vt d
load net {z.out#3(7)} -attr vt d
load netBundle {z.out#3} 8 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} {z.out#3(4)} {z.out#3(5)} {z.out#3(6)} {z.out#3(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-54 -attr oid 53 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#4(0)} -attr vt d
load net {z.out#4(1)} -attr vt d
load net {z.out#4(2)} -attr vt d
load net {z.out#4(3)} -attr vt d
load net {z.out#4(4)} -attr vt d
load net {z.out#4(5)} -attr vt d
load net {z.out#4(6)} -attr vt d
load netBundle {z.out#4} 7 {z.out#4(0)} {z.out#4(1)} {z.out#4(2)} {z.out#4(3)} {z.out#4(4)} {z.out#4(5)} {z.out#4(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-55 -attr oid 54 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#5(0)} -attr vt d
load net {z.out#5(1)} -attr vt d
load net {z.out#5(2)} -attr vt d
load net {z.out#5(3)} -attr vt d
load net {z.out#5(4)} -attr vt d
load net {z.out#5(5)} -attr vt d
load net {z.out#5(6)} -attr vt d
load net {z.out#5(7)} -attr vt d
load netBundle {z.out#5} 8 {z.out#5(0)} {z.out#5(1)} {z.out#5(2)} {z.out#5(3)} {z.out#5(4)} {z.out#5(5)} {z.out#5(6)} {z.out#5(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-56 -attr oid 55 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#6(0)} -attr vt d
load net {z.out#6(1)} -attr vt d
load net {z.out#6(2)} -attr vt d
load net {z.out#6(3)} -attr vt d
load net {z.out#6(4)} -attr vt d
load net {z.out#6(5)} -attr vt d
load net {z.out#6(6)} -attr vt d
load net {z.out#6(7)} -attr vt d
load netBundle {z.out#6} 8 {z.out#6(0)} {z.out#6(1)} {z.out#6(2)} {z.out#6(3)} {z.out#6(4)} {z.out#6(5)} {z.out#6(6)} {z.out#6(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-57 -attr oid 56 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#7(0)} -attr vt d
load net {z.out#7(1)} -attr vt d
load net {z.out#7(2)} -attr vt d
load net {z.out#7(3)} -attr vt d
load net {z.out#7(4)} -attr vt d
load net {z.out#7(5)} -attr vt d
load net {z.out#7(6)} -attr vt d
load net {z.out#7(7)} -attr vt d
load net {z.out#7(8)} -attr vt d
load net {z.out#7(9)} -attr vt d
load net {z.out#7(10)} -attr vt d
load net {z.out#7(11)} -attr vt d
load net {z.out#7(12)} -attr vt d
load net {z.out#7(13)} -attr vt d
load netBundle {z.out#7} 14 {z.out#7(0)} {z.out#7(1)} {z.out#7(2)} {z.out#7(3)} {z.out#7(4)} {z.out#7(5)} {z.out#7(6)} {z.out#7(7)} {z.out#7(8)} {z.out#7(9)} {z.out#7(10)} {z.out#7(11)} {z.out#7(12)} {z.out#7(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-58 -attr oid 57 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#8(0)} -attr vt d
load net {z.out#8(1)} -attr vt d
load net {z.out#8(2)} -attr vt d
load net {z.out#8(3)} -attr vt d
load net {z.out#8(4)} -attr vt d
load net {z.out#8(5)} -attr vt d
load net {z.out#8(6)} -attr vt d
load net {z.out#8(7)} -attr vt d
load net {z.out#8(8)} -attr vt d
load net {z.out#8(9)} -attr vt d
load net {z.out#8(10)} -attr vt d
load net {z.out#8(11)} -attr vt d
load net {z.out#8(12)} -attr vt d
load net {z.out#8(13)} -attr vt d
load netBundle {z.out#8} 14 {z.out#8(0)} {z.out#8(1)} {z.out#8(2)} {z.out#8(3)} {z.out#8(4)} {z.out#8(5)} {z.out#8(6)} {z.out#8(7)} {z.out#8(8)} {z.out#8(9)} {z.out#8(10)} {z.out#8(11)} {z.out#8(12)} {z.out#8(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-59 -attr oid 58 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#9(0)} -attr vt d
load net {z.out#9(1)} -attr vt d
load net {z.out#9(2)} -attr vt d
load net {z.out#9(3)} -attr vt d
load net {z.out#9(4)} -attr vt d
load net {z.out#9(5)} -attr vt d
load net {z.out#9(6)} -attr vt d
load net {z.out#9(7)} -attr vt d
load net {z.out#9(8)} -attr vt d
load net {z.out#9(9)} -attr vt d
load net {z.out#9(10)} -attr vt d
load netBundle {z.out#9} 11 {z.out#9(0)} {z.out#9(1)} {z.out#9(2)} {z.out#9(3)} {z.out#9(4)} {z.out#9(5)} {z.out#9(6)} {z.out#9(7)} {z.out#9(8)} {z.out#9(9)} {z.out#9(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-60 -attr oid 59 -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {PAD:for:for:else:else:acc#5.psp.sva(0)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(1)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(2)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(3)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(4)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(5)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(6)} -attr vt d
load net {PAD:for:for:else:else:acc#5.psp.sva(7)} -attr vt d
load netBundle {PAD:for:for:else:else:acc#5.psp.sva} 8 {PAD:for:for:else:else:acc#5.psp.sva(0)} {PAD:for:for:else:else:acc#5.psp.sva(1)} {PAD:for:for:else:else:acc#5.psp.sva(2)} {PAD:for:for:else:else:acc#5.psp.sva(3)} {PAD:for:for:else:else:acc#5.psp.sva(4)} {PAD:for:for:else:else:acc#5.psp.sva(5)} {PAD:for:for:else:else:acc#5.psp.sva(6)} {PAD:for:for:else:else:acc#5.psp.sva(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-61 -attr oid 60 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {CONV_K_H:m(1:0).sva:mx0(0)} -attr vt d
load net {CONV_K_H:m(1:0).sva:mx0(1)} -attr vt d
load netBundle {CONV_K_H:m(1:0).sva:mx0} 2 {CONV_K_H:m(1:0).sva:mx0(0)} {CONV_K_H:m(1:0).sva:mx0(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-62 -attr oid 61 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva:mx0}
load net {CONV_K_D:l(1:0).sva:mx1(0)} -attr vt d
load net {CONV_K_D:l(1:0).sva:mx1(1)} -attr vt d
load netBundle {CONV_K_D:l(1:0).sva:mx1} 2 {CONV_K_D:l(1:0).sva:mx1(0)} {CONV_K_D:l(1:0).sva:mx1(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-63 -attr oid 62 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva:mx1}
load net {CONV_K_D:l(1:0).sva#1(0)} -attr vt d
load net {CONV_K_D:l(1:0).sva#1(1)} -attr vt d
load netBundle {CONV_K_D:l(1:0).sva#1} 2 {CONV_K_D:l(1:0).sva#1(0)} {CONV_K_D:l(1:0).sva#1(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-64 -attr oid 63 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(0)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#1(1)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#1(2)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#1(3)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#1(4)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#1(5)} -attr vt d
load net {CONV_V_SLIDE:j(6:0).sva#1(6)} -attr vt d
load netBundle {CONV_V_SLIDE:j(6:0).sva#1} 7 {CONV_V_SLIDE:j(6:0).sva#1(0)} {CONV_V_SLIDE:j(6:0).sva#1(1)} {CONV_V_SLIDE:j(6:0).sva#1(2)} {CONV_V_SLIDE:j(6:0).sva#1(3)} {CONV_V_SLIDE:j(6:0).sva#1(4)} {CONV_V_SLIDE:j(6:0).sva#1(5)} {CONV_V_SLIDE:j(6:0).sva#1(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-65 -attr oid 64 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_K_W:n(1:0).lpi#5.dfm(0)} -attr vt d
load net {CONV_K_W:n(1:0).lpi#5.dfm(1)} -attr vt d
load netBundle {CONV_K_W:n(1:0).lpi#5.dfm} 2 {CONV_K_W:n(1:0).lpi#5.dfm(0)} {CONV_K_W:n(1:0).lpi#5.dfm(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-66 -attr oid 65 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n(1:0).lpi#5.dfm}
load net {CONV_K_W:acc#15.sdt(0)} -attr vt d
load net {CONV_K_W:acc#15.sdt(1)} -attr vt d
load net {CONV_K_W:acc#15.sdt(2)} -attr vt d
load net {CONV_K_W:acc#15.sdt(3)} -attr vt d
load net {CONV_K_W:acc#15.sdt(4)} -attr vt d
load net {CONV_K_W:acc#15.sdt(5)} -attr vt d
load net {CONV_K_W:acc#15.sdt(6)} -attr vt d
load net {CONV_K_W:acc#15.sdt(7)} -attr vt d
load net {CONV_K_W:acc#15.sdt(8)} -attr vt d
load net {CONV_K_W:acc#15.sdt(9)} -attr vt d
load net {CONV_K_W:acc#15.sdt(10)} -attr vt d
load net {CONV_K_W:acc#15.sdt(11)} -attr vt d
load net {CONV_K_W:acc#15.sdt(12)} -attr vt d
load net {CONV_K_W:acc#15.sdt(13)} -attr vt d
load netBundle {CONV_K_W:acc#15.sdt} 14 {CONV_K_W:acc#15.sdt(0)} {CONV_K_W:acc#15.sdt(1)} {CONV_K_W:acc#15.sdt(2)} {CONV_K_W:acc#15.sdt(3)} {CONV_K_W:acc#15.sdt(4)} {CONV_K_W:acc#15.sdt(5)} {CONV_K_W:acc#15.sdt(6)} {CONV_K_W:acc#15.sdt(7)} {CONV_K_W:acc#15.sdt(8)} {CONV_K_W:acc#15.sdt(9)} {CONV_K_W:acc#15.sdt(10)} {CONV_K_W:acc#15.sdt(11)} {CONV_K_W:acc#15.sdt(12)} {CONV_K_W:acc#15.sdt(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-67 -attr oid 66 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#18.sdt(0)} -attr vt d
load net {CONV_K_W:acc#18.sdt(1)} -attr vt d
load net {CONV_K_W:acc#18.sdt(2)} -attr vt d
load net {CONV_K_W:acc#18.sdt(3)} -attr vt d
load netBundle {CONV_K_W:acc#18.sdt} 4 {CONV_K_W:acc#18.sdt(0)} {CONV_K_W:acc#18.sdt(1)} {CONV_K_W:acc#18.sdt(2)} {CONV_K_W:acc#18.sdt(3)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-68 -attr oid 67 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#18.sdt}
load net {CONV_H_SLIDE:k(7:0).sva#1(0)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(1)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(2)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(3)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(4)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(5)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(6)} -attr vt d
load net {CONV_H_SLIDE:k(7:0).sva#1(7)} -attr vt d
load netBundle {CONV_H_SLIDE:k(7:0).sva#1} 8 {CONV_H_SLIDE:k(7:0).sva#1(0)} {CONV_H_SLIDE:k(7:0).sva#1(1)} {CONV_H_SLIDE:k(7:0).sva#1(2)} {CONV_H_SLIDE:k(7:0).sva#1(3)} {CONV_H_SLIDE:k(7:0).sva#1(4)} {CONV_H_SLIDE:k(7:0).sva#1(5)} {CONV_H_SLIDE:k(7:0).sva#1(6)} {CONV_H_SLIDE:k(7:0).sva#1(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-69 -attr oid 68 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_NB_K:mux1h.tmpw(0)} -attr vt d
load net {CONV_NB_K:mux1h.tmpw(1)} -attr vt d
load netBundle {CONV_NB_K:mux1h.tmpw} 2 {CONV_NB_K:mux1h.tmpw(0)} {CONV_NB_K:mux1h.tmpw(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-70 -attr oid 69 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux1h.tmpw}
load net {CONV_NB_K:mux.tmpw(0)} -attr vt d
load net {CONV_NB_K:mux.tmpw(1)} -attr vt d
load netBundle {CONV_NB_K:mux.tmpw} 2 {CONV_NB_K:mux.tmpw(0)} {CONV_NB_K:mux.tmpw(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-71 -attr oid 70 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux.tmpw}
load net {PAD:for:for:mux.tmpw(0)} -attr vt d
load net {PAD:for:for:mux.tmpw(1)} -attr vt d
load net {PAD:for:for:mux.tmpw(2)} -attr vt d
load net {PAD:for:for:mux.tmpw(3)} -attr vt d
load net {PAD:for:for:mux.tmpw(4)} -attr vt d
load net {PAD:for:for:mux.tmpw(5)} -attr vt d
load net {PAD:for:for:mux.tmpw(6)} -attr vt d
load net {PAD:for:for:mux.tmpw(7)} -attr vt d
load netBundle {PAD:for:for:mux.tmpw} 8 {PAD:for:for:mux.tmpw(0)} {PAD:for:for:mux.tmpw(1)} {PAD:for:for:mux.tmpw(2)} {PAD:for:for:mux.tmpw(3)} {PAD:for:for:mux.tmpw(4)} {PAD:for:for:mux.tmpw(5)} {PAD:for:for:mux.tmpw(6)} {PAD:for:for:mux.tmpw(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-72 -attr oid 71 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux#1.tmpw(0)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(1)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(2)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(3)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(4)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(5)} -attr vt d
load net {PAD:for:for:mux#1.tmpw(6)} -attr vt d
load netBundle {PAD:for:for:mux#1.tmpw} 7 {PAD:for:for:mux#1.tmpw(0)} {PAD:for:for:mux#1.tmpw(1)} {PAD:for:for:mux#1.tmpw(2)} {PAD:for:for:mux#1.tmpw(3)} {PAD:for:for:mux#1.tmpw(4)} {PAD:for:for:mux#1.tmpw(5)} {PAD:for:for:mux#1.tmpw(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-73 -attr oid 72 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {CONV_K_W:mux.tmpw(0)} -attr vt d
load net {CONV_K_W:mux.tmpw(1)} -attr vt d
load net {CONV_K_W:mux.tmpw(2)} -attr vt d
load net {CONV_K_W:mux.tmpw(3)} -attr vt d
load net {CONV_K_W:mux.tmpw(4)} -attr vt d
load net {CONV_K_W:mux.tmpw(5)} -attr vt d
load net {CONV_K_W:mux.tmpw(6)} -attr vt d
load net {CONV_K_W:mux.tmpw(7)} -attr vt d
load netBundle {CONV_K_W:mux.tmpw} 8 {CONV_K_W:mux.tmpw(0)} {CONV_K_W:mux.tmpw(1)} {CONV_K_W:mux.tmpw(2)} {CONV_K_W:mux.tmpw(3)} {CONV_K_W:mux.tmpw(4)} {CONV_K_W:mux.tmpw(5)} {CONV_K_W:mux.tmpw(6)} {CONV_K_W:mux.tmpw(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-74 -attr oid 73 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux#4.tmpw(0)} -attr vt d
load net {CONV_K_W:mux#4.tmpw(1)} -attr vt d
load net {CONV_K_W:mux#4.tmpw(2)} -attr vt d
load net {CONV_K_W:mux#4.tmpw(3)} -attr vt d
load net {CONV_K_W:mux#4.tmpw(4)} -attr vt d
load net {CONV_K_W:mux#4.tmpw(5)} -attr vt d
load net {CONV_K_W:mux#4.tmpw(6)} -attr vt d
load netBundle {CONV_K_W:mux#4.tmpw} 7 {CONV_K_W:mux#4.tmpw(0)} {CONV_K_W:mux#4.tmpw(1)} {CONV_K_W:mux#4.tmpw(2)} {CONV_K_W:mux#4.tmpw(3)} {CONV_K_W:mux#4.tmpw(4)} {CONV_K_W:mux#4.tmpw(5)} {CONV_K_W:mux#4.tmpw(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-75 -attr oid 74 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:conc#15.tmpw(0)} -attr vt d
load net {CONV_K_W:conc#15.tmpw(1)} -attr vt d
load net {CONV_K_W:conc#15.tmpw(2)} -attr vt d
load net {CONV_K_W:conc#15.tmpw(3)} -attr vt d
load net {CONV_K_W:conc#15.tmpw(4)} -attr vt d
load net {CONV_K_W:conc#15.tmpw(5)} -attr vt d
load net {CONV_K_W:conc#15.tmpw(6)} -attr vt d
load netBundle {CONV_K_W:conc#15.tmpw} 7 {CONV_K_W:conc#15.tmpw(0)} {CONV_K_W:conc#15.tmpw(1)} {CONV_K_W:conc#15.tmpw(2)} {CONV_K_W:conc#15.tmpw(3)} {CONV_K_W:conc#15.tmpw(4)} {CONV_K_W:conc#15.tmpw(5)} {CONV_K_W:conc#15.tmpw(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-76 -attr oid 75 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#15.tmpw}
load net {CONV_K_W:mux#6.tmpw(0)} -attr vt d
load net {CONV_K_W:mux#6.tmpw(1)} -attr vt d
load net {CONV_K_W:mux#6.tmpw(2)} -attr vt d
load net {CONV_K_W:mux#6.tmpw(3)} -attr vt d
load net {CONV_K_W:mux#6.tmpw(4)} -attr vt d
load net {CONV_K_W:mux#6.tmpw(5)} -attr vt d
load netBundle {CONV_K_W:mux#6.tmpw} 6 {CONV_K_W:mux#6.tmpw(0)} {CONV_K_W:mux#6.tmpw(1)} {CONV_K_W:mux#6.tmpw(2)} {CONV_K_W:mux#6.tmpw(3)} {CONV_K_W:mux#6.tmpw(4)} {CONV_K_W:mux#6.tmpw(5)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-77 -attr oid 76 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(0)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(1)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(2)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(3)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(4)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(5)} -attr vt d
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(6)} -attr vt d
load netBundle {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw} 7 {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(0)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(1)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(2)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(3)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(4)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(5)} {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-78 -attr oid 77 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:conc.tmpw(0)} -attr vt d
load net {CONV_V_SLIDE:conc.tmpw(1)} -attr vt d
load net {CONV_V_SLIDE:conc.tmpw(2)} -attr vt d
load net {CONV_V_SLIDE:conc.tmpw(3)} -attr vt d
load netBundle {CONV_V_SLIDE:conc.tmpw} 4 {CONV_V_SLIDE:conc.tmpw(0)} {CONV_V_SLIDE:conc.tmpw(1)} {CONV_V_SLIDE:conc.tmpw(2)} {CONV_V_SLIDE:conc.tmpw(3)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-79 -attr oid 78 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:conc.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(0)} -attr vt d
load net {CONV_H_SLIDE:mux#2.tmpw(1)} -attr vt d
load net {CONV_H_SLIDE:mux#2.tmpw(2)} -attr vt d
load net {CONV_H_SLIDE:mux#2.tmpw(3)} -attr vt d
load net {CONV_H_SLIDE:mux#2.tmpw(4)} -attr vt d
load net {CONV_H_SLIDE:mux#2.tmpw(5)} -attr vt d
load net {CONV_H_SLIDE:mux#2.tmpw(6)} -attr vt d
load net {CONV_H_SLIDE:mux#2.tmpw(7)} -attr vt d
load netBundle {CONV_H_SLIDE:mux#2.tmpw} 8 {CONV_H_SLIDE:mux#2.tmpw(0)} {CONV_H_SLIDE:mux#2.tmpw(1)} {CONV_H_SLIDE:mux#2.tmpw(2)} {CONV_H_SLIDE:mux#2.tmpw(3)} {CONV_H_SLIDE:mux#2.tmpw(4)} {CONV_H_SLIDE:mux#2.tmpw(5)} {CONV_H_SLIDE:mux#2.tmpw(6)} {CONV_H_SLIDE:mux#2.tmpw(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-80 -attr oid 79 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {PAD:for:for:if:mux.tmpw(0)} -attr vt d
load net {PAD:for:for:if:mux.tmpw(1)} -attr vt d
load netBundle {PAD:for:for:if:mux.tmpw} 2 {PAD:for:for:if:mux.tmpw(0)} {PAD:for:for:if:mux.tmpw(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-81 -attr oid 80 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mux.tmpw}
load net {PAD:for:for:else:else:mux.tmpw(0)} -attr vt d
load net {PAD:for:for:else:else:mux.tmpw(1)} -attr vt d
load netBundle {PAD:for:for:else:else:mux.tmpw} 2 {PAD:for:for:else:else:mux.tmpw(0)} {PAD:for:for:else:else:mux.tmpw(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-82 -attr oid 81 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:mux.tmpw}
load net {CONV_K_W:mux#7.tmpw(0)} -attr vt d
load net {CONV_K_W:mux#7.tmpw(1)} -attr vt d
load net {CONV_K_W:mux#7.tmpw(2)} -attr vt d
load net {CONV_K_W:mux#7.tmpw(3)} -attr vt d
load net {CONV_K_W:mux#7.tmpw(4)} -attr vt d
load net {CONV_K_W:mux#7.tmpw(5)} -attr vt d
load net {CONV_K_W:mux#7.tmpw(6)} -attr vt d
load net {CONV_K_W:mux#7.tmpw(7)} -attr vt d
load net {CONV_K_W:mux#7.tmpw(8)} -attr vt d
load net {CONV_K_W:mux#7.tmpw(9)} -attr vt d
load net {CONV_K_W:mux#7.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:mux#7.tmpw} 11 {CONV_K_W:mux#7.tmpw(0)} {CONV_K_W:mux#7.tmpw(1)} {CONV_K_W:mux#7.tmpw(2)} {CONV_K_W:mux#7.tmpw(3)} {CONV_K_W:mux#7.tmpw(4)} {CONV_K_W:mux#7.tmpw(5)} {CONV_K_W:mux#7.tmpw(6)} {CONV_K_W:mux#7.tmpw(7)} {CONV_K_W:mux#7.tmpw(8)} {CONV_K_W:mux#7.tmpw(9)} {CONV_K_W:mux#7.tmpw(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-83 -attr oid 82 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#8.tmpw(0)} -attr vt d
load net {CONV_K_W:mux#8.tmpw(1)} -attr vt d
load net {CONV_K_W:mux#8.tmpw(2)} -attr vt d
load net {CONV_K_W:mux#8.tmpw(3)} -attr vt d
load net {CONV_K_W:mux#8.tmpw(4)} -attr vt d
load net {CONV_K_W:mux#8.tmpw(5)} -attr vt d
load net {CONV_K_W:mux#8.tmpw(6)} -attr vt d
load net {CONV_K_W:mux#8.tmpw(7)} -attr vt d
load net {CONV_K_W:mux#8.tmpw(8)} -attr vt d
load net {CONV_K_W:mux#8.tmpw(9)} -attr vt d
load net {CONV_K_W:mux#8.tmpw(10)} -attr vt d
load netBundle {CONV_K_W:mux#8.tmpw} 11 {CONV_K_W:mux#8.tmpw(0)} {CONV_K_W:mux#8.tmpw(1)} {CONV_K_W:mux#8.tmpw(2)} {CONV_K_W:mux#8.tmpw(3)} {CONV_K_W:mux#8.tmpw(4)} {CONV_K_W:mux#8.tmpw(5)} {CONV_K_W:mux#8.tmpw(6)} {CONV_K_W:mux#8.tmpw(7)} {CONV_K_W:mux#8.tmpw(8)} {CONV_K_W:mux#8.tmpw(9)} {CONV_K_W:mux#8.tmpw(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-84 -attr oid 83 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-85 -attr oid 84 -attr vt d
load net {clk} -port {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-86 -attr oid 85 -attr vt d
load net {rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-87 -attr oid 86 -attr vt d
load net {rst} -port {rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-88 -attr oid 87 -attr vt d
load net {conv_in:rsc.triosy.lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-89 -attr oid 88 -attr vt d
load net {conv_in:rsc.triosy.lz} -port {conv_in:rsc.triosy.lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-90 -attr oid 89 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsc.triosy.lz}
load net {conv_out:rsc.triosy.lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-91 -attr oid 90 -attr vt d
load net {conv_out:rsc.triosy.lz} -port {conv_out:rsc.triosy.lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-92 -attr oid 91 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsc.triosy.lz}
load net {conv_in:rsci.addr_d(0)} -attr vt d
load net {conv_in:rsci.addr_d(1)} -attr vt d
load net {conv_in:rsci.addr_d(2)} -attr vt d
load net {conv_in:rsci.addr_d(3)} -attr vt d
load net {conv_in:rsci.addr_d(4)} -attr vt d
load net {conv_in:rsci.addr_d(5)} -attr vt d
load net {conv_in:rsci.addr_d(6)} -attr vt d
load net {conv_in:rsci.addr_d(7)} -attr vt d
load net {conv_in:rsci.addr_d(8)} -attr vt d
load net {conv_in:rsci.addr_d(9)} -attr vt d
load net {conv_in:rsci.addr_d(10)} -attr vt d
load net {conv_in:rsci.addr_d(11)} -attr vt d
load net {conv_in:rsci.addr_d(12)} -attr vt d
load net {conv_in:rsci.addr_d(13)} -attr vt d
load net {conv_in:rsci.addr_d(14)} -attr vt d
load net {conv_in:rsci.addr_d(15)} -attr vt d
load netBundle {conv_in:rsci.addr_d} 16 {conv_in:rsci.addr_d(0)} {conv_in:rsci.addr_d(1)} {conv_in:rsci.addr_d(2)} {conv_in:rsci.addr_d(3)} {conv_in:rsci.addr_d(4)} {conv_in:rsci.addr_d(5)} {conv_in:rsci.addr_d(6)} {conv_in:rsci.addr_d(7)} {conv_in:rsci.addr_d(8)} {conv_in:rsci.addr_d(9)} {conv_in:rsci.addr_d(10)} {conv_in:rsci.addr_d(11)} {conv_in:rsci.addr_d(12)} {conv_in:rsci.addr_d(13)} {conv_in:rsci.addr_d(14)} {conv_in:rsci.addr_d(15)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-93 -attr oid 92 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(0)} -port {conv_in:rsci.addr_d(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(1)} -port {conv_in:rsci.addr_d(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(2)} -port {conv_in:rsci.addr_d(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(3)} -port {conv_in:rsci.addr_d(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(4)} -port {conv_in:rsci.addr_d(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(0)} -port {conv_in:rsci.addr_d(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(1)} -port {conv_in:rsci.addr_d(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(2)} -port {conv_in:rsci.addr_d(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(3)} -port {conv_in:rsci.addr_d(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(4)} -port {conv_in:rsci.addr_d(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(5)} -port {conv_in:rsci.addr_d(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(6)} -port {conv_in:rsci.addr_d(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(7)} -port {conv_in:rsci.addr_d(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(8)} -port {conv_in:rsci.addr_d(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(9)} -port {conv_in:rsci.addr_d(14)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {z.out#9(10)} -port {conv_in:rsci.addr_d(15)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.addr_d}
load net {conv_in:rsci.re_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-94 -attr oid 93 -attr vt d
load net {conv_in:rsci.re_d} -port {conv_in:rsci.re_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-95 -attr oid 94 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.re_d}
load net {conv_in:rsci.data_out_d(0)} -attr vt d
load net {conv_in:rsci.data_out_d(1)} -attr vt d
load net {conv_in:rsci.data_out_d(2)} -attr vt d
load net {conv_in:rsci.data_out_d(3)} -attr vt d
load net {conv_in:rsci.data_out_d(4)} -attr vt d
load net {conv_in:rsci.data_out_d(5)} -attr vt d
load net {conv_in:rsci.data_out_d(6)} -attr vt d
load net {conv_in:rsci.data_out_d(7)} -attr vt d
load net {conv_in:rsci.data_out_d(8)} -attr vt d
load net {conv_in:rsci.data_out_d(9)} -attr vt d
load netBundle {conv_in:rsci.data_out_d} 10 {conv_in:rsci.data_out_d(0)} {conv_in:rsci.data_out_d(1)} {conv_in:rsci.data_out_d(2)} {conv_in:rsci.data_out_d(3)} {conv_in:rsci.data_out_d(4)} {conv_in:rsci.data_out_d(5)} {conv_in:rsci.data_out_d(6)} {conv_in:rsci.data_out_d(7)} {conv_in:rsci.data_out_d(8)} {conv_in:rsci.data_out_d(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-96 -attr oid 95 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(0)} -port {conv_in:rsci.data_out_d(0)} -attr vt d
load net {conv_in:rsci.data_out_d(1)} -port {conv_in:rsci.data_out_d(1)} -attr vt d
load net {conv_in:rsci.data_out_d(2)} -port {conv_in:rsci.data_out_d(2)} -attr vt d
load net {conv_in:rsci.data_out_d(3)} -port {conv_in:rsci.data_out_d(3)} -attr vt d
load net {conv_in:rsci.data_out_d(4)} -port {conv_in:rsci.data_out_d(4)} -attr vt d
load net {conv_in:rsci.data_out_d(5)} -port {conv_in:rsci.data_out_d(5)} -attr vt d
load net {conv_in:rsci.data_out_d(6)} -port {conv_in:rsci.data_out_d(6)} -attr vt d
load net {conv_in:rsci.data_out_d(7)} -port {conv_in:rsci.data_out_d(7)} -attr vt d
load net {conv_in:rsci.data_out_d(8)} -port {conv_in:rsci.data_out_d(8)} -attr vt d
load net {conv_in:rsci.data_out_d(9)} -port {conv_in:rsci.data_out_d(9)} -attr vt d
load netBundle {conv_in:rsci.data_out_d} 10 {conv_in:rsci.data_out_d(0)} {conv_in:rsci.data_out_d(1)} {conv_in:rsci.data_out_d(2)} {conv_in:rsci.data_out_d(3)} {conv_in:rsci.data_out_d(4)} {conv_in:rsci.data_out_d(5)} {conv_in:rsci.data_out_d(6)} {conv_in:rsci.data_out_d(7)} {conv_in:rsci.data_out_d(8)} {conv_in:rsci.data_out_d(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-97 -attr oid 96 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_out:rsci.data_in_d(0)} -attr vt d
load net {conv_out:rsci.data_in_d(1)} -attr vt d
load net {conv_out:rsci.data_in_d(2)} -attr vt d
load net {conv_out:rsci.data_in_d(3)} -attr vt d
load net {conv_out:rsci.data_in_d(4)} -attr vt d
load net {conv_out:rsci.data_in_d(5)} -attr vt d
load net {conv_out:rsci.data_in_d(6)} -attr vt d
load net {conv_out:rsci.data_in_d(7)} -attr vt d
load net {conv_out:rsci.data_in_d(8)} -attr vt d
load net {conv_out:rsci.data_in_d(9)} -attr vt d
load net {conv_out:rsci.data_in_d(10)} -attr vt d
load netBundle {conv_out:rsci.data_in_d} 11 {conv_out:rsci.data_in_d(0)} {conv_out:rsci.data_in_d(1)} {conv_out:rsci.data_in_d(2)} {conv_out:rsci.data_in_d(3)} {conv_out:rsci.data_in_d(4)} {conv_out:rsci.data_in_d(5)} {conv_out:rsci.data_in_d(6)} {conv_out:rsci.data_in_d(7)} {conv_out:rsci.data_in_d(8)} {conv_out:rsci.data_in_d(9)} {conv_out:rsci.data_in_d(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-98 -attr oid 97 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(0)} -port {conv_out:rsci.data_in_d(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(1)} -port {conv_out:rsci.data_in_d(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(2)} -port {conv_out:rsci.data_in_d(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(3)} -port {conv_out:rsci.data_in_d(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(4)} -port {conv_out:rsci.data_in_d(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(5)} -port {conv_out:rsci.data_in_d(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(6)} -port {conv_out:rsci.data_in_d(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(7)} -port {conv_out:rsci.data_in_d(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(8)} -port {conv_out:rsci.data_in_d(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(9)} -port {conv_out:rsci.data_in_d(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(10)} -port {conv_out:rsci.data_in_d(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.addr_d(0)} -attr vt d
load net {conv_out:rsci.addr_d(1)} -attr vt d
load net {conv_out:rsci.addr_d(2)} -attr vt d
load net {conv_out:rsci.addr_d(3)} -attr vt d
load net {conv_out:rsci.addr_d(4)} -attr vt d
load net {conv_out:rsci.addr_d(5)} -attr vt d
load net {conv_out:rsci.addr_d(6)} -attr vt d
load net {conv_out:rsci.addr_d(7)} -attr vt d
load net {conv_out:rsci.addr_d(8)} -attr vt d
load net {conv_out:rsci.addr_d(9)} -attr vt d
load net {conv_out:rsci.addr_d(10)} -attr vt d
load net {conv_out:rsci.addr_d(11)} -attr vt d
load net {conv_out:rsci.addr_d(12)} -attr vt d
load net {conv_out:rsci.addr_d(13)} -attr vt d
load net {conv_out:rsci.addr_d(14)} -attr vt d
load net {conv_out:rsci.addr_d(15)} -attr vt d
load netBundle {conv_out:rsci.addr_d} 16 {conv_out:rsci.addr_d(0)} {conv_out:rsci.addr_d(1)} {conv_out:rsci.addr_d(2)} {conv_out:rsci.addr_d(3)} {conv_out:rsci.addr_d(4)} {conv_out:rsci.addr_d(5)} {conv_out:rsci.addr_d(6)} {conv_out:rsci.addr_d(7)} {conv_out:rsci.addr_d(8)} {conv_out:rsci.addr_d(9)} {conv_out:rsci.addr_d(10)} {conv_out:rsci.addr_d(11)} {conv_out:rsci.addr_d(12)} {conv_out:rsci.addr_d(13)} {conv_out:rsci.addr_d(14)} {conv_out:rsci.addr_d(15)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-99 -attr oid 98 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {o_c(7:0).lpi#4(0)} -port {conv_out:rsci.addr_d(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {o_c(7:0).lpi#4(1)} -port {conv_out:rsci.addr_d(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {o_c(7:0).lpi#4(2)} -port {conv_out:rsci.addr_d(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {o_c(7:0).lpi#4(3)} -port {conv_out:rsci.addr_d(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {o_c(7:0).lpi#4(4)} -port {conv_out:rsci.addr_d(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {z.out#5(0)} -port {conv_out:rsci.addr_d(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {z.out#5(1)} -port {conv_out:rsci.addr_d(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {CONV_H_SLIDE:acc#14.sdt(0)} -port {conv_out:rsci.addr_d(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {z.out#2(0)} -port {conv_out:rsci.addr_d(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {z.out#2(1)} -port {conv_out:rsci.addr_d(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {z.out#2(2)} -port {conv_out:rsci.addr_d(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {z.out#2(3)} -port {conv_out:rsci.addr_d(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {z.out#2(4)} -port {conv_out:rsci.addr_d(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {z.out#2(5)} -port {conv_out:rsci.addr_d(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {z.out#2(6)} -port {conv_out:rsci.addr_d(14)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {z.out#2(7)} -port {conv_out:rsci.addr_d(15)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.addr_d}
load net {conv_out:rsci.we_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-100 -attr oid 99 -attr vt d
load net {conv_out:rsci.we_d} -port {conv_out:rsci.we_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-101 -attr oid 100 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.we_d}
load net {pad_input:rsci.data_in_d(0)} -attr vt d
load net {pad_input:rsci.data_in_d(1)} -attr vt d
load net {pad_input:rsci.data_in_d(2)} -attr vt d
load net {pad_input:rsci.data_in_d(3)} -attr vt d
load net {pad_input:rsci.data_in_d(4)} -attr vt d
load net {pad_input:rsci.data_in_d(5)} -attr vt d
load net {pad_input:rsci.data_in_d(6)} -attr vt d
load net {pad_input:rsci.data_in_d(7)} -attr vt d
load net {pad_input:rsci.data_in_d(8)} -attr vt d
load net {pad_input:rsci.data_in_d(9)} -attr vt d
load netBundle {pad_input:rsci.data_in_d} 10 {pad_input:rsci.data_in_d(0)} {pad_input:rsci.data_in_d(1)} {pad_input:rsci.data_in_d(2)} {pad_input:rsci.data_in_d(3)} {pad_input:rsci.data_in_d(4)} {pad_input:rsci.data_in_d(5)} {pad_input:rsci.data_in_d(6)} {pad_input:rsci.data_in_d(7)} {pad_input:rsci.data_in_d(8)} {pad_input:rsci.data_in_d(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-102 -attr oid 101 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(0)} -port {pad_input:rsci.data_in_d(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(1)} -port {pad_input:rsci.data_in_d(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(2)} -port {pad_input:rsci.data_in_d(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(3)} -port {pad_input:rsci.data_in_d(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(4)} -port {pad_input:rsci.data_in_d(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(5)} -port {pad_input:rsci.data_in_d(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(6)} -port {pad_input:rsci.data_in_d(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(7)} -port {pad_input:rsci.data_in_d(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(8)} -port {pad_input:rsci.data_in_d(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(9)} -port {pad_input:rsci.data_in_d(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.addr_d(0)} -attr vt d
load net {pad_input:rsci.addr_d(1)} -attr vt d
load net {pad_input:rsci.addr_d(2)} -attr vt d
load net {pad_input:rsci.addr_d(3)} -attr vt d
load net {pad_input:rsci.addr_d(4)} -attr vt d
load net {pad_input:rsci.addr_d(5)} -attr vt d
load net {pad_input:rsci.addr_d(6)} -attr vt d
load net {pad_input:rsci.addr_d(7)} -attr vt d
load net {pad_input:rsci.addr_d(8)} -attr vt d
load net {pad_input:rsci.addr_d(9)} -attr vt d
load net {pad_input:rsci.addr_d(10)} -attr vt d
load net {pad_input:rsci.addr_d(11)} -attr vt d
load net {pad_input:rsci.addr_d(12)} -attr vt d
load net {pad_input:rsci.addr_d(13)} -attr vt d
load net {pad_input:rsci.addr_d(14)} -attr vt d
load net {pad_input:rsci.addr_d(15)} -attr vt d
load netBundle {pad_input:rsci.addr_d} 16 {pad_input:rsci.addr_d(0)} {pad_input:rsci.addr_d(1)} {pad_input:rsci.addr_d(2)} {pad_input:rsci.addr_d(3)} {pad_input:rsci.addr_d(4)} {pad_input:rsci.addr_d(5)} {pad_input:rsci.addr_d(6)} {pad_input:rsci.addr_d(7)} {pad_input:rsci.addr_d(8)} {pad_input:rsci.addr_d(9)} {pad_input:rsci.addr_d(10)} {pad_input:rsci.addr_d(11)} {pad_input:rsci.addr_d(12)} {pad_input:rsci.addr_d(13)} {pad_input:rsci.addr_d(14)} {pad_input:rsci.addr_d(15)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-103 -attr oid 102 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#7} -port {pad_input:rsci.addr_d(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#6} -port {pad_input:rsci.addr_d(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(0)} -port {pad_input:rsci.addr_d(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(1)} -port {pad_input:rsci.addr_d(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(2)} -port {pad_input:rsci.addr_d(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(3)} -port {pad_input:rsci.addr_d(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(4)} -port {pad_input:rsci.addr_d(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(5)} -port {pad_input:rsci.addr_d(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(6)} -port {pad_input:rsci.addr_d(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(7)} -port {pad_input:rsci.addr_d(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(8)} -port {pad_input:rsci.addr_d(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(9)} -port {pad_input:rsci.addr_d(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(10)} -port {pad_input:rsci.addr_d(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(11)} -port {pad_input:rsci.addr_d(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(12)} -port {pad_input:rsci.addr_d(14)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:mux1h#5(13)} -port {pad_input:rsci.addr_d(15)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.addr_d}
load net {pad_input:rsci.re_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-104 -attr oid 103 -attr vt d
load net {pad_input:rsci.re_d} -port {pad_input:rsci.re_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-105 -attr oid 104 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.re_d}
load net {pad_input:rsci.we_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-106 -attr oid 105 -attr vt d
load net {pad_input:rsci.we_d} -port {pad_input:rsci.we_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-107 -attr oid 106 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.we_d}
load net {pad_input:rsci.data_out_d(0)} -attr vt d
load net {pad_input:rsci.data_out_d(1)} -attr vt d
load net {pad_input:rsci.data_out_d(2)} -attr vt d
load net {pad_input:rsci.data_out_d(3)} -attr vt d
load net {pad_input:rsci.data_out_d(4)} -attr vt d
load net {pad_input:rsci.data_out_d(5)} -attr vt d
load net {pad_input:rsci.data_out_d(6)} -attr vt d
load net {pad_input:rsci.data_out_d(7)} -attr vt d
load net {pad_input:rsci.data_out_d(8)} -attr vt d
load net {pad_input:rsci.data_out_d(9)} -attr vt d
load netBundle {pad_input:rsci.data_out_d} 10 {pad_input:rsci.data_out_d(0)} {pad_input:rsci.data_out_d(1)} {pad_input:rsci.data_out_d(2)} {pad_input:rsci.data_out_d(3)} {pad_input:rsci.data_out_d(4)} {pad_input:rsci.data_out_d(5)} {pad_input:rsci.data_out_d(6)} {pad_input:rsci.data_out_d(7)} {pad_input:rsci.data_out_d(8)} {pad_input:rsci.data_out_d(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-108 -attr oid 107 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(0)} -port {pad_input:rsci.data_out_d(0)} -attr vt d
load net {pad_input:rsci.data_out_d(1)} -port {pad_input:rsci.data_out_d(1)} -attr vt d
load net {pad_input:rsci.data_out_d(2)} -port {pad_input:rsci.data_out_d(2)} -attr vt d
load net {pad_input:rsci.data_out_d(3)} -port {pad_input:rsci.data_out_d(3)} -attr vt d
load net {pad_input:rsci.data_out_d(4)} -port {pad_input:rsci.data_out_d(4)} -attr vt d
load net {pad_input:rsci.data_out_d(5)} -port {pad_input:rsci.data_out_d(5)} -attr vt d
load net {pad_input:rsci.data_out_d(6)} -port {pad_input:rsci.data_out_d(6)} -attr vt d
load net {pad_input:rsci.data_out_d(7)} -port {pad_input:rsci.data_out_d(7)} -attr vt d
load net {pad_input:rsci.data_out_d(8)} -port {pad_input:rsci.data_out_d(8)} -attr vt d
load net {pad_input:rsci.data_out_d(9)} -port {pad_input:rsci.data_out_d(9)} -attr vt d
load netBundle {pad_input:rsci.data_out_d} 10 {pad_input:rsci.data_out_d(0)} {pad_input:rsci.data_out_d(1)} {pad_input:rsci.data_out_d(2)} {pad_input:rsci.data_out_d(3)} {pad_input:rsci.data_out_d(4)} {pad_input:rsci.data_out_d(5)} {pad_input:rsci.data_out_d(6)} {pad_input:rsci.data_out_d(7)} {pad_input:rsci.data_out_d(8)} {pad_input:rsci.data_out_d(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-109 -attr oid 108 -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_out_d}
load net {PAD:for:for:c:PAD:for:for:c:and(0)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(1)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(2)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(3)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(4)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(5)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(6)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:and(7)} -attr vt d
load netBundle {PAD:for:for:c:PAD:for:for:c:and} 8 {PAD:for:for:c:PAD:for:for:c:and(0)} {PAD:for:for:c:PAD:for:for:c:and(1)} {PAD:for:for:c:PAD:for:for:c:and(2)} {PAD:for:for:c:PAD:for:for:c:and(3)} {PAD:for:for:c:PAD:for:for:c:and(4)} {PAD:for:for:c:PAD:for:for:c:and(5)} {PAD:for:for:c:PAD:for:for:c:and(6)} {PAD:for:for:c:PAD:for:for:c:and(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-110 -attr oid 109 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:nor}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(0)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(1)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(2)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(3)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(4)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(5)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(6)} -attr vt d
load netBundle {PAD:for:r:PAD:for:r:PAD:for:r:and#1} 7 {PAD:for:r:PAD:for:r:PAD:for:r:and#1(0)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(1)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(2)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(3)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(4)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(5)} {PAD:for:r:PAD:for:r:PAD:for:r:and#1(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-111 -attr oid 110 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:d:not} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-112 -attr oid 111
load net {or#21}
load net {PAD:d:PAD:d:PAD:d:and#1(0)} -attr vt d
load net {PAD:d:PAD:d:PAD:d:and#1(1)} -attr vt d
load netBundle {PAD:d:PAD:d:PAD:d:and#1} 2 {PAD:d:PAD:d:PAD:d:and#1(0)} {PAD:d:PAD:d:PAD:d:and#1(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-113 -attr oid 112 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1}
load net {PAD:d:PAD:d:PAD:d:and(0)} -attr vt d
load net {PAD:d:PAD:d:PAD:d:and(1)} -attr vt d
load netBundle {PAD:d:PAD:d:PAD:d:and} 2 {PAD:d:PAD:d:PAD:d:and(0)} {PAD:d:PAD:d:PAD:d:and(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-114 -attr oid 113 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and}
load net {reg(o_d(1:o_d:or} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-115 -attr oid 114
load net {and#50}
load net {CONV_NB_K:not#1} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-116 -attr oid 115
load net {PAD:for:for:acc#1(0)} -attr vt d
load net {PAD:for:for:acc#1(1)} -attr vt d
load net {PAD:for:for:acc#1(2)} -attr vt d
load net {PAD:for:for:acc#1(3)} -attr vt d
load net {PAD:for:for:acc#1(4)} -attr vt d
load net {PAD:for:for:acc#1(5)} -attr vt d
load net {PAD:for:for:acc#1(6)} -attr vt d
load net {PAD:for:for:acc#1(7)} -attr vt d
load netBundle {PAD:for:for:acc#1} 8 {PAD:for:for:acc#1(0)} {PAD:for:for:acc#1(1)} {PAD:for:for:acc#1(2)} {PAD:for:for:acc#1(3)} {PAD:for:for:acc#1(4)} {PAD:for:for:acc#1(5)} {PAD:for:for:acc#1(6)} {PAD:for:for:acc#1(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-117 -attr oid 116 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:oif:not} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-118 -attr oid 117
load net {PAD:for:for:c:mux#1} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-119 -attr oid 118
load net {PAD:for:for:else:if:mux} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-120 -attr oid 119
load net {or} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-121 -attr oid 120
load net {PAD:for:for:else:acc(0)} -attr vt d
load net {PAD:for:for:else:acc(1)} -attr vt d
load net {PAD:for:for:else:acc(2)} -attr vt d
load net {PAD:for:for:else:acc(3)} -attr vt d
load net {PAD:for:for:else:acc(4)} -attr vt d
load net {PAD:for:for:else:acc(5)} -attr vt d
load net {PAD:for:for:else:acc(6)} -attr vt d
load net {PAD:for:for:else:acc(7)} -attr vt d
load net {PAD:for:for:else:acc(8)} -attr vt d
load netBundle {PAD:for:for:else:acc} 9 {PAD:for:for:else:acc(0)} {PAD:for:for:else:acc(1)} {PAD:for:for:else:acc(2)} {PAD:for:for:else:acc(3)} {PAD:for:for:else:acc(4)} {PAD:for:for:else:acc(5)} {PAD:for:for:else:acc(6)} {PAD:for:for:else:acc(7)} {PAD:for:for:else:acc(8)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-122 -attr oid 121 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:oif:not} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-123 -attr oid 122
load net {PAD:for:for:else:oif:acc(0)} -attr vt d
load net {PAD:for:for:else:oif:acc(1)} -attr vt d
load net {PAD:for:for:else:oif:acc(2)} -attr vt d
load net {PAD:for:for:else:oif:acc(3)} -attr vt d
load net {PAD:for:for:else:oif:acc(4)} -attr vt d
load net {PAD:for:for:else:oif:acc(5)} -attr vt d
load net {PAD:for:for:else:oif:acc(6)} -attr vt d
load net {PAD:for:for:else:oif:acc(7)} -attr vt d
load net {PAD:for:for:else:oif:acc(8)} -attr vt d
load netBundle {PAD:for:for:else:oif:acc} 9 {PAD:for:for:else:oif:acc(0)} {PAD:for:for:else:oif:acc(1)} {PAD:for:for:else:oif:acc(2)} {PAD:for:for:else:oif:acc(3)} {PAD:for:for:else:oif:acc(4)} {PAD:for:for:else:oif:acc(5)} {PAD:for:for:else:oif:acc(6)} {PAD:for:for:else:oif:acc(7)} {PAD:for:for:else:oif:acc(8)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-124 -attr oid 123 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {CONV_K_W:n:mux(0)} -attr vt d
load net {CONV_K_W:n:mux(1)} -attr vt d
load netBundle {CONV_K_W:n:mux} 2 {CONV_K_W:n:mux(0)} {CONV_K_W:n:mux(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-125 -attr oid 124 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n:mux}
load net {not#56}
load net {CONV_K_D:l:CONV_K_D:l:and(0)} -attr vt d
load net {CONV_K_D:l:CONV_K_D:l:and(1)} -attr vt d
load netBundle {CONV_K_D:l:CONV_K_D:l:and} 2 {CONV_K_D:l:CONV_K_D:l:and(0)} {CONV_K_D:l:CONV_K_D:l:and(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-126 -attr oid 125 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:and}
load net {CONV_K_H:m:mux(0)} -attr vt d
load net {CONV_K_H:m:mux(1)} -attr vt d
load netBundle {CONV_K_H:m:mux} 2 {CONV_K_H:m:mux(0)} {CONV_K_H:m:mux(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-127 -attr oid 126 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m:mux}
load net {CONV_K_H:CONV_K_H:and#1} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-128 -attr oid 127
load net {CONV_K_D:not} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-129 -attr oid 128
load net {CONV_K_D:not#1} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-130 -attr oid 129
load net {temp:temp:and(0)} -attr vt d
load net {temp:temp:and(1)} -attr vt d
load net {temp:temp:and(2)} -attr vt d
load net {temp:temp:and(3)} -attr vt d
load net {temp:temp:and(4)} -attr vt d
load net {temp:temp:and(5)} -attr vt d
load net {temp:temp:and(6)} -attr vt d
load net {temp:temp:and(7)} -attr vt d
load net {temp:temp:and(8)} -attr vt d
load net {temp:temp:and(9)} -attr vt d
load net {temp:temp:and(10)} -attr vt d
load netBundle {temp:temp:and} 11 {temp:temp:and(0)} {temp:temp:and(1)} {temp:temp:and(2)} {temp:temp:and(3)} {temp:temp:and(4)} {temp:temp:and(5)} {temp:temp:and(6)} {temp:temp:and(7)} {temp:temp:and(8)} {temp:temp:and(9)} {temp:temp:and(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-131 -attr oid 130 -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:mux#3(0)} -attr vt d
load net {temp:mux#3(1)} -attr vt d
load net {temp:mux#3(2)} -attr vt d
load net {temp:mux#3(3)} -attr vt d
load net {temp:mux#3(4)} -attr vt d
load net {temp:mux#3(5)} -attr vt d
load net {temp:mux#3(6)} -attr vt d
load net {temp:mux#3(7)} -attr vt d
load net {temp:mux#3(8)} -attr vt d
load net {temp:mux#3(9)} -attr vt d
load net {temp:mux#3(10)} -attr vt d
load netBundle {temp:mux#3} 11 {temp:mux#3(0)} {temp:mux#3(1)} {temp:mux#3(2)} {temp:mux#3(3)} {temp:mux#3(4)} {temp:mux#3(5)} {temp:mux#3(6)} {temp:mux#3(7)} {temp:mux#3(8)} {temp:mux#3(9)} {temp:mux#3(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-132 -attr oid 131 -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:and} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-133 -attr oid 132
load net {CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and(0)} -attr vt d
load net {CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and(1)} -attr vt d
load netBundle {CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and} 2 {CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and(0)} {CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-134 -attr oid 133 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and}
load net {reg(CONV_NB_K:i(1:CONV_NB_K:i:or} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-135 -attr oid 134
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(0)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(1)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(2)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(3)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(4)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(5)} -attr vt d
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(6)} -attr vt d
load netBundle {PAD:for:r:PAD:for:r:PAD:for:r:and} 7 {PAD:for:r:PAD:for:r:PAD:for:r:and(0)} {PAD:for:r:PAD:for:r:PAD:for:r:and(1)} {PAD:for:r:PAD:for:r:PAD:for:r:and(2)} {PAD:for:r:PAD:for:r:PAD:for:r:and(3)} {PAD:for:r:PAD:for:r:PAD:for:r:and(4)} {PAD:for:r:PAD:for:r:PAD:for:r:and(5)} {PAD:for:r:PAD:for:r:PAD:for:r:and(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-136 -attr oid 135 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(0)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(1)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(2)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(3)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(4)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(5)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(6)} -attr vt d
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(7)} -attr vt d
load netBundle {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and} 8 {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(0)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(1)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(2)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(3)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(4)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(5)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(6)} {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-137 -attr oid 136 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {o_c:o_c:o_c:and(0)} -attr vt d
load net {o_c:o_c:o_c:and(1)} -attr vt d
load net {o_c:o_c:o_c:and(2)} -attr vt d
load net {o_c:o_c:o_c:and(3)} -attr vt d
load net {o_c:o_c:o_c:and(4)} -attr vt d
load net {o_c:o_c:o_c:and(5)} -attr vt d
load net {o_c:o_c:o_c:and(6)} -attr vt d
load net {o_c:o_c:o_c:and(7)} -attr vt d
load netBundle {o_c:o_c:o_c:and} 8 {o_c:o_c:o_c:and(0)} {o_c:o_c:o_c:and(1)} {o_c:o_c:o_c:and(2)} {o_c:o_c:o_c:and(3)} {o_c:o_c:o_c:and(4)} {o_c:o_c:o_c:and(5)} {o_c:o_c:o_c:and(6)} {o_c:o_c:o_c:and(7)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-138 -attr oid 137 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_r:o_r:o_r:and(0)} -attr vt d
load net {o_r:o_r:o_r:and(1)} -attr vt d
load net {o_r:o_r:o_r:and(2)} -attr vt d
load net {o_r:o_r:o_r:and(3)} -attr vt d
load net {o_r:o_r:o_r:and(4)} -attr vt d
load net {o_r:o_r:o_r:and(5)} -attr vt d
load net {o_r:o_r:o_r:and(6)} -attr vt d
load netBundle {o_r:o_r:o_r:and} 7 {o_r:o_r:o_r:and(0)} {o_r:o_r:o_r:and(1)} {o_r:o_r:o_r:and(2)} {o_r:o_r:o_r:and(3)} {o_r:o_r:o_r:and(4)} {o_r:o_r:o_r:and(5)} {o_r:o_r:o_r:and(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-139 -attr oid 138 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {CONV_K_D:CONV_K_D:nand} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-140 -attr oid 139
load net {CONV_K_D:nand} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-141 -attr oid 140
load net {or#19}
load net {CONV_K_D:CONV_K_D:and} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-142 -attr oid 141
load net {CONV_H_SLIDE:acc(0)} -attr vt d
load net {CONV_H_SLIDE:acc(1)} -attr vt d
load net {CONV_H_SLIDE:acc(2)} -attr vt d
load net {CONV_H_SLIDE:acc(3)} -attr vt d
load netBundle {CONV_H_SLIDE:acc} 4 {CONV_H_SLIDE:acc(0)} {CONV_H_SLIDE:acc(1)} {CONV_H_SLIDE:acc(2)} {CONV_H_SLIDE:acc(3)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-143 -attr oid 142 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc}
load net {CONV_H_SLIDE:k:not(0)} -attr vt d
load net {CONV_H_SLIDE:k:not(1)} -attr vt d
load net {CONV_H_SLIDE:k:not(2)} -attr vt d
load netBundle {CONV_H_SLIDE:k:not} 3 {CONV_H_SLIDE:k:not(0)} {CONV_H_SLIDE:k:not(1)} {CONV_H_SLIDE:k:not(2)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-144 -attr oid 143 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:not}
load net {PAD:for:for:if:PAD:for:for:if:mul(0)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(1)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(2)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(3)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(4)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(5)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(6)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(7)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(8)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(9)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(10)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(11)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(12)} -attr vt d
load net {PAD:for:for:if:PAD:for:for:if:mul(13)} -attr vt d
load netBundle {PAD:for:for:if:PAD:for:for:if:mul} 14 {PAD:for:for:if:PAD:for:for:if:mul(0)} {PAD:for:for:if:PAD:for:for:if:mul(1)} {PAD:for:for:if:PAD:for:for:if:mul(2)} {PAD:for:for:if:PAD:for:for:if:mul(3)} {PAD:for:for:if:PAD:for:for:if:mul(4)} {PAD:for:for:if:PAD:for:for:if:mul(5)} {PAD:for:for:if:PAD:for:for:if:mul(6)} {PAD:for:for:if:PAD:for:for:if:mul(7)} {PAD:for:for:if:PAD:for:for:if:mul(8)} {PAD:for:for:if:PAD:for:for:if:mul(9)} {PAD:for:for:if:PAD:for:for:if:mul(10)} {PAD:for:for:if:PAD:for:for:if:mul(11)} {PAD:for:for:if:PAD:for:for:if:mul(12)} {PAD:for:for:if:PAD:for:for:if:mul(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-145 -attr oid 144 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {mux(0)} -attr vt d
load net {mux(1)} -attr vt d
load netBundle {mux} 2 {mux(0)} {mux(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/mux}
load net {and#23}
load net {not#26}
load net {nor#13}
load net {nor#14}
load net {not#59}
load net {nor#15} -attr vt c
load net {and#128} -attr vt c
load net {nor#12} -attr vt c
load net {or#14}
load net {not#28}
load net {CONV_K_H:not#6} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-146 -attr oid 145
load net {CONV_K_H:CONV_K_H:and#2} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-147 -attr oid 146
load net {CONV_K_H:not#8} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-148 -attr oid 147
load net {CONV_K_W:mul(0)} -attr vt dc
load net {CONV_K_W:mul(1)} -attr vt dc
load net {CONV_K_W:mul(2)} -attr vt dc
load net {CONV_K_W:mul(3)} -attr vt dc
load net {CONV_K_W:mul(4)} -attr vt dc
load net {CONV_K_W:mul(5)} -attr vt dc
load net {CONV_K_W:mul(6)} -attr vt dc
load net {CONV_K_W:mul(7)} -attr vt dc
load net {CONV_K_W:mul(8)} -attr vt dc
load net {CONV_K_W:mul(9)} -attr vt dc
load net {CONV_K_W:mul(10)} -attr vt dc
load net {CONV_K_W:mul(11)} -attr vt dc
load net {CONV_K_W:mul(12)} -attr vt dc
load net {CONV_K_W:mul(13)} -attr vt dc
load netBundle {CONV_K_W:mul} 14 {CONV_K_W:mul(0)} {CONV_K_W:mul(1)} {CONV_K_W:mul(2)} {CONV_K_W:mul(3)} {CONV_K_W:mul(4)} {CONV_K_W:mul(5)} {CONV_K_W:mul(6)} {CONV_K_W:mul(7)} {CONV_K_W:mul(8)} {CONV_K_W:mul(9)} {CONV_K_W:mul(10)} {CONV_K_W:mul(11)} {CONV_K_W:mul(12)} {CONV_K_W:mul(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-149 -attr oid 148 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:acc#1(0)} -attr vt dc
load net {CONV_K_W:acc#1(1)} -attr vt dc
load net {CONV_K_W:acc#1(2)} -attr vt dc
load net {CONV_K_W:acc#1(3)} -attr vt dc
load net {CONV_K_W:acc#1(4)} -attr vt dc
load net {CONV_K_W:acc#1(5)} -attr vt dc
load net {CONV_K_W:acc#1(6)} -attr vt dc
load netBundle {CONV_K_W:acc#1} 7 {CONV_K_W:acc#1(0)} {CONV_K_W:acc#1(1)} {CONV_K_W:acc#1(2)} {CONV_K_W:acc#1(3)} {CONV_K_W:acc#1(4)} {CONV_K_W:acc#1(5)} {CONV_K_W:acc#1(6)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-150 -attr oid 149 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#21(0)} -attr vt d
load net {CONV_K_W:acc#21(1)} -attr vt d
load net {CONV_K_W:acc#21(2)} -attr vt d
load netBundle {CONV_K_W:acc#21} 3 {CONV_K_W:acc#21(0)} {CONV_K_W:acc#21(1)} {CONV_K_W:acc#21(2)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-151 -attr oid 150 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#21}
load net {CONV_K_W:acc#16(0)} -attr vt d
load net {CONV_K_W:acc#16(1)} -attr vt d
load net {CONV_K_W:acc#16(2)} -attr vt d
load netBundle {CONV_K_W:acc#16} 3 {CONV_K_W:acc#16(0)} {CONV_K_W:acc#16(1)} {CONV_K_W:acc#16(2)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-152 -attr oid 151 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#16}
load net {not#37}
load net {CONV_H_SLIDE:mux(0)} -attr vt d
load net {CONV_H_SLIDE:mux(1)} -attr vt d
load net {CONV_H_SLIDE:mux(2)} -attr vt d
load net {CONV_H_SLIDE:mux(3)} -attr vt d
load net {CONV_H_SLIDE:mux(4)} -attr vt d
load net {CONV_H_SLIDE:mux(5)} -attr vt d
load net {CONV_H_SLIDE:mux(6)} -attr vt d
load net {CONV_H_SLIDE:mux(7)} -attr vt d
load net {CONV_H_SLIDE:mux(8)} -attr vt d
load net {CONV_H_SLIDE:mux(9)} -attr vt d
load net {CONV_H_SLIDE:mux(10)} -attr vt d
load netBundle {CONV_H_SLIDE:mux} 11 {CONV_H_SLIDE:mux(0)} {CONV_H_SLIDE:mux(1)} {CONV_H_SLIDE:mux(2)} {CONV_H_SLIDE:mux(3)} {CONV_H_SLIDE:mux(4)} {CONV_H_SLIDE:mux(5)} {CONV_H_SLIDE:mux(6)} {CONV_H_SLIDE:mux(7)} {CONV_H_SLIDE:mux(8)} {CONV_H_SLIDE:mux(9)} {CONV_H_SLIDE:mux(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-153 -attr oid 152 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:and} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-154 -attr oid 153
load net {CONV_H_SLIDE:else:if:acc(0)} -attr vt d
load net {CONV_H_SLIDE:else:if:acc(1)} -attr vt d
load net {CONV_H_SLIDE:else:if:acc(2)} -attr vt d
load netBundle {CONV_H_SLIDE:else:if:acc} 3 {CONV_H_SLIDE:else:if:acc(0)} {CONV_H_SLIDE:else:if:acc(1)} {CONV_H_SLIDE:else:if:acc(2)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-155 -attr oid 154 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:acc}
load net {CONV_H_SLIDE:else:not(0)} -attr vt d
load net {CONV_H_SLIDE:else:not(1)} -attr vt d
load netBundle {CONV_H_SLIDE:else:not} 2 {CONV_H_SLIDE:else:not(0)} {CONV_H_SLIDE:else:not(1)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-156 -attr oid 155 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:not}
load net {CONV_H_SLIDE:not#4} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-157 -attr oid 156
load net {CONV_H_SLIDE:not#2} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-158 -attr oid 157
load net {pad_input:mux1h#5(0)} -attr vt dc
load net {pad_input:mux1h#5(1)} -attr vt dc
load net {pad_input:mux1h#5(2)} -attr vt dc
load net {pad_input:mux1h#5(3)} -attr vt dc
load net {pad_input:mux1h#5(4)} -attr vt dc
load net {pad_input:mux1h#5(5)} -attr vt dc
load net {pad_input:mux1h#5(6)} -attr vt dc
load net {pad_input:mux1h#5(7)} -attr vt dc
load net {pad_input:mux1h#5(8)} -attr vt dc
load net {pad_input:mux1h#5(9)} -attr vt dc
load net {pad_input:mux1h#5(10)} -attr vt dc
load net {pad_input:mux1h#5(11)} -attr vt dc
load net {pad_input:mux1h#5(12)} -attr vt dc
load net {pad_input:mux1h#5(13)} -attr vt dc
load netBundle {pad_input:mux1h#5} 14 {pad_input:mux1h#5(0)} {pad_input:mux1h#5(1)} {pad_input:mux1h#5(2)} {pad_input:mux1h#5(3)} {pad_input:mux1h#5(4)} {pad_input:mux1h#5(5)} {pad_input:mux1h#5(6)} {pad_input:mux1h#5(7)} {pad_input:mux1h#5(8)} {pad_input:mux1h#5(9)} {pad_input:mux1h#5(10)} {pad_input:mux1h#5(11)} {pad_input:mux1h#5(12)} {pad_input:mux1h#5(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-159 -attr oid 158 -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {CONV_K_W:acc#22(0)} -attr vt dc
load net {CONV_K_W:acc#22(1)} -attr vt dc
load net {CONV_K_W:acc#22(2)} -attr vt dc
load net {CONV_K_W:acc#22(3)} -attr vt dc
load net {CONV_K_W:acc#22(4)} -attr vt dc
load net {CONV_K_W:acc#22(5)} -attr vt dc
load net {CONV_K_W:acc#22(6)} -attr vt dc
load net {CONV_K_W:acc#22(7)} -attr vt dc
load net {CONV_K_W:acc#22(8)} -attr vt dc
load net {CONV_K_W:acc#22(9)} -attr vt dc
load net {CONV_K_W:acc#22(10)} -attr vt dc
load net {CONV_K_W:acc#22(11)} -attr vt dc
load net {CONV_K_W:acc#22(12)} -attr vt dc
load net {CONV_K_W:acc#22(13)} -attr vt dc
load netBundle {CONV_K_W:acc#22} 14 {CONV_K_W:acc#22(0)} {CONV_K_W:acc#22(1)} {CONV_K_W:acc#22(2)} {CONV_K_W:acc#22(3)} {CONV_K_W:acc#22(4)} {CONV_K_W:acc#22(5)} {CONV_K_W:acc#22(6)} {CONV_K_W:acc#22(7)} {CONV_K_W:acc#22(8)} {CONV_K_W:acc#22(9)} {CONV_K_W:acc#22(10)} {CONV_K_W:acc#22(11)} {CONV_K_W:acc#22(12)} {CONV_K_W:acc#22(13)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-160 -attr oid 159 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {pad_input:mux1h#6} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-161 -attr oid 160
load net {pad_input:mux1h#7} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-162 -attr oid 161
load net {and#52}
load net {and#53}
load net {and#54}
load net {not#36}
load net {CONV_K_W:mux#5(0)} -attr vt d
load net {CONV_K_W:mux#5(1)} -attr vt d
load net {CONV_K_W:mux#5(2)} -attr vt d
load net {CONV_K_W:mux#5(3)} -attr vt d
load net {CONV_K_W:mux#5(4)} -attr vt d
load net {CONV_K_W:mux#5(5)} -attr vt d
load netBundle {CONV_K_W:mux#5} 6 {CONV_K_W:mux#5(0)} {CONV_K_W:mux#5(1)} {CONV_K_W:mux#5(2)} {CONV_K_W:mux#5(3)} {CONV_K_W:mux#5(4)} {CONV_K_W:mux#5(5)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-163 -attr oid 162 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5}
load net {CONV_K_W:mul#12(0)} -attr vt d
load net {CONV_K_W:mul#12(1)} -attr vt d
load net {CONV_K_W:mul#12(2)} -attr vt d
load net {CONV_K_W:mul#12(3)} -attr vt d
load net {CONV_K_W:mul#12(4)} -attr vt d
load net {CONV_K_W:mul#12(5)} -attr vt d
load netBundle {CONV_K_W:mul#12} 6 {CONV_K_W:mul#12(0)} {CONV_K_W:mul#12(1)} {CONV_K_W:mul#12(2)} {CONV_K_W:mul#12(3)} {CONV_K_W:mul#12(4)} {CONV_K_W:mul#12(5)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-164 -attr oid 163 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:acc#20(0)} -attr vt d
load net {CONV_K_W:acc#20(1)} -attr vt d
load net {CONV_K_W:acc#20(2)} -attr vt d
load netBundle {CONV_K_W:acc#20} 3 {CONV_K_W:acc#20(0)} {CONV_K_W:acc#20(1)} {CONV_K_W:acc#20(2)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-165 -attr oid 164 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#20}
load net {CONV_V_SLIDE:or#1} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-166 -attr oid 165
load net {CONV_V_SLIDE:CONV_V_SLIDE:or} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-167 -attr oid 166
load net {CONV_V_SLIDE:nor} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-168 -attr oid 167
load net {CONV_V_SLIDE:mux1h#1(0)} -attr vt d
load net {CONV_V_SLIDE:mux1h#1(1)} -attr vt d
load net {CONV_V_SLIDE:mux1h#1(2)} -attr vt d
load netBundle {CONV_V_SLIDE:mux1h#1} 3 {CONV_V_SLIDE:mux1h#1(0)} {CONV_V_SLIDE:mux1h#1(1)} {CONV_V_SLIDE:mux1h#1(2)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-169 -attr oid 168 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:mux1h#1}
load net {CONV_V_SLIDE:or} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-170 -attr oid 169
load net {PAD:for:for:else:else:acc#14(0)} -attr vt d
load net {PAD:for:for:else:else:acc#14(1)} -attr vt d
load net {PAD:for:for:else:else:acc#14(2)} -attr vt d
load net {PAD:for:for:else:else:acc#14(3)} -attr vt d
load net {PAD:for:for:else:else:acc#14(4)} -attr vt d
load net {PAD:for:for:else:else:acc#14(5)} -attr vt d
load net {PAD:for:for:else:else:acc#14(6)} -attr vt d
load net {PAD:for:for:else:else:acc#14(7)} -attr vt d
load net {PAD:for:for:else:else:acc#14(8)} -attr vt d
load netBundle {PAD:for:for:else:else:acc#14} 9 {PAD:for:for:else:else:acc#14(0)} {PAD:for:for:else:else:acc#14(1)} {PAD:for:for:else:else:acc#14(2)} {PAD:for:for:else:else:acc#14(3)} {PAD:for:for:else:else:acc#14(4)} {PAD:for:for:else:else:acc#14(5)} {PAD:for:for:else:else:acc#14(6)} {PAD:for:for:else:else:acc#14(7)} {PAD:for:for:else:else:acc#14(8)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-171 -attr oid 170 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {CONV_K_W:mul#10(0)} -attr vt d
load net {CONV_K_W:mul#10(1)} -attr vt d
load net {CONV_K_W:mul#10(2)} -attr vt d
load net {CONV_K_W:mul#10(3)} -attr vt d
load net {CONV_K_W:mul#10(4)} -attr vt d
load net {CONV_K_W:mul#10(5)} -attr vt d
load net {CONV_K_W:mul#10(6)} -attr vt d
load net {CONV_K_W:mul#10(7)} -attr vt d
load net {CONV_K_W:mul#10(8)} -attr vt d
load net {CONV_K_W:mul#10(9)} -attr vt d
load net {CONV_K_W:mul#10(10)} -attr vt d
load netBundle {CONV_K_W:mul#10} 11 {CONV_K_W:mul#10(0)} {CONV_K_W:mul#10(1)} {CONV_K_W:mul#10(2)} {CONV_K_W:mul#10(3)} {CONV_K_W:mul#10(4)} {CONV_K_W:mul#10(5)} {CONV_K_W:mul#10(6)} {CONV_K_W:mul#10(7)} {CONV_K_W:mul#10(8)} {CONV_K_W:mul#10(9)} {CONV_K_W:mul#10(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-172 -attr oid 171 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mux#3(0)} -attr vt d
load net {CONV_K_W:mux#3(1)} -attr vt d
load net {CONV_K_W:mux#3(2)} -attr vt d
load net {CONV_K_W:mux#3(3)} -attr vt d
load netBundle {CONV_K_W:mux#3} 4 {CONV_K_W:mux#3(0)} {CONV_K_W:mux#3(1)} {CONV_K_W:mux#3(2)} {CONV_K_W:mux#3(3)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-173 -attr oid 172 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
load inst "apply_conv:core_core:fsm:inst" "apply_conv:core_core:fsm" "orig" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-174 -attr oid 173 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst} -attr area 3.000000 -attr hier "/apply_conv/apply_conv:core/apply_conv:core_core:fsm"
load net {clk} -pin  "apply_conv:core_core:fsm:inst" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-175 -attr oid 174 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "apply_conv:core_core:fsm:inst" {rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-176 -attr oid 175 -attr @path {/apply_conv/apply_conv:core/rst}
load net {fsm_output(0)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(0)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(1)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(1)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(2)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(2)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(3)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(3)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(4)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(4)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(5)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(5)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(6)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(6)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(7)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(7)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(8)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(8)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(9)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(9)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(10)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(10)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(11)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(11)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {fsm_output(12)} -pin  "apply_conv:core_core:fsm:inst" {fsm_output(12)} -attr @path {/apply_conv/apply_conv:core/fsm_output}
load net {PAD:for:for:not} -pin  "apply_conv:core_core:fsm:inst" {PAD:for:for.C#3_tr0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-177 -attr oid 176 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/PAD:for:for:not}
load net {PAD:for:not} -pin  "apply_conv:core_core:fsm:inst" {PAD:for.C#0_tr0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-178 -attr oid 177 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/PAD:for:not}
load net {PAD:PAD:xnor} -pin  "apply_conv:core_core:fsm:inst" {PAD.C#0_tr0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-179 -attr oid 178 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/PAD:PAD:xnor}
load net {not#17} -pin  "apply_conv:core_core:fsm:inst" {CONV_K_D.C#0_tr0} -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/not#17}
load net {CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3).itm#1} -pin  "apply_conv:core_core:fsm:inst" {CONV_H_SLIDE.C#1_tr0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-180 -attr oid 179 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/CONV_H_SLIDE:asn(CONV_H_SLIDE.C#1_tr0)}
load net {CONV_V_SLIDE:acc(4)} -pin  "apply_conv:core_core:fsm:inst" {CONV_V_SLIDE.C#0_tr0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-181 -attr oid 180 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/CONV_V_SLIDE:slc(CONV_V_SLIDE:acc)(4)}
load net {CONV_NB_K:not} -pin  "apply_conv:core_core:fsm:inst" {CONV_NB_K.C#0_tr0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-182 -attr oid 181 -attr @path {/apply_conv/apply_conv:core/apply_conv:core_core:fsm:inst/CONV_NB_K:not}
load inst "conv_in:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-183 -attr oid 182 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(conv_out:rsc.triosy:obj.ld).cse} -pin  "conv_in:rsc.triosy:obj" {ld} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-184 -attr oid 183 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(conv_out:rsc.triosy:obj.ld).cse}
load net {conv_in:rsc.triosy.lz} -pin  "conv_in:rsc.triosy:obj" {lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-185 -attr oid 184 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsc.triosy.lz}
load inst "conv_out:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-186 -attr oid 185 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(conv_out:rsc.triosy:obj.ld).cse} -pin  "conv_out:rsc.triosy:obj" {ld} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-187 -attr oid 186 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(conv_out:rsc.triosy:obj.ld).cse}
load net {conv_out:rsc.triosy.lz} -pin  "conv_out:rsc.triosy:obj" {lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-188 -attr oid 187 -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsc.triosy.lz}
load inst "CONV_K_W:acc#11:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-189 -attr oid 188 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#11:rg} -attr area 2.000000 -attr delay 1.215000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,2)"
load net {CONV_NB_K:mux1h.tmpw(0)} -pin  "CONV_K_W:acc#11:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux1h.tmpw}
load net {CONV_NB_K:mux1h.tmpw(1)} -pin  "CONV_K_W:acc#11:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux1h.tmpw}
load net {PWR} -pin  "CONV_K_W:acc#11:rg" {b(0)} -attr @path {/apply_conv/apply_conv:core/1#12}
load net {GND} -pin  "CONV_K_W:acc#11:rg" {b(1)} -attr @path {/apply_conv/apply_conv:core/1#12}
load net {GND} -pin  "CONV_K_W:acc#11:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out(0)} -pin  "CONV_K_W:acc#11:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {z.out(1)} -pin  "CONV_K_W:acc#11:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load inst "CONV_K_H:acc#1:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-190 -attr oid 189 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:acc#1:rg} -attr area 2.000000 -attr delay 1.215000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,2)"
load net {CONV_NB_K:mux.tmpw(0)} -pin  "CONV_K_H:acc#1:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux.tmpw}
load net {CONV_NB_K:mux.tmpw(1)} -pin  "CONV_K_H:acc#1:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux.tmpw}
load net {PWR} -pin  "CONV_K_H:acc#1:rg" {b(0)} -attr @path {/apply_conv/apply_conv:core/1#12}
load net {GND} -pin  "CONV_K_H:acc#1:rg" {b(1)} -attr @path {/apply_conv/apply_conv:core/1#12}
load net {GND} -pin  "CONV_K_H:acc#1:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#1(0)} -pin  "CONV_K_H:acc#1:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(1)} -pin  "CONV_K_H:acc#1:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load inst "CONV_H_SLIDE:acc#15:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,7,0,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-191 -attr oid 190 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#15:rg} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,7,0,8)"
load net {PAD:for:for:mux.tmpw(0)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(1)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(2)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(3)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(4)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(5)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(6)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(7)} -pin  "CONV_H_SLIDE:acc#15:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux#1.tmpw(0)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(1)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(2)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(3)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(4)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(5)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(6)} -pin  "CONV_H_SLIDE:acc#15:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {GND} -pin  "CONV_H_SLIDE:acc#15:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#2(0)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(1)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(2)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(3)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(4)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(5)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(6)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load net {z.out#2(7)} -pin  "CONV_H_SLIDE:acc#15:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#2}
load inst "CONV_K_W:acc#2:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,7,0,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-192 -attr oid 191 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#2:rg} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,7,0,8)"
load net {CONV_K_W:mux.tmpw(0)} -pin  "CONV_K_W:acc#2:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(1)} -pin  "CONV_K_W:acc#2:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(2)} -pin  "CONV_K_W:acc#2:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(3)} -pin  "CONV_K_W:acc#2:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(4)} -pin  "CONV_K_W:acc#2:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(5)} -pin  "CONV_K_W:acc#2:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(6)} -pin  "CONV_K_W:acc#2:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(7)} -pin  "CONV_K_W:acc#2:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux#4.tmpw(0)} -pin  "CONV_K_W:acc#2:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(1)} -pin  "CONV_K_W:acc#2:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(2)} -pin  "CONV_K_W:acc#2:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(3)} -pin  "CONV_K_W:acc#2:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(4)} -pin  "CONV_K_W:acc#2:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(5)} -pin  "CONV_K_W:acc#2:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(6)} -pin  "CONV_K_W:acc#2:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {GND} -pin  "CONV_K_W:acc#2:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#3(0)} -pin  "CONV_K_W:acc#2:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(1)} -pin  "CONV_K_W:acc#2:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(2)} -pin  "CONV_K_W:acc#2:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(3)} -pin  "CONV_K_W:acc#2:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(4)} -pin  "CONV_K_W:acc#2:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(5)} -pin  "CONV_K_W:acc#2:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(6)} -pin  "CONV_K_W:acc#2:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load net {z.out#3(7)} -pin  "CONV_K_W:acc#2:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#3}
load inst "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,6,0,7)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-193 -attr oid 192 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg} -attr area 7.000000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,6,0,7)"
load net {CONV_K_W:mux#5(0)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#15.tmpw}
load net {CONV_K_W:mux#5(1)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#15.tmpw}
load net {CONV_K_W:mux#5(2)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#15.tmpw}
load net {CONV_K_W:mux#5(3)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#15.tmpw}
load net {CONV_K_W:mux#5(4)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#15.tmpw}
load net {CONV_K_W:mux#5(5)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#15.tmpw}
load net {fsm_output(5)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#15.tmpw}
load net {CONV_K_W:mux#6.tmpw(0)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_K_W:mux#6.tmpw(1)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_K_W:mux#6.tmpw(2)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_K_W:mux#6.tmpw(3)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_K_W:mux#6.tmpw(4)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_K_W:mux#6.tmpw(5)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {GND} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#4(0)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(1)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(2)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(3)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(4)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(5)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(6)} -pin  "CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load inst "CONV_H_SLIDE:acc#12:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,4,1,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-194 -attr oid 193 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#12:rg} -attr area 7.000000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,4,1,8)"
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(0)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(1)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(2)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(3)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(4)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(5)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(6)} -pin  "CONV_H_SLIDE:acc#12:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:mux1h#1(0)} -pin  "CONV_H_SLIDE:acc#12:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:conc.tmpw}
load net {CONV_V_SLIDE:mux1h#1(1)} -pin  "CONV_H_SLIDE:acc#12:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:conc.tmpw}
load net {CONV_V_SLIDE:mux1h#1(2)} -pin  "CONV_H_SLIDE:acc#12:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:conc.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:or} -pin  "CONV_H_SLIDE:acc#12:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:conc.tmpw}
load net {GND} -pin  "CONV_H_SLIDE:acc#12:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#5(0)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(1)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(2)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(3)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(4)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(5)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(6)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load net {z.out#5(7)} -pin  "CONV_H_SLIDE:acc#12:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#5}
load inst "CONV_H_SLIDE:acc#5:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,2,1,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-195 -attr oid 194 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5:rg} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,2,1,8)"
load net {CONV_H_SLIDE:mux#2.tmpw(0)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(1)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(2)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(3)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(4)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(5)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(6)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(7)} -pin  "CONV_H_SLIDE:acc#5:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {PWR} -pin  "CONV_H_SLIDE:acc#5:rg" {b(0)} -attr @path {/apply_conv/apply_conv:core/1#12}
load net {GND} -pin  "CONV_H_SLIDE:acc#5:rg" {b(1)} -attr @path {/apply_conv/apply_conv:core/1#12}
load net {GND} -pin  "CONV_H_SLIDE:acc#5:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#6(0)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "CONV_H_SLIDE:acc#5:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load inst "CONV_K_W:mul#11:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(2,0,13,0,14)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-196 -attr oid 195 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#11:rg} -attr area 18.000000 -attr delay 3.405465 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(2,0,13,0,14)"
load net {PAD:for:for:if:mux.tmpw(0)} -pin  "CONV_K_W:mul#11:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mux.tmpw}
load net {PAD:for:for:if:mux.tmpw(1)} -pin  "CONV_K_W:mul#11:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mux.tmpw}
load net {PWR} -pin  "CONV_K_W:mul#11:rg" {b(0)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:mul#11:rg" {b(1)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:mul#11:rg" {b(2)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:mul#11:rg" {b(3)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:mul#11:rg" {b(4)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:mul#11:rg" {b(5)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:mul#11:rg" {b(6)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:mul#11:rg" {b(7)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:mul#11:rg" {b(8)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:mul#11:rg" {b(9)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:mul#11:rg" {b(10)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {GND} -pin  "CONV_K_W:mul#11:rg" {b(11)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {PWR} -pin  "CONV_K_W:mul#11:rg" {b(12)} -attr @path {/apply_conv/apply_conv:core/4941#1}
load net {z.out#7(0)} -pin  "CONV_K_W:mul#11:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(1)} -pin  "CONV_K_W:mul#11:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(2)} -pin  "CONV_K_W:mul#11:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(3)} -pin  "CONV_K_W:mul#11:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(4)} -pin  "CONV_K_W:mul#11:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(5)} -pin  "CONV_K_W:mul#11:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(6)} -pin  "CONV_K_W:mul#11:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(7)} -pin  "CONV_K_W:mul#11:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(8)} -pin  "CONV_K_W:mul#11:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(9)} -pin  "CONV_K_W:mul#11:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(10)} -pin  "CONV_K_W:mul#11:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(11)} -pin  "CONV_K_W:mul#11:rg" {z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(12)} -pin  "CONV_K_W:mul#11:rg" {z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(13)} -pin  "CONV_K_W:mul#11:rg" {z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load inst "CONV_H_SLIDE:mul:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(2,0,13,0,14)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-197 -attr oid 196 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mul:rg} -attr area 18.000000 -attr delay 3.405465 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(2,0,13,0,14)"
load net {PAD:for:for:else:else:mux.tmpw(0)} -pin  "CONV_H_SLIDE:mul:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:mux.tmpw}
load net {PAD:for:for:else:else:mux.tmpw(1)} -pin  "CONV_H_SLIDE:mul:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:mux.tmpw}
load net {PWR} -pin  "CONV_H_SLIDE:mul:rg" {b(0)} -attr @path {/apply_conv/apply_conv:core/75}
load net {PWR} -pin  "CONV_H_SLIDE:mul:rg" {b(1)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(2)} -attr @path {/apply_conv/apply_conv:core/75}
load net {PWR} -pin  "CONV_H_SLIDE:mul:rg" {b(3)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(4)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(5)} -attr @path {/apply_conv/apply_conv:core/75}
load net {PWR} -pin  "CONV_H_SLIDE:mul:rg" {b(6)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(7)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(8)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(9)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(10)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(11)} -attr @path {/apply_conv/apply_conv:core/75}
load net {GND} -pin  "CONV_H_SLIDE:mul:rg" {b(12)} -attr @path {/apply_conv/apply_conv:core/75}
load net {z.out#8(0)} -pin  "CONV_H_SLIDE:mul:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(1)} -pin  "CONV_H_SLIDE:mul:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(2)} -pin  "CONV_H_SLIDE:mul:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(3)} -pin  "CONV_H_SLIDE:mul:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(4)} -pin  "CONV_H_SLIDE:mul:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(5)} -pin  "CONV_H_SLIDE:mul:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(6)} -pin  "CONV_H_SLIDE:mul:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(7)} -pin  "CONV_H_SLIDE:mul:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(8)} -pin  "CONV_H_SLIDE:mul:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(9)} -pin  "CONV_H_SLIDE:mul:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(10)} -pin  "CONV_H_SLIDE:mul:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(11)} -pin  "CONV_H_SLIDE:mul:rg" {z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(12)} -pin  "CONV_H_SLIDE:mul:rg" {z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load net {z.out#8(13)} -pin  "CONV_H_SLIDE:mul:rg" {z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#8}
load inst "CONV_K_W:acc#10:rg" "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-198 -attr oid 197 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#10:rg} -attr area 11.000000 -attr delay 1.440000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(11,0,11,0,11)"
load net {CONV_K_W:mux#7.tmpw(0)} -pin  "CONV_K_W:acc#10:rg" {a(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(1)} -pin  "CONV_K_W:acc#10:rg" {a(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(2)} -pin  "CONV_K_W:acc#10:rg" {a(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(3)} -pin  "CONV_K_W:acc#10:rg" {a(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(4)} -pin  "CONV_K_W:acc#10:rg" {a(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(5)} -pin  "CONV_K_W:acc#10:rg" {a(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(6)} -pin  "CONV_K_W:acc#10:rg" {a(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(7)} -pin  "CONV_K_W:acc#10:rg" {a(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(8)} -pin  "CONV_K_W:acc#10:rg" {a(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(9)} -pin  "CONV_K_W:acc#10:rg" {a(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(10)} -pin  "CONV_K_W:acc#10:rg" {a(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#8.tmpw(0)} -pin  "CONV_K_W:acc#10:rg" {b(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(1)} -pin  "CONV_K_W:acc#10:rg" {b(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(2)} -pin  "CONV_K_W:acc#10:rg" {b(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(3)} -pin  "CONV_K_W:acc#10:rg" {b(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(4)} -pin  "CONV_K_W:acc#10:rg" {b(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(5)} -pin  "CONV_K_W:acc#10:rg" {b(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(6)} -pin  "CONV_K_W:acc#10:rg" {b(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(7)} -pin  "CONV_K_W:acc#10:rg" {b(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(8)} -pin  "CONV_K_W:acc#10:rg" {b(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(9)} -pin  "CONV_K_W:acc#10:rg" {b(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(10)} -pin  "CONV_K_W:acc#10:rg" {b(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {GND} -pin  "CONV_K_W:acc#10:rg" {c(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {z.out#9(0)} -pin  "CONV_K_W:acc#10:rg" {z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(1)} -pin  "CONV_K_W:acc#10:rg" {z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(2)} -pin  "CONV_K_W:acc#10:rg" {z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(3)} -pin  "CONV_K_W:acc#10:rg" {z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(4)} -pin  "CONV_K_W:acc#10:rg" {z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(5)} -pin  "CONV_K_W:acc#10:rg" {z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(6)} -pin  "CONV_K_W:acc#10:rg" {z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(7)} -pin  "CONV_K_W:acc#10:rg" {z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(8)} -pin  "CONV_K_W:acc#10:rg" {z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(9)} -pin  "CONV_K_W:acc#10:rg" {z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(10)} -pin  "CONV_K_W:acc#10:rg" {z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load inst "reg(PAD:for:for:c(7:0))" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-199 -attr oid 198 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:c(7:0))}
load net {PAD:for:for:c:PAD:for:for:c:and(0)} -pin  "reg(PAD:for:for:c(7:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(1)} -pin  "reg(PAD:for:for:c(7:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(2)} -pin  "reg(PAD:for:for:c(7:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(3)} -pin  "reg(PAD:for:for:c(7:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(4)} -pin  "reg(PAD:for:for:c(7:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(5)} -pin  "reg(PAD:for:for:c(7:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(6)} -pin  "reg(PAD:for:for:c(7:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(7)} -pin  "reg(PAD:for:for:c(7:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0}
load net {clk} -pin  "reg(PAD:for:for:c(7:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-200 -attr oid 199 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:c(7:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "reg(PAD:for:for:c(7:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "reg(PAD:for:for:c(7:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "reg(PAD:for:for:c(7:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "reg(PAD:for:for:c(7:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "reg(PAD:for:for:c(7:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "reg(PAD:for:for:c(7:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "reg(PAD:for:for:c(7:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "reg(PAD:for:for:c(7:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load inst "PAD:for:for:c:PAD:for:for:c:and" "and(2,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-201 -attr oid 200 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and} -attr area 8.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(8,2)"
load net {PAD:for:for:c(7:0).sva#4(0)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(1)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(2)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(3)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(4)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(5)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(6)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(7)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:PAD:for:for:c:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs#1}
load net {PAD:for:for:c:PAD:for:for:c:and(0)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(1)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(2)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(3)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(4)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(5)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(6)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:and(7)} -pin  "PAD:for:for:c:PAD:for:for:c:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:and}
load inst "PAD:for:for:c:nor" "nor(3,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:nor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,3)"
load net {fsm_output(5)} -pin  "PAD:for:for:c:nor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)}
load net {fsm_output(0)} -pin  "PAD:for:for:c:nor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(0)#2}
load net {fsm_output(6)} -pin  "PAD:for:for:c:nor" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#2}
load net {PAD:for:for:c:nor} -pin  "PAD:for:for:c:nor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:nor}
load inst "reg(PAD:for:r(6:0))" "reg(7,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-202 -attr oid 201 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:r(6:0))}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(0)} -pin  "reg(PAD:for:r(6:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(1)} -pin  "reg(PAD:for:r(6:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(2)} -pin  "reg(PAD:for:r(6:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(3)} -pin  "reg(PAD:for:r(6:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(4)} -pin  "reg(PAD:for:r(6:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(5)} -pin  "reg(PAD:for:r(6:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(6)} -pin  "reg(PAD:for:r(6:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(PAD:for:r(6:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {clk} -pin  "reg(PAD:for:r(6:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-203 -attr oid 202 -attr @path {/apply_conv/apply_conv:core/clk}
load net {or#21} -pin  "reg(PAD:for:r(6:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/or#21}
load net {rst} -pin  "reg(PAD:for:r(6:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:r(6:0).sva#4(0)} -pin  "reg(PAD:for:r(6:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "reg(PAD:for:r(6:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "reg(PAD:for:r(6:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "reg(PAD:for:r(6:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "reg(PAD:for:r(6:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "reg(PAD:for:r(6:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "reg(PAD:for:r(6:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load inst "PAD:for:r:PAD:for:r:PAD:for:r:and#1" "and(2,7)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-204 -attr oid 203 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1} -attr area 7.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(7,2)"
load net {z.out#5(0)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#1}
load net {z.out#5(1)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#1}
load net {z.out#5(2)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#1}
load net {z.out#5(3)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#1}
load net {z.out#5(4)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#1}
load net {z.out#5(5)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#1}
load net {z.out#5(6)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:d:not} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(0)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(1)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(2)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(3)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(4)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(5)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and#1(6)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and#1}
load inst "PAD:d:not" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-205 -attr oid 204 -attr @path {/apply_conv/apply_conv:core/PAD:d:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {reg(PAD:d(1:PAD:d:or.cse} -pin  "PAD:d:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:PAD:d:or.cse}
load net {PAD:d:not} -pin  "PAD:d:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:d:not}
load inst "or#21" "or(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/or#21} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(5)} -pin  "or#21" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#2}
load net {reg(PAD:d(1:PAD:d:or.cse} -pin  "or#21" {A1(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:PAD:d:or.cse}
load net {or#21} -pin  "or#21" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or#21}
load inst "reg(PAD:d(1:PAD:d:or" "or(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-206 -attr oid 205 -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:PAD:d:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "reg(PAD:d(1:PAD:d:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(0)#4}
load net {fsm_output(6)} -pin  "reg(PAD:d(1:PAD:d:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#1}
load net {reg(PAD:d(1:PAD:d:or.cse} -pin  "reg(PAD:d(1:PAD:d:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:PAD:d:or.cse}
load inst "reg(PAD:d(1:0))" "reg(2,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-207 -attr oid 206 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:0))}
load net {PAD:d:PAD:d:PAD:d:and#1(0)} -pin  "reg(PAD:d(1:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1}
load net {PAD:d:PAD:d:PAD:d:and#1(1)} -pin  "reg(PAD:d(1:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1}
load net {GND} -pin  "reg(PAD:d(1:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {GND} -pin  "reg(PAD:d(1:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {clk} -pin  "reg(PAD:d(1:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-208 -attr oid 207 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(PAD:d(1:PAD:d:or.cse} -pin  "reg(PAD:d(1:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:d(1:PAD:d:or.cse}
load net {rst} -pin  "reg(PAD:d(1:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:d(1:0).sva#3(0)} -pin  "reg(PAD:d(1:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {PAD:d(1:0).sva#3(1)} -pin  "reg(PAD:d(1:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load inst "PAD:d:PAD:d:PAD:d:and#1" "and(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-209 -attr oid 208 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1} -attr area 2.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(2,2)"
load net {z.out(0)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {z.out(1)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {fsm_output(6)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:exs#1}
load net {fsm_output(6)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:exs#1}
load net {PAD:d:PAD:d:PAD:d:and#1(0)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1}
load net {PAD:d:PAD:d:PAD:d:and#1(1)} -pin  "PAD:d:PAD:d:PAD:d:and#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and#1}
load inst "reg(o_d(1:0))" "reg(2,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-210 -attr oid 209 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(o_d(1:0))}
load net {PAD:d:PAD:d:PAD:d:and(0)} -pin  "reg(o_d(1:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and}
load net {PAD:d:PAD:d:PAD:d:and(1)} -pin  "reg(o_d(1:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and}
load net {GND} -pin  "reg(o_d(1:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {GND} -pin  "reg(o_d(1:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {clk} -pin  "reg(o_d(1:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-211 -attr oid 210 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(o_d(1:o_d:or} -pin  "reg(o_d(1:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(o_d(1:o_d:or}
load net {rst} -pin  "reg(o_d(1:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {o_d(1:0).sva#1(0)} -pin  "reg(o_d(1:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_d(1:0).sva#1}
load net {o_d(1:0).sva#1(1)} -pin  "reg(o_d(1:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_d(1:0).sva#1}
load inst "PAD:d:PAD:d:PAD:d:and" "and(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-212 -attr oid 211 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and} -attr area 2.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(2,2)"
load net {z.out(0)} -pin  "PAD:d:PAD:d:PAD:d:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {z.out(1)} -pin  "PAD:d:PAD:d:PAD:d:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {fsm_output(11)} -pin  "PAD:d:PAD:d:PAD:d:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:exs}
load net {fsm_output(11)} -pin  "PAD:d:PAD:d:PAD:d:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:exs}
load net {PAD:d:PAD:d:PAD:d:and(0)} -pin  "PAD:d:PAD:d:PAD:d:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and}
load net {PAD:d:PAD:d:PAD:d:and(1)} -pin  "PAD:d:PAD:d:PAD:d:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d:PAD:d:PAD:d:and}
load inst "reg(o_d(1:o_d:or" "or(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-213 -attr oid 212 -attr @path {/apply_conv/apply_conv:core/reg(o_d(1:o_d:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "reg(o_d(1:o_d:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(0)#7}
load net {fsm_output(11)} -pin  "reg(o_d(1:o_d:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)#3}
load net {reg(o_d(1:o_d:or} -pin  "reg(o_d(1:o_d:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(o_d(1:o_d:or}
load inst "reg(conv_out:rsc.triosy:obj.ld)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-214 -attr oid 213 -attr @path {/apply_conv/apply_conv:core/reg(conv_out:rsc.triosy:obj.ld)}
load net {and#50} -pin  "reg(conv_out:rsc.triosy:obj.ld)" {D(0)} -attr @path {/apply_conv/apply_conv:core/and#50}
load net {GND} -pin  "reg(conv_out:rsc.triosy:obj.ld)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#82}
load net {clk} -pin  "reg(conv_out:rsc.triosy:obj.ld)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-215 -attr oid 214 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(conv_out:rsc.triosy:obj.ld)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {reg(conv_out:rsc.triosy:obj.ld).cse} -pin  "reg(conv_out:rsc.triosy:obj.ld)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(conv_out:rsc.triosy:obj.ld).cse}
load inst "and#50" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#50} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {CONV_NB_K:not#1} -pin  "and#50" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:not#1}
load net {fsm_output(11)} -pin  "and#50" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)}
load net {and#50} -pin  "and#50" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#50}
load inst "CONV_NB_K:not#1" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-216 -attr oid 215 -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {CONV_K_H:acc.tmp(2)} -pin  "CONV_NB_K:not#1" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:acc.tmp(2)}
load net {CONV_NB_K:not#1} -pin  "CONV_NB_K:not#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:not#1}
load inst "or#12" "or(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-217 -attr oid 216 -attr @path {/apply_conv/apply_conv:core/or#12} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {PAD:for:for:acc#1(7)} -pin  "or#12" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:acc#1)(7)}
load net {PAD:for:for:oif:not} -pin  "or#12" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:not}
load net {or#12.cse} -pin  "or#12" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or#12.cse}
load inst "PAD:for:for:acc#1" "add(7,0,1,1,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-218 -attr oid 217 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1} -attr area 7.000000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,1,1,8)"
load net {PAD:for:r(6:0).sva#4(0)} -pin  "PAD:for:for:acc#1" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "PAD:for:for:acc#1" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "PAD:for:for:acc#1" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "PAD:for:for:acc#1" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "PAD:for:for:acc#1" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "PAD:for:for:acc#1" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "PAD:for:for:acc#1" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#4)}
load net {PWR} -pin  "PAD:for:for:acc#1" {B(0)} -attr @path {/apply_conv/apply_conv:core/-1}
load net {PAD:for:for:acc#1(0)} -pin  "PAD:for:for:acc#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(1)} -pin  "PAD:for:for:acc#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(2)} -pin  "PAD:for:for:acc#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(3)} -pin  "PAD:for:for:acc#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(4)} -pin  "PAD:for:for:acc#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(5)} -pin  "PAD:for:for:acc#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(6)} -pin  "PAD:for:for:acc#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load net {PAD:for:for:acc#1(7)} -pin  "PAD:for:for:acc#1" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:acc#1}
load inst "PAD:for:for:oif:not" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-219 -attr oid 218 -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {z.out#3(7)} -pin  "PAD:for:for:oif:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(z.out#3)(7)}
load net {PAD:for:for:oif:not} -pin  "PAD:for:for:oif:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:oif:not}
load inst "reg(PAD:for:for:if:acc.ncse)" "reg(14,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-220 -attr oid 219 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:acc.ncse)}
load net {PAD:for:for:if:acc.ncse(0)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(1)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(2)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(3)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(4)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(5)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(6)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(7)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(8)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(9)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(10)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(11)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(12)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(13)} -pin  "reg(PAD:for:for:if:acc.ncse)" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:if:acc.ncse)" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {clk} -pin  "reg(PAD:for:for:if:acc.ncse)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-221 -attr oid 220 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:if:acc.ncse)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:if:acc.ncse#2(0)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(1)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(2)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(3)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(4)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(5)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(6)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(7)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(8)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(9)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(10)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(11)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(12)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(13)} -pin  "reg(PAD:for:for:if:acc.ncse)" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load inst "reg(PAD:for:for:if:acc#1.ncse)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-222 -attr oid 221 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:acc#1.ncse)}
load net {PAD:for:for:if:acc#1.ncse(0)} -pin  "reg(PAD:for:for:if:acc#1.ncse)" {D(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(0)#1}
load net {GND} -pin  "reg(PAD:for:for:if:acc#1.ncse)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:if:acc#1.ncse)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-223 -attr oid 222 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:if:acc#1.ncse)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {reg(PAD:for:for:if:acc#1.ncse).cse} -pin  "reg(PAD:for:for:if:acc#1.ncse)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:acc#1.ncse).cse}
load inst "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-224 -attr oid 223 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)}
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" {D(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(0)#2}
load net {GND} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-225 -attr oid 224 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1}
load inst "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-226 -attr oid 225 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)}
load net {PAD:for:for:c:mux#1} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" {D(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:mux#1}
load net {GND} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-227 -attr oid 226 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm} -pin  "reg(PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm}
load inst "PAD:for:for:c:mux#1" "mux(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-228 -attr oid 227 -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:mux#1} -attr area 1.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,1,2)"
load net {PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm} -pin  "PAD:for:for:c:mux#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm}
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "PAD:for:for:c:mux#1" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(0)#1}
load net {fsm_output(2)} -pin  "PAD:for:for:c:mux#1" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#4}
load net {PAD:for:for:c:mux#1} -pin  "PAD:for:for:c:mux#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:mux#1}
load inst "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" "reg(5,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-229 -attr oid 228 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1}
load net {PAD:for:for:else:else:acc#5.psp.sva(0)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)}
load net {PAD:for:for:else:else:acc#5.psp.sva(1)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)}
load net {PAD:for:for:else:else:acc#5.psp.sva(2)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)}
load net {PAD:for:for:else:else:acc#5.psp.sva(3)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)}
load net {PAD:for:for:else:else:acc#5.psp.sva(4)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(4-0)}
load net {GND} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#128}
load net {GND} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#128}
load net {GND} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#128}
load net {GND} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#128}
load net {GND} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#128}
load net {clk} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-230 -attr oid 229 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(0)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(1)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(2)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(3)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load net {PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3(4)} -pin  "reg(PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0))#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp)(4-0).itm#3}
load inst "reg(PAD:for:for:else:else:acc#5.psp)" "reg(3,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-231 -attr oid 230 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:else:else:acc#5.psp)}
load net {PAD:for:for:else:else:acc#5.psp.sva(5)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(7-5)}
load net {PAD:for:for:else:else:acc#5.psp.sva(6)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(7-5)}
load net {PAD:for:for:else:else:acc#5.psp.sva(7)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#5.psp.sva)(7-5)}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#129}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#129}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#129}
load net {clk} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-232 -attr oid 231 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(0)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(1)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(2)} -pin  "reg(PAD:for:for:else:else:acc#5.psp)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load inst "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-233 -attr oid 232 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:else:if:PAD:for:for:else:if:or)}
load net {PAD:for:for:else:if:mux} -pin  "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" {D(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:mux}
load net {GND} -pin  "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-234 -attr oid 233 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1} -pin  "reg(PAD:for:for:else:if:PAD:for:for:else:if:or)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1}
load inst "PAD:for:for:else:if:mux" "mux(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-235 -attr oid 234 -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:mux} -attr area 1.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(1,1,2)"
load net {PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1} -pin  "PAD:for:for:else:if:mux" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1}
load net {or} -pin  "PAD:for:for:else:if:mux" {A1(0)} -attr @path {/apply_conv/apply_conv:core/or}
load net {fsm_output(2)} -pin  "PAD:for:for:else:if:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#3}
load net {PAD:for:for:else:if:mux} -pin  "PAD:for:for:else:if:mux" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:mux}
load inst "or" "or(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-236 -attr oid 235 -attr @path {/apply_conv/apply_conv:core/or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {PAD:for:for:else:acc(8)} -pin  "or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:slc(PAD:for:for:else:acc)(8)}
load net {PAD:for:for:else:oif:not} -pin  "or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:not}
load net {or} -pin  "or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or}
load inst "PAD:for:for:else:acc" "add(8,0,1,1,9)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-237 -attr oid 236 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,1,1,9)"
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "PAD:for:for:else:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "PAD:for:for:else:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "PAD:for:for:else:acc" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "PAD:for:for:else:acc" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "PAD:for:for:else:acc" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "PAD:for:for:else:acc" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "PAD:for:for:else:acc" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "PAD:for:for:else:acc" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:if:asn#1)}
load net {PWR} -pin  "PAD:for:for:else:acc" {B(0)} -attr @path {/apply_conv/apply_conv:core/-1}
load net {PAD:for:for:else:acc(0)} -pin  "PAD:for:for:else:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(1)} -pin  "PAD:for:for:else:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(2)} -pin  "PAD:for:for:else:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(3)} -pin  "PAD:for:for:else:acc" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(4)} -pin  "PAD:for:for:else:acc" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(5)} -pin  "PAD:for:for:else:acc" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(6)} -pin  "PAD:for:for:else:acc" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(7)} -pin  "PAD:for:for:else:acc" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load net {PAD:for:for:else:acc(8)} -pin  "PAD:for:for:else:acc" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:acc}
load inst "PAD:for:for:else:oif:not" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-238 -attr oid 237 -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {PAD:for:for:else:oif:acc(8)} -pin  "PAD:for:for:else:oif:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oelse:slc(PAD:for:for:else:oif:acc)(8)}
load net {PAD:for:for:else:oif:not} -pin  "PAD:for:for:else:oif:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:not}
load inst "PAD:for:for:else:oif:acc" "add(8,0,9,-1,9)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-239 -attr oid 238 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc} -attr area 9.000000 -attr delay 1.390000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(9,0,8,0,9)"
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "PAD:for:for:else:oif:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "PAD:for:for:else:oif:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "PAD:for:for:else:oif:acc" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "PAD:for:for:else:oif:acc" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "PAD:for:for:else:oif:acc" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "PAD:for:for:else:oif:acc" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "PAD:for:for:else:oif:acc" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "PAD:for:for:else:oif:acc" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:asn(PAD:for:for:else:oelse:asn#1)}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(0)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(1)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(2)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(3)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(4)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {GND} -pin  "PAD:for:for:else:oif:acc" {B(5)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(6)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {GND} -pin  "PAD:for:for:else:oif:acc" {B(7)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PWR} -pin  "PAD:for:for:else:oif:acc" {B(8)} -attr @path {/apply_conv/apply_conv:core/-161}
load net {PAD:for:for:else:oif:acc(0)} -pin  "PAD:for:for:else:oif:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(1)} -pin  "PAD:for:for:else:oif:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(2)} -pin  "PAD:for:for:else:oif:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(3)} -pin  "PAD:for:for:else:oif:acc" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(4)} -pin  "PAD:for:for:else:oif:acc" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(5)} -pin  "PAD:for:for:else:oif:acc" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(6)} -pin  "PAD:for:for:else:oif:acc" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(7)} -pin  "PAD:for:for:else:oif:acc" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load net {PAD:for:for:else:oif:acc(8)} -pin  "PAD:for:for:else:oif:acc" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:oif:acc}
load inst "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-240 -attr oid 239 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:slc(PAD:for:for:acc)(7))}
load net {z.out#2(7)} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {D(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:slc(z.out#2)(7)}
load net {GND} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-241 -attr oid 240 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(1)} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#1}
load net {rst} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:slc(PAD:for:for:acc)(7).itm} -pin  "reg(PAD:for:for:slc(PAD:for:for:acc)(7))" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:slc(PAD:for:for:acc)(7).itm}
load inst "reg(PAD:for:for:if:PAD:for:for:if:or)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-242 -attr oid 241 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:PAD:for:for:if:or)}
load net {or#12.cse} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {D(0)} -attr @path {/apply_conv/apply_conv:core/or#12.cse}
load net {GND} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-243 -attr oid 242 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(1)} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#4}
load net {rst} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:if:PAD:for:for:if:or.itm} -pin  "reg(PAD:for:for:if:PAD:for:for:if:or)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:or.itm}
load inst "reg(PAD:for:for:c(7:0))#1" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-244 -attr oid 243 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:c(7:0))#1}
load net {z.out#6(0)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "reg(PAD:for:for:c(7:0))#1" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(PAD:for:for:c(7:0))#1" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0}
load net {clk} -pin  "reg(PAD:for:for:c(7:0))#1" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-245 -attr oid 244 -attr @path {/apply_conv/apply_conv:core/clk}
load net {fsm_output(1)} -pin  "reg(PAD:for:for:c(7:0))#1" {en(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#3}
load net {rst} -pin  "reg(PAD:for:for:c(7:0))#1" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:c(7:0).sva#4(0)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(1)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(2)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(3)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(4)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(5)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(6)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load net {PAD:for:for:c(7:0).sva#4(7)} -pin  "reg(PAD:for:for:c(7:0))#1" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#4}
load inst "reg(PAD:for:for:else:else:acc.itm(14:1))" "reg(14,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-246 -attr oid 245 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:else:else:acc.itm(14:1))}
load net {PAD:for:for:if:acc.ncse#2(0)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(1)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(2)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(3)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(4)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(5)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(6)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(7)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(8)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(9)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(10)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(11)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(12)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(13)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {D(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(11)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(12)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {DRs(13)} -attr @path {/apply_conv/apply_conv:core/0#127}
load net {clk} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-247 -attr oid 246 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(0)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(1)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(2)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(3)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(4)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(5)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(6)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(7)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(8)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(9)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(10)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(11)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(12)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(13)} -pin  "reg(PAD:for:for:else:else:acc.itm(14:1))" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load inst "reg(PAD:for:for:else:else:acc.itm(0))" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-248 -attr oid 247 -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:else:else:acc.itm(0))}
load net {reg(PAD:for:for:if:acc#1.ncse).cse} -pin  "reg(PAD:for:for:else:else:acc.itm(0))" {D(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:acc#1.ncse).cse}
load net {GND} -pin  "reg(PAD:for:for:else:else:acc.itm(0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(PAD:for:for:else:else:acc.itm(0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-249 -attr oid 248 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(PAD:for:for:else:else:acc.itm(0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {PAD:for:for:else:else:acc.itm(0)#2} -pin  "reg(PAD:for:for:else:else:acc.itm(0))" {Z(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(0)#2}
load inst "reg(CONV_K_W:n(1:0))" "reg(2,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-250 -attr oid 249 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:n(1:0))}
load net {CONV_K_W:n:mux(0)} -pin  "reg(CONV_K_W:n(1:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n:mux}
load net {CONV_K_W:n:mux(1)} -pin  "reg(CONV_K_W:n(1:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n:mux}
load net {GND} -pin  "reg(CONV_K_W:n(1:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {GND} -pin  "reg(CONV_K_W:n(1:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {clk} -pin  "reg(CONV_K_W:n(1:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-251 -attr oid 250 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_W:n(1:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:n(1:0).lpi#6(0)} -pin  "reg(CONV_K_W:n(1:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n(1:0).lpi#6}
load net {CONV_K_W:n(1:0).lpi#6(1)} -pin  "reg(CONV_K_W:n(1:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n(1:0).lpi#6}
load inst "CONV_K_W:n:mux" "mux(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-252 -attr oid 251 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n:mux} -attr area 2.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(2,1,2)"
load net {z.out(0)} -pin  "CONV_K_W:n:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {z.out(1)} -pin  "CONV_K_W:n:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out}
load net {not#56} -pin  "CONV_K_W:n:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs#1}
load net {not#56} -pin  "CONV_K_W:n:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/exs#1}
load net {CONV_K_W:acc.tmp(2)} -pin  "CONV_K_W:n:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc.tmp(2)}
load net {CONV_K_W:n:mux(0)} -pin  "CONV_K_W:n:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n:mux}
load net {CONV_K_W:n:mux(1)} -pin  "CONV_K_W:n:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n:mux}
load inst "not#56" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#56} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {CONV_K_H:acc.tmp(2)} -pin  "not#56" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:acc.tmp(2)}
load net {not#56} -pin  "not#56" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#56}
load inst "reg(CONV_K_D:l(1:0))" "reg(2,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-253 -attr oid 252 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D:l(1:0))}
load net {CONV_K_D:l:CONV_K_D:l:and(0)} -pin  "reg(CONV_K_D:l(1:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:and}
load net {CONV_K_D:l:CONV_K_D:l:and(1)} -pin  "reg(CONV_K_D:l(1:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:and}
load net {GND} -pin  "reg(CONV_K_D:l(1:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {GND} -pin  "reg(CONV_K_D:l(1:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {clk} -pin  "reg(CONV_K_D:l(1:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-254 -attr oid 253 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D:l(1:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D:l(1:0).sva#5(0)} -pin  "reg(CONV_K_D:l(1:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#5}
load net {CONV_K_D:l(1:0).sva#5(1)} -pin  "reg(CONV_K_D:l(1:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#5}
load inst "CONV_K_D:l:CONV_K_D:l:and" "and(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-255 -attr oid 254 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:and} -attr area 2.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(2,2)"
load net {CONV_K_D:l(1:0).sva:mx1(0)} -pin  "CONV_K_D:l:CONV_K_D:l:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva:mx1}
load net {CONV_K_D:l(1:0).sva:mx1(1)} -pin  "CONV_K_D:l:CONV_K_D:l:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva:mx1}
load net {fsm_output(7)} -pin  "CONV_K_D:l:CONV_K_D:l:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:exs#1}
load net {fsm_output(7)} -pin  "CONV_K_D:l:CONV_K_D:l:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:exs#1}
load net {CONV_K_D:l:CONV_K_D:l:and(0)} -pin  "CONV_K_D:l:CONV_K_D:l:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:and}
load net {CONV_K_D:l:CONV_K_D:l:and(1)} -pin  "CONV_K_D:l:CONV_K_D:l:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:and}
load inst "reg(temp#1)" "reg(11,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-256 -attr oid 255 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(temp#1)}
load net {z.out#9(0)} -pin  "reg(temp#1)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(1)} -pin  "reg(temp#1)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(2)} -pin  "reg(temp#1)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(3)} -pin  "reg(temp#1)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(4)} -pin  "reg(temp#1)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(5)} -pin  "reg(temp#1)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(6)} -pin  "reg(temp#1)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(7)} -pin  "reg(temp#1)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(8)} -pin  "reg(temp#1)" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(9)} -pin  "reg(temp#1)" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(10)} -pin  "reg(temp#1)" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {GND} -pin  "reg(temp#1)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {clk} -pin  "reg(temp#1)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-257 -attr oid 256 -attr @path {/apply_conv/apply_conv:core/clk}
load net {CONV_K_D.stage_0#2} -pin  "reg(temp#1)" {en(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D.stage_0#2}
load net {rst} -pin  "reg(temp#1)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {temp#1.sva#2(0)} -pin  "reg(temp#1)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(1)} -pin  "reg(temp#1)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(2)} -pin  "reg(temp#1)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(3)} -pin  "reg(temp#1)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(4)} -pin  "reg(temp#1)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(5)} -pin  "reg(temp#1)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(6)} -pin  "reg(temp#1)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(7)} -pin  "reg(temp#1)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(8)} -pin  "reg(temp#1)" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(9)} -pin  "reg(temp#1)" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(10)} -pin  "reg(temp#1)" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load inst "reg(CONV_K_H:m(1:0).sva.dfm#3)" "reg(2,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-258 -attr oid 257 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_H:m(1:0).sva.dfm#3)}
load net {CONV_K_H:m:mux(0)} -pin  "reg(CONV_K_H:m(1:0).sva.dfm#3)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m:mux}
load net {CONV_K_H:m:mux(1)} -pin  "reg(CONV_K_H:m(1:0).sva.dfm#3)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m:mux}
load net {GND} -pin  "reg(CONV_K_H:m(1:0).sva.dfm#3)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {GND} -pin  "reg(CONV_K_H:m(1:0).sva.dfm#3)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {clk} -pin  "reg(CONV_K_H:m(1:0).sva.dfm#3)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-259 -attr oid 258 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_H:m(1:0).sva.dfm#3)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_H:m(1:0).sva.dfm#4(0)} -pin  "reg(CONV_K_H:m(1:0).sva.dfm#3)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva.dfm#4}
load net {CONV_K_H:m(1:0).sva.dfm#4(1)} -pin  "reg(CONV_K_H:m(1:0).sva.dfm#3)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva.dfm#4}
load inst "CONV_K_H:m:mux" "mux(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-260 -attr oid 259 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m:mux} -attr area 2.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(2,1,2)"
load net {CONV_K_H:m(1:0).sva:mx0(0)} -pin  "CONV_K_H:m:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva:mx0}
load net {CONV_K_H:m(1:0).sva:mx0(1)} -pin  "CONV_K_H:m:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva:mx0}
load net {z.out#1(0)} -pin  "CONV_K_H:m:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(1)} -pin  "CONV_K_H:m:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {CONV_K_W:acc.tmp(2)} -pin  "CONV_K_H:m:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc.tmp(2)}
load net {CONV_K_H:m:mux(0)} -pin  "CONV_K_H:m:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m:mux}
load net {CONV_K_H:m:mux(1)} -pin  "CONV_K_H:m:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m:mux}
load inst "reg(exit:CONV_K_D.lpi#5.dfm#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-261 -attr oid 260 -attr @path {/apply_conv/apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1)}
load net {CONV_K_H:CONV_K_H:and#1} -pin  "reg(exit:CONV_K_D.lpi#5.dfm#1)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:CONV_K_H:and#1}
load net {GND} -pin  "reg(exit:CONV_K_D.lpi#5.dfm#1)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(exit:CONV_K_D.lpi#5.dfm#1)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-262 -attr oid 261 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(exit:CONV_K_D.lpi#5.dfm#1)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {reg(exit:CONV_K_D.lpi#5.dfm#1).cse} -pin  "reg(exit:CONV_K_D.lpi#5.dfm#1)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1).cse}
load inst "CONV_K_H:CONV_K_H:and#1" "and(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-263 -attr oid 262 -attr @path {/apply_conv/apply_conv:core/CONV_K_H:CONV_K_H:and#1} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {CONV_K_D:not} -pin  "CONV_K_H:CONV_K_H:and#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:not}
load net {nor.cse} -pin  "CONV_K_H:CONV_K_H:and#1" {A1(0)} -attr @path {/apply_conv/apply_conv:core/nor.cse}
load net {CONV_K_H:CONV_K_H:and#1} -pin  "CONV_K_H:CONV_K_H:and#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:CONV_K_H:and#1}
load inst "CONV_K_D:not" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-264 -attr oid 263 -attr @path {/apply_conv/apply_conv:core/CONV_K_D:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {xor_cse#5} -pin  "CONV_K_D:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/xor_cse#5}
load net {CONV_K_D:not} -pin  "CONV_K_D:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:not}
load inst "nor" "nor(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-265 -attr oid 264 -attr @path {/apply_conv/apply_conv:core/nor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,2)"
load net {CONV_K_W:acc.tmp(2)} -pin  "nor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc.tmp(2)}
load net {CONV_K_H:acc.tmp(2)} -pin  "nor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:acc.tmp(2)}
load net {nor.cse} -pin  "nor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/nor.cse}
load inst "reg(CONV_K_D:l(1:0))#1" "reg(2,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-266 -attr oid 265 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D:l(1:0))#1}
load net {CONV_K_D:l(1:0).sva#1(0)} -pin  "reg(CONV_K_D:l(1:0))#1" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#1}
load net {CONV_K_D:l(1:0).sva#1(1)} -pin  "reg(CONV_K_D:l(1:0))#1" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#1}
load net {GND} -pin  "reg(CONV_K_D:l(1:0))#1" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {GND} -pin  "reg(CONV_K_D:l(1:0))#1" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {clk} -pin  "reg(CONV_K_D:l(1:0))#1" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-267 -attr oid 266 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D:l(1:0))#1" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D:l(1:0).sva#7(0)} -pin  "reg(CONV_K_D:l(1:0))#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#7}
load net {CONV_K_D:l(1:0).sva#7(1)} -pin  "reg(CONV_K_D:l(1:0))#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#7}
load inst "reg(exit:CONV_K_H.lpi#5.dfm#3)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-268 -attr oid 267 -attr @path {/apply_conv/apply_conv:core/reg(exit:CONV_K_H.lpi#5.dfm#3)}
load net {nor.cse} -pin  "reg(exit:CONV_K_H.lpi#5.dfm#3)" {D(0)} -attr @path {/apply_conv/apply_conv:core/nor.cse}
load net {GND} -pin  "reg(exit:CONV_K_H.lpi#5.dfm#3)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(exit:CONV_K_H.lpi#5.dfm#3)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-269 -attr oid 268 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(exit:CONV_K_H.lpi#5.dfm#3)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {exit:CONV_K_H.lpi#5.dfm#5} -pin  "reg(exit:CONV_K_H.lpi#5.dfm#3)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/exit:CONV_K_H.lpi#5.dfm#5}
load inst "reg(exit:CONV_K_D)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-270 -attr oid 269 -attr vt c -attr @path {/apply_conv/apply_conv:core/reg(exit:CONV_K_D)}
load net {CONV_K_D:not#1} -pin  "reg(exit:CONV_K_D)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:not#1}
load net {GND} -pin  "reg(exit:CONV_K_D)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(exit:CONV_K_D)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-271 -attr oid 270 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(exit:CONV_K_D)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {exit:CONV_K_D.sva#4} -pin  "reg(exit:CONV_K_D)" {Z(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/exit:CONV_K_D.sva#4}
load inst "CONV_K_D:not#1" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-272 -attr oid 271 -attr @path {/apply_conv/apply_conv:core/CONV_K_D:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {xor_cse#5} -pin  "CONV_K_D:not#1" {A(0)} -attr @path {/apply_conv/apply_conv:core/xor_cse#5}
load net {CONV_K_D:not#1} -pin  "CONV_K_D:not#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:not#1}
load inst "reg(temp#1)#1" "reg(11,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-273 -attr oid 272 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(temp#1)#1}
load net {temp:temp:and(0)} -pin  "reg(temp#1)#1" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(1)} -pin  "reg(temp#1)#1" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(2)} -pin  "reg(temp#1)#1" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(3)} -pin  "reg(temp#1)#1" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(4)} -pin  "reg(temp#1)#1" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(5)} -pin  "reg(temp#1)#1" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(6)} -pin  "reg(temp#1)#1" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(7)} -pin  "reg(temp#1)#1" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(8)} -pin  "reg(temp#1)#1" {D(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(9)} -pin  "reg(temp#1)#1" {D(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(10)} -pin  "reg(temp#1)#1" {D(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {GND} -pin  "reg(temp#1)#1" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)#1" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)#1" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)#1" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)#1" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)#1" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)#1" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)#1" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)#1" {DRs(8)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)#1" {DRs(9)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {GND} -pin  "reg(temp#1)#1" {DRs(10)} -attr @path {/apply_conv/apply_conv:core/0#130}
load net {clk} -pin  "reg(temp#1)#1" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-274 -attr oid 273 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(temp#1)#1" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {temp#1.sva(0)} -pin  "reg(temp#1)#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(1)} -pin  "reg(temp#1)#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(2)} -pin  "reg(temp#1)#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(3)} -pin  "reg(temp#1)#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(4)} -pin  "reg(temp#1)#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(5)} -pin  "reg(temp#1)#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(6)} -pin  "reg(temp#1)#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(7)} -pin  "reg(temp#1)#1" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(8)} -pin  "reg(temp#1)#1" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(9)} -pin  "reg(temp#1)#1" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(10)} -pin  "reg(temp#1)#1" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load inst "temp:temp:and" "and(2,11)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-275 -attr oid 274 -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and} -attr area 11.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {temp:mux#3(0)} -pin  "temp:temp:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(1)} -pin  "temp:temp:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(2)} -pin  "temp:temp:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(3)} -pin  "temp:temp:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(4)} -pin  "temp:temp:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(5)} -pin  "temp:temp:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(6)} -pin  "temp:temp:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(7)} -pin  "temp:temp:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(8)} -pin  "temp:temp:and" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(9)} -pin  "temp:temp:and" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(10)} -pin  "temp:temp:and" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {fsm_output(7)} -pin  "temp:temp:and" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:exs}
load net {temp:temp:and(0)} -pin  "temp:temp:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(1)} -pin  "temp:temp:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(2)} -pin  "temp:temp:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(3)} -pin  "temp:temp:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(4)} -pin  "temp:temp:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(5)} -pin  "temp:temp:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(6)} -pin  "temp:temp:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(7)} -pin  "temp:temp:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(8)} -pin  "temp:temp:and" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(9)} -pin  "temp:temp:and" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load net {temp:temp:and(10)} -pin  "temp:temp:and" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:temp:and}
load inst "temp:mux#3" "mux(2,11)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-276 -attr oid 275 -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3} -attr area 11.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {temp#1.sva(0)} -pin  "temp:mux#3" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(1)} -pin  "temp:mux#3" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(2)} -pin  "temp:mux#3" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(3)} -pin  "temp:mux#3" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(4)} -pin  "temp:mux#3" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(5)} -pin  "temp:mux#3" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(6)} -pin  "temp:mux#3" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(7)} -pin  "temp:mux#3" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(8)} -pin  "temp:mux#3" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(9)} -pin  "temp:mux#3" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(10)} -pin  "temp:mux#3" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {z.out#9(0)} -pin  "temp:mux#3" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(1)} -pin  "temp:mux#3" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(2)} -pin  "temp:mux#3" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(3)} -pin  "temp:mux#3" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(4)} -pin  "temp:mux#3" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(5)} -pin  "temp:mux#3" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(6)} -pin  "temp:mux#3" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(7)} -pin  "temp:mux#3" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(8)} -pin  "temp:mux#3" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(9)} -pin  "temp:mux#3" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {z.out#9(10)} -pin  "temp:mux#3" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#9}
load net {temp:and} -pin  "temp:mux#3" {S(0)} -attr @path {/apply_conv/apply_conv:core/temp:and}
load net {temp:mux#3(0)} -pin  "temp:mux#3" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(1)} -pin  "temp:mux#3" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(2)} -pin  "temp:mux#3" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(3)} -pin  "temp:mux#3" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(4)} -pin  "temp:mux#3" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(5)} -pin  "temp:mux#3" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(6)} -pin  "temp:mux#3" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(7)} -pin  "temp:mux#3" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(8)} -pin  "temp:mux#3" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(9)} -pin  "temp:mux#3" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load net {temp:mux#3(10)} -pin  "temp:mux#3" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:mux#3}
load inst "temp:and" "and(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-277 -attr oid 276 -attr @path {/apply_conv/apply_conv:core/temp:and} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {or.dcpl#12} -pin  "temp:and" {A0(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl#12}
load net {fsm_output(7)} -pin  "temp:and" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#13}
load net {temp:and} -pin  "temp:and" {Z(0)} -attr @path {/apply_conv/apply_conv:core/temp:and}
load inst "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" "reg(7,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-278 -attr oid 277 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)}
load net {z.out#4(0)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(1)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(2)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(3)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(4)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(5)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {z.out#4(6)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#4}
load net {GND} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {clk} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-279 -attr oid 278 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(0)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(1)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(2)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(3)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(4)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(5)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(6)} -pin  "reg(CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load inst "reg(CONV_NB_K:i(1:0))" "reg(2,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-280 -attr oid 279 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_NB_K:i(1:0))}
load net {CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and(0)} -pin  "reg(CONV_NB_K:i(1:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and}
load net {CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and(1)} -pin  "reg(CONV_NB_K:i(1:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and}
load net {GND} -pin  "reg(CONV_NB_K:i(1:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {GND} -pin  "reg(CONV_NB_K:i(1:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#126}
load net {clk} -pin  "reg(CONV_NB_K:i(1:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-281 -attr oid 280 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(CONV_NB_K:i(1:CONV_NB_K:i:or} -pin  "reg(CONV_NB_K:i(1:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_NB_K:i(1:CONV_NB_K:i:or}
load net {rst} -pin  "reg(CONV_NB_K:i(1:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "reg(CONV_NB_K:i(1:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "reg(CONV_NB_K:i(1:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load inst "CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and" "and(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-282 -attr oid 281 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and} -attr area 2.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(2,2)"
load net {z.out#1(0)} -pin  "CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {z.out#1(1)} -pin  "CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#1}
load net {fsm_output(11)} -pin  "CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:exs}
load net {fsm_output(11)} -pin  "CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:exs}
load net {CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and(0)} -pin  "CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and}
load net {CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and(1)} -pin  "CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:CONV_K_D:l:CONV_K_D:l:and}
load inst "reg(CONV_NB_K:i(1:CONV_NB_K:i:or" "or(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-283 -attr oid 282 -attr @path {/apply_conv/apply_conv:core/reg(CONV_NB_K:i(1:CONV_NB_K:i:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(6)} -pin  "reg(CONV_NB_K:i(1:CONV_NB_K:i:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#10}
load net {fsm_output(11)} -pin  "reg(CONV_NB_K:i(1:CONV_NB_K:i:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)#9}
load net {reg(CONV_NB_K:i(1:CONV_NB_K:i:or} -pin  "reg(CONV_NB_K:i(1:CONV_NB_K:i:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_NB_K:i(1:CONV_NB_K:i:or}
load inst "reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or" "or(3,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-284 -attr oid 283 -attr @path {/apply_conv/apply_conv:core/reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {fsm_output(11)} -pin  "reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)#4}
load net {fsm_output(6)} -pin  "reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#5}
load net {fsm_output(10)} -pin  "reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#2}
load net {reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse} -pin  "reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse}
load inst "reg(CONV_V_SLIDE:j(6:0))" "reg(7,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-285 -attr oid 284 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_V_SLIDE:j(6:0))}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(0)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(1)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(2)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(3)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(4)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(5)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(6)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(CONV_V_SLIDE:j(6:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {clk} -pin  "reg(CONV_V_SLIDE:j(6:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-286 -attr oid 285 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse} -pin  "reg(CONV_V_SLIDE:j(6:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse}
load net {rst} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_V_SLIDE:j(6:0).sva#3(0)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(1)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(2)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(3)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(4)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(5)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(6)} -pin  "reg(CONV_V_SLIDE:j(6:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load inst "PAD:for:r:PAD:for:r:PAD:for:r:and" "and(2,7)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-287 -attr oid 286 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and} -attr area 7.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(7,2)"
load net {CONV_V_SLIDE:j(6:0).sva#1(0)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(1)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(2)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(3)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(4)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(5)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(6)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {fsm_output(10)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(10)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(10)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(10)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(10)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(10)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {fsm_output(10)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:exs}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(0)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(1)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(2)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(3)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(4)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(5)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load net {PAD:for:r:PAD:for:r:PAD:for:r:and(6)} -pin  "PAD:for:r:PAD:for:r:PAD:for:r:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:PAD:for:r:PAD:for:r:and}
load inst "reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or" "or(4,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-288 -attr oid 287 -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,4)"
load net {fsm_output(10)} -pin  "reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)}
load net {fsm_output(11)} -pin  "reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)#2}
load net {fsm_output(6)} -pin  "reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#6}
load net {fsm_output(9)} -pin  "reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or" {A3(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(9)}
load net {reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or.cse} -pin  "reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or.cse}
load inst "reg(CONV_H_SLIDE:k(7:0))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-289 -attr oid 288 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:k(7:0))}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(0)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(1)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(2)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(3)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(4)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(5)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(6)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(7)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0}
load net {clk} -pin  "reg(CONV_H_SLIDE:k(7:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-290 -attr oid 289 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or.cse} -pin  "reg(CONV_H_SLIDE:k(7:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or.cse}
load net {rst} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_H_SLIDE:k(7:0).sva(0)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(1)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(2)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(3)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(4)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(5)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(6)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(7)} -pin  "reg(CONV_H_SLIDE:k(7:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load inst "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" "and(2,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-291 -attr oid 290 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and} -attr area 8.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(8,2)"
load net {CONV_H_SLIDE:k(7:0).sva#5(0)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(1)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(2)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(3)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(4)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(5)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(6)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(7)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {fsm_output(9)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(9)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(9)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(9)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(9)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(9)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(9)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {fsm_output(9)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:exs}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(0)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(1)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(2)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(3)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(4)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(5)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(6)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load net {PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and(7)} -pin  "PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:PAD:for:for:c:PAD:for:for:c:and}
load inst "reg(o_c(7:0))" "reg(8,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-292 -attr oid 291 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(o_c(7:0))}
load net {o_c:o_c:o_c:and(0)} -pin  "reg(o_c(7:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(1)} -pin  "reg(o_c(7:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(2)} -pin  "reg(o_c(7:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(3)} -pin  "reg(o_c(7:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(4)} -pin  "reg(o_c(7:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(5)} -pin  "reg(o_c(7:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(6)} -pin  "reg(o_c(7:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(7)} -pin  "reg(o_c(7:0))" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(o_c(7:0))" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0}
load net {clk} -pin  "reg(o_c(7:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-293 -attr oid 292 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or.cse} -pin  "reg(o_c(7:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:k(7:CONV_H_SLIDE:k:or.cse}
load net {rst} -pin  "reg(o_c(7:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {o_c(7:0).lpi#4(0)} -pin  "reg(o_c(7:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(1)} -pin  "reg(o_c(7:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(2)} -pin  "reg(o_c(7:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(3)} -pin  "reg(o_c(7:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(4)} -pin  "reg(o_c(7:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(5)} -pin  "reg(o_c(7:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(6)} -pin  "reg(o_c(7:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(7)} -pin  "reg(o_c(7:0))" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load inst "o_c:o_c:o_c:and" "and(2,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-294 -attr oid 293 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and} -attr area 8.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(8,2)"
load net {CONV_H_SLIDE:acc#5.itm#2(0)} -pin  "o_c:o_c:o_c:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(1)} -pin  "o_c:o_c:o_c:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(2)} -pin  "o_c:o_c:o_c:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(3)} -pin  "o_c:o_c:o_c:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(4)} -pin  "o_c:o_c:o_c:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(5)} -pin  "o_c:o_c:o_c:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(6)} -pin  "o_c:o_c:o_c:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(7)} -pin  "o_c:o_c:o_c:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {fsm_output(9)} -pin  "o_c:o_c:o_c:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(9)} -pin  "o_c:o_c:o_c:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(9)} -pin  "o_c:o_c:o_c:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(9)} -pin  "o_c:o_c:o_c:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(9)} -pin  "o_c:o_c:o_c:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(9)} -pin  "o_c:o_c:o_c:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(9)} -pin  "o_c:o_c:o_c:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {fsm_output(9)} -pin  "o_c:o_c:o_c:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:exs}
load net {o_c:o_c:o_c:and(0)} -pin  "o_c:o_c:o_c:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(1)} -pin  "o_c:o_c:o_c:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(2)} -pin  "o_c:o_c:o_c:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(3)} -pin  "o_c:o_c:o_c:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(4)} -pin  "o_c:o_c:o_c:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(5)} -pin  "o_c:o_c:o_c:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(6)} -pin  "o_c:o_c:o_c:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load net {o_c:o_c:o_c:and(7)} -pin  "o_c:o_c:o_c:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:o_c:o_c:and}
load inst "reg(o_r(6:0))" "reg(7,1,1,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-295 -attr oid 294 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(o_r(6:0))}
load net {o_r:o_r:o_r:and(0)} -pin  "reg(o_r(6:0))" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(1)} -pin  "reg(o_r(6:0))" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(2)} -pin  "reg(o_r(6:0))" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(3)} -pin  "reg(o_r(6:0))" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(4)} -pin  "reg(o_r(6:0))" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(5)} -pin  "reg(o_r(6:0))" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(6)} -pin  "reg(o_r(6:0))" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {GND} -pin  "reg(o_r(6:0))" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0#125}
load net {clk} -pin  "reg(o_r(6:0))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-296 -attr oid 295 -attr @path {/apply_conv/apply_conv:core/clk}
load net {reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse} -pin  "reg(o_r(6:0))" {en(0)} -attr @path {/apply_conv/apply_conv:core/reg(CONV_V_SLIDE:j(6:CONV_V_SLIDE:j:or.cse}
load net {rst} -pin  "reg(o_r(6:0))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {o_r(6:0).lpi#4(0)} -pin  "reg(o_r(6:0))" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(1)} -pin  "reg(o_r(6:0))" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(2)} -pin  "reg(o_r(6:0))" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(3)} -pin  "reg(o_r(6:0))" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(4)} -pin  "reg(o_r(6:0))" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(5)} -pin  "reg(o_r(6:0))" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(6)} -pin  "reg(o_r(6:0))" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load inst "o_r:o_r:o_r:and" "and(2,7)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-297 -attr oid 296 -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and} -attr area 7.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(7,2)"
load net {z.out#5(0)} -pin  "o_r:o_r:o_r:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)}
load net {z.out#5(1)} -pin  "o_r:o_r:o_r:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)}
load net {z.out#5(2)} -pin  "o_r:o_r:o_r:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)}
load net {z.out#5(3)} -pin  "o_r:o_r:o_r:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)}
load net {z.out#5(4)} -pin  "o_r:o_r:o_r:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)}
load net {z.out#5(5)} -pin  "o_r:o_r:o_r:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)}
load net {z.out#5(6)} -pin  "o_r:o_r:o_r:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)}
load net {fsm_output(10)} -pin  "o_r:o_r:o_r:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(10)} -pin  "o_r:o_r:o_r:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(10)} -pin  "o_r:o_r:o_r:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(10)} -pin  "o_r:o_r:o_r:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(10)} -pin  "o_r:o_r:o_r:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(10)} -pin  "o_r:o_r:o_r:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {fsm_output(10)} -pin  "o_r:o_r:o_r:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:exs}
load net {o_r:o_r:o_r:and(0)} -pin  "o_r:o_r:o_r:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(1)} -pin  "o_r:o_r:o_r:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(2)} -pin  "o_r:o_r:o_r:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(3)} -pin  "o_r:o_r:o_r:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(4)} -pin  "o_r:o_r:o_r:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(5)} -pin  "o_r:o_r:o_r:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load net {o_r:o_r:o_r:and(6)} -pin  "o_r:o_r:o_r:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r:o_r:o_r:and}
load inst "reg(CONV_K_D.stage_0)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-298 -attr oid 297 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D.stage_0)}
load net {CONV_K_D:CONV_K_D:nand} -pin  "reg(CONV_K_D.stage_0)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:CONV_K_D:nand}
load net {GND} -pin  "reg(CONV_K_D.stage_0)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_D.stage_0)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-299 -attr oid 298 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D.stage_0)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D.stage_0} -pin  "reg(CONV_K_D.stage_0)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D.stage_0}
load inst "CONV_K_D:CONV_K_D:nand" "nand(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-300 -attr oid 299 -attr @path {/apply_conv/apply_conv:core/CONV_K_D:CONV_K_D:nand} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nand(1,2)"
load net {CONV_K_D:nand} -pin  "CONV_K_D:CONV_K_D:nand" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:nand}
load net {fsm_output(7)} -pin  "CONV_K_D:CONV_K_D:nand" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#3}
load net {CONV_K_D:CONV_K_D:nand} -pin  "CONV_K_D:CONV_K_D:nand" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:CONV_K_D:nand}
load inst "CONV_K_D:nand" "nand(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-301 -attr oid 300 -attr @path {/apply_conv/apply_conv:core/CONV_K_D:nand} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nand(1,2)"
load net {CONV_K_D.stage_0} -pin  "CONV_K_D:nand" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D.stage_0}
load net {or#19} -pin  "CONV_K_D:nand" {A1(0)} -attr @path {/apply_conv/apply_conv:core/or#19}
load net {CONV_K_D:nand} -pin  "CONV_K_D:nand" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:nand}
load inst "or#19" "or(3,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/or#19} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,3)"
load net {CONV_K_W:acc.tmp(2)} -pin  "or#19" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc.tmp(2)}
load net {CONV_K_H:acc.tmp(2)} -pin  "or#19" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:acc.tmp(2)}
load net {xor_cse#5} -pin  "or#19" {A2(0)} -attr @path {/apply_conv/apply_conv:core/xor_cse#5}
load net {or#19} -pin  "or#19" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or#19}
load inst "reg(CONV_K_D.stage_0#2)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-302 -attr oid 301 -attr @path {/apply_conv/apply_conv:core/reg(CONV_K_D.stage_0#2)}
load net {CONV_K_D:CONV_K_D:and} -pin  "reg(CONV_K_D.stage_0#2)" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:CONV_K_D:and}
load net {GND} -pin  "reg(CONV_K_D.stage_0#2)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_K_D.stage_0#2)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-303 -attr oid 302 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_K_D.stage_0#2)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_K_D.stage_0#2} -pin  "reg(CONV_K_D.stage_0#2)" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D.stage_0#2}
load inst "CONV_K_D:CONV_K_D:and" "and(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-304 -attr oid 303 -attr @path {/apply_conv/apply_conv:core/CONV_K_D:CONV_K_D:and} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {CONV_K_D.stage_0} -pin  "CONV_K_D:CONV_K_D:and" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D.stage_0}
load net {fsm_output(7)} -pin  "CONV_K_D:CONV_K_D:and" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#2}
load net {CONV_K_D:CONV_K_D:and} -pin  "CONV_K_D:CONV_K_D:and" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:CONV_K_D:and}
load inst "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-305 -attr oid 304 -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))}
load net {CONV_H_SLIDE:acc(3)} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {D(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3)}
load net {GND} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0#8}
load net {clk} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-306 -attr oid 305 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3).itm#1} -pin  "reg(CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3))" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc)(3).itm#1}
load inst "CONV_H_SLIDE:acc" "add(4,-1,3,0,4)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-307 -attr oid 306 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc} -attr area 4.000000 -attr delay 1.265000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(4,0,4,0,4)"
load net {CONV_H_SLIDE:k:not(0)} -pin  "CONV_H_SLIDE:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:conc}
load net {CONV_H_SLIDE:k:not(1)} -pin  "CONV_H_SLIDE:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:conc}
load net {CONV_H_SLIDE:k:not(2)} -pin  "CONV_H_SLIDE:acc" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:conc}
load net {PWR} -pin  "CONV_H_SLIDE:acc" {A(3)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:conc}
load net {PWR} -pin  "CONV_H_SLIDE:acc" {B(0)} -attr @path {/apply_conv/apply_conv:core/5#1}
load net {GND} -pin  "CONV_H_SLIDE:acc" {B(1)} -attr @path {/apply_conv/apply_conv:core/5#1}
load net {PWR} -pin  "CONV_H_SLIDE:acc" {B(2)} -attr @path {/apply_conv/apply_conv:core/5#1}
load net {CONV_H_SLIDE:acc(0)} -pin  "CONV_H_SLIDE:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc}
load net {CONV_H_SLIDE:acc(1)} -pin  "CONV_H_SLIDE:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc}
load net {CONV_H_SLIDE:acc(2)} -pin  "CONV_H_SLIDE:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc}
load net {CONV_H_SLIDE:acc(3)} -pin  "CONV_H_SLIDE:acc" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc}
load inst "CONV_H_SLIDE:k:not" "not(3)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-308 -attr oid 307 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(3)"
load net {CONV_H_SLIDE:k(7:0).sva#1(5)} -pin  "CONV_H_SLIDE:k:not" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva#1)(7-5)}
load net {CONV_H_SLIDE:k(7:0).sva#1(6)} -pin  "CONV_H_SLIDE:k:not" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva#1)(7-5)}
load net {CONV_H_SLIDE:k(7:0).sva#1(7)} -pin  "CONV_H_SLIDE:k:not" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:slc(CONV_H_SLIDE:k(7:0).sva#1)(7-5)}
load net {CONV_H_SLIDE:k:not(0)} -pin  "CONV_H_SLIDE:k:not" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:not}
load net {CONV_H_SLIDE:k:not(1)} -pin  "CONV_H_SLIDE:k:not" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:not}
load net {CONV_H_SLIDE:k:not(2)} -pin  "CONV_H_SLIDE:k:not" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k:not}
load inst "reg(CONV_H_SLIDE:k(7:0))#1" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-309 -attr oid 308 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:k(7:0))#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(0)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(1)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(2)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(3)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(4)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(5)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(6)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(7)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0}
load net {clk} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-310 -attr oid 309 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_H_SLIDE:k(7:0).sva#5(0)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(1)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(2)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(3)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(4)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(5)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(6)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load net {CONV_H_SLIDE:k(7:0).sva#5(7)} -pin  "reg(CONV_H_SLIDE:k(7:0))#1" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#5}
load inst "reg(CONV_H_SLIDE:acc#5)" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-311 -attr oid 310 -attr vt d -attr @path {/apply_conv/apply_conv:core/reg(CONV_H_SLIDE:acc#5)}
load net {z.out#6(0)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(1)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(2)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(3)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(4)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(5)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(6)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {z.out#6(7)} -pin  "reg(CONV_H_SLIDE:acc#5)" {D(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#6}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(0)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(1)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(2)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(3)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(4)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(5)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(6)} -attr @path {/apply_conv/apply_conv:core/0}
load net {GND} -pin  "reg(CONV_H_SLIDE:acc#5)" {DRs(7)} -attr @path {/apply_conv/apply_conv:core/0}
load net {clk} -pin  "reg(CONV_H_SLIDE:acc#5)" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-312 -attr oid 311 -attr @path {/apply_conv/apply_conv:core/clk}
load net {rst} -pin  "reg(CONV_H_SLIDE:acc#5)" {Rs(0)} -attr @path {/apply_conv/apply_conv:core/rst}
load net {CONV_H_SLIDE:acc#5.itm#2(0)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(1)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(2)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(3)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(4)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(5)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(6)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load net {CONV_H_SLIDE:acc#5.itm#2(7)} -pin  "reg(CONV_H_SLIDE:acc#5)" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#5.itm#2}
load inst "PAD:for:for:if:acc" "add(13,0,14,-1,14)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-313 -attr oid 312 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc} -attr area 14.001000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,13,0,14)"
load net {PAD:for:for:if:acc#1.ncse(1)} -pin  "PAD:for:for:if:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(2)} -pin  "PAD:for:for:if:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(3)} -pin  "PAD:for:for:if:acc" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(4)} -pin  "PAD:for:for:if:acc" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(5)} -pin  "PAD:for:for:if:acc" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(6)} -pin  "PAD:for:for:if:acc" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(7)} -pin  "PAD:for:for:if:acc" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(8)} -pin  "PAD:for:for:if:acc" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(9)} -pin  "PAD:for:for:if:acc" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(10)} -pin  "PAD:for:for:if:acc" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(11)} -pin  "PAD:for:for:if:acc" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(12)} -pin  "PAD:for:for:if:acc" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {PAD:for:for:if:acc#1.ncse(13)} -pin  "PAD:for:for:if:acc" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(13-1)}
load net {z.out#7(0)} -pin  "PAD:for:for:if:acc" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(1)} -pin  "PAD:for:for:if:acc" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(2)} -pin  "PAD:for:for:if:acc" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(3)} -pin  "PAD:for:for:if:acc" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(4)} -pin  "PAD:for:for:if:acc" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(5)} -pin  "PAD:for:for:if:acc" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(6)} -pin  "PAD:for:for:if:acc" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(7)} -pin  "PAD:for:for:if:acc" {B(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(8)} -pin  "PAD:for:for:if:acc" {B(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(9)} -pin  "PAD:for:for:if:acc" {B(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(10)} -pin  "PAD:for:for:if:acc" {B(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(11)} -pin  "PAD:for:for:if:acc" {B(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(12)} -pin  "PAD:for:for:if:acc" {B(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(13)} -pin  "PAD:for:for:if:acc" {B(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {PAD:for:for:if:acc.ncse(0)} -pin  "PAD:for:for:if:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(1)} -pin  "PAD:for:for:if:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(2)} -pin  "PAD:for:for:if:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(3)} -pin  "PAD:for:for:if:acc" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(4)} -pin  "PAD:for:for:if:acc" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(5)} -pin  "PAD:for:for:if:acc" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(6)} -pin  "PAD:for:for:if:acc" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(7)} -pin  "PAD:for:for:if:acc" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(8)} -pin  "PAD:for:for:if:acc" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(9)} -pin  "PAD:for:for:if:acc" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(10)} -pin  "PAD:for:for:if:acc" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(11)} -pin  "PAD:for:for:if:acc" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(12)} -pin  "PAD:for:for:if:acc" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(13)} -pin  "PAD:for:for:if:acc" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load inst "PAD:for:for:if:acc#1" "add(14,-1,7,0,14)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-314 -attr oid 313 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1} -attr area 14.000000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)"
load net {PAD:for:for:if:PAD:for:for:if:mul(0)} -pin  "PAD:for:for:if:acc#1" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(1)} -pin  "PAD:for:for:if:acc#1" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(2)} -pin  "PAD:for:for:if:acc#1" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(3)} -pin  "PAD:for:for:if:acc#1" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(4)} -pin  "PAD:for:for:if:acc#1" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(5)} -pin  "PAD:for:for:if:acc#1" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(6)} -pin  "PAD:for:for:if:acc#1" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(7)} -pin  "PAD:for:for:if:acc#1" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(8)} -pin  "PAD:for:for:if:acc#1" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(9)} -pin  "PAD:for:for:if:acc#1" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(10)} -pin  "PAD:for:for:if:acc#1" {A(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(11)} -pin  "PAD:for:for:if:acc#1" {A(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(12)} -pin  "PAD:for:for:if:acc#1" {A(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(13)} -pin  "PAD:for:for:if:acc#1" {A(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "PAD:for:for:if:acc#1" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "PAD:for:for:if:acc#1" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "PAD:for:for:if:acc#1" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "PAD:for:for:if:acc#1" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "PAD:for:for:if:acc#1" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "PAD:for:for:if:acc#1" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "PAD:for:for:if:acc#1" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(7-1)}
load net {PAD:for:for:if:acc#1.ncse(0)} -pin  "PAD:for:for:if:acc#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(1)} -pin  "PAD:for:for:if:acc#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(2)} -pin  "PAD:for:for:if:acc#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(3)} -pin  "PAD:for:for:if:acc#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(4)} -pin  "PAD:for:for:if:acc#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(5)} -pin  "PAD:for:for:if:acc#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(6)} -pin  "PAD:for:for:if:acc#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(7)} -pin  "PAD:for:for:if:acc#1" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(8)} -pin  "PAD:for:for:if:acc#1" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(9)} -pin  "PAD:for:for:if:acc#1" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(10)} -pin  "PAD:for:for:if:acc#1" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(11)} -pin  "PAD:for:for:if:acc#1" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(12)} -pin  "PAD:for:for:if:acc#1" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load net {PAD:for:for:if:acc#1.ncse(13)} -pin  "PAD:for:for:if:acc#1" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc#1.ncse}
load inst "PAD:for:for:if:PAD:for:for:if:mul" "mul(7,0,7,0,14)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-315 -attr oid 314 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul} -attr area 692.000000 -attr delay 2.838098 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(7,0,7,0,14)"
load net {PAD:for:r(6:0).sva#4(0)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:if:asn#3)}
load net {PWR} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(0)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(1)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(2)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(3)} -attr @path {/apply_conv/apply_conv:core/81}
load net {PWR} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(4)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(5)} -attr @path {/apply_conv/apply_conv:core/81}
load net {PWR} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {B(6)} -attr @path {/apply_conv/apply_conv:core/81}
load net {PAD:for:for:if:PAD:for:for:if:mul(0)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(1)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(2)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(3)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(4)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(5)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(6)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(7)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(8)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(9)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(10)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(11)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(12)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load net {PAD:for:for:if:PAD:for:for:if:mul(13)} -pin  "PAD:for:for:if:PAD:for:for:if:mul" {Z(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:mul}
load inst "PAD:for:for:else:else:acc#5" "add(8,-1,1,1,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-316 -attr oid 315 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,1,1,9)"
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "PAD:for:for:else:else:acc#5" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "PAD:for:for:else:else:acc#5" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "PAD:for:for:else:else:acc#5" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "PAD:for:for:else:else:acc#5" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "PAD:for:for:else:else:acc#5" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "PAD:for:for:else:else:acc#5" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "PAD:for:for:else:else:acc#5" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "PAD:for:for:else:else:acc#5" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PWR} -pin  "PAD:for:for:else:else:acc#5" {B(0)} -attr @path {/apply_conv/apply_conv:core/-1}
load net {PAD:for:for:else:else:acc#5.psp.sva(0)} -pin  "PAD:for:for:else:else:acc#5" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(1)} -pin  "PAD:for:for:else:else:acc#5" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(2)} -pin  "PAD:for:for:else:else:acc#5" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(3)} -pin  "PAD:for:for:else:else:acc#5" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(4)} -pin  "PAD:for:for:else:else:acc#5" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(5)} -pin  "PAD:for:for:else:else:acc#5" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(6)} -pin  "PAD:for:for:else:else:acc#5" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load net {PAD:for:for:else:else:acc#5.psp.sva(7)} -pin  "PAD:for:for:else:else:acc#5" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva}
load inst "and#129" "and(2,2)" "INTERFACE" -attr vt dc -attr @path {/apply_conv/apply_conv:core/and#129} -attr area 2.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(2,2)"
load net {mux(0)} -pin  "and#129" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(1)} -pin  "and#129" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/mux}
load net {nor#15} -pin  "and#129" {A1(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/exs}
load net {nor#15} -pin  "and#129" {A1(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/exs}
load net {CONV_K_H:m(1:0).sva:mx0(0)} -pin  "and#129" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva:mx0}
load net {CONV_K_H:m(1:0).sva:mx0(1)} -pin  "and#129" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva:mx0}
load inst "mux" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/apply_conv/apply_conv:core/mux} -attr area 2.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(2,1,2)"
load net {CONV_K_H:m(1:0).sva.dfm#4(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva.dfm#4}
load net {CONV_K_H:m(1:0).sva.dfm#4(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva.dfm#4}
load net {and#23} -pin  "mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m:CONV_K_H:m:exs}
load net {and#23} -pin  "mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m:CONV_K_H:m:exs}
load net {nor#13} -pin  "mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/nor#13}
load net {mux(0)} -pin  "mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/mux}
load net {mux(1)} -pin  "mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/mux}
load inst "and#23" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#23} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {CONV_K_D.stage_0#2} -pin  "and#23" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D.stage_0#2}
load net {not#26} -pin  "and#23" {A1(0)} -attr @path {/apply_conv/apply_conv:core/not#26}
load net {and#23} -pin  "and#23" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#23}
load inst "not#26" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#26} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {reg(exit:CONV_K_D.lpi#5.dfm#1).cse} -pin  "not#26" {A(0)} -attr @path {/apply_conv/apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1).cse}
load net {not#26} -pin  "not#26" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#26}
load inst "nor#13" "nor(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/nor#13} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,2)"
load net {nor#14} -pin  "nor#13" {A0(0)} -attr @path {/apply_conv/apply_conv:core/nor#14}
load net {or.dcpl#12} -pin  "nor#13" {A1(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl#12}
load net {nor#13} -pin  "nor#13" {Z(0)} -attr @path {/apply_conv/apply_conv:core/nor#13}
load inst "nor#14" "nor(3,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/nor#14} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,3)"
load net {lfst:exit:CONV_K_H.sva.dfm} -pin  "nor#14" {A0(0)} -attr @path {/apply_conv/apply_conv:core/lfst:exit:CONV_K_H.sva.dfm}
load net {reg(exit:CONV_K_D.lpi#5.dfm#1).cse} -pin  "nor#14" {A1(0)} -attr @path {/apply_conv/apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1).cse}
load net {not#59} -pin  "nor#14" {A2(0)} -attr @path {/apply_conv/apply_conv:core/not#59}
load net {nor#14} -pin  "nor#14" {Z(0)} -attr @path {/apply_conv/apply_conv:core/nor#14}
load inst "not#59" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#59} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {CONV_K_D.stage_0#2} -pin  "not#59" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D.stage_0#2}
load net {not#59} -pin  "not#59" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#59}
load inst "nor#15" "nor(2,1)" "INTERFACE" -attr vt c -attr @path {/apply_conv/apply_conv:core/nor#15} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,2)"
load net {and#128} -pin  "nor#15" {A0(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/and#128}
load net {or.dcpl#12} -pin  "nor#15" {A1(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl#12}
load net {nor#15} -pin  "nor#15" {Z(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/nor#15}
load inst "and#128" "and(2,1)" "INTERFACE" -attr vt c -attr @path {/apply_conv/apply_conv:core/and#128} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {nor#12} -pin  "and#128" {A0(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/nor#12}
load net {CONV_K_D.stage_0#2} -pin  "and#128" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D.stage_0#2}
load net {and#128} -pin  "and#128" {Z(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/and#128}
load inst "nor#12" "nor(2,1)" "INTERFACE" -attr vt c -attr @path {/apply_conv/apply_conv:core/nor#12} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,2)"
load net {lfst:exit:CONV_K_H.sva.dfm} -pin  "nor#12" {A0(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/lfst:exit:CONV_K_H.sva.dfm}
load net {reg(exit:CONV_K_D.lpi#5.dfm#1).cse} -pin  "nor#12" {A1(0)} -attr @path {/apply_conv/apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1).cse}
load net {nor#12} -pin  "nor#12" {Z(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/nor#12}
load inst "CONV_K_D:l:mux#1" "mux(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-317 -attr oid 316 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:mux#1} -attr area 2.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(2,1,2)"
load net {CONV_K_D:l(1:0).sva#5(0)} -pin  "CONV_K_D:l:mux#1" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#5}
load net {CONV_K_D:l(1:0).sva#5(1)} -pin  "CONV_K_D:l:mux#1" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#5}
load net {CONV_K_D:l(1:0).sva#7(0)} -pin  "CONV_K_D:l:mux#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#7}
load net {CONV_K_D:l(1:0).sva#7(1)} -pin  "CONV_K_D:l:mux#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#7}
load net {or#14} -pin  "CONV_K_D:l:mux#1" {S(0)} -attr @path {/apply_conv/apply_conv:core/or#14}
load net {CONV_K_D:l(1:0).sva:mx1(0)} -pin  "CONV_K_D:l:mux#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva:mx1}
load net {CONV_K_D:l(1:0).sva:mx1(1)} -pin  "CONV_K_D:l:mux#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva:mx1}
load inst "or#14" "or(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/or#14} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {or.dcpl#12} -pin  "or#14" {A0(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl#12}
load net {not#28} -pin  "or#14" {A1(0)} -attr @path {/apply_conv/apply_conv:core/not#28}
load net {or#14} -pin  "or#14" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or#14}
load inst "not#28" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#28} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {exit:CONV_K_H.lpi#5.dfm#5} -pin  "not#28" {A(0)} -attr @path {/apply_conv/apply_conv:core/exit:CONV_K_H.lpi#5.dfm#5}
load net {not#28} -pin  "not#28" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#28}
load inst "CONV_K_D:acc#1" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-318 -attr oid 317 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:acc#1} -attr area 2.000000 -attr delay 1.215000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,2)"
load net {CONV_K_D:l(1:0).sva:mx1(0)} -pin  "CONV_K_D:acc#1" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva:mx1}
load net {CONV_K_D:l(1:0).sva:mx1(1)} -pin  "CONV_K_D:acc#1" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva:mx1}
load net {PWR} -pin  "CONV_K_D:acc#1" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_K_D:l(1:0).sva#1(0)} -pin  "CONV_K_D:acc#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#1}
load net {CONV_K_D:l(1:0).sva#1(1)} -pin  "CONV_K_D:acc#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva#1}
load inst "CONV_V_SLIDE:acc#2" "add(7,-1,1,0,7)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-319 -attr oid 318 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:acc#2} -attr area 7.000000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,4,1,8)"
load net {CONV_V_SLIDE:j(6:0).sva#3(0)} -pin  "CONV_V_SLIDE:acc#2" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(1)} -pin  "CONV_V_SLIDE:acc#2" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(2)} -pin  "CONV_V_SLIDE:acc#2" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(3)} -pin  "CONV_V_SLIDE:acc#2" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(4)} -pin  "CONV_V_SLIDE:acc#2" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(5)} -pin  "CONV_V_SLIDE:acc#2" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(6)} -pin  "CONV_V_SLIDE:acc#2" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {PWR} -pin  "CONV_V_SLIDE:acc#2" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_V_SLIDE:j(6:0).sva#1(0)} -pin  "CONV_V_SLIDE:acc#2" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(1)} -pin  "CONV_V_SLIDE:acc#2" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(2)} -pin  "CONV_V_SLIDE:acc#2" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(3)} -pin  "CONV_V_SLIDE:acc#2" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(4)} -pin  "CONV_V_SLIDE:acc#2" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(5)} -pin  "CONV_V_SLIDE:acc#2" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load net {CONV_V_SLIDE:j(6:0).sva#1(6)} -pin  "CONV_V_SLIDE:acc#2" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#1}
load inst "CONV_K_H:CONV_K_H:or" "or(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-320 -attr oid 319 -attr vt c -attr @path {/apply_conv/apply_conv:core/CONV_K_H:CONV_K_H:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {exit:CONV_K_D.sva#4} -pin  "CONV_K_H:CONV_K_H:or" {A0(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/exit:CONV_K_D.sva#4}
load net {CONV_K_H:not#6} -pin  "CONV_K_H:CONV_K_H:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:not#6}
load net {lfst:exit:CONV_K_H.sva.dfm} -pin  "CONV_K_H:CONV_K_H:or" {Z(0)} -attr vt c -attr @path {/apply_conv/apply_conv:core/lfst:exit:CONV_K_H.sva.dfm}
load inst "CONV_K_H:not#6" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-321 -attr oid 320 -attr @path {/apply_conv/apply_conv:core/CONV_K_H:not#6} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {exit:CONV_K_H.lpi#5.dfm#5} -pin  "CONV_K_H:not#6" {A(0)} -attr @path {/apply_conv/apply_conv:core/exit:CONV_K_H.lpi#5.dfm#5}
load net {CONV_K_H:not#6} -pin  "CONV_K_H:not#6" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:not#6}
load inst "CONV_K_H:slc(CONV_K_H:CONV_K_H:xor" "xor(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-322 -attr oid 321 -attr @path {/apply_conv/apply_conv:core/CONV_K_H:slc(CONV_K_H:CONV_K_H:xor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_xor(1,2)"
load net {z.out#1(0)} -pin  "CONV_K_H:slc(CONV_K_H:CONV_K_H:xor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:slc(CONV_K_H:m(1:0).sva#1)(0)}
load net {z.out#1(1)} -pin  "CONV_K_H:slc(CONV_K_H:CONV_K_H:xor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:slc(CONV_K_H:m(1:0).sva#1)(1)}
load net {CONV_K_H:acc.tmp(2)} -pin  "CONV_K_H:slc(CONV_K_H:CONV_K_H:xor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:acc.tmp(2)}
load inst "CONV_K_W:slc(CONV_K_W:CONV_K_W:xor" "xor(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-323 -attr oid 322 -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:CONV_K_W:xor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_xor(1,2)"
load net {z.out(0)} -pin  "CONV_K_W:slc(CONV_K_W:CONV_K_W:xor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:n(1:0).sva#1)(0)}
load net {z.out(1)} -pin  "CONV_K_W:slc(CONV_K_W:CONV_K_W:xor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:n(1:0).sva#1)(1)}
load net {CONV_K_W:acc.tmp(2)} -pin  "CONV_K_W:slc(CONV_K_W:CONV_K_W:xor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc.tmp(2)}
load inst "CONV_K_H:CONV_K_H:and" "and(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-324 -attr oid 323 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:CONV_K_H:and} -attr area 2.000000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(2,2)"
load net {CONV_K_W:n(1:0).lpi#6(0)} -pin  "CONV_K_H:CONV_K_H:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n(1:0).lpi#6}
load net {CONV_K_W:n(1:0).lpi#6(1)} -pin  "CONV_K_H:CONV_K_H:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n(1:0).lpi#6}
load net {CONV_K_H:CONV_K_H:and#2} -pin  "CONV_K_H:CONV_K_H:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:exs}
load net {CONV_K_H:CONV_K_H:and#2} -pin  "CONV_K_H:CONV_K_H:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:exs}
load net {CONV_K_W:n(1:0).lpi#5.dfm(0)} -pin  "CONV_K_H:CONV_K_H:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n(1:0).lpi#5.dfm}
load net {CONV_K_W:n(1:0).lpi#5.dfm(1)} -pin  "CONV_K_H:CONV_K_H:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n(1:0).lpi#5.dfm}
load inst "CONV_K_H:CONV_K_H:and#2" "and(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-325 -attr oid 324 -attr @path {/apply_conv/apply_conv:core/CONV_K_H:CONV_K_H:and#2} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {lfst:exit:CONV_K_H.sva.dfm} -pin  "CONV_K_H:CONV_K_H:and#2" {A0(0)} -attr @path {/apply_conv/apply_conv:core/lfst:exit:CONV_K_H.sva.dfm}
load net {CONV_K_H:not#8} -pin  "CONV_K_H:CONV_K_H:and#2" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:not#8}
load net {CONV_K_H:CONV_K_H:and#2} -pin  "CONV_K_H:CONV_K_H:and#2" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:CONV_K_H:and#2}
load inst "CONV_K_H:not#8" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-326 -attr oid 325 -attr @path {/apply_conv/apply_conv:core/CONV_K_H:not#8} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {or.dcpl#12} -pin  "CONV_K_H:not#8" {A(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl#12}
load net {CONV_K_H:not#8} -pin  "CONV_K_H:not#8" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_H:not#8}
load inst "CONV_K_W:acc#15" "add(14,-1,7,0,14)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-327 -attr oid 326 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15} -attr area 14.000000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,7,0,14)"
load net {CONV_K_W:mul(0)} -pin  "CONV_K_W:acc#15" {A(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(1)} -pin  "CONV_K_W:acc#15" {A(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(2)} -pin  "CONV_K_W:acc#15" {A(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(3)} -pin  "CONV_K_W:acc#15" {A(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(4)} -pin  "CONV_K_W:acc#15" {A(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(5)} -pin  "CONV_K_W:acc#15" {A(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(6)} -pin  "CONV_K_W:acc#15" {A(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(7)} -pin  "CONV_K_W:acc#15" {A(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(8)} -pin  "CONV_K_W:acc#15" {A(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(9)} -pin  "CONV_K_W:acc#15" {A(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(10)} -pin  "CONV_K_W:acc#15" {A(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(11)} -pin  "CONV_K_W:acc#15" {A(11)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(12)} -pin  "CONV_K_W:acc#15" {A(12)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(13)} -pin  "CONV_K_W:acc#15" {A(13)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {z.out#3(1)} -pin  "CONV_K_W:acc#15" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp.sva)(7-1)}
load net {z.out#3(2)} -pin  "CONV_K_W:acc#15" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp.sva)(7-1)}
load net {z.out#3(3)} -pin  "CONV_K_W:acc#15" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp.sva)(7-1)}
load net {z.out#3(4)} -pin  "CONV_K_W:acc#15" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp.sva)(7-1)}
load net {z.out#3(5)} -pin  "CONV_K_W:acc#15" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp.sva)(7-1)}
load net {z.out#3(6)} -pin  "CONV_K_W:acc#15" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp.sva)(7-1)}
load net {z.out#3(7)} -pin  "CONV_K_W:acc#15" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp.sva)(7-1)}
load net {CONV_K_W:acc#15.sdt(0)} -pin  "CONV_K_W:acc#15" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(1)} -pin  "CONV_K_W:acc#15" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(2)} -pin  "CONV_K_W:acc#15" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(3)} -pin  "CONV_K_W:acc#15" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(4)} -pin  "CONV_K_W:acc#15" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(5)} -pin  "CONV_K_W:acc#15" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(6)} -pin  "CONV_K_W:acc#15" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(7)} -pin  "CONV_K_W:acc#15" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(8)} -pin  "CONV_K_W:acc#15" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(9)} -pin  "CONV_K_W:acc#15" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(10)} -pin  "CONV_K_W:acc#15" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(11)} -pin  "CONV_K_W:acc#15" {Z(11)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(12)} -pin  "CONV_K_W:acc#15" {Z(12)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load net {CONV_K_W:acc#15.sdt(13)} -pin  "CONV_K_W:acc#15" {Z(13)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#15.sdt}
load inst "CONV_K_W:mul" "mul(7,0,7,0,14)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-328 -attr oid 327 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul} -attr area 692.000000 -attr delay 2.838098 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(7,0,7,0,14)"
load net {CONV_K_W:acc#1(0)} -pin  "CONV_K_W:mul" {A(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(1)} -pin  "CONV_K_W:mul" {A(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(2)} -pin  "CONV_K_W:mul" {A(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(3)} -pin  "CONV_K_W:mul" {A(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(4)} -pin  "CONV_K_W:mul" {A(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(5)} -pin  "CONV_K_W:mul" {A(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(6)} -pin  "CONV_K_W:mul" {A(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {PWR} -pin  "CONV_K_W:mul" {B(0)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "CONV_K_W:mul" {B(1)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "CONV_K_W:mul" {B(2)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "CONV_K_W:mul" {B(3)} -attr @path {/apply_conv/apply_conv:core/81}
load net {PWR} -pin  "CONV_K_W:mul" {B(4)} -attr @path {/apply_conv/apply_conv:core/81}
load net {GND} -pin  "CONV_K_W:mul" {B(5)} -attr @path {/apply_conv/apply_conv:core/81}
load net {PWR} -pin  "CONV_K_W:mul" {B(6)} -attr @path {/apply_conv/apply_conv:core/81}
load net {CONV_K_W:mul(0)} -pin  "CONV_K_W:mul" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(1)} -pin  "CONV_K_W:mul" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(2)} -pin  "CONV_K_W:mul" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(3)} -pin  "CONV_K_W:mul" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(4)} -pin  "CONV_K_W:mul" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(5)} -pin  "CONV_K_W:mul" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(6)} -pin  "CONV_K_W:mul" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(7)} -pin  "CONV_K_W:mul" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(8)} -pin  "CONV_K_W:mul" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(9)} -pin  "CONV_K_W:mul" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(10)} -pin  "CONV_K_W:mul" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(11)} -pin  "CONV_K_W:mul" {Z(11)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(12)} -pin  "CONV_K_W:mul" {Z(12)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load net {CONV_K_W:mul(13)} -pin  "CONV_K_W:mul" {Z(13)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul}
load inst "CONV_K_W:acc#1" "add(7,-1,2,0,7)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-329 -attr oid 328 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1} -attr area 7.000000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,4,1,8)"
load net {CONV_V_SLIDE:j(6:0).sva#3(0)} -pin  "CONV_K_W:acc#1" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(1)} -pin  "CONV_K_W:acc#1" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(2)} -pin  "CONV_K_W:acc#1" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(3)} -pin  "CONV_K_W:acc#1" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(4)} -pin  "CONV_K_W:acc#1" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(5)} -pin  "CONV_K_W:acc#1" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_V_SLIDE:j(6:0).sva#3(6)} -pin  "CONV_K_W:acc#1" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:j(6:0).sva#3}
load net {CONV_K_H:m(1:0).sva:mx0(0)} -pin  "CONV_K_W:acc#1" {B(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#31}
load net {CONV_K_H:m(1:0).sva:mx0(1)} -pin  "CONV_K_W:acc#1" {B(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#31}
load net {CONV_K_W:acc#1(0)} -pin  "CONV_K_W:acc#1" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(1)} -pin  "CONV_K_W:acc#1" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(2)} -pin  "CONV_K_W:acc#1" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(3)} -pin  "CONV_K_W:acc#1" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(4)} -pin  "CONV_K_W:acc#1" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(5)} -pin  "CONV_K_W:acc#1" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load net {CONV_K_W:acc#1(6)} -pin  "CONV_K_W:acc#1" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#1}
load inst "CONV_K_W:acc#18" "add(4,-1,3,0,4)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-330 -attr oid 329 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#18} -attr area 4.000000 -attr delay 1.265000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(4,0,3,0,4)"
load net {CONV_K_D:l(1:0).sva:mx1(0)} -pin  "CONV_K_W:acc#18" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#14}
load net {CONV_K_W:acc#21(0)} -pin  "CONV_K_W:acc#18" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#14}
load net {CONV_K_W:acc#21(1)} -pin  "CONV_K_W:acc#18" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#14}
load net {CONV_K_W:acc#21(2)} -pin  "CONV_K_W:acc#18" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc#14}
load net {CONV_K_W:acc#16(0)} -pin  "CONV_K_W:acc#18" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#16}
load net {CONV_K_W:acc#16(1)} -pin  "CONV_K_W:acc#18" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#16}
load net {CONV_K_W:acc#16(2)} -pin  "CONV_K_W:acc#18" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#16}
load net {CONV_K_W:acc#18.sdt(0)} -pin  "CONV_K_W:acc#18" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#18.sdt}
load net {CONV_K_W:acc#18.sdt(1)} -pin  "CONV_K_W:acc#18" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#18.sdt}
load net {CONV_K_W:acc#18.sdt(2)} -pin  "CONV_K_W:acc#18" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#18.sdt}
load net {CONV_K_W:acc#18.sdt(3)} -pin  "CONV_K_W:acc#18" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#18.sdt}
load inst "CONV_K_W:acc#21" "add(2,0,1,0,3)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-331 -attr oid 330 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#21} -attr area 2.000000 -attr delay 1.215000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,1,0,3)"
load net {CONV_K_H:m(1:0).sva:mx0(0)} -pin  "CONV_K_W:acc#21" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#32}
load net {CONV_K_H:m(1:0).sva:mx0(1)} -pin  "CONV_K_W:acc#21" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#32}
load net {CONV_K_D:l(1:0).sva:mx1(1)} -pin  "CONV_K_W:acc#21" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l:slc(CONV_K_D:l(1:0).sva:mx1)(1)}
load net {CONV_K_W:acc#21(0)} -pin  "CONV_K_W:acc#21" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#21}
load net {CONV_K_W:acc#21(1)} -pin  "CONV_K_W:acc#21" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#21}
load net {CONV_K_W:acc#21(2)} -pin  "CONV_K_W:acc#21" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#21}
load inst "CONV_K_W:acc#16" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-332 -attr oid 331 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#16} -attr area 2.000000 -attr delay 1.215000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,2,0,3)"
load net {CONV_K_H:m(1:0).sva:mx0(0)} -pin  "CONV_K_W:acc#16" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#20}
load net {CONV_K_H:m(1:0).sva:mx0(1)} -pin  "CONV_K_W:acc#16" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#20}
load net {CONV_K_W:n(1:0).lpi#5.dfm(0)} -pin  "CONV_K_W:acc#16" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#24}
load net {CONV_K_W:n(1:0).lpi#5.dfm(1)} -pin  "CONV_K_W:acc#16" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#24}
load net {CONV_K_W:acc#16(0)} -pin  "CONV_K_W:acc#16" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#16}
load net {CONV_K_W:acc#16(1)} -pin  "CONV_K_W:acc#16" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#16}
load net {CONV_K_W:acc#16(2)} -pin  "CONV_K_W:acc#16" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#16}
load inst "CONV_H_SLIDE:acc#6" "add(8,-1,1,0,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-333 -attr oid 332 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#6} -attr area 8.000000 -attr delay 1.365000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(8,0,2,1,8)"
load net {CONV_H_SLIDE:k(7:0).sva(0)} -pin  "CONV_H_SLIDE:acc#6" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(1)} -pin  "CONV_H_SLIDE:acc#6" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(2)} -pin  "CONV_H_SLIDE:acc#6" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(3)} -pin  "CONV_H_SLIDE:acc#6" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(4)} -pin  "CONV_H_SLIDE:acc#6" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(5)} -pin  "CONV_H_SLIDE:acc#6" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(6)} -pin  "CONV_H_SLIDE:acc#6" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(7)} -pin  "CONV_H_SLIDE:acc#6" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {PWR} -pin  "CONV_H_SLIDE:acc#6" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_H_SLIDE:k(7:0).sva#1(0)} -pin  "CONV_H_SLIDE:acc#6" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(1)} -pin  "CONV_H_SLIDE:acc#6" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(2)} -pin  "CONV_H_SLIDE:acc#6" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(3)} -pin  "CONV_H_SLIDE:acc#6" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(4)} -pin  "CONV_H_SLIDE:acc#6" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(5)} -pin  "CONV_H_SLIDE:acc#6" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(6)} -pin  "CONV_H_SLIDE:acc#6" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load net {CONV_H_SLIDE:k(7:0).sva#1(7)} -pin  "CONV_H_SLIDE:acc#6" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva#1}
load inst "CONV_H_SLIDE:acc#14" "add(7,0,5,0,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-334 -attr oid 333 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14} -attr area 7.001000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,5,0,8)"
load net {o_r(6:0).lpi#4(0)} -pin  "CONV_H_SLIDE:acc#14" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(1)} -pin  "CONV_H_SLIDE:acc#14" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(2)} -pin  "CONV_H_SLIDE:acc#14" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(3)} -pin  "CONV_H_SLIDE:acc#14" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(4)} -pin  "CONV_H_SLIDE:acc#14" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(5)} -pin  "CONV_H_SLIDE:acc#14" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {o_r(6:0).lpi#4(6)} -pin  "CONV_H_SLIDE:acc#14" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:asn}
load net {z.out#5(2)} -pin  "CONV_H_SLIDE:acc#14" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#2}
load net {z.out#5(3)} -pin  "CONV_H_SLIDE:acc#14" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#2}
load net {z.out#5(4)} -pin  "CONV_H_SLIDE:acc#14" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#2}
load net {z.out#5(5)} -pin  "CONV_H_SLIDE:acc#14" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#2}
load net {z.out#5(6)} -pin  "CONV_H_SLIDE:acc#14" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#2}
load net {CONV_H_SLIDE:acc#14.sdt(0)} -pin  "CONV_H_SLIDE:acc#14" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt}
load net {CONV_H_SLIDE:acc#14.sdt(1)} -pin  "CONV_H_SLIDE:acc#14" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt}
load net {CONV_H_SLIDE:acc#14.sdt(2)} -pin  "CONV_H_SLIDE:acc#14" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt}
load net {CONV_H_SLIDE:acc#14.sdt(3)} -pin  "CONV_H_SLIDE:acc#14" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt}
load net {CONV_H_SLIDE:acc#14.sdt(4)} -pin  "CONV_H_SLIDE:acc#14" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt}
load net {CONV_H_SLIDE:acc#14.sdt(5)} -pin  "CONV_H_SLIDE:acc#14" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt}
load net {CONV_H_SLIDE:acc#14.sdt(6)} -pin  "CONV_H_SLIDE:acc#14" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt}
load net {CONV_H_SLIDE:acc#14.sdt(7)} -pin  "CONV_H_SLIDE:acc#14" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:acc#14.sdt}
load inst "nor#2" "nor(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/nor#2} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,2)"
load net {PAD:for:for:if:PAD:for:for:if:or.itm} -pin  "nor#2" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:or.itm}
load net {PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1} -pin  "nor#2" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1}
load net {and.dcpl#4} -pin  "nor#2" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#4}
load inst "or#13" "or(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/or#13} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {not#37} -pin  "or#13" {A0(0)} -attr @path {/apply_conv/apply_conv:core/not#37}
load net {reg(exit:CONV_K_D.lpi#5.dfm#1).cse} -pin  "or#13" {A1(0)} -attr @path {/apply_conv/apply_conv:core/reg(exit:CONV_K_D.lpi#5.dfm#1).cse}
load net {or.dcpl#12} -pin  "or#13" {Z(0)} -attr @path {/apply_conv/apply_conv:core/or.dcpl#12}
load inst "not#37" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#37} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {CONV_K_D.stage_0#2} -pin  "not#37" {A(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D.stage_0#2}
load net {not#37} -pin  "not#37" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#37}
load inst "CONV_K_D:slc(CONV_K_D:CONV_K_D:xor" "xor(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-335 -attr oid 334 -attr @path {/apply_conv/apply_conv:core/CONV_K_D:slc(CONV_K_D:CONV_K_D:xor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_xor(1,2)"
load net {CONV_K_D:l(1:0).sva#1(0)} -pin  "CONV_K_D:slc(CONV_K_D:CONV_K_D:xor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:slc(CONV_K_D:l(1:0).sva#1)(0)}
load net {CONV_K_D:l(1:0).sva#1(1)} -pin  "CONV_K_D:slc(CONV_K_D:CONV_K_D:xor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D:slc(CONV_K_D:l(1:0).sva#1)(1)}
load net {xor_cse#5} -pin  "CONV_K_D:slc(CONV_K_D:CONV_K_D:xor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/xor_cse#5}
load inst "conv_in:nand" "nand(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/conv_in:nand} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nand(1,2)"
load net {and.dcpl#4} -pin  "conv_in:nand" {A0(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#4}
load net {fsm_output(2)} -pin  "conv_in:nand" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#2}
load net {conv_in:rsci.re_d} -pin  "conv_in:nand" {Z(0)} -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.re_d}
load inst "CONV_H_SLIDE:CONV_H_SLIDE:and" "and(2,11)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-336 -attr oid 335 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:CONV_H_SLIDE:and} -attr area 11.000000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(11,2)"
load net {CONV_H_SLIDE:mux(0)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(1)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(2)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(3)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(4)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(5)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(6)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(7)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(8)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(9)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(10)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:exs}
load net {conv_out:rsci.data_in_d(0)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(1)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(2)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(3)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(4)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(5)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(6)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(7)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(8)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(9)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(10)} -pin  "CONV_H_SLIDE:CONV_H_SLIDE:and" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.data_in_d}
load inst "CONV_H_SLIDE:mux" "mux(2,11)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-337 -attr oid 336 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux} -attr area 11.000000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(0)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(1)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(2)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(3)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(4)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(5)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(6)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {PWR} -pin  "CONV_H_SLIDE:mux" {A0(7)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {GND} -pin  "CONV_H_SLIDE:mux" {A0(8)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {GND} -pin  "CONV_H_SLIDE:mux" {A0(9)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {GND} -pin  "CONV_H_SLIDE:mux" {A0(10)} -attr @path {/apply_conv/apply_conv:core/255#1}
load net {temp#1.sva#2(0)} -pin  "CONV_H_SLIDE:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(1)} -pin  "CONV_H_SLIDE:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(2)} -pin  "CONV_H_SLIDE:mux" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(3)} -pin  "CONV_H_SLIDE:mux" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(4)} -pin  "CONV_H_SLIDE:mux" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(5)} -pin  "CONV_H_SLIDE:mux" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(6)} -pin  "CONV_H_SLIDE:mux" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(7)} -pin  "CONV_H_SLIDE:mux" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(8)} -pin  "CONV_H_SLIDE:mux" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(9)} -pin  "CONV_H_SLIDE:mux" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {temp#1.sva#2(10)} -pin  "CONV_H_SLIDE:mux" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva#2}
load net {CONV_H_SLIDE:and} -pin  "CONV_H_SLIDE:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:and}
load net {CONV_H_SLIDE:mux(0)} -pin  "CONV_H_SLIDE:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(1)} -pin  "CONV_H_SLIDE:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(2)} -pin  "CONV_H_SLIDE:mux" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(3)} -pin  "CONV_H_SLIDE:mux" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(4)} -pin  "CONV_H_SLIDE:mux" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(5)} -pin  "CONV_H_SLIDE:mux" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(6)} -pin  "CONV_H_SLIDE:mux" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(7)} -pin  "CONV_H_SLIDE:mux" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(8)} -pin  "CONV_H_SLIDE:mux" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(9)} -pin  "CONV_H_SLIDE:mux" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load net {CONV_H_SLIDE:mux(10)} -pin  "CONV_H_SLIDE:mux" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux}
load inst "CONV_H_SLIDE:and" "and(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-338 -attr oid 337 -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:and} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {CONV_H_SLIDE:else:if:acc(2)} -pin  "CONV_H_SLIDE:and" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:slc(CONV_H_SLIDE:else:if:acc)(2)}
load net {CONV_H_SLIDE:not#4} -pin  "CONV_H_SLIDE:and" {A1(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:not#4}
load net {CONV_H_SLIDE:and} -pin  "CONV_H_SLIDE:and" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:and}
load inst "CONV_H_SLIDE:else:if:acc" "add(3,-1,1,0,3)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-339 -attr oid 338 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:acc} -attr area 3.000000 -attr delay 1.240000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(3,0,2,1,3)"
load net {CONV_H_SLIDE:else:not(0)} -pin  "CONV_H_SLIDE:else:if:acc" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:conc#1}
load net {CONV_H_SLIDE:else:not(1)} -pin  "CONV_H_SLIDE:else:if:acc" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:conc#1}
load net {PWR} -pin  "CONV_H_SLIDE:else:if:acc" {A(2)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:conc#1}
load net {PWR} -pin  "CONV_H_SLIDE:else:if:acc" {B(0)} -attr @path {/apply_conv/apply_conv:core/1}
load net {CONV_H_SLIDE:else:if:acc(0)} -pin  "CONV_H_SLIDE:else:if:acc" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:acc}
load net {CONV_H_SLIDE:else:if:acc(1)} -pin  "CONV_H_SLIDE:else:if:acc" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:acc}
load net {CONV_H_SLIDE:else:if:acc(2)} -pin  "CONV_H_SLIDE:else:if:acc" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:if:acc}
load inst "CONV_H_SLIDE:else:not" "not(2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-340 -attr oid 339 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(2)"
load net {temp#1.sva#2(8)} -pin  "CONV_H_SLIDE:else:not" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:slc(temp#1.sva#1)(9-8)}
load net {temp#1.sva#2(9)} -pin  "CONV_H_SLIDE:else:not" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp:slc(temp#1.sva#1)(9-8)}
load net {CONV_H_SLIDE:else:not(0)} -pin  "CONV_H_SLIDE:else:not" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:not}
load net {CONV_H_SLIDE:else:not(1)} -pin  "CONV_H_SLIDE:else:not" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:else:not}
load inst "CONV_H_SLIDE:not#4" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-341 -attr oid 340 -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:not#4} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {temp#1.sva#2(10)} -pin  "CONV_H_SLIDE:not#4" {A(0)} -attr @path {/apply_conv/apply_conv:core/temp:slc(temp#1.sva#1)(10)#1}
load net {CONV_H_SLIDE:not#4} -pin  "CONV_H_SLIDE:not#4" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:not#4}
load inst "CONV_H_SLIDE:not#2" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-342 -attr oid 341 -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:not#2} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {temp#1.sva#2(10)} -pin  "CONV_H_SLIDE:not#2" {A(0)} -attr @path {/apply_conv/apply_conv:core/temp:slc(temp#1.sva#1)(10)}
load net {CONV_H_SLIDE:not#2} -pin  "CONV_H_SLIDE:not#2" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:not#2}
load inst "conv_out:not" "not(1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-343 -attr oid 342 -attr @path {/apply_conv/apply_conv:core/conv_out:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {fsm_output(8)} -pin  "conv_out:not" {A(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#1}
load net {conv_out:rsci.we_d} -pin  "conv_out:not" {Z(0)} -attr @path {/apply_conv/apply_conv:core/conv_out:rsci.we_d}
load inst "PAD:for:for:if:PAD:for:for:if:and#5" "and(2,10)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-344 -attr oid 343 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:and#5} -attr area 10.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(10,2)"
load net {conv_in:rsci.data_out_d(0)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(1)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(2)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(4)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(5)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(6)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(7)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(8)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(9)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conv_in:rsci.data_out_d}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {fsm_output(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:exs}
load net {pad_input:rsci.data_in_d(0)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(1)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(2)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(3)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(4)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(5)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(6)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(7)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(8)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(9)} -pin  "PAD:for:for:if:PAD:for:for:if:and#5" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.data_in_d}
load inst "pad_input:mux1h#5" "mux1h(4,14)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-345 -attr oid 344 -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5} -attr area 25.431986 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(14,4)"
load net {PAD:for:for:if:acc.ncse(0)} -pin  "pad_input:mux1h#5" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(1)} -pin  "pad_input:mux1h#5" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(2)} -pin  "pad_input:mux1h#5" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(3)} -pin  "pad_input:mux1h#5" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(4)} -pin  "pad_input:mux1h#5" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(5)} -pin  "pad_input:mux1h#5" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(6)} -pin  "pad_input:mux1h#5" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(7)} -pin  "pad_input:mux1h#5" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(8)} -pin  "pad_input:mux1h#5" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(9)} -pin  "pad_input:mux1h#5" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(10)} -pin  "pad_input:mux1h#5" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(11)} -pin  "pad_input:mux1h#5" {A0(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(12)} -pin  "pad_input:mux1h#5" {A0(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse(13)} -pin  "pad_input:mux1h#5" {A0(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse}
load net {PAD:for:for:if:acc.ncse#2(0)} -pin  "pad_input:mux1h#5" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(1)} -pin  "pad_input:mux1h#5" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(2)} -pin  "pad_input:mux1h#5" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(3)} -pin  "pad_input:mux1h#5" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(4)} -pin  "pad_input:mux1h#5" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(5)} -pin  "pad_input:mux1h#5" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(6)} -pin  "pad_input:mux1h#5" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(7)} -pin  "pad_input:mux1h#5" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(8)} -pin  "pad_input:mux1h#5" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(9)} -pin  "pad_input:mux1h#5" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(10)} -pin  "pad_input:mux1h#5" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(11)} -pin  "pad_input:mux1h#5" {A1(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(12)} -pin  "pad_input:mux1h#5" {A1(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:if:acc.ncse#2(13)} -pin  "pad_input:mux1h#5" {A1(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:acc.ncse#2}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(0)} -pin  "pad_input:mux1h#5" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(1)} -pin  "pad_input:mux1h#5" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(2)} -pin  "pad_input:mux1h#5" {A2(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(3)} -pin  "pad_input:mux1h#5" {A2(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(4)} -pin  "pad_input:mux1h#5" {A2(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(5)} -pin  "pad_input:mux1h#5" {A2(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(6)} -pin  "pad_input:mux1h#5" {A2(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(7)} -pin  "pad_input:mux1h#5" {A2(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(8)} -pin  "pad_input:mux1h#5" {A2(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(9)} -pin  "pad_input:mux1h#5" {A2(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(10)} -pin  "pad_input:mux1h#5" {A2(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(11)} -pin  "pad_input:mux1h#5" {A2(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(12)} -pin  "pad_input:mux1h#5" {A2(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {PAD:for:for:else:else:acc.itm(14:1)#1(13)} -pin  "pad_input:mux1h#5" {A2(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(14:1)#1}
load net {CONV_K_W:acc#22(0)} -pin  "pad_input:mux1h#5" {A3(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(1)} -pin  "pad_input:mux1h#5" {A3(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(2)} -pin  "pad_input:mux1h#5" {A3(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(3)} -pin  "pad_input:mux1h#5" {A3(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(4)} -pin  "pad_input:mux1h#5" {A3(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(5)} -pin  "pad_input:mux1h#5" {A3(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(6)} -pin  "pad_input:mux1h#5" {A3(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(7)} -pin  "pad_input:mux1h#5" {A3(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(8)} -pin  "pad_input:mux1h#5" {A3(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(9)} -pin  "pad_input:mux1h#5" {A3(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(10)} -pin  "pad_input:mux1h#5" {A3(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(11)} -pin  "pad_input:mux1h#5" {A3(11)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(12)} -pin  "pad_input:mux1h#5" {A3(12)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(13)} -pin  "pad_input:mux1h#5" {A3(13)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {fsm_output(1)} -pin  "pad_input:mux1h#5" {S0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-346 -attr oid 345 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#6}
load net {fsm_output(2)} -pin  "pad_input:mux1h#5" {S1} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-347 -attr oid 346 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#6}
load net {fsm_output(3)} -pin  "pad_input:mux1h#5" {S2} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-348 -attr oid 347 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#4}
load net {fsm_output(7)} -pin  "pad_input:mux1h#5" {S3} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-349 -attr oid 348 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#7}
load net {pad_input:mux1h#5(0)} -pin  "pad_input:mux1h#5" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(1)} -pin  "pad_input:mux1h#5" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(2)} -pin  "pad_input:mux1h#5" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(3)} -pin  "pad_input:mux1h#5" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(4)} -pin  "pad_input:mux1h#5" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(5)} -pin  "pad_input:mux1h#5" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(6)} -pin  "pad_input:mux1h#5" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(7)} -pin  "pad_input:mux1h#5" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(8)} -pin  "pad_input:mux1h#5" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(9)} -pin  "pad_input:mux1h#5" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(10)} -pin  "pad_input:mux1h#5" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(11)} -pin  "pad_input:mux1h#5" {Z(11)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(12)} -pin  "pad_input:mux1h#5" {Z(12)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load net {pad_input:mux1h#5(13)} -pin  "pad_input:mux1h#5" {Z(13)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#5}
load inst "CONV_K_W:acc#22" "add(13,0,14,-1,14)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-350 -attr oid 349 -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22} -attr area 14.001000 -attr delay 1.515000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(14,0,13,0,14)"
load net {CONV_K_W:acc#15.sdt(1)} -pin  "CONV_K_W:acc#22" {A(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(2)} -pin  "CONV_K_W:acc#22" {A(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(3)} -pin  "CONV_K_W:acc#22" {A(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(4)} -pin  "CONV_K_W:acc#22" {A(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(5)} -pin  "CONV_K_W:acc#22" {A(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(6)} -pin  "CONV_K_W:acc#22" {A(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(7)} -pin  "CONV_K_W:acc#22" {A(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(8)} -pin  "CONV_K_W:acc#22" {A(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(9)} -pin  "CONV_K_W:acc#22" {A(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(10)} -pin  "CONV_K_W:acc#22" {A(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(11)} -pin  "CONV_K_W:acc#22" {A(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(12)} -pin  "CONV_K_W:acc#22" {A(11)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {CONV_K_W:acc#15.sdt(13)} -pin  "CONV_K_W:acc#22" {A(12)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(13-1)#1}
load net {z.out#7(0)} -pin  "CONV_K_W:acc#22" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(1)} -pin  "CONV_K_W:acc#22" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(2)} -pin  "CONV_K_W:acc#22" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(3)} -pin  "CONV_K_W:acc#22" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(4)} -pin  "CONV_K_W:acc#22" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(5)} -pin  "CONV_K_W:acc#22" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(6)} -pin  "CONV_K_W:acc#22" {B(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(7)} -pin  "CONV_K_W:acc#22" {B(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(8)} -pin  "CONV_K_W:acc#22" {B(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(9)} -pin  "CONV_K_W:acc#22" {B(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(10)} -pin  "CONV_K_W:acc#22" {B(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(11)} -pin  "CONV_K_W:acc#22" {B(11)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(12)} -pin  "CONV_K_W:acc#22" {B(12)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {z.out#7(13)} -pin  "CONV_K_W:acc#22" {B(13)} -attr vt d -attr @path {/apply_conv/apply_conv:core/z.out#7}
load net {CONV_K_W:acc#22(0)} -pin  "CONV_K_W:acc#22" {Z(0)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(1)} -pin  "CONV_K_W:acc#22" {Z(1)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(2)} -pin  "CONV_K_W:acc#22" {Z(2)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(3)} -pin  "CONV_K_W:acc#22" {Z(3)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(4)} -pin  "CONV_K_W:acc#22" {Z(4)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(5)} -pin  "CONV_K_W:acc#22" {Z(5)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(6)} -pin  "CONV_K_W:acc#22" {Z(6)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(7)} -pin  "CONV_K_W:acc#22" {Z(7)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(8)} -pin  "CONV_K_W:acc#22" {Z(8)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(9)} -pin  "CONV_K_W:acc#22" {Z(9)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(10)} -pin  "CONV_K_W:acc#22" {Z(10)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(11)} -pin  "CONV_K_W:acc#22" {Z(11)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(12)} -pin  "CONV_K_W:acc#22" {Z(12)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load net {CONV_K_W:acc#22(13)} -pin  "CONV_K_W:acc#22" {Z(13)} -attr vt dc -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#22}
load inst "pad_input:mux1h#6" "mux1h(4,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-351 -attr oid 350 -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#6} -attr area 1.817499 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(1,4)"
load net {PAD:for:for:if:acc#1.ncse(0)} -pin  "pad_input:mux1h#6" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:slc(PAD:for:for:if:acc#1.ncse)(0)}
load net {reg(PAD:for:for:if:acc#1.ncse).cse} -pin  "pad_input:mux1h#6" {A1(0)} -attr @path {/apply_conv/apply_conv:core/reg(PAD:for:for:if:acc#1.ncse).cse}
load net {PAD:for:for:else:else:acc.itm(0)#2} -pin  "pad_input:mux1h#6" {A2(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc.itm(0)#2}
load net {CONV_K_W:acc#15.sdt(0)} -pin  "pad_input:mux1h#6" {A3(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#15.sdt)(0)#1}
load net {fsm_output(1)} -pin  "pad_input:mux1h#6" {S0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-352 -attr oid 351 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#2}
load net {fsm_output(2)} -pin  "pad_input:mux1h#6" {S1} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-353 -attr oid 352 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#1}
load net {fsm_output(3)} -pin  "pad_input:mux1h#6" {S2} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-354 -attr oid 353 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)}
load net {fsm_output(7)} -pin  "pad_input:mux1h#6" {S3} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-355 -attr oid 354 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)}
load net {pad_input:mux1h#6} -pin  "pad_input:mux1h#6" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#6}
load inst "pad_input:mux1h#7" "mux1h(4,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-356 -attr oid 355 -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#7} -attr area 1.817499 -attr delay 1.620000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(1,4)"
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "pad_input:mux1h#7" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva)(0)}
load net {PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1} -pin  "pad_input:mux1h#7" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#1.itm#1}
load net {PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm} -pin  "pad_input:mux1h#7" {A2(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0))(0)#2.itm}
load net {z.out#3(0)} -pin  "pad_input:mux1h#7" {A3(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#2.psp.sva)(0)}
load net {fsm_output(1)} -pin  "pad_input:mux1h#7" {S0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-357 -attr oid 356 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#5}
load net {fsm_output(2)} -pin  "pad_input:mux1h#7" {S1} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-358 -attr oid 357 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#5}
load net {fsm_output(3)} -pin  "pad_input:mux1h#7" {S2} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-359 -attr oid 358 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#3}
load net {fsm_output(7)} -pin  "pad_input:mux1h#7" {S3} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-360 -attr oid 359 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#6}
load net {pad_input:mux1h#7} -pin  "pad_input:mux1h#7" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:mux1h#7}
load inst "pad_input:nand" "nand(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/pad_input:nand} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nand(1,2)"
load net {CONV_K_D.stage_0} -pin  "pad_input:nand" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_K_D.stage_0}
load net {fsm_output(7)} -pin  "pad_input:nand" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#8}
load net {pad_input:rsci.re_d} -pin  "pad_input:nand" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.re_d}
load inst "pad_input:nor#1" "nor(3,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/pad_input:nor#1} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,3)"
load net {and#52} -pin  "pad_input:nor#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/and#52}
load net {and#53} -pin  "pad_input:nor#1" {A1(0)} -attr @path {/apply_conv/apply_conv:core/and#53}
load net {and#54} -pin  "pad_input:nor#1" {A2(0)} -attr @path {/apply_conv/apply_conv:core/and#54}
load net {pad_input:rsci.we_d} -pin  "pad_input:nor#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/pad_input:rsci.we_d}
load inst "and#52" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#52} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {and.dcpl#4} -pin  "and#52" {A0(0)} -attr @path {/apply_conv/apply_conv:core/and.dcpl#4}
load net {fsm_output(3)} -pin  "and#52" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(3)#1}
load net {and#52} -pin  "and#52" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#52}
load inst "and#53" "and(2,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#53} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,2)"
load net {or#12.cse} -pin  "and#53" {A0(0)} -attr @path {/apply_conv/apply_conv:core/or#12.cse}
load net {fsm_output(1)} -pin  "and#53" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#10}
load net {and#53} -pin  "and#53" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#53}
load inst "and#54" "and(3,1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/and#54} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_and(1,3)"
load net {not#36} -pin  "and#54" {A0(0)} -attr @path {/apply_conv/apply_conv:core/not#36}
load net {PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1} -pin  "and#54" {A1(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:if:PAD:for:for:else:if:or.itm#1}
load net {fsm_output(2)} -pin  "and#54" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)}
load net {and#54} -pin  "and#54" {Z(0)} -attr @path {/apply_conv/apply_conv:core/and#54}
load inst "not#36" "not(1)" "INTERFACE" -attr @path {/apply_conv/apply_conv:core/not#36} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_not(1)"
load net {PAD:for:for:if:PAD:for:for:if:or.itm} -pin  "not#36" {A(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:PAD:for:for:if:or.itm}
load net {not#36} -pin  "not#36" {Z(0)} -attr @path {/apply_conv/apply_conv:core/not#36}
load inst "CONV_NB_K:mux1h" "mux1h(3,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-361 -attr oid 360 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux1h} -attr area 2.853428 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(2,3)"
load net {o_d(1:0).sva#1(0)} -pin  "CONV_NB_K:mux1h" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conc}
load net {GND} -pin  "CONV_NB_K:mux1h" {A0(1)} -attr @path {/apply_conv/apply_conv:core/conc}
load net {PAD:d(1:0).sva#3(0)} -pin  "CONV_NB_K:mux1h" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {PAD:d(1:0).sva#3(1)} -pin  "CONV_NB_K:mux1h" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {CONV_K_W:n(1:0).lpi#5.dfm(0)} -pin  "CONV_NB_K:mux1h" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n(1:0).lpi#5.dfm}
load net {CONV_K_W:n(1:0).lpi#5.dfm(1)} -pin  "CONV_NB_K:mux1h" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:n(1:0).lpi#5.dfm}
load net {fsm_output(11)} -pin  "CONV_NB_K:mux1h" {S0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-362 -attr oid 361 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(11)#10}
load net {fsm_output(6)} -pin  "CONV_NB_K:mux1h" {S1} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-363 -attr oid 362 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(6)#12}
load net {fsm_output(7)} -pin  "CONV_NB_K:mux1h" {S2} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-364 -attr oid 363 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#11}
load net {CONV_NB_K:mux1h.tmpw(0)} -pin  "CONV_NB_K:mux1h" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux1h.tmpw}
load net {CONV_NB_K:mux1h.tmpw(1)} -pin  "CONV_NB_K:mux1h" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux1h.tmpw}
load inst "CONV_NB_K:mux" "mux(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-365 -attr oid 364 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux} -attr area 2.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(2,1,2)"
load net {CONV_K_H:m(1:0).sva:mx0(0)} -pin  "CONV_NB_K:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva:mx0}
load net {CONV_K_H:m(1:0).sva:mx0(1)} -pin  "CONV_NB_K:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_H:m(1:0).sva:mx0}
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_NB_K:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_NB_K:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:i(1:0).sva#3}
load net {fsm_output(7)} -pin  "CONV_NB_K:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#9}
load net {CONV_NB_K:mux.tmpw(0)} -pin  "CONV_NB_K:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux.tmpw}
load net {CONV_NB_K:mux.tmpw(1)} -pin  "CONV_NB_K:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_NB_K:mux.tmpw}
load inst "PAD:for:for:mux" "mux(2,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-366 -attr oid 365 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux} -attr area 8.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(8,1,2)"
load net {z.out#8(0)} -pin  "PAD:for:for:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(z.out#8)(7-0)#1}
load net {z.out#8(1)} -pin  "PAD:for:for:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(z.out#8)(7-0)#1}
load net {z.out#8(2)} -pin  "PAD:for:for:mux" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(z.out#8)(7-0)#1}
load net {z.out#8(3)} -pin  "PAD:for:for:mux" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(z.out#8)(7-0)#1}
load net {z.out#8(4)} -pin  "PAD:for:for:mux" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(z.out#8)(7-0)#1}
load net {z.out#8(5)} -pin  "PAD:for:for:mux" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(z.out#8)(7-0)#1}
load net {z.out#8(6)} -pin  "PAD:for:for:mux" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(z.out#8)(7-0)#1}
load net {z.out#8(7)} -pin  "PAD:for:for:mux" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(z.out#8)(7-0)#1}
load net {PWR} -pin  "PAD:for:for:mux" {A1(0)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {PWR} -pin  "PAD:for:for:mux" {A1(1)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {PWR} -pin  "PAD:for:for:mux" {A1(2)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {PWR} -pin  "PAD:for:for:mux" {A1(3)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {GND} -pin  "PAD:for:for:mux" {A1(4)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {PWR} -pin  "PAD:for:for:mux" {A1(5)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {GND} -pin  "PAD:for:for:mux" {A1(6)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {PWR} -pin  "PAD:for:for:mux" {A1(7)} -attr @path {/apply_conv/apply_conv:core/-81}
load net {fsm_output(8)} -pin  "PAD:for:for:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#3}
load net {PAD:for:for:mux.tmpw(0)} -pin  "PAD:for:for:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(1)} -pin  "PAD:for:for:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(2)} -pin  "PAD:for:for:mux" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(3)} -pin  "PAD:for:for:mux" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(4)} -pin  "PAD:for:for:mux" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(5)} -pin  "PAD:for:for:mux" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(6)} -pin  "PAD:for:for:mux" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load net {PAD:for:for:mux.tmpw(7)} -pin  "PAD:for:for:mux" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux.tmpw}
load inst "PAD:for:for:mux#1" "mux(2,7)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-367 -attr oid 366 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1} -attr area 7.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(7,1,2)"
load net {CONV_H_SLIDE:acc#14.sdt(1)} -pin  "PAD:for:for:mux#1" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt)(7-1)#1}
load net {CONV_H_SLIDE:acc#14.sdt(2)} -pin  "PAD:for:for:mux#1" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt)(7-1)#1}
load net {CONV_H_SLIDE:acc#14.sdt(3)} -pin  "PAD:for:for:mux#1" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt)(7-1)#1}
load net {CONV_H_SLIDE:acc#14.sdt(4)} -pin  "PAD:for:for:mux#1" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt)(7-1)#1}
load net {CONV_H_SLIDE:acc#14.sdt(5)} -pin  "PAD:for:for:mux#1" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt)(7-1)#1}
load net {CONV_H_SLIDE:acc#14.sdt(6)} -pin  "PAD:for:for:mux#1" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt)(7-1)#1}
load net {CONV_H_SLIDE:acc#14.sdt(7)} -pin  "PAD:for:for:mux#1" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:slc(CONV_H_SLIDE:acc#14.sdt)(7-1)#1}
load net {z.out#6(1)} -pin  "PAD:for:for:mux#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#6(2)} -pin  "PAD:for:for:mux#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#6(3)} -pin  "PAD:for:for:mux#1" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#6(4)} -pin  "PAD:for:for:mux#1" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#6(5)} -pin  "PAD:for:for:mux#1" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#6(6)} -pin  "PAD:for:for:mux#1" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {z.out#6(7)} -pin  "PAD:for:for:mux#1" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c:slc(PAD:for:for:c(7:0).sva#1)(7-1)}
load net {fsm_output(8)} -pin  "PAD:for:for:mux#1" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#4}
load net {PAD:for:for:mux#1.tmpw(0)} -pin  "PAD:for:for:mux#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(1)} -pin  "PAD:for:for:mux#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(2)} -pin  "PAD:for:for:mux#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(3)} -pin  "PAD:for:for:mux#1" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(4)} -pin  "PAD:for:for:mux#1" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(5)} -pin  "PAD:for:for:mux#1" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load net {PAD:for:for:mux#1.tmpw(6)} -pin  "PAD:for:for:mux#1" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:mux#1.tmpw}
load inst "CONV_K_W:mux" "mux(2,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-368 -attr oid 367 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux} -attr area 8.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(8,1,2)"
load net {PWR} -pin  "CONV_K_W:mux" {A0(0)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {PWR} -pin  "CONV_K_W:mux" {A0(1)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {PWR} -pin  "CONV_K_W:mux" {A0(2)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {GND} -pin  "CONV_K_W:mux" {A0(3)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {GND} -pin  "CONV_K_W:mux" {A0(4)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {GND} -pin  "CONV_K_W:mux" {A0(5)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {GND} -pin  "CONV_K_W:mux" {A0(6)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {PWR} -pin  "CONV_K_W:mux" {A0(7)} -attr @path {/apply_conv/apply_conv:core/-121}
load net {CONV_H_SLIDE:k(7:0).sva(0)} -pin  "CONV_K_W:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(1)} -pin  "CONV_K_W:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(2)} -pin  "CONV_K_W:mux" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(3)} -pin  "CONV_K_W:mux" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(4)} -pin  "CONV_K_W:mux" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(5)} -pin  "CONV_K_W:mux" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(6)} -pin  "CONV_K_W:mux" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {CONV_H_SLIDE:k(7:0).sva(7)} -pin  "CONV_K_W:mux" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:k(7:0).sva}
load net {fsm_output(1)} -pin  "CONV_K_W:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#7}
load net {CONV_K_W:mux.tmpw(0)} -pin  "CONV_K_W:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(1)} -pin  "CONV_K_W:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(2)} -pin  "CONV_K_W:mux" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(3)} -pin  "CONV_K_W:mux" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(4)} -pin  "CONV_K_W:mux" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(5)} -pin  "CONV_K_W:mux" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(6)} -pin  "CONV_K_W:mux" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load net {CONV_K_W:mux.tmpw(7)} -pin  "CONV_K_W:mux" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux.tmpw}
load inst "CONV_K_W:mux#4" "mux(2,7)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-369 -attr oid 368 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4} -attr area 7.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(7,1,2)"
load net {PAD:for:r(6:0).sva#4(0)} -pin  "CONV_K_W:mux#4" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "CONV_K_W:mux#4" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "CONV_K_W:mux#4" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "CONV_K_W:mux#4" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "CONV_K_W:mux#4" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "CONV_K_W:mux#4" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "CONV_K_W:mux#4" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {CONV_K_W:n(1:0).lpi#5.dfm(0)} -pin  "CONV_K_W:mux#4" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conc#1}
load net {CONV_K_W:n(1:0).lpi#5.dfm(1)} -pin  "CONV_K_W:mux#4" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/conc#1}
load net {GND} -pin  "CONV_K_W:mux#4" {A1(2)} -attr @path {/apply_conv/apply_conv:core/conc#1}
load net {GND} -pin  "CONV_K_W:mux#4" {A1(3)} -attr @path {/apply_conv/apply_conv:core/conc#1}
load net {GND} -pin  "CONV_K_W:mux#4" {A1(4)} -attr @path {/apply_conv/apply_conv:core/conc#1}
load net {GND} -pin  "CONV_K_W:mux#4" {A1(5)} -attr @path {/apply_conv/apply_conv:core/conc#1}
load net {GND} -pin  "CONV_K_W:mux#4" {A1(6)} -attr @path {/apply_conv/apply_conv:core/conc#1}
load net {fsm_output(1)} -pin  "CONV_K_W:mux#4" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)}
load net {CONV_K_W:mux#4.tmpw(0)} -pin  "CONV_K_W:mux#4" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(1)} -pin  "CONV_K_W:mux#4" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(2)} -pin  "CONV_K_W:mux#4" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(3)} -pin  "CONV_K_W:mux#4" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(4)} -pin  "CONV_K_W:mux#4" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(5)} -pin  "CONV_K_W:mux#4" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load net {CONV_K_W:mux#4.tmpw(6)} -pin  "CONV_K_W:mux#4" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#4.tmpw}
load inst "CONV_K_W:mux#5" "mux(2,6)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-370 -attr oid 369 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5} -attr area 6.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(6,1,2)"
load net {PWR} -pin  "CONV_K_W:mux#5" {A0(0)} -attr @path {/apply_conv/apply_conv:core/-61#2}
load net {PWR} -pin  "CONV_K_W:mux#5" {A0(1)} -attr @path {/apply_conv/apply_conv:core/-61#2}
load net {GND} -pin  "CONV_K_W:mux#5" {A0(2)} -attr @path {/apply_conv/apply_conv:core/-61#2}
load net {GND} -pin  "CONV_K_W:mux#5" {A0(3)} -attr @path {/apply_conv/apply_conv:core/-61#2}
load net {GND} -pin  "CONV_K_W:mux#5" {A0(4)} -attr @path {/apply_conv/apply_conv:core/-61#2}
load net {GND} -pin  "CONV_K_W:mux#5" {A0(5)} -attr @path {/apply_conv/apply_conv:core/-61#2}
load net {CONV_K_W:mul#12(0)} -pin  "CONV_K_W:mux#5" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:mul#12(1)} -pin  "CONV_K_W:mux#5" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:mul#12(2)} -pin  "CONV_K_W:mux#5" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:mul#12(3)} -pin  "CONV_K_W:mux#5" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:mul#12(4)} -pin  "CONV_K_W:mux#5" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:mul#12(5)} -pin  "CONV_K_W:mux#5" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {fsm_output(5)} -pin  "CONV_K_W:mux#5" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#7}
load net {CONV_K_W:mux#5(0)} -pin  "CONV_K_W:mux#5" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5}
load net {CONV_K_W:mux#5(1)} -pin  "CONV_K_W:mux#5" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5}
load net {CONV_K_W:mux#5(2)} -pin  "CONV_K_W:mux#5" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5}
load net {CONV_K_W:mux#5(3)} -pin  "CONV_K_W:mux#5" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5}
load net {CONV_K_W:mux#5(4)} -pin  "CONV_K_W:mux#5" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5}
load net {CONV_K_W:mux#5(5)} -pin  "CONV_K_W:mux#5" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#5}
load inst "CONV_K_W:mul#12" "mul(2,0,5,0,6)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-371 -attr oid 370 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12} -attr area 18.000000 -attr delay 3.295898 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(4,1,10,1,11)"
load net {CONV_NB_K:i(1:0).sva#3(0)} -pin  "CONV_K_W:mul#12" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#11}
load net {CONV_NB_K:i(1:0).sva#3(1)} -pin  "CONV_K_W:mul#12" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#11}
load net {PWR} -pin  "CONV_K_W:mul#12" {B(0)} -attr @path {/apply_conv/apply_conv:core/27#2}
load net {PWR} -pin  "CONV_K_W:mul#12" {B(1)} -attr @path {/apply_conv/apply_conv:core/27#2}
load net {GND} -pin  "CONV_K_W:mul#12" {B(2)} -attr @path {/apply_conv/apply_conv:core/27#2}
load net {PWR} -pin  "CONV_K_W:mul#12" {B(3)} -attr @path {/apply_conv/apply_conv:core/27#2}
load net {PWR} -pin  "CONV_K_W:mul#12" {B(4)} -attr @path {/apply_conv/apply_conv:core/27#2}
load net {CONV_K_W:mul#12(0)} -pin  "CONV_K_W:mul#12" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:mul#12(1)} -pin  "CONV_K_W:mul#12" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:mul#12(2)} -pin  "CONV_K_W:mul#12" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:mul#12(3)} -pin  "CONV_K_W:mul#12" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:mul#12(4)} -pin  "CONV_K_W:mul#12" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load net {CONV_K_W:mul#12(5)} -pin  "CONV_K_W:mul#12" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#12}
load inst "CONV_K_W:mux#6" "mux(2,6)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-372 -attr oid 371 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6} -attr area 6.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(6,1,2)"
load net {z.out#5(1)} -pin  "CONV_K_W:mux#6" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#3}
load net {z.out#5(2)} -pin  "CONV_K_W:mux#6" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#3}
load net {z.out#5(3)} -pin  "CONV_K_W:mux#6" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#3}
load net {z.out#5(4)} -pin  "CONV_K_W:mux#6" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#3}
load net {z.out#5(5)} -pin  "CONV_K_W:mux#6" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#3}
load net {z.out#5(6)} -pin  "CONV_K_W:mux#6" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:slc(z.out#5)(6-0)#3}
load net {CONV_K_W:acc#18.sdt(0)} -pin  "CONV_K_W:mux#6" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc}
load net {CONV_K_W:acc#18.sdt(1)} -pin  "CONV_K_W:mux#6" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc}
load net {CONV_K_W:acc#18.sdt(2)} -pin  "CONV_K_W:mux#6" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc}
load net {CONV_K_W:acc#20(0)} -pin  "CONV_K_W:mux#6" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc}
load net {CONV_K_W:acc#20(1)} -pin  "CONV_K_W:mux#6" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc}
load net {CONV_K_W:acc#20(2)} -pin  "CONV_K_W:mux#6" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:conc}
load net {fsm_output(5)} -pin  "CONV_K_W:mux#6" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#4}
load net {CONV_K_W:mux#6.tmpw(0)} -pin  "CONV_K_W:mux#6" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_K_W:mux#6.tmpw(1)} -pin  "CONV_K_W:mux#6" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_K_W:mux#6.tmpw(2)} -pin  "CONV_K_W:mux#6" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_K_W:mux#6.tmpw(3)} -pin  "CONV_K_W:mux#6" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_K_W:mux#6.tmpw(4)} -pin  "CONV_K_W:mux#6" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load net {CONV_K_W:mux#6.tmpw(5)} -pin  "CONV_K_W:mux#6" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#6.tmpw}
load inst "CONV_K_W:acc#20" "add(2,0,1,0,3)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-373 -attr oid 372 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#20} -attr area 2.000000 -attr delay 1.215000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(2,0,1,0,3)"
load net {CONV_K_D:l(1:0).sva:mx1(0)} -pin  "CONV_K_W:acc#20" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#22}
load net {CONV_K_D:l(1:0).sva:mx1(1)} -pin  "CONV_K_W:acc#20" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#22}
load net {CONV_K_W:acc#18.sdt(3)} -pin  "CONV_K_W:acc#20" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:slc(CONV_K_W:acc#18.sdt)(3)#1}
load net {CONV_K_W:acc#20(0)} -pin  "CONV_K_W:acc#20" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#20}
load net {CONV_K_W:acc#20(1)} -pin  "CONV_K_W:acc#20" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#20}
load net {CONV_K_W:acc#20(2)} -pin  "CONV_K_W:acc#20" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:acc#20}
load inst "CONV_V_SLIDE:CONV_V_SLIDE:mux" "mux(2,7)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-374 -attr oid 373 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux} -attr area 7.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(7,1,2)"
load net {PAD:for:r(6:0).sva#4(0)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r(6:0).sva#4}
load net {o_r(6:0).lpi#4(0)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(1)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(2)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(3)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(4)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(5)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {o_r(6:0).lpi#4(6)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_r(6:0).lpi#4}
load net {CONV_V_SLIDE:or#1} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or#1}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(0)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(1)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(2)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(3)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(4)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(5)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load net {CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw(6)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:mux" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:mux.tmpw}
load inst "CONV_V_SLIDE:or#1" "or(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-375 -attr oid 374 -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or#1} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(5)} -pin  "CONV_V_SLIDE:or#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#5}
load net {fsm_output(2)} -pin  "CONV_V_SLIDE:or#1" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#8}
load net {CONV_V_SLIDE:or#1} -pin  "CONV_V_SLIDE:or#1" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or#1}
load inst "CONV_V_SLIDE:CONV_V_SLIDE:or" "or(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-376 -attr oid 375 -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {CONV_V_SLIDE:nor} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:nor}
load net {fsm_output(2)} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#9}
load net {CONV_V_SLIDE:CONV_V_SLIDE:or} -pin  "CONV_V_SLIDE:CONV_V_SLIDE:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:CONV_V_SLIDE:or}
load inst "CONV_V_SLIDE:nor" "nor(3,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-377 -attr oid 376 -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:nor} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_nor(1,3)"
load net {fsm_output(10)} -pin  "CONV_V_SLIDE:nor" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#8}
load net {fsm_output(5)} -pin  "CONV_V_SLIDE:nor" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#8}
load net {fsm_output(8)} -pin  "CONV_V_SLIDE:nor" {A2(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#6}
load net {CONV_V_SLIDE:nor} -pin  "CONV_V_SLIDE:nor" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:nor}
load inst "CONV_V_SLIDE:mux1h#1" "mux1h(3,3)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-378 -attr oid 377 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:mux1h#1} -attr area 4.279642 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux1hot(3,3)"
load net {PWR} -pin  "CONV_V_SLIDE:mux1h#1" {A0(0)} -attr @path {/apply_conv/apply_conv:core/1#19}
load net {GND} -pin  "CONV_V_SLIDE:mux1h#1" {A0(1)} -attr @path {/apply_conv/apply_conv:core/1#19}
load net {GND} -pin  "CONV_V_SLIDE:mux1h#1" {A0(2)} -attr @path {/apply_conv/apply_conv:core/1#19}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(0)} -pin  "CONV_V_SLIDE:mux1h#1" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(1)} -pin  "CONV_V_SLIDE:mux1h#1" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {PAD:for:for:else:else:acc#5.psp.sva#2(7:5)(2)} -pin  "CONV_V_SLIDE:mux1h#1" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#5.psp.sva#2(7:5)}
load net {o_c(7:0).lpi#4(5)} -pin  "CONV_V_SLIDE:mux1h#1" {A2(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:slc(o_c(7:0).lpi#4)(7-5)}
load net {o_c(7:0).lpi#4(6)} -pin  "CONV_V_SLIDE:mux1h#1" {A2(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:slc(o_c(7:0).lpi#4)(7-5)}
load net {o_c(7:0).lpi#4(7)} -pin  "CONV_V_SLIDE:mux1h#1" {A2(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c:slc(o_c(7:0).lpi#4)(7-5)}
load net {CONV_V_SLIDE:or} -pin  "CONV_V_SLIDE:mux1h#1" {S0} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-379 -attr oid 378 -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or}
load net {fsm_output(2)} -pin  "CONV_V_SLIDE:mux1h#1" {S1} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-380 -attr oid 379 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#11}
load net {fsm_output(8)} -pin  "CONV_V_SLIDE:mux1h#1" {S2} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-381 -attr oid 380 -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)#7}
load net {CONV_V_SLIDE:mux1h#1(0)} -pin  "CONV_V_SLIDE:mux1h#1" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:mux1h#1}
load net {CONV_V_SLIDE:mux1h#1(1)} -pin  "CONV_V_SLIDE:mux1h#1" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:mux1h#1}
load net {CONV_V_SLIDE:mux1h#1(2)} -pin  "CONV_V_SLIDE:mux1h#1" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:mux1h#1}
load inst "CONV_V_SLIDE:or" "or(2,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-382 -attr oid 381 -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or} -attr area 1.001000 -attr delay 0.610000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_or(1,2)"
load net {fsm_output(10)} -pin  "CONV_V_SLIDE:or" {A0(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(10)#7}
load net {fsm_output(5)} -pin  "CONV_V_SLIDE:or" {A1(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(5)#6}
load net {CONV_V_SLIDE:or} -pin  "CONV_V_SLIDE:or" {Z(0)} -attr @path {/apply_conv/apply_conv:core/CONV_V_SLIDE:or}
load inst "CONV_H_SLIDE:mux#2" "mux(2,8)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-383 -attr oid 382 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2} -attr area 8.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(8,1,2)"
load net {PAD:for:for:c(7:0).sva#3(0)} -pin  "CONV_H_SLIDE:mux#2" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(1)} -pin  "CONV_H_SLIDE:mux#2" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(2)} -pin  "CONV_H_SLIDE:mux#2" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(3)} -pin  "CONV_H_SLIDE:mux#2" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(4)} -pin  "CONV_H_SLIDE:mux#2" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(5)} -pin  "CONV_H_SLIDE:mux#2" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(6)} -pin  "CONV_H_SLIDE:mux#2" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {PAD:for:for:c(7:0).sva#3(7)} -pin  "CONV_H_SLIDE:mux#2" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:c(7:0).sva#3}
load net {o_c(7:0).lpi#4(0)} -pin  "CONV_H_SLIDE:mux#2" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(1)} -pin  "CONV_H_SLIDE:mux#2" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(2)} -pin  "CONV_H_SLIDE:mux#2" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(3)} -pin  "CONV_H_SLIDE:mux#2" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(4)} -pin  "CONV_H_SLIDE:mux#2" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(5)} -pin  "CONV_H_SLIDE:mux#2" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(6)} -pin  "CONV_H_SLIDE:mux#2" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {o_c(7:0).lpi#4(7)} -pin  "CONV_H_SLIDE:mux#2" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_c(7:0).lpi#4}
load net {fsm_output(1)} -pin  "CONV_H_SLIDE:mux#2" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(1)#8}
load net {CONV_H_SLIDE:mux#2.tmpw(0)} -pin  "CONV_H_SLIDE:mux#2" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(1)} -pin  "CONV_H_SLIDE:mux#2" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(2)} -pin  "CONV_H_SLIDE:mux#2" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(3)} -pin  "CONV_H_SLIDE:mux#2" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(4)} -pin  "CONV_H_SLIDE:mux#2" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(5)} -pin  "CONV_H_SLIDE:mux#2" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(6)} -pin  "CONV_H_SLIDE:mux#2" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load net {CONV_H_SLIDE:mux#2.tmpw(7)} -pin  "CONV_H_SLIDE:mux#2" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_H_SLIDE:mux#2.tmpw}
load inst "PAD:for:for:if:mux" "mux(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-384 -attr oid 383 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mux} -attr area 2.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(2,1,2)"
load net {CONV_K_D:l(1:0).sva:mx1(0)} -pin  "PAD:for:for:if:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva:mx1}
load net {CONV_K_D:l(1:0).sva:mx1(1)} -pin  "PAD:for:for:if:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_D:l(1:0).sva:mx1}
load net {PAD:d(1:0).sva#3(0)} -pin  "PAD:for:for:if:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {PAD:d(1:0).sva#3(1)} -pin  "PAD:for:for:if:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {fsm_output(7)} -pin  "PAD:for:for:if:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(7)#1}
load net {PAD:for:for:if:mux.tmpw(0)} -pin  "PAD:for:for:if:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mux.tmpw}
load net {PAD:for:for:if:mux.tmpw(1)} -pin  "PAD:for:for:if:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:if:mux.tmpw}
load inst "PAD:for:for:else:else:mux" "mux(2,2)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-385 -attr oid 384 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:mux} -attr area 2.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(2,1,2)"
load net {o_d(1:0).sva#1(0)} -pin  "PAD:for:for:else:else:mux" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_d(1:0).sva#1}
load net {o_d(1:0).sva#1(1)} -pin  "PAD:for:for:else:else:mux" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/o_d(1:0).sva#1}
load net {PAD:d(1:0).sva#3(0)} -pin  "PAD:for:for:else:else:mux" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {PAD:d(1:0).sva#3(1)} -pin  "PAD:for:for:else:else:mux" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:d(1:0).sva#3}
load net {fsm_output(8)} -pin  "PAD:for:for:else:else:mux" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(8)}
load net {PAD:for:for:else:else:mux.tmpw(0)} -pin  "PAD:for:for:else:else:mux" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:mux.tmpw}
load net {PAD:for:for:else:else:mux.tmpw(1)} -pin  "PAD:for:for:else:else:mux" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:mux.tmpw}
load inst "CONV_K_W:mux#7" "mux(2,11)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-386 -attr oid 385 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7} -attr area 11.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {z.out#5(0)} -pin  "CONV_K_W:mux#7" {A0(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {z.out#5(1)} -pin  "CONV_K_W:mux#7" {A0(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(0)} -pin  "CONV_K_W:mux#7" {A0(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(1)} -pin  "CONV_K_W:mux#7" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(2)} -pin  "CONV_K_W:mux#7" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(3)} -pin  "CONV_K_W:mux#7" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(4)} -pin  "CONV_K_W:mux#7" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(5)} -pin  "CONV_K_W:mux#7" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(6)} -pin  "CONV_K_W:mux#7" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(7)} -pin  "CONV_K_W:mux#7" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {PAD:for:for:else:else:acc#14(8)} -pin  "CONV_K_W:mux#7" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#16}
load net {temp#1.sva(0)} -pin  "CONV_K_W:mux#7" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(1)} -pin  "CONV_K_W:mux#7" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(2)} -pin  "CONV_K_W:mux#7" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(3)} -pin  "CONV_K_W:mux#7" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(4)} -pin  "CONV_K_W:mux#7" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(5)} -pin  "CONV_K_W:mux#7" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(6)} -pin  "CONV_K_W:mux#7" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(7)} -pin  "CONV_K_W:mux#7" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(8)} -pin  "CONV_K_W:mux#7" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(9)} -pin  "CONV_K_W:mux#7" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {temp#1.sva(10)} -pin  "CONV_K_W:mux#7" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/temp#1.sva}
load net {fsm_output(2)} -pin  "CONV_K_W:mux#7" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#7}
load net {CONV_K_W:mux#7.tmpw(0)} -pin  "CONV_K_W:mux#7" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(1)} -pin  "CONV_K_W:mux#7" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(2)} -pin  "CONV_K_W:mux#7" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(3)} -pin  "CONV_K_W:mux#7" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(4)} -pin  "CONV_K_W:mux#7" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(5)} -pin  "CONV_K_W:mux#7" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(6)} -pin  "CONV_K_W:mux#7" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(7)} -pin  "CONV_K_W:mux#7" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(8)} -pin  "CONV_K_W:mux#7" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(9)} -pin  "CONV_K_W:mux#7" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load net {CONV_K_W:mux#7.tmpw(10)} -pin  "CONV_K_W:mux#7" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#7.tmpw}
load inst "PAD:for:for:else:else:acc#14" "add(7,0,6,1,9)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-387 -attr oid 386 -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14} -attr area 7.001000 -attr delay 1.340000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_add(7,0,6,1,9)"
load net {PAD:for:r(6:0).sva#4(0)} -pin  "PAD:for:for:else:else:acc#14" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#6)}
load net {PAD:for:r(6:0).sva#4(1)} -pin  "PAD:for:for:else:else:acc#14" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#6)}
load net {PAD:for:r(6:0).sva#4(2)} -pin  "PAD:for:for:else:else:acc#14" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#6)}
load net {PAD:for:r(6:0).sva#4(3)} -pin  "PAD:for:for:else:else:acc#14" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#6)}
load net {PAD:for:r(6:0).sva#4(4)} -pin  "PAD:for:for:else:else:acc#14" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#6)}
load net {PAD:for:r(6:0).sva#4(5)} -pin  "PAD:for:for:else:else:acc#14" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#6)}
load net {PAD:for:r(6:0).sva#4(6)} -pin  "PAD:for:for:else:else:acc#14" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:r:asn(PAD:for:for:else:else:asn#6)}
load net {z.out#5(2)} -pin  "PAD:for:for:else:else:acc#14" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {z.out#5(3)} -pin  "PAD:for:for:else:else:acc#14" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {z.out#5(4)} -pin  "PAD:for:for:else:else:acc#14" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {z.out#5(5)} -pin  "PAD:for:for:else:else:acc#14" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {z.out#5(6)} -pin  "PAD:for:for:else:else:acc#14" {B(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {z.out#5(7)} -pin  "PAD:for:for:else:else:acc#14" {B(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:slc(PAD:for:for:else:else:acc#11.sdt)(7-2)#1}
load net {PAD:for:for:else:else:acc#14(0)} -pin  "PAD:for:for:else:else:acc#14" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(1)} -pin  "PAD:for:for:else:else:acc#14" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(2)} -pin  "PAD:for:for:else:else:acc#14" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(3)} -pin  "PAD:for:for:else:else:acc#14" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(4)} -pin  "PAD:for:for:else:else:acc#14" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(5)} -pin  "PAD:for:for:else:else:acc#14" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(6)} -pin  "PAD:for:for:else:else:acc#14" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(7)} -pin  "PAD:for:for:else:else:acc#14" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load net {PAD:for:for:else:else:acc#14(8)} -pin  "PAD:for:for:else:else:acc#14" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:acc#14}
load inst "CONV_K_W:mux#8" "mux(2,11)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-388 -attr oid 387 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8} -attr area 11.001000 -attr delay 0.140000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(11,1,2)"
load net {PWR} -pin  "CONV_K_W:mux#8" {A0(0)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {PWR} -pin  "CONV_K_W:mux#8" {A0(1)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {GND} -pin  "CONV_K_W:mux#8" {A0(2)} -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#8(0)} -pin  "CONV_K_W:mux#8" {A0(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#8(1)} -pin  "CONV_K_W:mux#8" {A0(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#8(2)} -pin  "CONV_K_W:mux#8" {A0(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#8(3)} -pin  "CONV_K_W:mux#8" {A0(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#8(4)} -pin  "CONV_K_W:mux#8" {A0(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#8(5)} -pin  "CONV_K_W:mux#8" {A0(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#8(6)} -pin  "CONV_K_W:mux#8" {A0(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {z.out#8(7)} -pin  "CONV_K_W:mux#8" {A0(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/PAD:for:for:else:else:conc#17}
load net {CONV_K_W:mul#10(0)} -pin  "CONV_K_W:mux#8" {A1(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(1)} -pin  "CONV_K_W:mux#8" {A1(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(2)} -pin  "CONV_K_W:mux#8" {A1(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(3)} -pin  "CONV_K_W:mux#8" {A1(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(4)} -pin  "CONV_K_W:mux#8" {A1(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(5)} -pin  "CONV_K_W:mux#8" {A1(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(6)} -pin  "CONV_K_W:mux#8" {A1(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(7)} -pin  "CONV_K_W:mux#8" {A1(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(8)} -pin  "CONV_K_W:mux#8" {A1(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(9)} -pin  "CONV_K_W:mux#8" {A1(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(10)} -pin  "CONV_K_W:mux#8" {A1(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {fsm_output(2)} -pin  "CONV_K_W:mux#8" {S(0)} -attr @path {/apply_conv/apply_conv:core/slc(fsm_output)(2)#10}
load net {CONV_K_W:mux#8.tmpw(0)} -pin  "CONV_K_W:mux#8" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(1)} -pin  "CONV_K_W:mux#8" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(2)} -pin  "CONV_K_W:mux#8" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(3)} -pin  "CONV_K_W:mux#8" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(4)} -pin  "CONV_K_W:mux#8" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(5)} -pin  "CONV_K_W:mux#8" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(6)} -pin  "CONV_K_W:mux#8" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(7)} -pin  "CONV_K_W:mux#8" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(8)} -pin  "CONV_K_W:mux#8" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(9)} -pin  "CONV_K_W:mux#8" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load net {CONV_K_W:mux#8.tmpw(10)} -pin  "CONV_K_W:mux#8" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#8.tmpw}
load inst "CONV_K_W:mul#10" "mul(10,1,4,1,11)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-389 -attr oid 388 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10} -attr area 18.000000 -attr delay 3.295898 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mul(4,1,10,1,11)"
load net {pad_input:rsci.data_out_d(0)} -pin  "CONV_K_W:mul#10" {A(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#19}
load net {pad_input:rsci.data_out_d(1)} -pin  "CONV_K_W:mul#10" {A(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#19}
load net {pad_input:rsci.data_out_d(2)} -pin  "CONV_K_W:mul#10" {A(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#19}
load net {pad_input:rsci.data_out_d(3)} -pin  "CONV_K_W:mul#10" {A(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#19}
load net {pad_input:rsci.data_out_d(4)} -pin  "CONV_K_W:mul#10" {A(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#19}
load net {pad_input:rsci.data_out_d(5)} -pin  "CONV_K_W:mul#10" {A(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#19}
load net {pad_input:rsci.data_out_d(6)} -pin  "CONV_K_W:mul#10" {A(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#19}
load net {pad_input:rsci.data_out_d(7)} -pin  "CONV_K_W:mul#10" {A(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#19}
load net {pad_input:rsci.data_out_d(8)} -pin  "CONV_K_W:mul#10" {A(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#19}
load net {pad_input:rsci.data_out_d(9)} -pin  "CONV_K_W:mul#10" {A(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn#19}
load net {CONV_K_W:mux#3(0)} -pin  "CONV_K_W:mul#10" {B(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
load net {CONV_K_W:mux#3(1)} -pin  "CONV_K_W:mul#10" {B(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
load net {CONV_K_W:mux#3(2)} -pin  "CONV_K_W:mul#10" {B(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
load net {CONV_K_W:mux#3(3)} -pin  "CONV_K_W:mul#10" {B(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
load net {CONV_K_W:mul#10(0)} -pin  "CONV_K_W:mul#10" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(1)} -pin  "CONV_K_W:mul#10" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(2)} -pin  "CONV_K_W:mul#10" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(3)} -pin  "CONV_K_W:mul#10" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(4)} -pin  "CONV_K_W:mul#10" {Z(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(5)} -pin  "CONV_K_W:mul#10" {Z(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(6)} -pin  "CONV_K_W:mul#10" {Z(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(7)} -pin  "CONV_K_W:mul#10" {Z(7)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(8)} -pin  "CONV_K_W:mul#10" {Z(8)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(9)} -pin  "CONV_K_W:mul#10" {Z(9)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load net {CONV_K_W:mul#10(10)} -pin  "CONV_K_W:mul#10" {Z(10)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mul#10}
load inst "CONV_K_W:mux#3" "mux(128,4)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-390 -attr oid 389 -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3} -attr area 128.000000 -attr delay 2.232000 -attr qmod "mgc_Xilinx-ARTIX-7-2_beh_psr.mgc_mux(4,7,128)"
load net {DC} -pin  "CONV_K_W:mux#3" {A0(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A0(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A0(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A0(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A1(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A1(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A1(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A1(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A2(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A2(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A2(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A2(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A3(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A3(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A3(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A3(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A4(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A4(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A4(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A4(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A5(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A5(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A5(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A5(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A6(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A6(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A6(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A6(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A7(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A7(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A7(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A7(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A8(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A8(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A8(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A8(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A9(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A9(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A9(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A9(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A10(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A10(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A10(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A10(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A11(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A11(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A11(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A11(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A12(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A12(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A12(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A12(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A13(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A13(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A13(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A13(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A14(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A14(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A14(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A14(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A15(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A15(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A15(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A15(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A16(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A16(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A16(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A16(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A17(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A17(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A17(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A17(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A18(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A18(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A18(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A18(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A19(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A19(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A19(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A19(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A20(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A20(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A20(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A20(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A21(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A21(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A21(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A21(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A22(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A22(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A22(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A22(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A23(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A23(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A23(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A23(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A24(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A24(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A24(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A24(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A25(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A25(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A25(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A25(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A26(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A26(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A26(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A26(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A27(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A27(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A27(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A27(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A28(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A28(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A28(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A28(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A29(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A29(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A29(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A29(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A30(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A30(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A30(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A30(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A31(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A31(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A31(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A31(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A32(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A32(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A32(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A32(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A33(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A33(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A33(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A33(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A34(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A34(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A34(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A34(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A35(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A35(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A35(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A35(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A36(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A36(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A36(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A36(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A37(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A37(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A37(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A37(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A38(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A38(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A38(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A38(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A39(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A39(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A39(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A39(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A40(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A40(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A40(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A40(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A41(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A41(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A41(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A41(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A42(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A42(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A42(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A42(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A43(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A43(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A43(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A43(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A44(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A44(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A44(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A44(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A45(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A45(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A45(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A45(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A46(0)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A46(1)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A46(2)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {DC} -pin  "CONV_K_W:mux#3" {A46(3)} -attr @path {/apply_conv/apply_conv:core/C<4>=----}
load net {GND} -pin  "CONV_K_W:mux#3" {A47(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A47(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A47(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A47(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {PWR} -pin  "CONV_K_W:mux#3" {A48(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A48(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A48(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A48(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {GND} -pin  "CONV_K_W:mux#3" {A49(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A49(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A49(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A49(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {PWR} -pin  "CONV_K_W:mux#3" {A50(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A50(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A50(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A50(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A51(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {GND} -pin  "CONV_K_W:mux#3" {A51(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {PWR} -pin  "CONV_K_W:mux#3" {A51(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {GND} -pin  "CONV_K_W:mux#3" {A51(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {PWR} -pin  "CONV_K_W:mux#3" {A52(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A52(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A52(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A52(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {GND} -pin  "CONV_K_W:mux#3" {A53(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A53(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A53(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A53(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {PWR} -pin  "CONV_K_W:mux#3" {A54(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A54(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A54(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A54(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {GND} -pin  "CONV_K_W:mux#3" {A55(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A55(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A55(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A55(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A56(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A56(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A56(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A56(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A57(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A57(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A57(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A57(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A58(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A58(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A58(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A58(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A59(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A59(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A59(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A59(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A60(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A60(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A60(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A60(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A61(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A61(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A61(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A61(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A62(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A62(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A62(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A62(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A63(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A63(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A63(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A63(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A64(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A64(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A64(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A64(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A65(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A65(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A65(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A65(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A66(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A66(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A66(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A66(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A67(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A67(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A67(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A67(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A68(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A68(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A68(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A68(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A69(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A69(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A69(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A69(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A70(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A70(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A70(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A70(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A71(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A71(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A71(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A71(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A72(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A72(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A72(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A72(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A73(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A73(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A73(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A73(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A74(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A74(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A74(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A74(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A75(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A75(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A75(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A75(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A76(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A76(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A76(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A76(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A77(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A77(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A77(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A77(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A78(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A78(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A78(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A78(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A79(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A79(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A79(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A79(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A80(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A80(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A80(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A80(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A81(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A81(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A81(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A81(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A82(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A82(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A82(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A82(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A83(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A83(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A83(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A83(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {PWR} -pin  "CONV_K_W:mux#3" {A84(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A84(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A84(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A84(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {GND} -pin  "CONV_K_W:mux#3" {A85(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A85(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A85(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A85(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {PWR} -pin  "CONV_K_W:mux#3" {A86(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A86(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A86(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A86(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A87(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {GND} -pin  "CONV_K_W:mux#3" {A87(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {PWR} -pin  "CONV_K_W:mux#3" {A87(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {GND} -pin  "CONV_K_W:mux#3" {A87(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {PWR} -pin  "CONV_K_W:mux#3" {A88(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A88(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A88(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A88(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {GND} -pin  "CONV_K_W:mux#3" {A89(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A89(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A89(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A89(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {PWR} -pin  "CONV_K_W:mux#3" {A90(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A90(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A90(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A90(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {GND} -pin  "CONV_K_W:mux#3" {A91(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A91(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A91(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A91(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A92(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A92(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A92(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A92(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A93(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A93(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A93(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A93(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A94(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A94(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A94(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A94(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A95(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A95(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A95(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A95(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A96(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A96(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A96(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A96(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A97(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A97(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A97(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A97(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A98(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A98(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A98(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A98(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A99(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A99(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A99(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A99(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A100(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A100(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A100(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A100(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A101(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A101(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A101(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A101(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A102(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A102(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A102(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A102(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A103(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A103(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A103(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A103(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A104(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A104(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A104(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A104(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A105(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A105(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A105(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A105(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A106(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A106(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A106(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A106(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A107(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A107(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A107(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A107(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A108(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A108(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A108(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A108(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A109(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A109(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A109(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A109(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A110(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A110(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A110(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A110(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A111(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A111(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A111(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A111(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A112(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A112(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A112(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A112(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A113(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A113(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A113(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A113(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A114(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A114(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A114(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A114(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A115(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A115(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A115(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A115(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A116(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A116(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A116(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A116(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A117(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A117(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A117(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A117(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A118(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A118(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A118(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A118(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A119(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A119(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A119(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A119(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {PWR} -pin  "CONV_K_W:mux#3" {A120(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A120(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A120(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A120(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {GND} -pin  "CONV_K_W:mux#3" {A121(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A121(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A121(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A121(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {PWR} -pin  "CONV_K_W:mux#3" {A122(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A122(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A122(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A122(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A123(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {GND} -pin  "CONV_K_W:mux#3" {A123(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {PWR} -pin  "CONV_K_W:mux#3" {A123(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {GND} -pin  "CONV_K_W:mux#3" {A123(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#5}
load net {PWR} -pin  "CONV_K_W:mux#3" {A124(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A124(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A124(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A124(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {GND} -pin  "CONV_K_W:mux#3" {A125(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A125(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A125(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A125(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {PWR} -pin  "CONV_K_W:mux#3" {A126(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A126(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A126(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {PWR} -pin  "CONV_K_W:mux#3" {A126(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#2}
load net {GND} -pin  "CONV_K_W:mux#3" {A127(0)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A127(1)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A127(2)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {GND} -pin  "CONV_K_W:mux#3" {A127(3)} -attr @path {/apply_conv/apply_conv:core/kernel.rom#1}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(0)} -pin  "CONV_K_W:mux#3" {S(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(1)} -pin  "CONV_K_W:mux#3" {S(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(2)} -pin  "CONV_K_W:mux#3" {S(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(3)} -pin  "CONV_K_W:mux#3" {S(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(4)} -pin  "CONV_K_W:mux#3" {S(4)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(5)} -pin  "CONV_K_W:mux#3" {S(5)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3(6)} -pin  "CONV_K_W:mux#3" {S(6)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:asn(pref:pref.pref#4(6:CONV_K_W:acc.itm#3}
load net {CONV_K_W:mux#3(0)} -pin  "CONV_K_W:mux#3" {Z(0)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
load net {CONV_K_W:mux#3(1)} -pin  "CONV_K_W:mux#3" {Z(1)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
load net {CONV_K_W:mux#3(2)} -pin  "CONV_K_W:mux#3" {Z(2)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
load net {CONV_K_W:mux#3(3)} -pin  "CONV_K_W:mux#3" {Z(3)} -attr vt d -attr @path {/apply_conv/apply_conv:core/CONV_K_W:mux#3}
### END MODULE 

module new "apply_conv" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-391 -attr oid 390 -attr vt d -attr @path {/apply_conv/clk}
load port {rst} input -symbol left_portin noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-392 -attr oid 391 -attr vt d -attr @path {/apply_conv/rst}
load portBus conv_in:rsc.addr(15:0) output 16 {conv_in:rsc.addr(15)} {conv_in:rsc.addr(14)} {conv_in:rsc.addr(13)} {conv_in:rsc.addr(12)} {conv_in:rsc.addr(11)} {conv_in:rsc.addr(10)} {conv_in:rsc.addr(9)} {conv_in:rsc.addr(8)} {conv_in:rsc.addr(7)} {conv_in:rsc.addr(6)} {conv_in:rsc.addr(5)} {conv_in:rsc.addr(4)} {conv_in:rsc.addr(3)} {conv_in:rsc.addr(2)} {conv_in:rsc.addr(1)} {conv_in:rsc.addr(0)} -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-393 -attr oid 392 -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load port {conv_in:rsc.re} output -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-394 -attr oid 393 -attr vt d -attr @path {/apply_conv/conv_in:rsc.re}
load portBus conv_in:rsc.data_out(9:0) input 10 {conv_in:rsc.data_out(9)} {conv_in:rsc.data_out(8)} {conv_in:rsc.data_out(7)} {conv_in:rsc.data_out(6)} {conv_in:rsc.data_out(5)} {conv_in:rsc.data_out(4)} {conv_in:rsc.data_out(3)} {conv_in:rsc.data_out(2)} {conv_in:rsc.data_out(1)} {conv_in:rsc.data_out(0)} -symbol left_portin noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-395 -attr oid 394 -attr vt d -attr @path {/apply_conv/conv_in:rsc.data_out}
load port {conv_in:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-396 -attr oid 395 -attr vt d -attr @path {/apply_conv/conv_in:rsc.triosy.lz}
load portBus conv_out:rsc.data_in(10:0) output 11 {conv_out:rsc.data_in(10)} {conv_out:rsc.data_in(9)} {conv_out:rsc.data_in(8)} {conv_out:rsc.data_in(7)} {conv_out:rsc.data_in(6)} {conv_out:rsc.data_in(5)} {conv_out:rsc.data_in(4)} {conv_out:rsc.data_in(3)} {conv_out:rsc.data_in(2)} {conv_out:rsc.data_in(1)} {conv_out:rsc.data_in(0)} -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-397 -attr oid 396 -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load portBus conv_out:rsc.addr(15:0) output 16 {conv_out:rsc.addr(15)} {conv_out:rsc.addr(14)} {conv_out:rsc.addr(13)} {conv_out:rsc.addr(12)} {conv_out:rsc.addr(11)} {conv_out:rsc.addr(10)} {conv_out:rsc.addr(9)} {conv_out:rsc.addr(8)} {conv_out:rsc.addr(7)} {conv_out:rsc.addr(6)} {conv_out:rsc.addr(5)} {conv_out:rsc.addr(4)} {conv_out:rsc.addr(3)} {conv_out:rsc.addr(2)} {conv_out:rsc.addr(1)} {conv_out:rsc.addr(0)} -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-398 -attr oid 397 -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load port {conv_out:rsc.we} output -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-399 -attr oid 398 -attr vt d -attr @path {/apply_conv/conv_out:rsc.we}
load port {conv_out:rsc.triosy.lz} output -symbol right_portout noname -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-400 -attr oid 399 -attr vt d -attr @path {/apply_conv/conv_out:rsc.triosy.lz}
load symbol "ram_Xilinx-ARTIX-7-2_RAMSB.singleport(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus data_in(9:0) input 10 {data_in(9)} {data_in(8)} {data_in(7)} {data_in(6)} {data_in(5)} {data_in(4)} {data_in(3)} {data_in(2)} {data_in(1)} {data_in(0)} \
     portBus addr(15:0) input 16 {addr(15)} {addr(14)} {addr(13)} {addr(12)} {addr(11)} {addr(10)} {addr(9)} {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus re(0:0) input 1 {re(0)} \
     portBus we(0:0) input 1 {we(0)} \
     portBus data_out(9:0) output 10 {data_out(9)} {data_out(8)} {data_out(7)} {data_out(6)} {data_out(5)} {data_out(4)} {data_out(3)} {data_out(2)} {data_out(1)} {data_out(0)} \
     port {clk} input.clk \
     port {a_rst} input \
     port {s_rst} input \
     port {en} input \

load symbol "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rport(1,57600,10,16,0,1,0,0,0,1,1,1,0,57600,10,1):gen" "orig" GEN \
 fillcolor 1 \
     portBus data_out(9:0) input 10 {data_out(9)} {data_out(8)} {data_out(7)} {data_out(6)} {data_out(5)} {data_out(4)} {data_out(3)} {data_out(2)} {data_out(1)} {data_out(0)} \
     port {re} output \
     portBus addr(15:0) output 16 {addr(15)} {addr(14)} {addr(13)} {addr(12)} {addr(11)} {addr(10)} {addr(9)} {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus addr_d(15:0) input 16 {addr_d(15)} {addr_d(14)} {addr_d(13)} {addr_d(12)} {addr_d(11)} {addr_d(10)} {addr_d(9)} {addr_d(8)} {addr_d(7)} {addr_d(6)} {addr_d(5)} {addr_d(4)} {addr_d(3)} {addr_d(2)} {addr_d(1)} {addr_d(0)} \
     port {re_d} input \
     portBus data_out_d(9:0) output 10 {data_out_d(9)} {data_out_d(8)} {data_out_d(7)} {data_out_d(6)} {data_out_d(5)} {data_out_d(4)} {data_out_d(3)} {data_out_d(2)} {data_out_d(1)} {data_out_d(0)} \
     port {clk} input \
     port {a_rst} input \
     port {s_rst} input \
     port {en} input \

load symbol "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_wport(2,57600,11,16,0,1,0,0,0,1,1,1,0,57600,11,1):gen" "orig" GEN \
 fillcolor 1 \
     port {we} output \
     portBus addr(15:0) output 16 {addr(15)} {addr(14)} {addr(13)} {addr(12)} {addr(11)} {addr(10)} {addr(9)} {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus data_in(10:0) output 11 {data_in(10)} {data_in(9)} {data_in(8)} {data_in(7)} {data_in(6)} {data_in(5)} {data_in(4)} {data_in(3)} {data_in(2)} {data_in(1)} {data_in(0)} \
     portBus data_in_d(10:0) input 11 {data_in_d(10)} {data_in_d(9)} {data_in_d(8)} {data_in_d(7)} {data_in_d(6)} {data_in_d(5)} {data_in_d(4)} {data_in_d(3)} {data_in_d(2)} {data_in_d(1)} {data_in_d(0)} \
     portBus addr_d(15:0) input 16 {addr_d(15)} {addr_d(14)} {addr_d(13)} {addr_d(12)} {addr_d(11)} {addr_d(10)} {addr_d(9)} {addr_d(8)} {addr_d(7)} {addr_d(6)} {addr_d(5)} {addr_d(4)} {addr_d(3)} {addr_d(2)} {addr_d(1)} {addr_d(0)} \
     port {we_d} input \
     port {clk} input \
     port {a_rst} input \
     port {s_rst} input \
     port {en} input \

load symbol "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rwport_en(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1):gen" "orig" GEN \
 fillcolor 1 \
     port {en} output \
     portBus data_out(9:0) input 10 {data_out(9)} {data_out(8)} {data_out(7)} {data_out(6)} {data_out(5)} {data_out(4)} {data_out(3)} {data_out(2)} {data_out(1)} {data_out(0)} \
     port {we} output \
     port {re} output \
     portBus addr(15:0) output 16 {addr(15)} {addr(14)} {addr(13)} {addr(12)} {addr(11)} {addr(10)} {addr(9)} {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus data_in(9:0) output 10 {data_in(9)} {data_in(8)} {data_in(7)} {data_in(6)} {data_in(5)} {data_in(4)} {data_in(3)} {data_in(2)} {data_in(1)} {data_in(0)} \
     portBus data_in_d(9:0) input 10 {data_in_d(9)} {data_in_d(8)} {data_in_d(7)} {data_in_d(6)} {data_in_d(5)} {data_in_d(4)} {data_in_d(3)} {data_in_d(2)} {data_in_d(1)} {data_in_d(0)} \
     portBus addr_d(15:0) input 16 {addr_d(15)} {addr_d(14)} {addr_d(13)} {addr_d(12)} {addr_d(11)} {addr_d(10)} {addr_d(9)} {addr_d(8)} {addr_d(7)} {addr_d(6)} {addr_d(5)} {addr_d(4)} {addr_d(3)} {addr_d(2)} {addr_d(1)} {addr_d(0)} \
     port {re_d} input \
     port {we_d} input \
     portBus data_out_d(9:0) output 10 {data_out_d(9)} {data_out_d(8)} {data_out_d(7)} {data_out_d(6)} {data_out_d(5)} {data_out_d(4)} {data_out_d(3)} {data_out_d(2)} {data_out_d(1)} {data_out_d(0)} \
     port {clk} input \
     port {a_rst} input \
     port {s_rst} input \
     port {en_d} input \

load symbol "apply_conv:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {conv_in:rsc.triosy.lz} output \
     port {conv_out:rsc.triosy.lz} output \
     portBus conv_in:rsci.addr_d(15:0) output 16 {conv_in:rsci.addr_d(15)} {conv_in:rsci.addr_d(14)} {conv_in:rsci.addr_d(13)} {conv_in:rsci.addr_d(12)} {conv_in:rsci.addr_d(11)} {conv_in:rsci.addr_d(10)} {conv_in:rsci.addr_d(9)} {conv_in:rsci.addr_d(8)} {conv_in:rsci.addr_d(7)} {conv_in:rsci.addr_d(6)} {conv_in:rsci.addr_d(5)} {conv_in:rsci.addr_d(4)} {conv_in:rsci.addr_d(3)} {conv_in:rsci.addr_d(2)} {conv_in:rsci.addr_d(1)} {conv_in:rsci.addr_d(0)} \
     port {conv_in:rsci.re_d} output \
     portBus conv_in:rsci.data_out_d(9:0) input 10 {conv_in:rsci.data_out_d(9)} {conv_in:rsci.data_out_d(8)} {conv_in:rsci.data_out_d(7)} {conv_in:rsci.data_out_d(6)} {conv_in:rsci.data_out_d(5)} {conv_in:rsci.data_out_d(4)} {conv_in:rsci.data_out_d(3)} {conv_in:rsci.data_out_d(2)} {conv_in:rsci.data_out_d(1)} {conv_in:rsci.data_out_d(0)} \
     portBus conv_out:rsci.data_in_d(10:0) output 11 {conv_out:rsci.data_in_d(10)} {conv_out:rsci.data_in_d(9)} {conv_out:rsci.data_in_d(8)} {conv_out:rsci.data_in_d(7)} {conv_out:rsci.data_in_d(6)} {conv_out:rsci.data_in_d(5)} {conv_out:rsci.data_in_d(4)} {conv_out:rsci.data_in_d(3)} {conv_out:rsci.data_in_d(2)} {conv_out:rsci.data_in_d(1)} {conv_out:rsci.data_in_d(0)} \
     portBus conv_out:rsci.addr_d(15:0) output 16 {conv_out:rsci.addr_d(15)} {conv_out:rsci.addr_d(14)} {conv_out:rsci.addr_d(13)} {conv_out:rsci.addr_d(12)} {conv_out:rsci.addr_d(11)} {conv_out:rsci.addr_d(10)} {conv_out:rsci.addr_d(9)} {conv_out:rsci.addr_d(8)} {conv_out:rsci.addr_d(7)} {conv_out:rsci.addr_d(6)} {conv_out:rsci.addr_d(5)} {conv_out:rsci.addr_d(4)} {conv_out:rsci.addr_d(3)} {conv_out:rsci.addr_d(2)} {conv_out:rsci.addr_d(1)} {conv_out:rsci.addr_d(0)} \
     port {conv_out:rsci.we_d} output \
     portBus pad_input:rsci.data_in_d(9:0) output 10 {pad_input:rsci.data_in_d(9)} {pad_input:rsci.data_in_d(8)} {pad_input:rsci.data_in_d(7)} {pad_input:rsci.data_in_d(6)} {pad_input:rsci.data_in_d(5)} {pad_input:rsci.data_in_d(4)} {pad_input:rsci.data_in_d(3)} {pad_input:rsci.data_in_d(2)} {pad_input:rsci.data_in_d(1)} {pad_input:rsci.data_in_d(0)} \
     portBus pad_input:rsci.addr_d(15:0) output 16 {pad_input:rsci.addr_d(15)} {pad_input:rsci.addr_d(14)} {pad_input:rsci.addr_d(13)} {pad_input:rsci.addr_d(12)} {pad_input:rsci.addr_d(11)} {pad_input:rsci.addr_d(10)} {pad_input:rsci.addr_d(9)} {pad_input:rsci.addr_d(8)} {pad_input:rsci.addr_d(7)} {pad_input:rsci.addr_d(6)} {pad_input:rsci.addr_d(5)} {pad_input:rsci.addr_d(4)} {pad_input:rsci.addr_d(3)} {pad_input:rsci.addr_d(2)} {pad_input:rsci.addr_d(1)} {pad_input:rsci.addr_d(0)} \
     port {pad_input:rsci.re_d} output \
     port {pad_input:rsci.we_d} output \
     portBus pad_input:rsci.data_out_d(9:0) input 10 {pad_input:rsci.data_out_d(9)} {pad_input:rsci.data_out_d(8)} {pad_input:rsci.data_out_d(7)} {pad_input:rsci.data_out_d(6)} {pad_input:rsci.data_out_d(5)} {pad_input:rsci.data_out_d(4)} {pad_input:rsci.data_out_d(3)} {pad_input:rsci.data_out_d(2)} {pad_input:rsci.data_out_d(1)} {pad_input:rsci.data_out_d(0)} \

load net {conv_in:rsci.addr_d(0)} -attr vt d
load net {conv_in:rsci.addr_d(1)} -attr vt d
load net {conv_in:rsci.addr_d(2)} -attr vt d
load net {conv_in:rsci.addr_d(3)} -attr vt d
load net {conv_in:rsci.addr_d(4)} -attr vt d
load net {conv_in:rsci.addr_d(5)} -attr vt d
load net {conv_in:rsci.addr_d(6)} -attr vt d
load net {conv_in:rsci.addr_d(7)} -attr vt d
load net {conv_in:rsci.addr_d(8)} -attr vt d
load net {conv_in:rsci.addr_d(9)} -attr vt d
load net {conv_in:rsci.addr_d(10)} -attr vt d
load net {conv_in:rsci.addr_d(11)} -attr vt d
load net {conv_in:rsci.addr_d(12)} -attr vt d
load net {conv_in:rsci.addr_d(13)} -attr vt d
load net {conv_in:rsci.addr_d(14)} -attr vt d
load net {conv_in:rsci.addr_d(15)} -attr vt d
load netBundle {conv_in:rsci.addr_d} 16 {conv_in:rsci.addr_d(0)} {conv_in:rsci.addr_d(1)} {conv_in:rsci.addr_d(2)} {conv_in:rsci.addr_d(3)} {conv_in:rsci.addr_d(4)} {conv_in:rsci.addr_d(5)} {conv_in:rsci.addr_d(6)} {conv_in:rsci.addr_d(7)} {conv_in:rsci.addr_d(8)} {conv_in:rsci.addr_d(9)} {conv_in:rsci.addr_d(10)} {conv_in:rsci.addr_d(11)} {conv_in:rsci.addr_d(12)} {conv_in:rsci.addr_d(13)} {conv_in:rsci.addr_d(14)} {conv_in:rsci.addr_d(15)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-401 -attr oid 400 -attr vt d -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.re_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-402 -attr oid 401 -attr vt d
load net {conv_in:rsci.data_out_d(0)} -attr vt d
load net {conv_in:rsci.data_out_d(1)} -attr vt d
load net {conv_in:rsci.data_out_d(2)} -attr vt d
load net {conv_in:rsci.data_out_d(3)} -attr vt d
load net {conv_in:rsci.data_out_d(4)} -attr vt d
load net {conv_in:rsci.data_out_d(5)} -attr vt d
load net {conv_in:rsci.data_out_d(6)} -attr vt d
load net {conv_in:rsci.data_out_d(7)} -attr vt d
load net {conv_in:rsci.data_out_d(8)} -attr vt d
load net {conv_in:rsci.data_out_d(9)} -attr vt d
load netBundle {conv_in:rsci.data_out_d} 10 {conv_in:rsci.data_out_d(0)} {conv_in:rsci.data_out_d(1)} {conv_in:rsci.data_out_d(2)} {conv_in:rsci.data_out_d(3)} {conv_in:rsci.data_out_d(4)} {conv_in:rsci.data_out_d(5)} {conv_in:rsci.data_out_d(6)} {conv_in:rsci.data_out_d(7)} {conv_in:rsci.data_out_d(8)} {conv_in:rsci.data_out_d(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-403 -attr oid 402 -attr vt d -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_out:rsci.data_in_d(0)} -attr vt d
load net {conv_out:rsci.data_in_d(1)} -attr vt d
load net {conv_out:rsci.data_in_d(2)} -attr vt d
load net {conv_out:rsci.data_in_d(3)} -attr vt d
load net {conv_out:rsci.data_in_d(4)} -attr vt d
load net {conv_out:rsci.data_in_d(5)} -attr vt d
load net {conv_out:rsci.data_in_d(6)} -attr vt d
load net {conv_out:rsci.data_in_d(7)} -attr vt d
load net {conv_out:rsci.data_in_d(8)} -attr vt d
load net {conv_out:rsci.data_in_d(9)} -attr vt d
load net {conv_out:rsci.data_in_d(10)} -attr vt d
load netBundle {conv_out:rsci.data_in_d} 11 {conv_out:rsci.data_in_d(0)} {conv_out:rsci.data_in_d(1)} {conv_out:rsci.data_in_d(2)} {conv_out:rsci.data_in_d(3)} {conv_out:rsci.data_in_d(4)} {conv_out:rsci.data_in_d(5)} {conv_out:rsci.data_in_d(6)} {conv_out:rsci.data_in_d(7)} {conv_out:rsci.data_in_d(8)} {conv_out:rsci.data_in_d(9)} {conv_out:rsci.data_in_d(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-404 -attr oid 403 -attr vt d -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.addr_d(0)} -attr vt d
load net {conv_out:rsci.addr_d(1)} -attr vt d
load net {conv_out:rsci.addr_d(2)} -attr vt d
load net {conv_out:rsci.addr_d(3)} -attr vt d
load net {conv_out:rsci.addr_d(4)} -attr vt d
load net {conv_out:rsci.addr_d(5)} -attr vt d
load net {conv_out:rsci.addr_d(6)} -attr vt d
load net {conv_out:rsci.addr_d(7)} -attr vt d
load net {conv_out:rsci.addr_d(8)} -attr vt d
load net {conv_out:rsci.addr_d(9)} -attr vt d
load net {conv_out:rsci.addr_d(10)} -attr vt d
load net {conv_out:rsci.addr_d(11)} -attr vt d
load net {conv_out:rsci.addr_d(12)} -attr vt d
load net {conv_out:rsci.addr_d(13)} -attr vt d
load net {conv_out:rsci.addr_d(14)} -attr vt d
load net {conv_out:rsci.addr_d(15)} -attr vt d
load netBundle {conv_out:rsci.addr_d} 16 {conv_out:rsci.addr_d(0)} {conv_out:rsci.addr_d(1)} {conv_out:rsci.addr_d(2)} {conv_out:rsci.addr_d(3)} {conv_out:rsci.addr_d(4)} {conv_out:rsci.addr_d(5)} {conv_out:rsci.addr_d(6)} {conv_out:rsci.addr_d(7)} {conv_out:rsci.addr_d(8)} {conv_out:rsci.addr_d(9)} {conv_out:rsci.addr_d(10)} {conv_out:rsci.addr_d(11)} {conv_out:rsci.addr_d(12)} {conv_out:rsci.addr_d(13)} {conv_out:rsci.addr_d(14)} {conv_out:rsci.addr_d(15)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-405 -attr oid 404 -attr vt d -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.we_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-406 -attr oid 405 -attr vt d
load net {pad_input:rsci.data_in_d(0)} -attr vt d
load net {pad_input:rsci.data_in_d(1)} -attr vt d
load net {pad_input:rsci.data_in_d(2)} -attr vt d
load net {pad_input:rsci.data_in_d(3)} -attr vt d
load net {pad_input:rsci.data_in_d(4)} -attr vt d
load net {pad_input:rsci.data_in_d(5)} -attr vt d
load net {pad_input:rsci.data_in_d(6)} -attr vt d
load net {pad_input:rsci.data_in_d(7)} -attr vt d
load net {pad_input:rsci.data_in_d(8)} -attr vt d
load net {pad_input:rsci.data_in_d(9)} -attr vt d
load netBundle {pad_input:rsci.data_in_d} 10 {pad_input:rsci.data_in_d(0)} {pad_input:rsci.data_in_d(1)} {pad_input:rsci.data_in_d(2)} {pad_input:rsci.data_in_d(3)} {pad_input:rsci.data_in_d(4)} {pad_input:rsci.data_in_d(5)} {pad_input:rsci.data_in_d(6)} {pad_input:rsci.data_in_d(7)} {pad_input:rsci.data_in_d(8)} {pad_input:rsci.data_in_d(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-407 -attr oid 406 -attr vt d -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.addr_d(0)} -attr vt d
load net {pad_input:rsci.addr_d(1)} -attr vt d
load net {pad_input:rsci.addr_d(2)} -attr vt d
load net {pad_input:rsci.addr_d(3)} -attr vt d
load net {pad_input:rsci.addr_d(4)} -attr vt d
load net {pad_input:rsci.addr_d(5)} -attr vt d
load net {pad_input:rsci.addr_d(6)} -attr vt d
load net {pad_input:rsci.addr_d(7)} -attr vt d
load net {pad_input:rsci.addr_d(8)} -attr vt d
load net {pad_input:rsci.addr_d(9)} -attr vt d
load net {pad_input:rsci.addr_d(10)} -attr vt d
load net {pad_input:rsci.addr_d(11)} -attr vt d
load net {pad_input:rsci.addr_d(12)} -attr vt d
load net {pad_input:rsci.addr_d(13)} -attr vt d
load net {pad_input:rsci.addr_d(14)} -attr vt d
load net {pad_input:rsci.addr_d(15)} -attr vt d
load netBundle {pad_input:rsci.addr_d} 16 {pad_input:rsci.addr_d(0)} {pad_input:rsci.addr_d(1)} {pad_input:rsci.addr_d(2)} {pad_input:rsci.addr_d(3)} {pad_input:rsci.addr_d(4)} {pad_input:rsci.addr_d(5)} {pad_input:rsci.addr_d(6)} {pad_input:rsci.addr_d(7)} {pad_input:rsci.addr_d(8)} {pad_input:rsci.addr_d(9)} {pad_input:rsci.addr_d(10)} {pad_input:rsci.addr_d(11)} {pad_input:rsci.addr_d(12)} {pad_input:rsci.addr_d(13)} {pad_input:rsci.addr_d(14)} {pad_input:rsci.addr_d(15)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-408 -attr oid 407 -attr vt d -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.re_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-409 -attr oid 408 -attr vt d
load net {pad_input:rsci.we_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-410 -attr oid 409 -attr vt d
load net {pad_input:rsci.data_out_d(0)} -attr vt d
load net {pad_input:rsci.data_out_d(1)} -attr vt d
load net {pad_input:rsci.data_out_d(2)} -attr vt d
load net {pad_input:rsci.data_out_d(3)} -attr vt d
load net {pad_input:rsci.data_out_d(4)} -attr vt d
load net {pad_input:rsci.data_out_d(5)} -attr vt d
load net {pad_input:rsci.data_out_d(6)} -attr vt d
load net {pad_input:rsci.data_out_d(7)} -attr vt d
load net {pad_input:rsci.data_out_d(8)} -attr vt d
load net {pad_input:rsci.data_out_d(9)} -attr vt d
load netBundle {pad_input:rsci.data_out_d} 10 {pad_input:rsci.data_out_d(0)} {pad_input:rsci.data_out_d(1)} {pad_input:rsci.data_out_d(2)} {pad_input:rsci.data_out_d(3)} {pad_input:rsci.data_out_d(4)} {pad_input:rsci.data_out_d(5)} {pad_input:rsci.data_out_d(6)} {pad_input:rsci.data_out_d(7)} {pad_input:rsci.data_out_d(8)} {pad_input:rsci.data_out_d(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-411 -attr oid 410 -attr vt d -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsc.en} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-412 -attr oid 411 -attr vt d
load net {pad_input:rsc.data_out(0)} -attr vt d
load net {pad_input:rsc.data_out(1)} -attr vt d
load net {pad_input:rsc.data_out(2)} -attr vt d
load net {pad_input:rsc.data_out(3)} -attr vt d
load net {pad_input:rsc.data_out(4)} -attr vt d
load net {pad_input:rsc.data_out(5)} -attr vt d
load net {pad_input:rsc.data_out(6)} -attr vt d
load net {pad_input:rsc.data_out(7)} -attr vt d
load net {pad_input:rsc.data_out(8)} -attr vt d
load net {pad_input:rsc.data_out(9)} -attr vt d
load netBundle {pad_input:rsc.data_out} 10 {pad_input:rsc.data_out(0)} {pad_input:rsc.data_out(1)} {pad_input:rsc.data_out(2)} {pad_input:rsc.data_out(3)} {pad_input:rsc.data_out(4)} {pad_input:rsc.data_out(5)} {pad_input:rsc.data_out(6)} {pad_input:rsc.data_out(7)} {pad_input:rsc.data_out(8)} {pad_input:rsc.data_out(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-413 -attr oid 412 -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.we} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-414 -attr oid 413 -attr vt d
load net {pad_input:rsc.re} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-415 -attr oid 414 -attr vt d
load net {pad_input:rsc.addr(0)} -attr vt d
load net {pad_input:rsc.addr(1)} -attr vt d
load net {pad_input:rsc.addr(2)} -attr vt d
load net {pad_input:rsc.addr(3)} -attr vt d
load net {pad_input:rsc.addr(4)} -attr vt d
load net {pad_input:rsc.addr(5)} -attr vt d
load net {pad_input:rsc.addr(6)} -attr vt d
load net {pad_input:rsc.addr(7)} -attr vt d
load net {pad_input:rsc.addr(8)} -attr vt d
load net {pad_input:rsc.addr(9)} -attr vt d
load net {pad_input:rsc.addr(10)} -attr vt d
load net {pad_input:rsc.addr(11)} -attr vt d
load net {pad_input:rsc.addr(12)} -attr vt d
load net {pad_input:rsc.addr(13)} -attr vt d
load net {pad_input:rsc.addr(14)} -attr vt d
load net {pad_input:rsc.addr(15)} -attr vt d
load netBundle {pad_input:rsc.addr} 16 {pad_input:rsc.addr(0)} {pad_input:rsc.addr(1)} {pad_input:rsc.addr(2)} {pad_input:rsc.addr(3)} {pad_input:rsc.addr(4)} {pad_input:rsc.addr(5)} {pad_input:rsc.addr(6)} {pad_input:rsc.addr(7)} {pad_input:rsc.addr(8)} {pad_input:rsc.addr(9)} {pad_input:rsc.addr(10)} {pad_input:rsc.addr(11)} {pad_input:rsc.addr(12)} {pad_input:rsc.addr(13)} {pad_input:rsc.addr(14)} {pad_input:rsc.addr(15)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-416 -attr oid 415 -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.data_in(0)} -attr vt d
load net {pad_input:rsc.data_in(1)} -attr vt d
load net {pad_input:rsc.data_in(2)} -attr vt d
load net {pad_input:rsc.data_in(3)} -attr vt d
load net {pad_input:rsc.data_in(4)} -attr vt d
load net {pad_input:rsc.data_in(5)} -attr vt d
load net {pad_input:rsc.data_in(6)} -attr vt d
load net {pad_input:rsc.data_in(7)} -attr vt d
load net {pad_input:rsc.data_in(8)} -attr vt d
load net {pad_input:rsc.data_in(9)} -attr vt d
load netBundle {pad_input:rsc.data_in} 10 {pad_input:rsc.data_in(0)} {pad_input:rsc.data_in(1)} {pad_input:rsc.data_in(2)} {pad_input:rsc.data_in(3)} {pad_input:rsc.data_in(4)} {pad_input:rsc.data_in(5)} {pad_input:rsc.data_in(6)} {pad_input:rsc.data_in(7)} {pad_input:rsc.data_in(8)} {pad_input:rsc.data_in(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-417 -attr oid 416 -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-418 -attr oid 417 -attr vt d
load net {clk} -port {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-419 -attr oid 418 -attr vt d
load net {rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-420 -attr oid 419 -attr vt d
load net {rst} -port {rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-421 -attr oid 420 -attr vt d
load net {conv_in:rsc.addr(0)} -attr vt d
load net {conv_in:rsc.addr(1)} -attr vt d
load net {conv_in:rsc.addr(2)} -attr vt d
load net {conv_in:rsc.addr(3)} -attr vt d
load net {conv_in:rsc.addr(4)} -attr vt d
load net {conv_in:rsc.addr(5)} -attr vt d
load net {conv_in:rsc.addr(6)} -attr vt d
load net {conv_in:rsc.addr(7)} -attr vt d
load net {conv_in:rsc.addr(8)} -attr vt d
load net {conv_in:rsc.addr(9)} -attr vt d
load net {conv_in:rsc.addr(10)} -attr vt d
load net {conv_in:rsc.addr(11)} -attr vt d
load net {conv_in:rsc.addr(12)} -attr vt d
load net {conv_in:rsc.addr(13)} -attr vt d
load net {conv_in:rsc.addr(14)} -attr vt d
load net {conv_in:rsc.addr(15)} -attr vt d
load netBundle {conv_in:rsc.addr} 16 {conv_in:rsc.addr(0)} {conv_in:rsc.addr(1)} {conv_in:rsc.addr(2)} {conv_in:rsc.addr(3)} {conv_in:rsc.addr(4)} {conv_in:rsc.addr(5)} {conv_in:rsc.addr(6)} {conv_in:rsc.addr(7)} {conv_in:rsc.addr(8)} {conv_in:rsc.addr(9)} {conv_in:rsc.addr(10)} {conv_in:rsc.addr(11)} {conv_in:rsc.addr(12)} {conv_in:rsc.addr(13)} {conv_in:rsc.addr(14)} {conv_in:rsc.addr(15)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-422 -attr oid 421 -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(0)} -port {conv_in:rsc.addr(0)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(1)} -port {conv_in:rsc.addr(1)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(2)} -port {conv_in:rsc.addr(2)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(3)} -port {conv_in:rsc.addr(3)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(4)} -port {conv_in:rsc.addr(4)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(5)} -port {conv_in:rsc.addr(5)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(6)} -port {conv_in:rsc.addr(6)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(7)} -port {conv_in:rsc.addr(7)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(8)} -port {conv_in:rsc.addr(8)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(9)} -port {conv_in:rsc.addr(9)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(10)} -port {conv_in:rsc.addr(10)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(11)} -port {conv_in:rsc.addr(11)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(12)} -port {conv_in:rsc.addr(12)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(13)} -port {conv_in:rsc.addr(13)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(14)} -port {conv_in:rsc.addr(14)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(15)} -port {conv_in:rsc.addr(15)} -attr vt d -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.re} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-423 -attr oid 422 -attr vt d
load net {conv_in:rsc.re} -port {conv_in:rsc.re} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-424 -attr oid 423 -attr vt d -attr @path {/apply_conv/conv_in:rsc.re}
load net {conv_in:rsc.data_out(0)} -attr vt d
load net {conv_in:rsc.data_out(1)} -attr vt d
load net {conv_in:rsc.data_out(2)} -attr vt d
load net {conv_in:rsc.data_out(3)} -attr vt d
load net {conv_in:rsc.data_out(4)} -attr vt d
load net {conv_in:rsc.data_out(5)} -attr vt d
load net {conv_in:rsc.data_out(6)} -attr vt d
load net {conv_in:rsc.data_out(7)} -attr vt d
load net {conv_in:rsc.data_out(8)} -attr vt d
load net {conv_in:rsc.data_out(9)} -attr vt d
load netBundle {conv_in:rsc.data_out} 10 {conv_in:rsc.data_out(0)} {conv_in:rsc.data_out(1)} {conv_in:rsc.data_out(2)} {conv_in:rsc.data_out(3)} {conv_in:rsc.data_out(4)} {conv_in:rsc.data_out(5)} {conv_in:rsc.data_out(6)} {conv_in:rsc.data_out(7)} {conv_in:rsc.data_out(8)} {conv_in:rsc.data_out(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-425 -attr oid 424 -attr vt d -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(0)} -port {conv_in:rsc.data_out(0)} -attr vt d
load net {conv_in:rsc.data_out(1)} -port {conv_in:rsc.data_out(1)} -attr vt d
load net {conv_in:rsc.data_out(2)} -port {conv_in:rsc.data_out(2)} -attr vt d
load net {conv_in:rsc.data_out(3)} -port {conv_in:rsc.data_out(3)} -attr vt d
load net {conv_in:rsc.data_out(4)} -port {conv_in:rsc.data_out(4)} -attr vt d
load net {conv_in:rsc.data_out(5)} -port {conv_in:rsc.data_out(5)} -attr vt d
load net {conv_in:rsc.data_out(6)} -port {conv_in:rsc.data_out(6)} -attr vt d
load net {conv_in:rsc.data_out(7)} -port {conv_in:rsc.data_out(7)} -attr vt d
load net {conv_in:rsc.data_out(8)} -port {conv_in:rsc.data_out(8)} -attr vt d
load net {conv_in:rsc.data_out(9)} -port {conv_in:rsc.data_out(9)} -attr vt d
load netBundle {conv_in:rsc.data_out} 10 {conv_in:rsc.data_out(0)} {conv_in:rsc.data_out(1)} {conv_in:rsc.data_out(2)} {conv_in:rsc.data_out(3)} {conv_in:rsc.data_out(4)} {conv_in:rsc.data_out(5)} {conv_in:rsc.data_out(6)} {conv_in:rsc.data_out(7)} {conv_in:rsc.data_out(8)} {conv_in:rsc.data_out(9)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-426 -attr oid 425 -attr vt d -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.triosy.lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-427 -attr oid 426 -attr vt d
load net {conv_in:rsc.triosy.lz} -port {conv_in:rsc.triosy.lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-428 -attr oid 427 -attr vt d -attr @path {/apply_conv/conv_in:rsc.triosy.lz}
load net {conv_out:rsc.data_in(0)} -attr vt d
load net {conv_out:rsc.data_in(1)} -attr vt d
load net {conv_out:rsc.data_in(2)} -attr vt d
load net {conv_out:rsc.data_in(3)} -attr vt d
load net {conv_out:rsc.data_in(4)} -attr vt d
load net {conv_out:rsc.data_in(5)} -attr vt d
load net {conv_out:rsc.data_in(6)} -attr vt d
load net {conv_out:rsc.data_in(7)} -attr vt d
load net {conv_out:rsc.data_in(8)} -attr vt d
load net {conv_out:rsc.data_in(9)} -attr vt d
load net {conv_out:rsc.data_in(10)} -attr vt d
load netBundle {conv_out:rsc.data_in} 11 {conv_out:rsc.data_in(0)} {conv_out:rsc.data_in(1)} {conv_out:rsc.data_in(2)} {conv_out:rsc.data_in(3)} {conv_out:rsc.data_in(4)} {conv_out:rsc.data_in(5)} {conv_out:rsc.data_in(6)} {conv_out:rsc.data_in(7)} {conv_out:rsc.data_in(8)} {conv_out:rsc.data_in(9)} {conv_out:rsc.data_in(10)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-429 -attr oid 428 -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(0)} -port {conv_out:rsc.data_in(0)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(1)} -port {conv_out:rsc.data_in(1)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(2)} -port {conv_out:rsc.data_in(2)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(3)} -port {conv_out:rsc.data_in(3)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(4)} -port {conv_out:rsc.data_in(4)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(5)} -port {conv_out:rsc.data_in(5)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(6)} -port {conv_out:rsc.data_in(6)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(7)} -port {conv_out:rsc.data_in(7)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(8)} -port {conv_out:rsc.data_in(8)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(9)} -port {conv_out:rsc.data_in(9)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(10)} -port {conv_out:rsc.data_in(10)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.addr(0)} -attr vt d
load net {conv_out:rsc.addr(1)} -attr vt d
load net {conv_out:rsc.addr(2)} -attr vt d
load net {conv_out:rsc.addr(3)} -attr vt d
load net {conv_out:rsc.addr(4)} -attr vt d
load net {conv_out:rsc.addr(5)} -attr vt d
load net {conv_out:rsc.addr(6)} -attr vt d
load net {conv_out:rsc.addr(7)} -attr vt d
load net {conv_out:rsc.addr(8)} -attr vt d
load net {conv_out:rsc.addr(9)} -attr vt d
load net {conv_out:rsc.addr(10)} -attr vt d
load net {conv_out:rsc.addr(11)} -attr vt d
load net {conv_out:rsc.addr(12)} -attr vt d
load net {conv_out:rsc.addr(13)} -attr vt d
load net {conv_out:rsc.addr(14)} -attr vt d
load net {conv_out:rsc.addr(15)} -attr vt d
load netBundle {conv_out:rsc.addr} 16 {conv_out:rsc.addr(0)} {conv_out:rsc.addr(1)} {conv_out:rsc.addr(2)} {conv_out:rsc.addr(3)} {conv_out:rsc.addr(4)} {conv_out:rsc.addr(5)} {conv_out:rsc.addr(6)} {conv_out:rsc.addr(7)} {conv_out:rsc.addr(8)} {conv_out:rsc.addr(9)} {conv_out:rsc.addr(10)} {conv_out:rsc.addr(11)} {conv_out:rsc.addr(12)} {conv_out:rsc.addr(13)} {conv_out:rsc.addr(14)} {conv_out:rsc.addr(15)} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-430 -attr oid 429 -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(0)} -port {conv_out:rsc.addr(0)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(1)} -port {conv_out:rsc.addr(1)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(2)} -port {conv_out:rsc.addr(2)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(3)} -port {conv_out:rsc.addr(3)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(4)} -port {conv_out:rsc.addr(4)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(5)} -port {conv_out:rsc.addr(5)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(6)} -port {conv_out:rsc.addr(6)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(7)} -port {conv_out:rsc.addr(7)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(8)} -port {conv_out:rsc.addr(8)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(9)} -port {conv_out:rsc.addr(9)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(10)} -port {conv_out:rsc.addr(10)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(11)} -port {conv_out:rsc.addr(11)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(12)} -port {conv_out:rsc.addr(12)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(13)} -port {conv_out:rsc.addr(13)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(14)} -port {conv_out:rsc.addr(14)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(15)} -port {conv_out:rsc.addr(15)} -attr vt d -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.we} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-431 -attr oid 430 -attr vt d
load net {conv_out:rsc.we} -port {conv_out:rsc.we} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-432 -attr oid 431 -attr vt d -attr @path {/apply_conv/conv_out:rsc.we}
load net {conv_out:rsc.triosy.lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-433 -attr oid 432 -attr vt d
load net {conv_out:rsc.triosy.lz} -port {conv_out:rsc.triosy.lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-434 -attr oid 433 -attr vt d -attr @path {/apply_conv/conv_out:rsc.triosy.lz}
load inst "conv_in:rsci" "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rport(1,57600,10,16,0,1,0,0,0,1,1,1,0,57600,10,1):gen" "orig" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-435 -attr oid 434 -attr vt dc -attr @path {/apply_conv/conv_in:rsci} -attr hier "/apply_conv/ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rport(1,57600,10,16,0,1,0,0,0,1,1,1,0,57600,10,1):gen"
load net {conv_in:rsc.data_out(0)} -pin  "conv_in:rsci" {data_out(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(1)} -pin  "conv_in:rsci" {data_out(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(2)} -pin  "conv_in:rsci" {data_out(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(3)} -pin  "conv_in:rsci" {data_out(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(4)} -pin  "conv_in:rsci" {data_out(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(5)} -pin  "conv_in:rsci" {data_out(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(6)} -pin  "conv_in:rsci" {data_out(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(7)} -pin  "conv_in:rsci" {data_out(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(8)} -pin  "conv_in:rsci" {data_out(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.data_out(9)} -pin  "conv_in:rsci" {data_out(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.data_out}
load net {conv_in:rsc.re} -pin  "conv_in:rsci" {re} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-436 -attr oid 435 -attr vt dc -attr @path {/apply_conv/conv_in:rsc.re}
load net {conv_in:rsc.addr(0)} -pin  "conv_in:rsci" {addr(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(1)} -pin  "conv_in:rsci" {addr(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(2)} -pin  "conv_in:rsci" {addr(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(3)} -pin  "conv_in:rsci" {addr(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(4)} -pin  "conv_in:rsci" {addr(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(5)} -pin  "conv_in:rsci" {addr(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(6)} -pin  "conv_in:rsci" {addr(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(7)} -pin  "conv_in:rsci" {addr(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(8)} -pin  "conv_in:rsci" {addr(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(9)} -pin  "conv_in:rsci" {addr(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(10)} -pin  "conv_in:rsci" {addr(10)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(11)} -pin  "conv_in:rsci" {addr(11)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(12)} -pin  "conv_in:rsci" {addr(12)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(13)} -pin  "conv_in:rsci" {addr(13)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(14)} -pin  "conv_in:rsci" {addr(14)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsc.addr(15)} -pin  "conv_in:rsci" {addr(15)} -attr vt dc -attr @path {/apply_conv/conv_in:rsc.addr}
load net {conv_in:rsci.addr_d(0)} -pin  "conv_in:rsci" {addr_d(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(1)} -pin  "conv_in:rsci" {addr_d(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(2)} -pin  "conv_in:rsci" {addr_d(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(3)} -pin  "conv_in:rsci" {addr_d(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(4)} -pin  "conv_in:rsci" {addr_d(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(5)} -pin  "conv_in:rsci" {addr_d(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(6)} -pin  "conv_in:rsci" {addr_d(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(7)} -pin  "conv_in:rsci" {addr_d(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(8)} -pin  "conv_in:rsci" {addr_d(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(9)} -pin  "conv_in:rsci" {addr_d(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(10)} -pin  "conv_in:rsci" {addr_d(10)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(11)} -pin  "conv_in:rsci" {addr_d(11)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(12)} -pin  "conv_in:rsci" {addr_d(12)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(13)} -pin  "conv_in:rsci" {addr_d(13)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(14)} -pin  "conv_in:rsci" {addr_d(14)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(15)} -pin  "conv_in:rsci" {addr_d(15)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.re_d} -pin  "conv_in:rsci" {re_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-437 -attr oid 436 -attr vt dc -attr @path {/apply_conv/conv_in:rsci.re_d}
load net {conv_in:rsci.data_out_d(0)} -pin  "conv_in:rsci" {data_out_d(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(1)} -pin  "conv_in:rsci" {data_out_d(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(2)} -pin  "conv_in:rsci" {data_out_d(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(3)} -pin  "conv_in:rsci" {data_out_d(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(4)} -pin  "conv_in:rsci" {data_out_d(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(5)} -pin  "conv_in:rsci" {data_out_d(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(6)} -pin  "conv_in:rsci" {data_out_d(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(7)} -pin  "conv_in:rsci" {data_out_d(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(8)} -pin  "conv_in:rsci" {data_out_d(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(9)} -pin  "conv_in:rsci" {data_out_d(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {clk} -pin  "conv_in:rsci" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-438 -attr oid 437 -attr vt dc -attr @path {/apply_conv/clk}
load net {PWR} -pin  "conv_in:rsci" {a_rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-439 -attr oid 438 -attr @path {/apply_conv/1#7}
load net {rst} -pin  "conv_in:rsci" {s_rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-440 -attr oid 439 -attr vt dc -attr @path {/apply_conv/rst}
load net {GND} -pin  "conv_in:rsci" {en} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-441 -attr oid 440 -attr @path {/apply_conv/0}
load inst "conv_out:rsci" "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_wport(2,57600,11,16,0,1,0,0,0,1,1,1,0,57600,11,1):gen" "orig" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-442 -attr oid 441 -attr vt dc -attr @path {/apply_conv/conv_out:rsci} -attr hier "/apply_conv/ram_Xilinx-ARTIX-7-2_RAMSB.singleport_wport(2,57600,11,16,0,1,0,0,0,1,1,1,0,57600,11,1):gen"
load net {conv_out:rsc.we} -pin  "conv_out:rsci" {we} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-443 -attr oid 442 -attr vt dc -attr @path {/apply_conv/conv_out:rsc.we}
load net {conv_out:rsc.addr(0)} -pin  "conv_out:rsci" {addr(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(1)} -pin  "conv_out:rsci" {addr(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(2)} -pin  "conv_out:rsci" {addr(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(3)} -pin  "conv_out:rsci" {addr(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(4)} -pin  "conv_out:rsci" {addr(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(5)} -pin  "conv_out:rsci" {addr(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(6)} -pin  "conv_out:rsci" {addr(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(7)} -pin  "conv_out:rsci" {addr(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(8)} -pin  "conv_out:rsci" {addr(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(9)} -pin  "conv_out:rsci" {addr(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(10)} -pin  "conv_out:rsci" {addr(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(11)} -pin  "conv_out:rsci" {addr(11)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(12)} -pin  "conv_out:rsci" {addr(12)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(13)} -pin  "conv_out:rsci" {addr(13)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(14)} -pin  "conv_out:rsci" {addr(14)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.addr(15)} -pin  "conv_out:rsci" {addr(15)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.addr}
load net {conv_out:rsc.data_in(0)} -pin  "conv_out:rsci" {data_in(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(1)} -pin  "conv_out:rsci" {data_in(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(2)} -pin  "conv_out:rsci" {data_in(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(3)} -pin  "conv_out:rsci" {data_in(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(4)} -pin  "conv_out:rsci" {data_in(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(5)} -pin  "conv_out:rsci" {data_in(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(6)} -pin  "conv_out:rsci" {data_in(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(7)} -pin  "conv_out:rsci" {data_in(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(8)} -pin  "conv_out:rsci" {data_in(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(9)} -pin  "conv_out:rsci" {data_in(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsc.data_in(10)} -pin  "conv_out:rsci" {data_in(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsc.data_in}
load net {conv_out:rsci.data_in_d(0)} -pin  "conv_out:rsci" {data_in_d(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(1)} -pin  "conv_out:rsci" {data_in_d(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(2)} -pin  "conv_out:rsci" {data_in_d(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(3)} -pin  "conv_out:rsci" {data_in_d(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(4)} -pin  "conv_out:rsci" {data_in_d(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(5)} -pin  "conv_out:rsci" {data_in_d(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(6)} -pin  "conv_out:rsci" {data_in_d(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(7)} -pin  "conv_out:rsci" {data_in_d(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(8)} -pin  "conv_out:rsci" {data_in_d(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(9)} -pin  "conv_out:rsci" {data_in_d(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(10)} -pin  "conv_out:rsci" {data_in_d(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.addr_d(0)} -pin  "conv_out:rsci" {addr_d(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(1)} -pin  "conv_out:rsci" {addr_d(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(2)} -pin  "conv_out:rsci" {addr_d(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(3)} -pin  "conv_out:rsci" {addr_d(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(4)} -pin  "conv_out:rsci" {addr_d(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(5)} -pin  "conv_out:rsci" {addr_d(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(6)} -pin  "conv_out:rsci" {addr_d(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(7)} -pin  "conv_out:rsci" {addr_d(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(8)} -pin  "conv_out:rsci" {addr_d(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(9)} -pin  "conv_out:rsci" {addr_d(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(10)} -pin  "conv_out:rsci" {addr_d(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(11)} -pin  "conv_out:rsci" {addr_d(11)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(12)} -pin  "conv_out:rsci" {addr_d(12)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(13)} -pin  "conv_out:rsci" {addr_d(13)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(14)} -pin  "conv_out:rsci" {addr_d(14)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(15)} -pin  "conv_out:rsci" {addr_d(15)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.we_d} -pin  "conv_out:rsci" {we_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-444 -attr oid 443 -attr vt dc -attr @path {/apply_conv/conv_out:rsci.we_d}
load net {clk} -pin  "conv_out:rsci" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-445 -attr oid 444 -attr vt dc -attr @path {/apply_conv/clk}
load net {PWR} -pin  "conv_out:rsci" {a_rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-446 -attr oid 445 -attr @path {/apply_conv/1#7}
load net {rst} -pin  "conv_out:rsci" {s_rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-447 -attr oid 446 -attr vt dc -attr @path {/apply_conv/rst}
load net {GND} -pin  "conv_out:rsci" {en} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-448 -attr oid 447 -attr @path {/apply_conv/0}
load inst "pad_input:rsci" "ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rwport_en(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1):gen" "orig" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-449 -attr oid 448 -attr vt dc -attr @path {/apply_conv/pad_input:rsci} -attr hier "/apply_conv/ram_Xilinx-ARTIX-7-2_RAMSB.singleport_rwport_en(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1):gen"
load net {pad_input:rsc.en} -pin  "pad_input:rsci" {en} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-450 -attr oid 449 -attr vt dc -attr @path {/apply_conv/pad_input:rsc.en}
load net {pad_input:rsc.data_out(0)} -pin  "pad_input:rsci" {data_out(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(1)} -pin  "pad_input:rsci" {data_out(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(2)} -pin  "pad_input:rsci" {data_out(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(3)} -pin  "pad_input:rsci" {data_out(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(4)} -pin  "pad_input:rsci" {data_out(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(5)} -pin  "pad_input:rsci" {data_out(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(6)} -pin  "pad_input:rsci" {data_out(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(7)} -pin  "pad_input:rsci" {data_out(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(8)} -pin  "pad_input:rsci" {data_out(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(9)} -pin  "pad_input:rsci" {data_out(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.we} -pin  "pad_input:rsci" {we} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-451 -attr oid 450 -attr vt dc -attr @path {/apply_conv/pad_input:rsc.we}
load net {pad_input:rsc.re} -pin  "pad_input:rsci" {re} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-452 -attr oid 451 -attr vt dc -attr @path {/apply_conv/pad_input:rsc.re}
load net {pad_input:rsc.addr(0)} -pin  "pad_input:rsci" {addr(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(1)} -pin  "pad_input:rsci" {addr(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(2)} -pin  "pad_input:rsci" {addr(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(3)} -pin  "pad_input:rsci" {addr(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(4)} -pin  "pad_input:rsci" {addr(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(5)} -pin  "pad_input:rsci" {addr(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(6)} -pin  "pad_input:rsci" {addr(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(7)} -pin  "pad_input:rsci" {addr(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(8)} -pin  "pad_input:rsci" {addr(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(9)} -pin  "pad_input:rsci" {addr(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(10)} -pin  "pad_input:rsci" {addr(10)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(11)} -pin  "pad_input:rsci" {addr(11)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(12)} -pin  "pad_input:rsci" {addr(12)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(13)} -pin  "pad_input:rsci" {addr(13)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(14)} -pin  "pad_input:rsci" {addr(14)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(15)} -pin  "pad_input:rsci" {addr(15)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.data_in(0)} -pin  "pad_input:rsci" {data_in(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(1)} -pin  "pad_input:rsci" {data_in(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(2)} -pin  "pad_input:rsci" {data_in(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(3)} -pin  "pad_input:rsci" {data_in(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(4)} -pin  "pad_input:rsci" {data_in(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(5)} -pin  "pad_input:rsci" {data_in(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(6)} -pin  "pad_input:rsci" {data_in(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(7)} -pin  "pad_input:rsci" {data_in(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(8)} -pin  "pad_input:rsci" {data_in(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(9)} -pin  "pad_input:rsci" {data_in(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsci.data_in_d(0)} -pin  "pad_input:rsci" {data_in_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(1)} -pin  "pad_input:rsci" {data_in_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(2)} -pin  "pad_input:rsci" {data_in_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(3)} -pin  "pad_input:rsci" {data_in_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(4)} -pin  "pad_input:rsci" {data_in_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(5)} -pin  "pad_input:rsci" {data_in_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(6)} -pin  "pad_input:rsci" {data_in_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(7)} -pin  "pad_input:rsci" {data_in_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(8)} -pin  "pad_input:rsci" {data_in_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(9)} -pin  "pad_input:rsci" {data_in_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.addr_d(0)} -pin  "pad_input:rsci" {addr_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(1)} -pin  "pad_input:rsci" {addr_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(2)} -pin  "pad_input:rsci" {addr_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(3)} -pin  "pad_input:rsci" {addr_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(4)} -pin  "pad_input:rsci" {addr_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(5)} -pin  "pad_input:rsci" {addr_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(6)} -pin  "pad_input:rsci" {addr_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(7)} -pin  "pad_input:rsci" {addr_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(8)} -pin  "pad_input:rsci" {addr_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(9)} -pin  "pad_input:rsci" {addr_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(10)} -pin  "pad_input:rsci" {addr_d(10)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(11)} -pin  "pad_input:rsci" {addr_d(11)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(12)} -pin  "pad_input:rsci" {addr_d(12)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(13)} -pin  "pad_input:rsci" {addr_d(13)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(14)} -pin  "pad_input:rsci" {addr_d(14)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(15)} -pin  "pad_input:rsci" {addr_d(15)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.re_d} -pin  "pad_input:rsci" {re_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-453 -attr oid 452 -attr vt dc -attr @path {/apply_conv/pad_input:rsci.re_d}
load net {pad_input:rsci.we_d} -pin  "pad_input:rsci" {we_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-454 -attr oid 453 -attr vt dc -attr @path {/apply_conv/pad_input:rsci.we_d}
load net {pad_input:rsci.data_out_d(0)} -pin  "pad_input:rsci" {data_out_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(1)} -pin  "pad_input:rsci" {data_out_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(2)} -pin  "pad_input:rsci" {data_out_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(3)} -pin  "pad_input:rsci" {data_out_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(4)} -pin  "pad_input:rsci" {data_out_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(5)} -pin  "pad_input:rsci" {data_out_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(6)} -pin  "pad_input:rsci" {data_out_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(7)} -pin  "pad_input:rsci" {data_out_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(8)} -pin  "pad_input:rsci" {data_out_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(9)} -pin  "pad_input:rsci" {data_out_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {clk} -pin  "pad_input:rsci" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-455 -attr oid 454 -attr vt dc -attr @path {/apply_conv/clk}
load net {PWR} -pin  "pad_input:rsci" {a_rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-456 -attr oid 455 -attr @path {/apply_conv/1#7}
load net {rst} -pin  "pad_input:rsci" {s_rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-457 -attr oid 456 -attr vt dc -attr @path {/apply_conv/rst}
load net {GND} -pin  "pad_input:rsci" {en_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-458 -attr oid 457 -attr @path {/apply_conv/0}
load inst "apply_conv:core:inst" "apply_conv:core" "orig" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-459 -attr oid 458 -attr vt dc -attr @path {/apply_conv/apply_conv:core:inst} -attr area 1798.146984 -attr delay 12.408098 -attr hier "/apply_conv/apply_conv:core"
load net {clk} -pin  "apply_conv:core:inst" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-460 -attr oid 459 -attr vt dc -attr @path {/apply_conv/clk}
load net {rst} -pin  "apply_conv:core:inst" {rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-461 -attr oid 460 -attr vt dc -attr @path {/apply_conv/rst}
load net {conv_in:rsc.triosy.lz} -pin  "apply_conv:core:inst" {conv_in:rsc.triosy.lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-462 -attr oid 461 -attr vt dc -attr @path {/apply_conv/conv_in:rsc.triosy.lz}
load net {conv_out:rsc.triosy.lz} -pin  "apply_conv:core:inst" {conv_out:rsc.triosy.lz} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-463 -attr oid 462 -attr vt dc -attr @path {/apply_conv/conv_out:rsc.triosy.lz}
load net {conv_in:rsci.addr_d(0)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(1)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(2)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(3)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(4)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(5)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(6)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(7)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(8)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(9)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(10)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(10)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(11)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(11)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(12)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(12)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(13)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(13)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(14)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(14)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.addr_d(15)} -pin  "apply_conv:core:inst" {conv_in:rsci.addr_d(15)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.addr_d}
load net {conv_in:rsci.re_d} -pin  "apply_conv:core:inst" {conv_in:rsci.re_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-464 -attr oid 463 -attr vt dc -attr @path {/apply_conv/conv_in:rsci.re_d}
load net {conv_in:rsci.data_out_d(0)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(0)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(1)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(1)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(2)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(2)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(3)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(3)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(4)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(4)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(5)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(5)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(6)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(6)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(7)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(7)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(8)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(8)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_in:rsci.data_out_d(9)} -pin  "apply_conv:core:inst" {conv_in:rsci.data_out_d(9)} -attr vt dc -attr @path {/apply_conv/conv_in:rsci.data_out_d}
load net {conv_out:rsci.data_in_d(0)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(1)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(2)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(3)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(4)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(5)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(6)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(7)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(8)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(9)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.data_in_d(10)} -pin  "apply_conv:core:inst" {conv_out:rsci.data_in_d(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.data_in_d}
load net {conv_out:rsci.addr_d(0)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(0)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(1)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(1)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(2)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(2)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(3)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(3)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(4)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(4)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(5)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(5)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(6)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(6)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(7)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(7)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(8)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(8)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(9)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(9)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(10)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(10)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(11)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(11)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(12)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(12)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(13)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(13)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(14)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(14)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.addr_d(15)} -pin  "apply_conv:core:inst" {conv_out:rsci.addr_d(15)} -attr vt dc -attr @path {/apply_conv/conv_out:rsci.addr_d}
load net {conv_out:rsci.we_d} -pin  "apply_conv:core:inst" {conv_out:rsci.we_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-465 -attr oid 464 -attr vt dc -attr @path {/apply_conv/conv_out:rsci.we_d}
load net {pad_input:rsci.data_in_d(0)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(1)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(2)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(3)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(4)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(5)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(6)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(7)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(8)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.data_in_d(9)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_in_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_in_d}
load net {pad_input:rsci.addr_d(0)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(1)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(2)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(3)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(4)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(5)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(6)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(7)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(8)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(9)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(10)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(10)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(11)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(11)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(12)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(12)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(13)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(13)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(14)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(14)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.addr_d(15)} -pin  "apply_conv:core:inst" {pad_input:rsci.addr_d(15)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.addr_d}
load net {pad_input:rsci.re_d} -pin  "apply_conv:core:inst" {pad_input:rsci.re_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-466 -attr oid 465 -attr vt dc -attr @path {/apply_conv/pad_input:rsci.re_d}
load net {pad_input:rsci.we_d} -pin  "apply_conv:core:inst" {pad_input:rsci.we_d} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-467 -attr oid 466 -attr vt dc -attr @path {/apply_conv/pad_input:rsci.we_d}
load net {pad_input:rsci.data_out_d(0)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(0)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(1)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(1)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(2)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(2)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(3)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(3)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(4)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(4)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(5)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(5)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(6)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(6)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(7)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(7)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(8)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(8)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load net {pad_input:rsci.data_out_d(9)} -pin  "apply_conv:core:inst" {pad_input:rsci.data_out_d(9)} -attr vt dc -attr @path {/apply_conv/pad_input:rsci.data_out_d}
load inst "pad_input:rsc.comp" "ram_Xilinx-ARTIX-7-2_RAMSB.singleport(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)" "INTERFACE" -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-468 -attr oid 467 -attr vt d -attr @path {/apply_conv/pad_input:rsc.comp} -attr delay 2.130000 -attr qmod "ram_Xilinx-ARTIX-7-2_RAMSB.singleport(3,59292,10,16,0,1,0,0,0,1,1,1,0,59292,10,1)"
load net {pad_input:rsc.data_in(0)} -pin  "pad_input:rsc.comp" {data_in(0)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(1)} -pin  "pad_input:rsc.comp" {data_in(1)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(2)} -pin  "pad_input:rsc.comp" {data_in(2)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(3)} -pin  "pad_input:rsc.comp" {data_in(3)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(4)} -pin  "pad_input:rsc.comp" {data_in(4)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(5)} -pin  "pad_input:rsc.comp" {data_in(5)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(6)} -pin  "pad_input:rsc.comp" {data_in(6)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(7)} -pin  "pad_input:rsc.comp" {data_in(7)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(8)} -pin  "pad_input:rsc.comp" {data_in(8)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.data_in(9)} -pin  "pad_input:rsc.comp" {data_in(9)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_in}
load net {pad_input:rsc.addr(0)} -pin  "pad_input:rsc.comp" {addr(0)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(1)} -pin  "pad_input:rsc.comp" {addr(1)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(2)} -pin  "pad_input:rsc.comp" {addr(2)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(3)} -pin  "pad_input:rsc.comp" {addr(3)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(4)} -pin  "pad_input:rsc.comp" {addr(4)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(5)} -pin  "pad_input:rsc.comp" {addr(5)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(6)} -pin  "pad_input:rsc.comp" {addr(6)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(7)} -pin  "pad_input:rsc.comp" {addr(7)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(8)} -pin  "pad_input:rsc.comp" {addr(8)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(9)} -pin  "pad_input:rsc.comp" {addr(9)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(10)} -pin  "pad_input:rsc.comp" {addr(10)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(11)} -pin  "pad_input:rsc.comp" {addr(11)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(12)} -pin  "pad_input:rsc.comp" {addr(12)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(13)} -pin  "pad_input:rsc.comp" {addr(13)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(14)} -pin  "pad_input:rsc.comp" {addr(14)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.addr(15)} -pin  "pad_input:rsc.comp" {addr(15)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.addr}
load net {pad_input:rsc.re} -pin  "pad_input:rsc.comp" {re(0)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.re}
load net {pad_input:rsc.we} -pin  "pad_input:rsc.comp" {we(0)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.we}
load net {pad_input:rsc.data_out(0)} -pin  "pad_input:rsc.comp" {data_out(0)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(1)} -pin  "pad_input:rsc.comp" {data_out(1)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(2)} -pin  "pad_input:rsc.comp" {data_out(2)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(3)} -pin  "pad_input:rsc.comp" {data_out(3)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(4)} -pin  "pad_input:rsc.comp" {data_out(4)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(5)} -pin  "pad_input:rsc.comp" {data_out(5)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(6)} -pin  "pad_input:rsc.comp" {data_out(6)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(7)} -pin  "pad_input:rsc.comp" {data_out(7)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(8)} -pin  "pad_input:rsc.comp" {data_out(8)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {pad_input:rsc.data_out(9)} -pin  "pad_input:rsc.comp" {data_out(9)} -attr vt d -attr @path {/apply_conv/pad_input:rsc.data_out}
load net {clk} -pin  "pad_input:rsc.comp" {clk} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-469 -attr oid 468 -attr vt d -attr @path {/apply_conv/clk}
load net {PWR} -pin  "pad_input:rsc.comp" {a_rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-470 -attr oid 469 -attr @path {/apply_conv/1#7}
load net {rst} -pin  "pad_input:rsc.comp" {s_rst} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-471 -attr oid 470 -attr vt d -attr @path {/apply_conv/rst}
load net {pad_input:rsc.en} -pin  "pad_input:rsc.comp" {en} -attr xrf 3c06dad9-4ec0-4a0e-a244-43498d8ed0a7-472 -attr oid 471 -attr vt d -attr @path {/apply_conv/pad_input:rsc.en}
### END MODULE 

