\t (00:00:02) allegro 17.4 P001 Windows SPB 64-bit Edition
\t (00:00:02)     Journal start - Thu Mar 21 20:01:05 2024
\t (00:00:02)         Host=SHIMMER User=sande Pid=17396 CPUs=16
\t (00:00:02) CmdLine= c:\cadence\spb_17.4\tools\bin\allegro.exe -mpssession sande -proj C:\USERS\SANDE\ONEDRIVE\DOCUMENTS\GITHUB\GRID-TINV_TIDA-01606\TIDA-01606_POWERCARD\TIDA-01606_POWERCARD_GRID_TINV.opj C:\USERS\SANDE\ONEDRIVE\DOCUMENTS\GITHUB\GRID-TINV_TIDA-01606\TIDA-01606_POWERCARD\board\solutionstida01606_powercard_20march.brd
\t (00:00:02) 
   (00:00:02) Loading axlcore.cxt 
\t (00:00:04) Opening existing design...
\i (00:00:04) QtSignal SPBFoldDockArea FoldAreaTabWidget currentChanged solutionstida01606_powercard_20march
\d (00:00:04) Design opened: C:/USERS/SANDE/ONEDRIVE/DOCUMENTS/GITHUB/GRID-TINV_TIDA-01606/TIDA-01606_POWERCARD/board/solutionstida01606_powercard_20march.brd
\i (00:00:04) trapsize 29453
\i (00:00:04) trapsize 30040
\i (00:00:07) trapsize 25371
\i (00:00:07) trapsize 25371
\t (00:00:08) > Sending response DoneOpenBoard
\i (00:00:08) generaledit 
\i (00:00:09) zoom out 1 
\i (00:00:09) setwindow pcb
\i (00:00:09) zoom out 1353.424 5695.716
\i (00:00:09) trapsize 50742
\i (00:00:09) zoom out 1 
\i (00:00:09) setwindow pcb
\i (00:00:09) zoom out -1252.358 5269.484
\i (00:00:09) trapsize 94697
\i (00:00:09) zoom out 1 
\i (00:00:09) setwindow pcb
\i (00:00:09) zoom out -3068.544 6640.708
\i (00:00:09) trapsize 94697
\i (00:00:10) zoom in 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom in -7576.120 4746.769
\i (00:00:10) trapsize 47348
\i (00:00:10) zoom in 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom in -7576.120 4746.769
\i (00:00:10) trapsize 23674
\i (00:00:11) zoom out 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom out -625.362 5172.905
\i (00:00:11) trapsize 47348
\i (00:00:11) zoom in 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom in 520.470 5864.194
\i (00:00:11) trapsize 23674
\i (00:00:11) zoom in 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom in 520.470 5864.194
\i (00:00:11) trapsize 11837
\i (00:00:12) zoom in 1 
\i (00:00:12) setwindow pcb
\i (00:00:12) zoom in 520.470 5864.194
\i (00:00:12) trapsize 5919
\i (00:00:12) zoom in 1 
\i (00:00:12) setwindow pcb
\i (00:00:12) zoom in 520.470 5864.195
\i (00:00:12) trapsize 2959
\i (00:00:13) zoom out 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 751.294 5854.133
\i (00:00:13) trapsize 5919
\i (00:00:14) zoom in 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 623.454 5875.440
\i (00:00:14) trapsize 2959
\i (00:00:14) zoom in 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 623.454 5875.441
\i (00:00:14) trapsize 1480
\i (00:00:14) zoom in 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 623.454 5875.441
\i (00:00:14) trapsize 740
\i (00:00:15) zoom out 1 
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom out 699.360 5894.085
\i (00:00:15) trapsize 1480
\i (00:00:15) zoom out 1 
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom out 699.360 5894.085
\i (00:00:16) trapsize 2959
\i (00:00:16) zoom out 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom out 699.360 5894.086
\i (00:00:16) trapsize 5919
\i (00:00:16) zoom out 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom out 699.360 5894.085
\i (00:00:16) trapsize 11837
\i (00:00:16) zoom out 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom out 661.482 5782.816
\i (00:00:16) trapsize 23674
\i (00:00:16) zoom out 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom out 661.482 5782.817
\i (00:00:16) trapsize 47348
\i (00:00:18) zoom in 1 
\i (00:00:18) setwindow pcb
\i (00:00:18) zoom in -322.331 5716.529
\i (00:00:18) trapsize 23674
\i (00:00:18) zoom in 1 
\i (00:00:18) setwindow pcb
\i (00:00:18) zoom in -322.330 5716.529
\i (00:00:18) trapsize 11837
\i (00:00:19) zoom in 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 501.533 5823.063
\i (00:00:19) trapsize 5919
\i (00:00:19) zoom in 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 501.534 5823.064
\i (00:00:19) trapsize 2959
\i (00:00:19) zoom in 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 501.534 5823.064
\i (00:00:19) trapsize 1480
\i (00:00:22) zoom out 1 
\i (00:00:22) setwindow pcb
\i (00:00:22) zoom out 380.204 5793.471
\i (00:00:22) trapsize 2959
\i (00:00:22) zoom out 1 
\i (00:00:22) setwindow pcb
\i (00:00:22) zoom out 418.083 5788.145
\i (00:00:22) trapsize 5919
\i (00:00:23) zoom out 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom out 454.778 5785.777
\i (00:00:23) trapsize 11837
\i (00:00:24) zoom out 1 
\i (00:00:24) setwindow pcb
\i (00:00:24) zoom out 1560.366 5944.394
\i (00:00:24) trapsize 23674
\i (00:00:58) zoom in 1 
\i (00:00:58) setwindow pcb
\i (00:00:58) zoom in 845.403 5238.901
\i (00:00:58) trapsize 11837
\i (00:00:58) zoom in 1 
\i (00:00:58) setwindow pcb
\i (00:00:58) zoom in 845.403 5238.902
\i (00:00:58) trapsize 5919
\i (00:00:59) zoom out 1 
\i (00:00:59) setwindow pcb
\i (00:00:59) zoom out 703.358 5945.578
\i (00:00:59) trapsize 11837
\i (00:00:59) zoom out 1 
\i (00:00:59) setwindow pcb
\i (00:00:59) zoom out 696.255 5872.189
\i (00:00:59) trapsize 23674
\i (00:00:59) zoom out 1 
\i (00:01:00) setwindow pcb
\i (00:01:00) zoom out 696.256 5749.083
\i (00:01:00) trapsize 47348
\i (00:01:00) zoom in 1 
\i (00:01:00) setwindow pcb
\i (00:01:00) zoom in 1836.760 4991.507
\i (00:01:00) trapsize 23674
\i (00:01:00) zoom out 1 
\i (00:01:00) setwindow pcb
\i (00:01:00) zoom out 1846.230 5498.136
\i (00:01:00) trapsize 47348
\i (00:01:00) zoom out 1 
\i (00:01:00) setwindow pcb
\i (00:01:00) zoom out 1779.942 5816.847
\i (00:01:00) trapsize 94697
\i (00:01:02) zoom in 1 
\i (00:01:02) setwindow pcb
\i (00:01:02) zoom in 1874.637 5636.920
\i (00:01:02) trapsize 47348
\i (00:01:02) zoom in 1 
\i (00:01:02) setwindow pcb
\i (00:01:02) zoom in 1874.638 5636.920
\i (00:01:02) trapsize 23674
\i (00:01:03) zoom out 1 
\i (00:01:03) setwindow pcb
\i (00:01:03) zoom out -407.559 6242.981
\i (00:01:03) trapsize 47348
\i (00:01:04) zoom out 1 
\i (00:01:04) setwindow pcb
\i (00:01:04) zoom out -379.150 5523.283
\i (00:01:04) trapsize 94697
\i (00:01:04) zoom in 1 
\i (00:01:04) setwindow pcb
\i (00:01:04) zoom in -1042.029 6205.102
\i (00:01:04) trapsize 47348
\i (00:01:05) zoom in 1 
\i (00:01:05) setwindow pcb
\i (00:01:05) zoom in -1032.559 6205.102
\i (00:01:05) trapsize 23674
\i (00:01:05) zoom in 1 
\i (00:01:05) setwindow pcb
\i (00:01:05) zoom in -1032.559 6205.102
\i (00:01:05) trapsize 11837
\i (00:01:05) zoom out 1 
\i (00:01:05) setwindow pcb
\i (00:01:05) zoom out -83.222 5973.095
\i (00:01:05) trapsize 23674
\i (00:01:30) zoom out 1 
\i (00:01:30) setwindow pcb
\i (00:01:30) zoom out 3103.332 5281.808
\i (00:01:30) trapsize 47348
\i (00:01:30) zoom out 1 
\i (00:01:30) setwindow pcb
\i (00:01:30) zoom out 5397.367 5281.808
\i (00:01:30) trapsize 94697
\i (00:01:30) zoom out 1 
\i (00:01:30) setwindow pcb
\i (00:01:30) zoom out 19317.819 1583.890
\i (00:01:30) trapsize 94697
\i (00:01:30) zoom out 1 
\i (00:01:30) setwindow pcb
\i (00:01:30) zoom out 19317.819 1583.890
\i (00:01:30) trapsize 94697
\i (00:01:31) zoom in 1 
\i (00:01:31) setwindow pcb
\i (00:01:31) zoom in 226.910 2909.648
\i (00:01:31) trapsize 47348
\i (00:01:31) zoom in 1 
\i (00:01:31) setwindow pcb
\i (00:01:31) zoom in 255.319 2919.117
\i (00:01:31) trapsize 23674
\i (00:01:31) zoom in 1 
\i (00:01:31) setwindow pcb
\i (00:01:31) zoom in 255.320 2919.118
\i (00:01:31) trapsize 11837
\i (00:01:31) zoom in 1 
\i (00:01:31) setwindow pcb
\i (00:01:31) zoom in 255.320 2919.118
\i (00:01:31) trapsize 5919
\i (00:01:32) zoom out 1 
\i (00:01:32) setwindow pcb
\i (00:01:32) zoom out 505.083 2975.936
\i (00:01:32) trapsize 11837
\i (00:01:32) zoom out 1 
\i (00:01:32) setwindow pcb
\i (00:01:32) zoom out 505.084 2975.937
\i (00:01:32) trapsize 23674
\i (00:01:33) zoom out 1 
\i (00:01:33) setwindow pcb
\i (00:01:33) zoom out 6040.122 4595.255
\i (00:01:33) trapsize 47348
\i (00:01:42) design sync 
\t (00:01:42) > Requesting Capture to open design
\t (00:01:42) > Response received OpenDesign is done by remote tool
\t (00:01:42) Design opened successfully
\t (00:01:42) > Requesting Capture to generate logical netlist
\t (00:01:42) > Response received LogicalNetlistGeneration is done by remote tool
\t (00:01:42) Logical netlist generated successfully at c:\users\sande\onedrive\documents\github\grid-tinv_tida-01606\tida-01606_powercard\allegro
\t (00:01:42) > Generating Physical Netlist
\t (00:01:42) Starting genfeedformat...
\t (00:01:43) > Generating Physical Netlist successful
\t (00:01:43) > Generating Differences
\t (00:01:43) > Generating Differences successful
\t (00:01:43) > Displaying differences output
\i (00:01:43) QtSignal Header Header_filter_1 CurrentIndexChanged *
\i (00:01:43) QtSignal Header Header_filter_3 CurrentIndexChanged *
\t (00:01:43) > Displaying differences output successful
\i (00:01:45) QtSignal DesignSyncDialog  clicked
\t (00:01:45) > Sending response DoneOpenBoard
\t (00:01:45) Starting Cadence Logic Import...
\w (00:01:46) WARNING(SPMHGE-269): netrev had warnings, use Viewlog to review the log file.
\t (00:01:46) Opening existing design...
\i (00:01:46) trapsize 47348
\i (00:01:47) generaledit 
\i (00:01:52) setwindow text
\i (00:01:52) close
\i (00:01:57) status 
\i (00:01:57) generaledit 
\i (00:02:01) symbol_check 
\i (00:02:01) setwindow text
\i (00:02:01) stick
   (00:02:01) Loading cmds.cxt 
\i (00:02:02) generaledit 
\i (00:02:04) setwindow text
\i (00:02:04) close
\i (00:02:07) setwindow form.status
\i (00:02:07) FORM status refresh  
\i (00:02:07) FORM status refresh  
\i (00:02:07) FORM status refresh  
\i (00:02:08) FORM status refresh  
\i (00:02:09) FORM status done  
\i (00:02:10) setwindow pcb
\i (00:02:10) zoom in 1 
\i (00:02:10) setwindow pcb
\i (00:02:10) zoom in 1666.306 6129.347
\i (00:02:10) trapsize 23674
\i (00:02:10) zoom in 1 
\i (00:02:10) setwindow pcb
\i (00:02:10) zoom in 1666.306 6129.347
\i (00:02:10) trapsize 11837
\i (00:02:12) zoom in 1 
\i (00:02:12) setwindow pcb
\i (00:02:12) zoom in 586.760 5599.044
\i (00:02:12) trapsize 5919
\i (00:02:12) zoom out 1 
\i (00:02:12) setwindow pcb
\i (00:02:12) zoom out 641.211 5702.027
\i (00:02:12) trapsize 11837
\i (00:02:14) zoom out 1 
\i (00:02:14) setwindow pcb
\i (00:02:14) zoom out 707.500 5832.235
\i (00:02:14) trapsize 23674
\i (00:02:14) zoom out 1 
\i (00:02:14) setwindow pcb
\i (00:02:14) zoom out 707.498 5832.235
\i (00:02:14) trapsize 47348
\i (00:02:16) zoom in 1 
\i (00:02:16) setwindow pcb
\i (00:02:16) zoom in 5650.682 5671.251
\i (00:02:16) trapsize 23674
\i (00:02:17) zoom in 1 
\i (00:02:17) setwindow pcb
\i (00:02:17) zoom in 6001.061 5614.433
\i (00:02:17) trapsize 11837
\i (00:02:19) zoom out 1 
\i (00:02:19) setwindow pcb
\i (00:02:19) zoom out 3401.628 5633.372
\i (00:02:19) trapsize 23674
\i (00:02:19) zoom out 1 
\i (00:02:19) setwindow pcb
\i (00:02:19) zoom out 3401.628 5633.372
\i (00:02:19) trapsize 47348
\i (00:02:19) zoom out 1 
\i (00:02:19) setwindow pcb
\i (00:02:19) zoom out -1382.942 5633.373
\i (00:02:19) trapsize 94697
\i (00:02:19) zoom in 1 
\i (00:02:19) setwindow pcb
\i (00:02:19) zoom in -208.696 5049.799
\i (00:02:19) trapsize 47348
\i (00:02:19) zoom in 1 
\i (00:02:19) setwindow pcb
\i (00:02:19) zoom in -208.696 5049.799
\i (00:02:19) trapsize 23674
\i (00:02:19) zoom in 1 
\i (00:02:19) setwindow pcb
\i (00:02:19) zoom in -208.696 5049.800
\i (00:02:19) trapsize 11837
\i (00:02:20) zoom in 1 
\i (00:02:20) setwindow pcb
\i (00:02:20) zoom in 305.035 5741.088
\i (00:02:20) trapsize 5919
\i (00:02:20) zoom in 1 
\i (00:02:20) setwindow pcb
\i (00:02:20) zoom in 306.219 5742.272
\i (00:02:20) trapsize 2959
\i (00:02:23) zoom out 1 
\i (00:02:23) setwindow pcb
\i (00:02:23) zoom out 710.457 5776.008
\i (00:02:23) trapsize 5919
\i (00:02:24) zoom out 1 
\i (00:02:24) setwindow pcb
\i (00:02:24) zoom out 710.457 5776.007
\i (00:02:24) trapsize 11837
\i (00:02:24) zoom out 1 
\i (00:02:24) setwindow pcb
\i (00:02:24) zoom out 710.458 5776.008
\i (00:02:24) trapsize 23674
\i (00:02:24) zoom out 1 
\i (00:02:24) setwindow pcb
\i (00:02:24) zoom out 999.283 5008.962
\i (00:02:24) trapsize 47348
\i (00:02:24) zoom out 1 
\i (00:02:24) setwindow pcb
\i (00:02:24) zoom out 5444.716 3503.280
\i (00:02:24) trapsize 94697
\i (00:02:28) status 
\i (00:02:28) generaledit 
\i (00:02:33) setwindow form.status
\i (00:02:33) FORM status refresh  
\i (00:02:34) FORM status refresh  
\i (00:02:34) FORM status refresh  
\i (00:02:34) FORM status refresh  
\i (00:02:37) FORM status done  
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom in 1 
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom in 2272.365 5599.042
\i (00:02:38) trapsize 47348
\i (00:02:38) zoom in 1 
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom in 1903.047 5485.405
\i (00:02:38) trapsize 23674
\i (00:02:38) zoom in 1 
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom in 1879.373 5471.201
\i (00:02:38) trapsize 11837
\i (00:02:38) zoom in 1 
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom in 1879.374 5471.201
\i (00:02:38) trapsize 5919
\i (00:02:38) zoom out 1 
\i (00:02:38) setwindow pcb
\i (00:02:38) zoom out 1879.374 5471.201
\i (00:02:38) trapsize 11837
\i (00:02:39) zoom out 1 
\i (00:02:39) setwindow pcb
\i (00:02:39) zoom out 1012.897 5551.693
\i (00:02:39) trapsize 23674
\i (00:02:40) zoom out 1 
\i (00:02:40) setwindow pcb
\i (00:02:40) zoom out 449.450 5655.861
\i (00:02:40) trapsize 47348
\i (00:02:40) zoom in 1 
\i (00:02:40) setwindow pcb
\i (00:02:40) zoom in -1506.048 4453.209
\i (00:02:40) trapsize 23674
\i (00:02:40) zoom in 1 
\i (00:02:40) setwindow pcb
\i (00:02:40) zoom in -1506.048 4453.209
\i (00:02:40) trapsize 11837
\i (00:02:40) zoom in 1 
\i (00:02:40) setwindow pcb
\i (00:02:40) zoom in -1506.048 4453.209
\i (00:02:40) trapsize 5919
\i (00:02:41) zoom out 1 
\i (00:02:41) setwindow pcb
\i (00:02:41) zoom out -1175.792 4618.929
\i (00:02:41) trapsize 11837
\i (00:02:42) zoom in 1 
\i (00:02:42) setwindow pcb
\i (00:02:42) zoom in -3.917 5485.407
\i (00:02:42) trapsize 5919
\i (00:02:44) zoom out 1 
\i (00:02:44) setwindow pcb
\i (00:02:44) zoom out 524.019 5696.108
\i (00:02:44) trapsize 11837
\i (00:02:45) exit 
\e (00:02:45) Do you want to save the changes you made to C:/USERS/SANDE/ONEDRIVE/DOCUMENTS/GITHUB/GRID-TINV_TIDA-01606/TIDA-01606_POWERCARD/board/solutionstida01606_powercard_20march.brd?
\i (00:02:46) fillin no 
\t (00:02:46)     Journal end - Thu Mar 21 20:03:49 2024
