[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ImplicitVarType/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ImplicitVarType/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:1:1: No timescale set for "spidpi".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:1:1: Compile module "work@spidpi".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ByteTypespec                                           1
Design                                                 1
FunctionDecl                                           1
IODecl                                                 1
Identifier                                             2
Module                                                 1
ModuleTypespec                                         1
RefTypespec                                            1
SourceFile                                             1
=== UHDM Object Stats End ===
[ERR:IG0807] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:3:5: Bad relative location: Child: 9, RefTypespec,  Parent: 6, FunctionDecl, tick.
[ERR:IG0805] ${SURELOG_DIR}/tests/ImplicitVarType/dut.sv:3:27: Parented to neither scope nor design: 10, IODecl, d2p_data.
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ImplicitVarType/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@spidpi)
    |vpiParent:
    \_Module: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
    |vpiName:work@spidpi
  |vpiTypedef:
  \_ByteTypespec: 
    |vpiParent:
    \_Module: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_ByteTypespec: 
  |vpiDefName:work@spidpi
  |vpiTaskFuncDecl:
  \_FunctionDecl: (work@spidpi.tick), line:2:3, endln:3:37
    |vpiParent:
    \_Module: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
    |vpiName:
    \_Identifier: (tick)
      |vpiParent:
      \_FunctionDecl: (work@spidpi.tick), line:2:3, endln:3:37
      |vpiName:tick
    |vpiFullName:work@spidpi.tick
    |vpiAccessType:4
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiReturn:
    \_RefTypespec: (work@spidpi.tick), line:3:5, endln:3:9
      |vpiParent:
      \_FunctionDecl: (work@spidpi.tick), line:2:3, endln:3:37
      |vpiFullName:work@spidpi.tick
      |vpiActual:
      \_ByteTypespec: 
    |vpiIODecl:
    \_IODecl: (d2p_data), line:3:27, endln:3:35
      |vpiParent:
      \_FunctionDecl: (work@spidpi.tick), line:2:3, endln:3:37
      |vpiDirection:1
      |vpiName:d2p_data
|vpiTypedef:
\_ModuleTypespec: (spidpi)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:spidpi
  |vpiModule:
  \_Module: work@spidpi (work@spidpi), file:${SURELOG_DIR}/tests/ImplicitVarType/dut.sv, line:1:1, endln:4:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 1
[   NOTE] : 0
