

================================================================
== Vivado HLS Report for 'subconv_3x3_32_strid'
================================================================
* Date:           Sat Dec 22 04:13:36 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  394033|  394033|  394033|  394033|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  394032|  394032|     16418|          -|          -|    24|    no    |
        | + Loop 1.1              |   16416|   16416|      1026|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1          |    1024|    1024|        64|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1      |      60|      60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      18|      18|         6|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     782|    527|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    137|
|Register         |        -|      -|     256|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1188|    709|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_pcA_x_U194  |ShuffleNetV2_mux_pcA  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_3_fu_822_p2              |     *    |      0|   0|  62|           8|           8|
    |co_4_fu_475_p2                  |     +    |      0|  20|  10|           5|           1|
    |h_4_fu_622_p2                   |     +    |      0|  20|  10|           5|           1|
    |m_4_fu_655_p2                   |     +    |      0|  11|   8|           1|           2|
    |n_4_fu_741_p2                   |     +    |      0|  11|   8|           2|           1|
    |next_mul_fu_402_p2              |     +    |      0|  38|  16|          11|           6|
    |p_Val2_33_fu_1052_p2            |     +    |      0|  32|  14|           9|           9|
    |p_Val2_36_fu_848_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_38_fu_882_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_1066_p2             |     +    |      0|  29|  13|           8|           8|
    |tmp_123_fu_463_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_125_fu_487_p2               |     +    |      0|  20|  10|           5|           5|
    |tmp_129_fu_539_p2               |     +    |      0|  38|  16|          11|          11|
    |tmp_130_fu_549_p2               |     +    |      0|  35|  15|          10|          10|
    |tmp_132_fu_574_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_133_fu_598_p2               |     +    |      0|  47|  19|          14|          14|
    |tmp_134_fu_632_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_137_fu_680_p2               |     +    |      0|  38|  16|          11|          11|
    |tmp_138_fu_709_p2               |     +    |      0|  44|  18|          13|          13|
    |tmp_141_fu_725_p2               |     +    |      0|  32|  14|           9|           9|
    |tmp_142_fu_766_p2               |     +    |      0|  44|  18|          13|          13|
    |tmp_42_fu_671_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_43_fu_757_p2                |     +    |      0|  23|  11|           6|           6|
    |w_4_fu_715_p2                   |     +    |      0|  20|  10|           5|           1|
    |tmp_120_fu_429_p2               |     -    |      0|  29|  13|           8|           8|
    |tmp_136_fu_643_p2               |     -    |      0|  32|  14|           9|           9|
    |brmerge40_demorgan_i_fu_987_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_902_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_981_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_960_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_948_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_6_fu_1085_p2          |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_1004_p2            |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_925_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_930_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond4_fu_469_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond5_fu_580_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond6_fu_608_p2             |   icmp   |      0|   0|   2|           5|           5|
    |exitcond7_fu_649_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_735_p2              |   icmp   |      0|   0|   1|           2|           2|
    |tmp_124_fu_481_p2               |   icmp   |      0|   0|   2|           5|           4|
    |brmerge9_fu_1099_p2             |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i4_fu_971_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_1009_p2        |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_992_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_1015_p2                 |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_1019_p2        |    or    |      0|   0|   2|           1|           1|
    |arrayNo_fu_493_p3               |  select  |      0|   0|   5|           1|           5|
    |deleted_ones_fu_953_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_935_p3         |  select  |      0|   0|   2|           1|           1|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_32_mux_fu_1024_p3        |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_64_fu_1030_p3          |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_1111_p3           |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_1104_p3         |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_1036_p3                |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_1090_p2          |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_1094_p2            |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_965_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_661_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_747_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_998_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_41_fu_1080_p2               |    xor   |      0|   0|   2|           1|           2|
    |tmp_47_fu_896_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_48_fu_942_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_50_fu_976_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 782| 527|         288|         324|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         14|    1|         14|
    |co_reg_310         |   9|          2|    5|         10|
    |h_reg_332          |   9|          2|    5|         10|
    |m_reg_368          |   9|          2|    2|          4|
    |n_reg_391          |   9|          2|    2|          4|
    |p_Val2_35_reg_379  |   9|          2|    8|         16|
    |p_Val2_s_reg_356   |   9|          2|    8|         16|
    |phi_mul_reg_321    |   9|          2|   11|         22|
    |w_reg_344          |   9|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 137|         30|   47|        106|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |arrayNo_cast_reg_1150          |   5|   0|   32|         27|
    |bias_V_addr_reg_1160           |   5|   0|    5|          0|
    |brmerge40_demorgan_i_reg_1359  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1369         |   1|   0|    1|          0|
    |carry_reg_1336                 |   1|   0|    1|          0|
    |co_4_reg_1145                  |   5|   0|    5|          0|
    |co_reg_310                     |   5|   0|    5|          0|
    |h_reg_332                      |   5|   0|    5|          0|
    |isneg_reg_1379                 |   1|   0|    1|          0|
    |m_4_reg_1204                   |   2|   0|    2|          0|
    |m_reg_368                      |   2|   0|    2|          0|
    |n_4_reg_1227                   |   2|   0|    2|          0|
    |n_reg_391                      |   2|   0|    2|          0|
    |newsignbit_6_reg_1392          |   1|   0|    1|          0|
    |newsignbit_reg_1330            |   1|   0|    1|          0|
    |next_mul_reg_1127              |  11|   0|   11|          0|
    |output_V_addr_reg_1178         |  13|   0|   13|          0|
    |p_38_i_i_reg_1349              |   1|   0|    1|          0|
    |p_Val2_35_reg_379              |   8|   0|    8|          0|
    |p_Val2_36_reg_1312             |  16|   0|   16|          0|
    |p_Val2_38_reg_1324             |   8|   0|    8|          0|
    |p_Val2_3_reg_1302              |  16|   0|   16|          0|
    |p_Val2_s_reg_356               |   8|   0|    8|          0|
    |phi_mul_reg_321                |  11|   0|   11|          0|
    |result_V_reg_1386              |   8|   0|    8|          0|
    |signbit_reg_1317               |   1|   0|    1|          0|
    |tmp_123_reg_1137               |   9|   0|   10|          1|
    |tmp_128_cast_reg_1132          |   9|   0|    9|          0|
    |tmp_129_reg_1155               |  10|   0|   11|          1|
    |tmp_132_reg_1165               |  13|   0|   14|          1|
    |tmp_136_reg_1196               |   9|   0|    9|          0|
    |tmp_138_reg_1209               |  12|   0|   13|          1|
    |tmp_144_reg_1307               |   1|   0|    1|          0|
    |tmp_38_reg_1297                |   8|   0|    8|          0|
    |tmp_49_reg_1343                |   2|   0|    2|          0|
    |tmp_50_reg_1354                |   1|   0|    1|          0|
    |tmp_reg_1173                   |   5|   0|    6|          1|
    |tmp_s_reg_1186                 |   5|   0|    6|          1|
    |underflow_reg_1364             |   1|   0|    1|          0|
    |w_4_reg_1214                   |   5|   0|    5|          0|
    |w_reg_344                      |   5|   0|    5|          0|
    |weight_V_load_reg_1292         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 256|   0|  289|         33|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_done                       | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | subconv_3x3_32_strid | return value |
|weight_V_address0             | out |    8|  ap_memory |       weight_V       |     array    |
|weight_V_ce0                  | out |    1|  ap_memory |       weight_V       |     array    |
|weight_V_q0                   |  in |    8|  ap_memory |       weight_V       |     array    |
|bias_V_address0               | out |    5|  ap_memory |        bias_V        |     array    |
|bias_V_ce0                    | out |    1|  ap_memory |        bias_V        |     array    |
|bias_V_q0                     |  in |    8|  ap_memory |        bias_V        |     array    |
|output_V_address0             | out |   13|  ap_memory |       output_V       |     array    |
|output_V_ce0                  | out |    1|  ap_memory |       output_V       |     array    |
|output_V_we0                  | out |    1|  ap_memory |       output_V       |     array    |
|output_V_d0                   | out |    8|  ap_memory |       output_V       |     array    |
|conv1_output_p_V_0_address0   | out |   12|  ap_memory |  conv1_output_p_V_0  |     array    |
|conv1_output_p_V_0_ce0        | out |    1|  ap_memory |  conv1_output_p_V_0  |     array    |
|conv1_output_p_V_0_q0         |  in |    8|  ap_memory |  conv1_output_p_V_0  |     array    |
|conv1_output_p_V_1_address0   | out |   12|  ap_memory |  conv1_output_p_V_1  |     array    |
|conv1_output_p_V_1_ce0        | out |    1|  ap_memory |  conv1_output_p_V_1  |     array    |
|conv1_output_p_V_1_q0         |  in |    8|  ap_memory |  conv1_output_p_V_1  |     array    |
|conv1_output_p_V_2_address0   | out |   12|  ap_memory |  conv1_output_p_V_2  |     array    |
|conv1_output_p_V_2_ce0        | out |    1|  ap_memory |  conv1_output_p_V_2  |     array    |
|conv1_output_p_V_2_q0         |  in |    8|  ap_memory |  conv1_output_p_V_2  |     array    |
|conv1_output_p_V_3_address0   | out |   12|  ap_memory |  conv1_output_p_V_3  |     array    |
|conv1_output_p_V_3_ce0        | out |    1|  ap_memory |  conv1_output_p_V_3  |     array    |
|conv1_output_p_V_3_q0         |  in |    8|  ap_memory |  conv1_output_p_V_3  |     array    |
|conv1_output_p_V_4_address0   | out |   12|  ap_memory |  conv1_output_p_V_4  |     array    |
|conv1_output_p_V_4_ce0        | out |    1|  ap_memory |  conv1_output_p_V_4  |     array    |
|conv1_output_p_V_4_q0         |  in |    8|  ap_memory |  conv1_output_p_V_4  |     array    |
|conv1_output_p_V_5_address0   | out |   12|  ap_memory |  conv1_output_p_V_5  |     array    |
|conv1_output_p_V_5_ce0        | out |    1|  ap_memory |  conv1_output_p_V_5  |     array    |
|conv1_output_p_V_5_q0         |  in |    8|  ap_memory |  conv1_output_p_V_5  |     array    |
|conv1_output_p_V_6_address0   | out |   12|  ap_memory |  conv1_output_p_V_6  |     array    |
|conv1_output_p_V_6_ce0        | out |    1|  ap_memory |  conv1_output_p_V_6  |     array    |
|conv1_output_p_V_6_q0         |  in |    8|  ap_memory |  conv1_output_p_V_6  |     array    |
|conv1_output_p_V_7_address0   | out |   12|  ap_memory |  conv1_output_p_V_7  |     array    |
|conv1_output_p_V_7_ce0        | out |    1|  ap_memory |  conv1_output_p_V_7  |     array    |
|conv1_output_p_V_7_q0         |  in |    8|  ap_memory |  conv1_output_p_V_7  |     array    |
|conv1_output_p_V_8_address0   | out |   12|  ap_memory |  conv1_output_p_V_8  |     array    |
|conv1_output_p_V_8_ce0        | out |    1|  ap_memory |  conv1_output_p_V_8  |     array    |
|conv1_output_p_V_8_q0         |  in |    8|  ap_memory |  conv1_output_p_V_8  |     array    |
|conv1_output_p_V_9_address0   | out |   12|  ap_memory |  conv1_output_p_V_9  |     array    |
|conv1_output_p_V_9_ce0        | out |    1|  ap_memory |  conv1_output_p_V_9  |     array    |
|conv1_output_p_V_9_q0         |  in |    8|  ap_memory |  conv1_output_p_V_9  |     array    |
|conv1_output_p_V_10_address0  | out |   12|  ap_memory |  conv1_output_p_V_10 |     array    |
|conv1_output_p_V_10_ce0       | out |    1|  ap_memory |  conv1_output_p_V_10 |     array    |
|conv1_output_p_V_10_q0        |  in |    8|  ap_memory |  conv1_output_p_V_10 |     array    |
|conv1_output_p_V_11_address0  | out |   12|  ap_memory |  conv1_output_p_V_11 |     array    |
|conv1_output_p_V_11_ce0       | out |    1|  ap_memory |  conv1_output_p_V_11 |     array    |
|conv1_output_p_V_11_q0        |  in |    8|  ap_memory |  conv1_output_p_V_11 |     array    |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond5)
	2  / (exitcond5)
4 --> 
	5  / (!exitcond6)
	3  / (exitcond6)
5 --> 
	12  / (exitcond7)
	6  / (!exitcond7)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	6  / true
12 --> 
	13  / true
13 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_14 (16)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:342
:0  br label %.loopexit10


 <State 2>: 5.38ns
ST_2: co (18)  [1/1] 0.00ns
.loopexit10:0  %co = phi i5 [ 0, %0 ], [ %co_4, %.loopexit10.loopexit ]

ST_2: phi_mul (19)  [1/1] 0.00ns
.loopexit10:1  %phi_mul = phi i11 [ 0, %0 ], [ %next_mul, %.loopexit10.loopexit ]

ST_2: next_mul (20)  [1/1] 2.33ns
.loopexit10:2  %next_mul = add i11 %phi_mul, 43

ST_2: co_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:342
.loopexit10:3  %co_cast = zext i5 %co to i32

ST_2: co_cast_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:342
.loopexit10:4  %co_cast_cast = zext i5 %co to i8

ST_2: tmp_119 (23)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:342
.loopexit10:5  %tmp_119 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl2_cast (24)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.loopexit10:6  %p_shl2_cast = zext i7 %tmp_119 to i8

ST_2: tmp_120 (25)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:348
.loopexit10:7  %tmp_120 = sub i8 %p_shl2_cast, %co_cast_cast

ST_2: tmp_128_cast (26)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.loopexit10:8  %tmp_128_cast = sext i8 %tmp_120 to i9

ST_2: tmp_121 (27)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:342
.loopexit10:9  %tmp_121 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %co, i4 0)

ST_2: p_shl_cast (28)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:342
.loopexit10:10  %p_shl_cast = zext i9 %tmp_121 to i10

ST_2: tmp_122 (29)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:342
.loopexit10:11  %tmp_122 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (30)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:352
.loopexit10:12  %p_shl1_cast = zext i6 %tmp_122 to i10

ST_2: tmp_123 (31)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:352
.loopexit10:13  %tmp_123 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: exitcond4 (32)  [1/1] 3.31ns  loc: acceleartor_hls_final_solution/components.cpp:342
.loopexit10:14  %exitcond4 = icmp eq i5 %co, -8

ST_2: empty (33)  [1/1] 0.00ns
.loopexit10:15  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_4 (34)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:342
.loopexit10:16  %co_4 = add i5 %co, 1

ST_2: StgValue_32 (35)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:342
.loopexit10:17  br i1 %exitcond4, label %2, label %.preheader47.preheader

ST_2: tmp_124 (37)  [1/1] 3.31ns  loc: acceleartor_hls_final_solution/components.cpp:342
.preheader47.preheader:0  %tmp_124 = icmp ult i5 %co, 12

ST_2: tmp_125 (38)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:342
.preheader47.preheader:1  %tmp_125 = add i5 %co, -12

ST_2: arrayNo (39)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:342
.preheader47.preheader:2  %arrayNo = select i1 %tmp_124, i5 %co, i5 %tmp_125

ST_2: arrayNo_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:342
.preheader47.preheader:3  %arrayNo_cast = zext i5 %arrayNo to i32

ST_2: tmp_126 (41)  [1/1] 0.00ns
.preheader47.preheader:4  %tmp_126 = call i2 @_ssdm_op_PartSelect.i2.i11.i32.i32(i11 %phi_mul, i32 9, i32 10)

ST_2: tmp_127 (42)  [1/1] 0.00ns
.preheader47.preheader:5  %tmp_127 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_126, i5 0)

ST_2: p_shl3_cast (43)  [1/1] 0.00ns
.preheader47.preheader:6  %p_shl3_cast = zext i7 %tmp_127 to i11

ST_2: tmp_128 (44)  [1/1] 0.00ns
.preheader47.preheader:7  %tmp_128 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_126, i1 false)

ST_2: p_shl4_cast (45)  [1/1] 0.00ns
.preheader47.preheader:8  %p_shl4_cast = zext i3 %tmp_128 to i11

ST_2: tmp_129 (46)  [1/1] 2.32ns
.preheader47.preheader:9  %tmp_129 = add i11 %p_shl3_cast, %p_shl4_cast

ST_2: bias_V_addr (47)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351
.preheader47.preheader:10  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_44 (48)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:343
.preheader47.preheader:11  br label %.preheader47

ST_2: StgValue_45 (208)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:381
:0  ret void


 <State 3>: 4.67ns
ST_3: h (50)  [1/1] 0.00ns
.preheader47:0  %h = phi i5 [ %h_4, %1 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:352
.preheader47:1  %h_cast9_cast = zext i5 %h to i10

ST_3: tmp_130 (52)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:352
.preheader47:2  %tmp_130 = add i10 %h_cast9_cast, %tmp_123

ST_3: p_shl5_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:352
.preheader47:3  %p_shl5_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_130, i4 0)

ST_3: tmp_131 (54)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:352
.preheader47:4  %tmp_131 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_130, i1 false)

ST_3: p_shl6_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:352
.preheader47:5  %p_shl6_cast = zext i11 %tmp_131 to i14

ST_3: tmp_132 (56)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:352
.preheader47:6  %tmp_132 = add i14 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond5 (57)  [1/1] 3.31ns  loc: acceleartor_hls_final_solution/components.cpp:343
.preheader47:7  %exitcond5 = icmp eq i5 %h, -15

ST_3: empty_60 (58)  [1/1] 0.00ns
.preheader47:8  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: StgValue_55 (59)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:343
.preheader47:9  br i1 %exitcond5, label %.loopexit10.loopexit, label %.preheader46.preheader

ST_3: tmp (61)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader46.preheader:0  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h, i1 false)

ST_3: StgValue_57 (62)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:344
.preheader46.preheader:1  br label %.preheader46

ST_3: StgValue_58 (206)  [1/1] 0.00ns
.loopexit10.loopexit:0  br label %.loopexit10


 <State 4>: 3.31ns
ST_4: w (64)  [1/1] 0.00ns
.preheader46:0  %w = phi i5 [ %w_4, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (65)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:352
.preheader46:1  %w_cast8_cast = zext i5 %w to i14

ST_4: tmp_133 (66)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:352
.preheader46:2  %tmp_133 = add i14 %tmp_132, %w_cast8_cast

ST_4: tmp_143_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:352
.preheader46:3  %tmp_143_cast = zext i14 %tmp_133 to i32

ST_4: output_V_addr (68)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:352
.preheader46:4  %output_V_addr = getelementptr [7776 x i8]* %output_V, i32 0, i32 %tmp_143_cast

ST_4: exitcond6 (69)  [1/1] 3.31ns  loc: acceleartor_hls_final_solution/components.cpp:344
.preheader46:5  %exitcond6 = icmp eq i5 %w, -15

ST_4: empty_61 (70)  [1/1] 0.00ns
.preheader46:6  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: StgValue_66 (71)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:344
.preheader46:7  br i1 %exitcond6, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: tmp_s (73)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %w, i1 false)

ST_4: StgValue_68 (74)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:346
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  br label %.loopexit

ST_4: h_4 (203)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:343
:0  %h_4 = add i5 %h, 1

ST_4: StgValue_70 (204)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:343
:1  br label %.preheader47


 <State 5>: 6.97ns
ST_5: p_Val2_s (76)  [1/1] 0.00ns
.loopexit:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %p_Val2_35, %.loopexit.loopexit ]

ST_5: m (77)  [1/1] 0.00ns
.loopexit:1  %m = phi i2 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i ], [ %m_4, %.loopexit.loopexit ]

ST_5: m_cast7_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.loopexit:2  %m_cast7_cast = zext i2 %m to i9

ST_5: tmp_134 (79)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:348
.loopexit:3  %tmp_134 = add i9 %m_cast7_cast, %tmp_128_cast

ST_5: tmp_135 (80)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node tmp_136)
.loopexit:4  %tmp_135 = shl i9 %tmp_134, 2

ST_5: tmp_136 (81)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:348 (out node of the LUT)
.loopexit:5  %tmp_136 = sub i9 %tmp_135, %tmp_134

ST_5: exitcond7 (82)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:346
.loopexit:6  %exitcond7 = icmp eq i2 %m, -1

ST_5: empty_62 (83)  [1/1] 0.00ns
.loopexit:7  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_4 (84)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:346
.loopexit:8  %m_4 = add i2 1, %m

ST_5: StgValue_80 (85)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:346
.loopexit:9  br i1 %exitcond7, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (87)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node tmp_42)
.preheader.preheader:0  %tmp2 = xor i2 %m, -2

ST_5: tmp2_cast (88)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node tmp_42)
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i6

ST_5: tmp_42 (89)  [1/1] 2.31ns  loc: acceleartor_hls_final_solution/components.cpp:348 (out node of the LUT)
.preheader.preheader:2  %tmp_42 = add i6 %tmp, %tmp2_cast

ST_5: tmp_56_cast_cast (90)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader.preheader:3  %tmp_56_cast_cast = zext i6 %tmp_42 to i11

ST_5: tmp_137 (91)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader.preheader:4  %tmp_137 = add i11 %tmp_129, %tmp_56_cast_cast

ST_5: tmp_139 (92)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader.preheader:5  %tmp_139 = trunc i11 %tmp_137 to i8

ST_5: p_shl8_cast (93)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader.preheader:6  %p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_139, i5 0)

ST_5: tmp_140 (94)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader.preheader:7  %tmp_140 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_137, i1 false)

ST_5: p_shl9_cast (95)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader.preheader:8  %p_shl9_cast = zext i12 %tmp_140 to i13

ST_5: tmp_138 (96)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader.preheader:9  %tmp_138 = add i13 %p_shl9_cast, %p_shl8_cast

ST_5: StgValue_91 (97)  [1/1] 1.59ns  loc: acceleartor_hls_final_solution/components.cpp:347
.preheader.preheader:10  br label %.preheader

ST_5: p_Val2_32 (185)  [2/2] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:351
_ifconv1:1  %p_Val2_32 = load i8* %bias_V_addr, align 1

ST_5: w_4 (200)  [1/1] 2.33ns  loc: acceleartor_hls_final_solution/components.cpp:344
_ifconv1:16  %w_4 = add i5 %w, 1


 <State 6>: 7.90ns
ST_6: p_Val2_35 (99)  [1/1] 0.00ns
.preheader:0  %p_Val2_35 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_6: n (100)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_4, %_ifconv ]

ST_6: n_cast6_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader:2  %n_cast6_cast = zext i2 %n to i9

ST_6: tmp_141 (102)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader:3  %tmp_141 = add i9 %tmp_136, %n_cast6_cast

ST_6: tmp_151_cast (103)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader:4  %tmp_151_cast = zext i9 %tmp_141 to i32

ST_6: weight_V_addr (104)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
.preheader:5  %weight_V_addr = getelementptr [216 x i8]* %weight_V, i32 0, i32 %tmp_151_cast

ST_6: exitcond (105)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:347
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_63 (106)  [1/1] 0.00ns
.preheader:7  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_4 (107)  [1/1] 2.17ns  loc: acceleartor_hls_final_solution/components.cpp:347
.preheader:8  %n_4 = add i2 %n, 1

ST_6: StgValue_103 (108)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:347
.preheader:9  br i1 %exitcond, label %.loopexit.loopexit, label %_ifconv

ST_6: tmp3 (110)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node tmp_43)
_ifconv:0  %tmp3 = xor i2 %n, -2

ST_6: tmp3_cast (111)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node tmp_43)
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i6

ST_6: tmp_43 (112)  [1/1] 2.31ns  loc: acceleartor_hls_final_solution/components.cpp:348 (out node of the LUT)
_ifconv:2  %tmp_43 = add i6 %tmp3_cast, %tmp_s

ST_6: tmp_60_cast_cast (113)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:3  %tmp_60_cast_cast = zext i6 %tmp_43 to i13

ST_6: tmp_142 (114)  [1/1] 2.34ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:4  %tmp_142 = add i13 %tmp_60_cast_cast, %tmp_138

ST_6: tmp_152_cast (115)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:5  %tmp_152_cast = zext i13 %tmp_142 to i32

ST_6: conv1_output_p_V_1_a (116)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:6  %conv1_output_p_V_1_a = getelementptr [2312 x i8]* @conv1_output_p_V_1, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_7_a (117)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:7  %conv1_output_p_V_7_a = getelementptr [2312 x i8]* @conv1_output_p_V_7, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_8_a (118)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:8  %conv1_output_p_V_8_a = getelementptr [2312 x i8]* @conv1_output_p_V_8, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_10_s (119)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:9  %conv1_output_p_V_10_s = getelementptr [2312 x i8]* @conv1_output_p_V_10, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_5_a (120)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:10  %conv1_output_p_V_5_a = getelementptr [2312 x i8]* @conv1_output_p_V_5, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_9_a (121)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:11  %conv1_output_p_V_9_a = getelementptr [2312 x i8]* @conv1_output_p_V_9, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_11_s (122)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:12  %conv1_output_p_V_11_s = getelementptr [2312 x i8]* @conv1_output_p_V_11, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_0_a (123)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:13  %conv1_output_p_V_0_a = getelementptr [2312 x i8]* @conv1_output_p_V_0, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_6_a (124)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:14  %conv1_output_p_V_6_a = getelementptr [2312 x i8]* @conv1_output_p_V_6, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_4_a (125)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:15  %conv1_output_p_V_4_a = getelementptr [2312 x i8]* @conv1_output_p_V_4, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_2_a (126)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:16  %conv1_output_p_V_2_a = getelementptr [2312 x i8]* @conv1_output_p_V_2, i32 0, i32 %tmp_152_cast

ST_6: conv1_output_p_V_3_a (127)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:17  %conv1_output_p_V_3_a = getelementptr [2312 x i8]* @conv1_output_p_V_3, i32 0, i32 %tmp_152_cast

ST_6: weight_V_load (128)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: conv1_output_p_V_0_l (130)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:20  %conv1_output_p_V_0_l = load i8* %conv1_output_p_V_0_a, align 1

ST_6: conv1_output_p_V_1_l (131)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:21  %conv1_output_p_V_1_l = load i8* %conv1_output_p_V_1_a, align 1

ST_6: conv1_output_p_V_2_l (132)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:22  %conv1_output_p_V_2_l = load i8* %conv1_output_p_V_2_a, align 1

ST_6: conv1_output_p_V_3_l (133)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:23  %conv1_output_p_V_3_l = load i8* %conv1_output_p_V_3_a, align 1

ST_6: conv1_output_p_V_4_l (134)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:24  %conv1_output_p_V_4_l = load i8* %conv1_output_p_V_4_a, align 1

ST_6: conv1_output_p_V_5_l (135)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:25  %conv1_output_p_V_5_l = load i8* %conv1_output_p_V_5_a, align 1

ST_6: conv1_output_p_V_6_l (136)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:26  %conv1_output_p_V_6_l = load i8* %conv1_output_p_V_6_a, align 1

ST_6: conv1_output_p_V_7_l (137)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:27  %conv1_output_p_V_7_l = load i8* %conv1_output_p_V_7_a, align 1

ST_6: conv1_output_p_V_8_l (138)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:28  %conv1_output_p_V_8_l = load i8* %conv1_output_p_V_8_a, align 1

ST_6: conv1_output_p_V_9_l (139)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:29  %conv1_output_p_V_9_l = load i8* %conv1_output_p_V_9_a, align 1

ST_6: conv1_output_p_V_10_1 (140)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:30  %conv1_output_p_V_10_1 = load i8* %conv1_output_p_V_10_s, align 1

ST_6: conv1_output_p_V_11_1 (141)  [2/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:31  %conv1_output_p_V_11_1 = load i8* %conv1_output_p_V_11_s, align 1

ST_6: StgValue_135 (182)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 6.04ns
ST_7: weight_V_load (128)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: conv1_output_p_V_0_l (130)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:20  %conv1_output_p_V_0_l = load i8* %conv1_output_p_V_0_a, align 1

ST_7: conv1_output_p_V_1_l (131)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:21  %conv1_output_p_V_1_l = load i8* %conv1_output_p_V_1_a, align 1

ST_7: conv1_output_p_V_2_l (132)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:22  %conv1_output_p_V_2_l = load i8* %conv1_output_p_V_2_a, align 1

ST_7: conv1_output_p_V_3_l (133)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:23  %conv1_output_p_V_3_l = load i8* %conv1_output_p_V_3_a, align 1

ST_7: conv1_output_p_V_4_l (134)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:24  %conv1_output_p_V_4_l = load i8* %conv1_output_p_V_4_a, align 1

ST_7: conv1_output_p_V_5_l (135)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:25  %conv1_output_p_V_5_l = load i8* %conv1_output_p_V_5_a, align 1

ST_7: conv1_output_p_V_6_l (136)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:26  %conv1_output_p_V_6_l = load i8* %conv1_output_p_V_6_a, align 1

ST_7: conv1_output_p_V_7_l (137)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:27  %conv1_output_p_V_7_l = load i8* %conv1_output_p_V_7_a, align 1

ST_7: conv1_output_p_V_8_l (138)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:28  %conv1_output_p_V_8_l = load i8* %conv1_output_p_V_8_a, align 1

ST_7: conv1_output_p_V_9_l (139)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:29  %conv1_output_p_V_9_l = load i8* %conv1_output_p_V_9_a, align 1

ST_7: conv1_output_p_V_10_1 (140)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:30  %conv1_output_p_V_10_1 = load i8* %conv1_output_p_V_10_s, align 1

ST_7: conv1_output_p_V_11_1 (141)  [1/2] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:31  %conv1_output_p_V_11_1 = load i8* %conv1_output_p_V_11_s, align 1

ST_7: tmp_38 (142)  [1/1] 2.78ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:32  %tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.12i8.i32(i8 %conv1_output_p_V_0_l, i8 %conv1_output_p_V_1_l, i8 %conv1_output_p_V_2_l, i8 %conv1_output_p_V_3_l, i8 %conv1_output_p_V_4_l, i8 %conv1_output_p_V_5_l, i8 %conv1_output_p_V_6_l, i8 %conv1_output_p_V_7_l, i8 %conv1_output_p_V_8_l, i8 %conv1_output_p_V_9_l, i8 %conv1_output_p_V_10_1, i8 %conv1_output_p_V_11_1, i32 %arrayNo_cast)


 <State 8>: 6.43ns
ST_8: OP1_V (129)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (143)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:33  %OP2_V = sext i8 %tmp_38 to i16

ST_8: p_Val2_3 (144)  [1/1] 6.43ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:34  %p_Val2_3 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_144 (150)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:40  %tmp_144 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_3, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_44 (145)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:35  %tmp_44 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_35, i6 0)

ST_9: tmp_62_cast (146)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:36  %tmp_62_cast = sext i14 %tmp_44 to i16

ST_9: p_Val2_36 (147)  [1/1] 2.39ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:37  %p_Val2_36 = add i16 %tmp_62_cast, %p_Val2_3

ST_9: signbit (148)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:38  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_36, i32 15)

ST_9: p_Val2_37 (149)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:39  %p_Val2_37 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_36, i32 6, i32 13)

ST_9: tmp_46 (151)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:41  %tmp_46 = zext i1 %tmp_144 to i8

ST_9: tmp_145 (152)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node carry)
_ifconv:42  %tmp_145 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_36, i32 13)

ST_9: p_Val2_38 (153)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:43  %p_Val2_38 = add i8 %p_Val2_37, %tmp_46

ST_9: newsignbit (154)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:44  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_38, i32 7)

ST_9: tmp_47 (155)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node carry)
_ifconv:45  %tmp_47 = xor i1 %newsignbit, true

ST_9: carry (156)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:348 (out node of the LUT)
_ifconv:46  %carry = and i1 %tmp_145, %tmp_47

ST_9: tmp_49 (158)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:48  %tmp_49 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_36, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_147 (157)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:47  %tmp_147 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_36, i32 14)

ST_10: Range1_all_ones (159)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:49  %Range1_all_ones = icmp eq i2 %tmp_49, -1

ST_10: Range1_all_zeros (160)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:50  %Range1_all_zeros = icmp eq i2 %tmp_49, 0

ST_10: deleted_zeros (161)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:51  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_48 (162)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:52  %tmp_48 = xor i1 %tmp_147, true

ST_10: p_41_i_i (163)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:53  %p_41_i_i = and i1 %signbit, %tmp_48

ST_10: deleted_ones (164)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:54  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (165)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:55  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (166)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:56  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i4 (167)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:57  %brmerge_i_i4 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_50 (168)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:348
_ifconv:58  %tmp_50 = xor i1 %signbit, true

ST_10: overflow (169)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:59  %overflow = and i1 %brmerge_i_i4, %tmp_50

ST_10: brmerge40_demorgan_i (170)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:348 (out node of the LUT)
_ifconv:60  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp4_demorgan (171)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node underflow)
_ifconv:61  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp4 (172)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node underflow)
_ifconv:62  %tmp4 = xor i1 %tmp4_demorgan, true

ST_10: underflow (173)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:348 (out node of the LUT)
_ifconv:63  %underflow = and i1 %signbit, %tmp4

ST_10: brmerge_i_i_i (174)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:348 (out node of the LUT)
_ifconv:64  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp5 (175)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node sum_V)
_ifconv:65  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_50

ST_11: underflow_not (176)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node sum_V)
_ifconv:66  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_11: p_Val2_32_mux (177)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:348 (out node of the LUT)
_ifconv:67  %p_Val2_32_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_38

ST_11: p_Val2_s_64 (178)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:348 (grouped into LUT with out node sum_V)
_ifconv:68  %p_Val2_s_64 = select i1 %underflow, i8 -128, i8 %p_Val2_38

ST_11: sum_V (179)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:348 (out node of the LUT)
_ifconv:69  %sum_V = select i1 %underflow_not, i8 %p_Val2_32_mux, i8 %p_Val2_s_64

ST_11: StgValue_188 (180)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:347
_ifconv:70  br label %.preheader


 <State 12>: 4.64ns
ST_12: tmp_39 (184)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351
_ifconv1:0  %tmp_39 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_32 (185)  [1/2] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:351
_ifconv1:1  %p_Val2_32 = load i8* %bias_V_addr, align 1

ST_12: tmp_40 (186)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351
_ifconv1:2  %tmp_40 = sext i8 %p_Val2_32 to i9

ST_12: p_Val2_33 (187)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:351
_ifconv1:3  %p_Val2_33 = add i9 %tmp_40, %tmp_39

ST_12: isneg (188)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_33, i32 8)

ST_12: result_V (189)  [1/1] 2.32ns  loc: acceleartor_hls_final_solution/components.cpp:351
_ifconv1:5  %result_V = add i8 %p_Val2_32, %p_Val2_s

ST_12: newsignbit_6 (190)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351
_ifconv1:6  %newsignbit_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.39ns
ST_13: tmp_41 (191)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_41 = xor i1 %newsignbit_6, true

ST_13: underflow_6 (192)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_6 = and i1 %isneg, %tmp_41

ST_13: brmerge_i_i (193)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_6

ST_13: isneg_not (194)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (195)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_6, %isneg_not

ST_13: result_V_mux (196)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:351 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (197)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:351 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_6, i8 -128, i8 %result_V

ST_13: result_1 (198)  [1/1] 2.07ns  loc: acceleartor_hls_final_solution/components.cpp:351 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: StgValue_204 (199)  [1/1] 3.25ns  loc: acceleartor_hls_final_solution/components.cpp:352
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_13: StgValue_205 (201)  [1/1] 0.00ns  loc: acceleartor_hls_final_solution/components.cpp:344
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_output_p_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14           (br               ) [ 01111111111111]
co                    (phi              ) [ 00100000000000]
phi_mul               (phi              ) [ 00100000000000]
next_mul              (add              ) [ 01111111111111]
co_cast               (zext             ) [ 00000000000000]
co_cast_cast          (zext             ) [ 00000000000000]
tmp_119               (bitconcatenate   ) [ 00000000000000]
p_shl2_cast           (zext             ) [ 00000000000000]
tmp_120               (sub              ) [ 00000000000000]
tmp_128_cast          (sext             ) [ 00011111111111]
tmp_121               (bitconcatenate   ) [ 00000000000000]
p_shl_cast            (zext             ) [ 00000000000000]
tmp_122               (bitconcatenate   ) [ 00000000000000]
p_shl1_cast           (zext             ) [ 00000000000000]
tmp_123               (add              ) [ 00011111111111]
exitcond4             (icmp             ) [ 00111111111111]
empty                 (speclooptripcount) [ 00000000000000]
co_4                  (add              ) [ 01111111111111]
StgValue_32           (br               ) [ 00000000000000]
tmp_124               (icmp             ) [ 00000000000000]
tmp_125               (add              ) [ 00000000000000]
arrayNo               (select           ) [ 00000000000000]
arrayNo_cast          (zext             ) [ 00011111111111]
tmp_126               (partselect       ) [ 00000000000000]
tmp_127               (bitconcatenate   ) [ 00000000000000]
p_shl3_cast           (zext             ) [ 00000000000000]
tmp_128               (bitconcatenate   ) [ 00000000000000]
p_shl4_cast           (zext             ) [ 00000000000000]
tmp_129               (add              ) [ 00011111111111]
bias_V_addr           (getelementptr    ) [ 00011111111111]
StgValue_44           (br               ) [ 00111111111111]
StgValue_45           (ret              ) [ 00000000000000]
h                     (phi              ) [ 00011111111111]
h_cast9_cast          (zext             ) [ 00000000000000]
tmp_130               (add              ) [ 00000000000000]
p_shl5_cast           (bitconcatenate   ) [ 00000000000000]
tmp_131               (bitconcatenate   ) [ 00000000000000]
p_shl6_cast           (zext             ) [ 00000000000000]
tmp_132               (add              ) [ 00001111111111]
exitcond5             (icmp             ) [ 00111111111111]
empty_60              (speclooptripcount) [ 00000000000000]
StgValue_55           (br               ) [ 00000000000000]
tmp                   (bitconcatenate   ) [ 00001111111111]
StgValue_57           (br               ) [ 00111111111111]
StgValue_58           (br               ) [ 01111111111111]
w                     (phi              ) [ 00001111111100]
w_cast8_cast          (zext             ) [ 00000000000000]
tmp_133               (add              ) [ 00000000000000]
tmp_143_cast          (zext             ) [ 00000000000000]
output_V_addr         (getelementptr    ) [ 00000111111111]
exitcond6             (icmp             ) [ 00111111111111]
empty_61              (speclooptripcount) [ 00000000000000]
StgValue_66           (br               ) [ 00000000000000]
tmp_s                 (bitconcatenate   ) [ 00000111111100]
StgValue_68           (br               ) [ 00111111111111]
h_4                   (add              ) [ 00111111111111]
StgValue_70           (br               ) [ 00111111111111]
p_Val2_s              (phi              ) [ 00000111111110]
m                     (phi              ) [ 00000100000000]
m_cast7_cast          (zext             ) [ 00000000000000]
tmp_134               (add              ) [ 00000000000000]
tmp_135               (shl              ) [ 00000000000000]
tmp_136               (sub              ) [ 00000011111100]
exitcond7             (icmp             ) [ 00111111111111]
empty_62              (speclooptripcount) [ 00000000000000]
m_4                   (add              ) [ 00111111111111]
StgValue_80           (br               ) [ 00000000000000]
tmp2                  (xor              ) [ 00000000000000]
tmp2_cast             (sext             ) [ 00000000000000]
tmp_42                (add              ) [ 00000000000000]
tmp_56_cast_cast      (zext             ) [ 00000000000000]
tmp_137               (add              ) [ 00000000000000]
tmp_139               (trunc            ) [ 00000000000000]
p_shl8_cast           (bitconcatenate   ) [ 00000000000000]
tmp_140               (bitconcatenate   ) [ 00000000000000]
p_shl9_cast           (zext             ) [ 00000000000000]
tmp_138               (add              ) [ 00000011111100]
StgValue_91           (br               ) [ 00111111111111]
w_4                   (add              ) [ 00111000000011]
p_Val2_35             (phi              ) [ 00111111110011]
n                     (phi              ) [ 00000010000000]
n_cast6_cast          (zext             ) [ 00000000000000]
tmp_141               (add              ) [ 00000000000000]
tmp_151_cast          (zext             ) [ 00000000000000]
weight_V_addr         (getelementptr    ) [ 00000001000000]
exitcond              (icmp             ) [ 00111111111111]
empty_63              (speclooptripcount) [ 00000000000000]
n_4                   (add              ) [ 00111111111111]
StgValue_103          (br               ) [ 00000000000000]
tmp3                  (xor              ) [ 00000000000000]
tmp3_cast             (sext             ) [ 00000000000000]
tmp_43                (add              ) [ 00000000000000]
tmp_60_cast_cast      (zext             ) [ 00000000000000]
tmp_142               (add              ) [ 00000000000000]
tmp_152_cast          (zext             ) [ 00000000000000]
conv1_output_p_V_1_a  (getelementptr    ) [ 00000001000000]
conv1_output_p_V_7_a  (getelementptr    ) [ 00000001000000]
conv1_output_p_V_8_a  (getelementptr    ) [ 00000001000000]
conv1_output_p_V_10_s (getelementptr    ) [ 00000001000000]
conv1_output_p_V_5_a  (getelementptr    ) [ 00000001000000]
conv1_output_p_V_9_a  (getelementptr    ) [ 00000001000000]
conv1_output_p_V_11_s (getelementptr    ) [ 00000001000000]
conv1_output_p_V_0_a  (getelementptr    ) [ 00000001000000]
conv1_output_p_V_6_a  (getelementptr    ) [ 00000001000000]
conv1_output_p_V_4_a  (getelementptr    ) [ 00000001000000]
conv1_output_p_V_2_a  (getelementptr    ) [ 00000001000000]
conv1_output_p_V_3_a  (getelementptr    ) [ 00000001000000]
StgValue_135          (br               ) [ 00111111111111]
weight_V_load         (load             ) [ 00000000100000]
conv1_output_p_V_0_l  (load             ) [ 00000000000000]
conv1_output_p_V_1_l  (load             ) [ 00000000000000]
conv1_output_p_V_2_l  (load             ) [ 00000000000000]
conv1_output_p_V_3_l  (load             ) [ 00000000000000]
conv1_output_p_V_4_l  (load             ) [ 00000000000000]
conv1_output_p_V_5_l  (load             ) [ 00000000000000]
conv1_output_p_V_6_l  (load             ) [ 00000000000000]
conv1_output_p_V_7_l  (load             ) [ 00000000000000]
conv1_output_p_V_8_l  (load             ) [ 00000000000000]
conv1_output_p_V_9_l  (load             ) [ 00000000000000]
conv1_output_p_V_10_1 (load             ) [ 00000000000000]
conv1_output_p_V_11_1 (load             ) [ 00000000000000]
tmp_38                (mux              ) [ 00000000100000]
OP1_V                 (sext             ) [ 00000000000000]
OP2_V                 (sext             ) [ 00000000000000]
p_Val2_3              (mul              ) [ 00000000010000]
tmp_144               (bitselect        ) [ 00000000010000]
tmp_44                (bitconcatenate   ) [ 00000000000000]
tmp_62_cast           (sext             ) [ 00000000000000]
p_Val2_36             (add              ) [ 00000000001000]
signbit               (bitselect        ) [ 00000000001000]
p_Val2_37             (partselect       ) [ 00000000000000]
tmp_46                (zext             ) [ 00000000000000]
tmp_145               (bitselect        ) [ 00000000000000]
p_Val2_38             (add              ) [ 00000000001100]
newsignbit            (bitselect        ) [ 00000000001000]
tmp_47                (xor              ) [ 00000000000000]
carry                 (and              ) [ 00000000001000]
tmp_49                (partselect       ) [ 00000000001000]
tmp_147               (bitselect        ) [ 00000000000000]
Range1_all_ones       (icmp             ) [ 00000000000000]
Range1_all_zeros      (icmp             ) [ 00000000000000]
deleted_zeros         (select           ) [ 00000000000000]
tmp_48                (xor              ) [ 00000000000000]
p_41_i_i              (and              ) [ 00000000000000]
deleted_ones          (select           ) [ 00000000000000]
p_38_i_i              (and              ) [ 00000000000100]
p_not_i_i             (xor              ) [ 00000000000000]
brmerge_i_i4          (or               ) [ 00000000000000]
tmp_50                (xor              ) [ 00000000000100]
overflow              (and              ) [ 00000000000000]
brmerge40_demorgan_i  (and              ) [ 00000000000100]
tmp4_demorgan         (or               ) [ 00000000000000]
tmp4                  (xor              ) [ 00000000000000]
underflow             (and              ) [ 00000000000100]
brmerge_i_i_i         (or               ) [ 00000000000100]
tmp5                  (or               ) [ 00000000000000]
underflow_not         (or               ) [ 00000000000000]
p_Val2_32_mux         (select           ) [ 00000000000000]
p_Val2_s_64           (select           ) [ 00000000000000]
sum_V                 (select           ) [ 00111111111111]
StgValue_188          (br               ) [ 00111111111111]
tmp_39                (sext             ) [ 00000000000000]
p_Val2_32             (load             ) [ 00000000000000]
tmp_40                (sext             ) [ 00000000000000]
p_Val2_33             (add              ) [ 00000000000000]
isneg                 (bitselect        ) [ 00000000000001]
result_V              (add              ) [ 00000000000001]
newsignbit_6          (bitselect        ) [ 00000000000001]
tmp_41                (xor              ) [ 00000000000000]
underflow_6           (and              ) [ 00000000000000]
brmerge_i_i           (xor              ) [ 00000000000000]
isneg_not             (xor              ) [ 00000000000000]
brmerge9              (or               ) [ 00000000000000]
result_V_mux          (select           ) [ 00000000000000]
p_result_V            (select           ) [ 00000000000000]
result_1              (select           ) [ 00000000000000]
StgValue_204          (store            ) [ 00000000000000]
StgValue_205          (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1_output_p_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_output_p_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_output_p_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_output_p_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_output_p_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_output_p_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_output_p_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_output_p_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_output_p_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_output_p_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_output_p_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_output_p_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_output_p_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.12i8.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="bias_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="output_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="14" slack="0"/>
<pin id="143" dir="1" index="3" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="3"/>
<pin id="148" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="149" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_32/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="weight_V_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="conv1_output_p_V_1_a_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="13" slack="0"/>
<pin id="161" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_1_a/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="conv1_output_p_V_7_a_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="13" slack="0"/>
<pin id="168" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_7_a/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="conv1_output_p_V_8_a_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="13" slack="0"/>
<pin id="175" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_8_a/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="conv1_output_p_V_10_s_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="13" slack="0"/>
<pin id="182" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_10_s/6 "/>
</bind>
</comp>

<comp id="185" class="1004" name="conv1_output_p_V_5_a_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="13" slack="0"/>
<pin id="189" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_5_a/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv1_output_p_V_9_a_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="13" slack="0"/>
<pin id="196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_9_a/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="conv1_output_p_V_11_s_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="13" slack="0"/>
<pin id="203" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_11_s/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv1_output_p_V_0_a_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="13" slack="0"/>
<pin id="210" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_0_a/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="conv1_output_p_V_6_a_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="13" slack="0"/>
<pin id="217" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_6_a/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="conv1_output_p_V_4_a_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="13" slack="0"/>
<pin id="224" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_4_a/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="conv1_output_p_V_2_a_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="13" slack="0"/>
<pin id="231" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_2_a/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv1_output_p_V_3_a_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="13" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_output_p_V_3_a/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="244" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_0_l/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_1_l/6 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_2_l/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_3_l/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="269" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_4_l/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="274" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_5_l/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_6_l/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="0"/>
<pin id="283" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="284" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_7_l/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_8_l/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_9_l/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="299" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_10_1/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="304" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_output_p_V_11_1/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="StgValue_204_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="13" slack="3"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_204/13 "/>
</bind>
</comp>

<comp id="310" class="1005" name="co_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="1"/>
<pin id="312" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="co_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="5" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="phi_mul_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="1"/>
<pin id="323" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="phi_mul_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="11" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="332" class="1005" name="h_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="1"/>
<pin id="334" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="h_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="344" class="1005" name="w_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="1"/>
<pin id="346" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="w_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="1"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="356" class="1005" name="p_Val2_s_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Val2_s_phi_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="8" slack="1"/>
<pin id="364" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="365" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="368" class="1005" name="m_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="1"/>
<pin id="370" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="372" class="1004" name="m_phi_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="2" slack="0"/>
<pin id="376" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="379" class="1005" name="p_Val2_35_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_35 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_Val2_35_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="8" slack="1"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_35/6 "/>
</bind>
</comp>

<comp id="391" class="1005" name="n_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="1"/>
<pin id="393" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="n_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="2" slack="0"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="next_mul_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="7" slack="0"/>
<pin id="405" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="co_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="co_cast_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast_cast/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_119_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_119/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_shl2_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_120_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="7" slack="0"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_120/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_128_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_128_cast/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_121_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_121/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_shl_cast_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="0"/>
<pin id="449" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_122_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_122/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="p_shl1_cast_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_123_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="6" slack="0"/>
<pin id="465" dir="0" index="1" bw="9" slack="0"/>
<pin id="466" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_123/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="exitcond4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="0"/>
<pin id="471" dir="0" index="1" bw="5" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="co_4_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_4/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_124_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="0" index="1" bw="5" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_124/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_125_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="5" slack="0"/>
<pin id="490" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_125/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="arrayNo_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="5" slack="0"/>
<pin id="496" dir="0" index="2" bw="5" slack="0"/>
<pin id="497" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="arrayNo_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_126_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="0" index="1" bw="11" slack="0"/>
<pin id="508" dir="0" index="2" bw="5" slack="0"/>
<pin id="509" dir="0" index="3" bw="5" slack="0"/>
<pin id="510" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_126/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_127_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="0" index="1" bw="2" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_127/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_shl3_cast_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_128_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="0" index="1" bw="2" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_128/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_shl4_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_129_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="7" slack="0"/>
<pin id="541" dir="0" index="1" bw="3" slack="0"/>
<pin id="542" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_129/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="h_cast9_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast9_cast/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_130_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="0" index="1" bw="10" slack="1"/>
<pin id="552" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_130/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_shl5_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="14" slack="0"/>
<pin id="556" dir="0" index="1" bw="10" slack="0"/>
<pin id="557" dir="0" index="2" bw="1" slack="0"/>
<pin id="558" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_131_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="11" slack="0"/>
<pin id="564" dir="0" index="1" bw="10" slack="0"/>
<pin id="565" dir="0" index="2" bw="1" slack="0"/>
<pin id="566" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_131/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_shl6_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="0"/>
<pin id="572" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_132_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="14" slack="0"/>
<pin id="576" dir="0" index="1" bw="11" slack="0"/>
<pin id="577" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_132/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="exitcond5_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="5" slack="0"/>
<pin id="582" dir="0" index="1" bw="5" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="0" index="1" bw="5" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="w_cast8_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast8_cast/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_133_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="1"/>
<pin id="600" dir="0" index="1" bw="5" slack="0"/>
<pin id="601" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_133/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_143_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="0"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_143_cast/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="exitcond6_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="0"/>
<pin id="610" dir="0" index="1" bw="5" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_s_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="0"/>
<pin id="616" dir="0" index="1" bw="5" slack="0"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="h_4_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="1"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_4/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="m_cast7_cast_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="0"/>
<pin id="630" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_134_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="0" index="1" bw="8" slack="3"/>
<pin id="635" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_134/5 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_135_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="0"/>
<pin id="639" dir="0" index="1" bw="3" slack="0"/>
<pin id="640" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_135/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_136_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="9" slack="0"/>
<pin id="645" dir="0" index="1" bw="9" slack="0"/>
<pin id="646" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_136/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="exitcond7_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="0" index="1" bw="2" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="m_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="2" slack="0"/>
<pin id="658" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_4/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="0"/>
<pin id="663" dir="0" index="1" bw="2" slack="0"/>
<pin id="664" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp2_cast_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_42_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="6" slack="2"/>
<pin id="673" dir="0" index="1" bw="2" slack="0"/>
<pin id="674" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_56_cast_cast_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="0"/>
<pin id="678" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56_cast_cast/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_137_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="3"/>
<pin id="682" dir="0" index="1" bw="6" slack="0"/>
<pin id="683" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_137/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_139_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="9" slack="0"/>
<pin id="687" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_139/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="p_shl8_cast_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="13" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="0" index="2" bw="1" slack="0"/>
<pin id="693" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_140_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="12" slack="0"/>
<pin id="699" dir="0" index="1" bw="9" slack="0"/>
<pin id="700" dir="0" index="2" bw="1" slack="0"/>
<pin id="701" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_140/5 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_shl9_cast_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="12" slack="0"/>
<pin id="707" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_138_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="12" slack="0"/>
<pin id="711" dir="0" index="1" bw="13" slack="0"/>
<pin id="712" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_138/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="w_4_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="1"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_4/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="n_cast6_cast_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="2" slack="0"/>
<pin id="723" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6_cast/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_141_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="9" slack="1"/>
<pin id="727" dir="0" index="1" bw="2" slack="0"/>
<pin id="728" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_141/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_151_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="0"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_151_cast/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="exitcond_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="2" slack="0"/>
<pin id="737" dir="0" index="1" bw="2" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="n_4_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="2" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_4/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp3_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="0"/>
<pin id="749" dir="0" index="1" bw="2" slack="0"/>
<pin id="750" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp3_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="2" slack="0"/>
<pin id="755" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_43_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="0"/>
<pin id="759" dir="0" index="1" bw="6" slack="2"/>
<pin id="760" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_60_cast_cast_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="0"/>
<pin id="764" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_60_cast_cast/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_142_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="6" slack="0"/>
<pin id="768" dir="0" index="1" bw="13" slack="1"/>
<pin id="769" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_142/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_152_cast_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="13" slack="0"/>
<pin id="773" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_152_cast/6 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_38_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="8" slack="0"/>
<pin id="790" dir="0" index="2" bw="8" slack="0"/>
<pin id="791" dir="0" index="3" bw="8" slack="0"/>
<pin id="792" dir="0" index="4" bw="8" slack="0"/>
<pin id="793" dir="0" index="5" bw="8" slack="0"/>
<pin id="794" dir="0" index="6" bw="8" slack="0"/>
<pin id="795" dir="0" index="7" bw="8" slack="0"/>
<pin id="796" dir="0" index="8" bw="8" slack="0"/>
<pin id="797" dir="0" index="9" bw="8" slack="0"/>
<pin id="798" dir="0" index="10" bw="8" slack="0"/>
<pin id="799" dir="0" index="11" bw="8" slack="0"/>
<pin id="800" dir="0" index="12" bw="8" slack="0"/>
<pin id="801" dir="0" index="13" bw="5" slack="5"/>
<pin id="802" dir="1" index="14" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="816" class="1004" name="OP1_V_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="1"/>
<pin id="818" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="OP2_V_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="1"/>
<pin id="821" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/8 "/>
</bind>
</comp>

<comp id="822" class="1004" name="p_Val2_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="0" index="1" bw="8" slack="0"/>
<pin id="825" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/8 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_144_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="16" slack="0"/>
<pin id="831" dir="0" index="2" bw="4" slack="0"/>
<pin id="832" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_144/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_44_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="14" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="3"/>
<pin id="839" dir="0" index="2" bw="1" slack="0"/>
<pin id="840" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/9 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_62_cast_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="14" slack="0"/>
<pin id="846" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_62_cast/9 "/>
</bind>
</comp>

<comp id="848" class="1004" name="p_Val2_36_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="0"/>
<pin id="850" dir="0" index="1" bw="16" slack="1"/>
<pin id="851" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_36/9 "/>
</bind>
</comp>

<comp id="853" class="1004" name="signbit_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="16" slack="0"/>
<pin id="856" dir="0" index="2" bw="5" slack="0"/>
<pin id="857" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="p_Val2_37_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="16" slack="0"/>
<pin id="864" dir="0" index="2" bw="4" slack="0"/>
<pin id="865" dir="0" index="3" bw="5" slack="0"/>
<pin id="866" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_37/9 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_46_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="1" slack="1"/>
<pin id="873" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/9 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_145_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="16" slack="0"/>
<pin id="877" dir="0" index="2" bw="5" slack="0"/>
<pin id="878" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_145/9 "/>
</bind>
</comp>

<comp id="882" class="1004" name="p_Val2_38_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_38/9 "/>
</bind>
</comp>

<comp id="888" class="1004" name="newsignbit_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="8" slack="0"/>
<pin id="891" dir="0" index="2" bw="4" slack="0"/>
<pin id="892" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/9 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_47_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="0"/>
<pin id="898" dir="0" index="1" bw="1" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="902" class="1004" name="carry_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/9 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_49_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="0"/>
<pin id="910" dir="0" index="1" bw="16" slack="0"/>
<pin id="911" dir="0" index="2" bw="5" slack="0"/>
<pin id="912" dir="0" index="3" bw="5" slack="0"/>
<pin id="913" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/9 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_147_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="0"/>
<pin id="920" dir="0" index="1" bw="16" slack="1"/>
<pin id="921" dir="0" index="2" bw="5" slack="0"/>
<pin id="922" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_147/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="Range1_all_ones_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="1"/>
<pin id="927" dir="0" index="1" bw="2" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/10 "/>
</bind>
</comp>

<comp id="930" class="1004" name="Range1_all_zeros_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="2" slack="1"/>
<pin id="932" dir="0" index="1" bw="2" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/10 "/>
</bind>
</comp>

<comp id="935" class="1004" name="deleted_zeros_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="0" index="2" bw="1" slack="0"/>
<pin id="939" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/10 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_48_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="0"/>
<pin id="944" dir="0" index="1" bw="1" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_48/10 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_41_i_i_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="1"/>
<pin id="950" dir="0" index="1" bw="1" slack="0"/>
<pin id="951" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/10 "/>
</bind>
</comp>

<comp id="953" class="1004" name="deleted_ones_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="1"/>
<pin id="955" dir="0" index="1" bw="1" slack="0"/>
<pin id="956" dir="0" index="2" bw="1" slack="0"/>
<pin id="957" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/10 "/>
</bind>
</comp>

<comp id="960" class="1004" name="p_38_i_i_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="1"/>
<pin id="962" dir="0" index="1" bw="1" slack="0"/>
<pin id="963" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/10 "/>
</bind>
</comp>

<comp id="965" class="1004" name="p_not_i_i_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="0"/>
<pin id="967" dir="0" index="1" bw="1" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/10 "/>
</bind>
</comp>

<comp id="971" class="1004" name="brmerge_i_i4_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="1"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i4/10 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_50_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="0" index="1" bw="1" slack="0"/>
<pin id="979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_50/10 "/>
</bind>
</comp>

<comp id="981" class="1004" name="overflow_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="1" slack="0"/>
<pin id="984" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/10 "/>
</bind>
</comp>

<comp id="987" class="1004" name="brmerge40_demorgan_i_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="1" slack="1"/>
<pin id="989" dir="0" index="1" bw="1" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/10 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp4_demorgan_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/10 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp4_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/10 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="underflow_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="1"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/10 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="brmerge_i_i_i_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="1" slack="0"/>
<pin id="1011" dir="0" index="1" bw="1" slack="0"/>
<pin id="1012" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/10 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="tmp5_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="1" slack="1"/>
<pin id="1017" dir="0" index="1" bw="1" slack="1"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/11 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="underflow_not_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="1"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/11 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="p_Val2_32_mux_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="1"/>
<pin id="1026" dir="0" index="1" bw="8" slack="0"/>
<pin id="1027" dir="0" index="2" bw="8" slack="2"/>
<pin id="1028" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_32_mux/11 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="p_Val2_s_64_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="0" index="1" bw="8" slack="0"/>
<pin id="1033" dir="0" index="2" bw="8" slack="2"/>
<pin id="1034" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_64/11 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="sum_V_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="8" slack="0"/>
<pin id="1039" dir="0" index="2" bw="8" slack="0"/>
<pin id="1040" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/11 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="tmp_39_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="1"/>
<pin id="1046" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_39/12 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_40_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="0"/>
<pin id="1050" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40/12 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="p_Val2_33_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="0" index="1" bw="8" slack="0"/>
<pin id="1055" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_33/12 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="isneg_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="9" slack="0"/>
<pin id="1061" dir="0" index="2" bw="5" slack="0"/>
<pin id="1062" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/12 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="result_V_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="0"/>
<pin id="1068" dir="0" index="1" bw="8" slack="1"/>
<pin id="1069" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/12 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="newsignbit_6_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="8" slack="0"/>
<pin id="1075" dir="0" index="2" bw="4" slack="0"/>
<pin id="1076" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_6/12 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_41_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="1"/>
<pin id="1082" dir="0" index="1" bw="1" slack="0"/>
<pin id="1083" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_41/13 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="underflow_6_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="1"/>
<pin id="1087" dir="0" index="1" bw="1" slack="0"/>
<pin id="1088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_6/13 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="brmerge_i_i_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="1"/>
<pin id="1092" dir="0" index="1" bw="1" slack="1"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/13 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="isneg_not_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/13 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="brmerge9_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="1"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/13 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="result_V_mux_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="8" slack="0"/>
<pin id="1107" dir="0" index="2" bw="8" slack="1"/>
<pin id="1108" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/13 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="p_result_V_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="8" slack="0"/>
<pin id="1114" dir="0" index="2" bw="8" slack="1"/>
<pin id="1115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/13 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="result_1_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="8" slack="0"/>
<pin id="1121" dir="0" index="2" bw="8" slack="0"/>
<pin id="1122" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/13 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="next_mul_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="11" slack="0"/>
<pin id="1129" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp_128_cast_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="9" slack="3"/>
<pin id="1134" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_128_cast "/>
</bind>
</comp>

<comp id="1137" class="1005" name="tmp_123_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="10" slack="1"/>
<pin id="1139" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_123 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="co_4_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="5" slack="0"/>
<pin id="1147" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_4 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="arrayNo_cast_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="5"/>
<pin id="1152" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="1155" class="1005" name="tmp_129_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="11" slack="3"/>
<pin id="1157" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_129 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="bias_V_addr_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="5" slack="3"/>
<pin id="1162" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1165" class="1005" name="tmp_132_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="14" slack="1"/>
<pin id="1167" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="tmp_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="6" slack="2"/>
<pin id="1175" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1178" class="1005" name="output_V_addr_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="13" slack="3"/>
<pin id="1180" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1186" class="1005" name="tmp_s_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="6" slack="2"/>
<pin id="1188" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1191" class="1005" name="h_4_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="5" slack="1"/>
<pin id="1193" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_4 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="tmp_136_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="9" slack="1"/>
<pin id="1198" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_136 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="m_4_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="2" slack="0"/>
<pin id="1206" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="tmp_138_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="13" slack="1"/>
<pin id="1211" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_138 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="w_4_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="5" slack="1"/>
<pin id="1216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_4 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="weight_V_addr_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="8" slack="1"/>
<pin id="1221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1227" class="1005" name="n_4_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="2" slack="0"/>
<pin id="1229" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_4 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="conv1_output_p_V_1_a_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="12" slack="1"/>
<pin id="1234" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_1_a "/>
</bind>
</comp>

<comp id="1237" class="1005" name="conv1_output_p_V_7_a_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="12" slack="1"/>
<pin id="1239" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_7_a "/>
</bind>
</comp>

<comp id="1242" class="1005" name="conv1_output_p_V_8_a_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="12" slack="1"/>
<pin id="1244" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_8_a "/>
</bind>
</comp>

<comp id="1247" class="1005" name="conv1_output_p_V_10_s_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="12" slack="1"/>
<pin id="1249" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_10_s "/>
</bind>
</comp>

<comp id="1252" class="1005" name="conv1_output_p_V_5_a_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="12" slack="1"/>
<pin id="1254" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_5_a "/>
</bind>
</comp>

<comp id="1257" class="1005" name="conv1_output_p_V_9_a_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="12" slack="1"/>
<pin id="1259" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_9_a "/>
</bind>
</comp>

<comp id="1262" class="1005" name="conv1_output_p_V_11_s_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="12" slack="1"/>
<pin id="1264" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_11_s "/>
</bind>
</comp>

<comp id="1267" class="1005" name="conv1_output_p_V_0_a_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="12" slack="1"/>
<pin id="1269" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_0_a "/>
</bind>
</comp>

<comp id="1272" class="1005" name="conv1_output_p_V_6_a_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="12" slack="1"/>
<pin id="1274" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_6_a "/>
</bind>
</comp>

<comp id="1277" class="1005" name="conv1_output_p_V_4_a_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="12" slack="1"/>
<pin id="1279" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_4_a "/>
</bind>
</comp>

<comp id="1282" class="1005" name="conv1_output_p_V_2_a_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="12" slack="1"/>
<pin id="1284" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_2_a "/>
</bind>
</comp>

<comp id="1287" class="1005" name="conv1_output_p_V_3_a_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="12" slack="1"/>
<pin id="1289" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_output_p_V_3_a "/>
</bind>
</comp>

<comp id="1292" class="1005" name="weight_V_load_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="1"/>
<pin id="1294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1297" class="1005" name="tmp_38_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="8" slack="1"/>
<pin id="1299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="p_Val2_3_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="16" slack="1"/>
<pin id="1304" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="tmp_144_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="1"/>
<pin id="1309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_144 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="p_Val2_36_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="16" slack="1"/>
<pin id="1314" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_36 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="signbit_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="1"/>
<pin id="1319" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1324" class="1005" name="p_Val2_38_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="8" slack="2"/>
<pin id="1326" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_38 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="newsignbit_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1336" class="1005" name="carry_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="1" slack="1"/>
<pin id="1338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_49_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="2" slack="1"/>
<pin id="1345" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="p_38_i_i_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="1"/>
<pin id="1351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1354" class="1005" name="tmp_50_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="1" slack="1"/>
<pin id="1356" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="brmerge40_demorgan_i_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="1"/>
<pin id="1361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1364" class="1005" name="underflow_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="1" slack="1"/>
<pin id="1366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1369" class="1005" name="brmerge_i_i_i_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="1" slack="1"/>
<pin id="1371" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1374" class="1005" name="sum_V_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="1"/>
<pin id="1376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1379" class="1005" name="isneg_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="1" slack="1"/>
<pin id="1381" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1386" class="1005" name="result_V_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="8" slack="1"/>
<pin id="1388" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1392" class="1005" name="newsignbit_6_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="70" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="70" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="70" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="70" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="70" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="70" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="70" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="70" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="150" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="206" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="157" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="227" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="234" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="220" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="185" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="213" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="164" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="171" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="192" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="178" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="199" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="54" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="355"><net_src comp="348" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="359"><net_src comp="80" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="360" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="389"><net_src comp="356" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="383" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="394"><net_src comp="38" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="325" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="34" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="314" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="416"><net_src comp="314" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="36" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="314" pin="4"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="38" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="413" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="40" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="314" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="42" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="44" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="314" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="447" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="314" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="48" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="314" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="54" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="314" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="56" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="314" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="58" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="481" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="314" pin="4"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="487" pin="2"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="60" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="325" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="62" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="64" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="520"><net_src comp="66" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="505" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="30" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="68" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="505" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="46" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="538"><net_src comp="527" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="523" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="535" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="548"><net_src comp="336" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="553"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="72" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="549" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="42" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="74" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="549" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="46" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="573"><net_src comp="562" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="554" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="336" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="336" pin="4"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="46" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="348" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="612"><net_src comp="348" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="76" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="44" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="348" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="46" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="626"><net_src comp="332" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="54" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="372" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="632" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="82" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="637" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="632" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="372" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="84" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="88" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="372" pin="4"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="372" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="90" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="684"><net_src comp="676" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="688"><net_src comp="680" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="694"><net_src comp="92" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="685" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="30" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="702"><net_src comp="94" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="680" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="704"><net_src comp="46" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="708"><net_src comp="697" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="689" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="344" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="54" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="395" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="721" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="739"><net_src comp="395" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="84" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="395" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="88" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="395" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="90" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="757" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="762" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="779"><net_src comp="771" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="780"><net_src comp="771" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="781"><net_src comp="771" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="782"><net_src comp="771" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="783"><net_src comp="771" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="784"><net_src comp="771" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="785"><net_src comp="771" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="786"><net_src comp="771" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="803"><net_src comp="96" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="804"><net_src comp="246" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="805"><net_src comp="251" pin="2"/><net_sink comp="787" pin=2"/></net>

<net id="806"><net_src comp="256" pin="2"/><net_sink comp="787" pin=3"/></net>

<net id="807"><net_src comp="261" pin="2"/><net_sink comp="787" pin=4"/></net>

<net id="808"><net_src comp="266" pin="2"/><net_sink comp="787" pin=5"/></net>

<net id="809"><net_src comp="271" pin="2"/><net_sink comp="787" pin=6"/></net>

<net id="810"><net_src comp="276" pin="2"/><net_sink comp="787" pin=7"/></net>

<net id="811"><net_src comp="281" pin="2"/><net_sink comp="787" pin=8"/></net>

<net id="812"><net_src comp="286" pin="2"/><net_sink comp="787" pin=9"/></net>

<net id="813"><net_src comp="291" pin="2"/><net_sink comp="787" pin=10"/></net>

<net id="814"><net_src comp="296" pin="2"/><net_sink comp="787" pin=11"/></net>

<net id="815"><net_src comp="301" pin="2"/><net_sink comp="787" pin=12"/></net>

<net id="826"><net_src comp="816" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="819" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="98" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="835"><net_src comp="100" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="841"><net_src comp="102" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="379" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="104" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="847"><net_src comp="836" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="858"><net_src comp="98" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="848" pin="2"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="106" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="867"><net_src comp="108" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="848" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="869"><net_src comp="110" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="870"><net_src comp="112" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="879"><net_src comp="98" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="848" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="112" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="886"><net_src comp="861" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="871" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="893"><net_src comp="114" pin="0"/><net_sink comp="888" pin=0"/></net>

<net id="894"><net_src comp="882" pin="2"/><net_sink comp="888" pin=1"/></net>

<net id="895"><net_src comp="116" pin="0"/><net_sink comp="888" pin=2"/></net>

<net id="900"><net_src comp="888" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="118" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="874" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="896" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="914"><net_src comp="120" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="848" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="916"><net_src comp="122" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="917"><net_src comp="106" pin="0"/><net_sink comp="908" pin=3"/></net>

<net id="923"><net_src comp="98" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="924"><net_src comp="122" pin="0"/><net_sink comp="918" pin=2"/></net>

<net id="929"><net_src comp="84" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="38" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="925" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="941"><net_src comp="930" pin="2"/><net_sink comp="935" pin=2"/></net>

<net id="946"><net_src comp="918" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="118" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="952"><net_src comp="942" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="958"><net_src comp="948" pin="2"/><net_sink comp="953" pin=1"/></net>

<net id="959"><net_src comp="925" pin="2"/><net_sink comp="953" pin=2"/></net>

<net id="964"><net_src comp="925" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="969"><net_src comp="935" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="118" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="965" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="118" pin="0"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="971" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="976" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="991"><net_src comp="953" pin="3"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="960" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="987" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="118" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="1004" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1014"><net_src comp="981" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1023"><net_src comp="1015" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1029"><net_src comp="124" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1035"><net_src comp="126" pin="0"/><net_sink comp="1030" pin=1"/></net>

<net id="1041"><net_src comp="1019" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="1024" pin="3"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="1030" pin="3"/><net_sink comp="1036" pin=2"/></net>

<net id="1047"><net_src comp="356" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1051"><net_src comp="146" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1056"><net_src comp="1048" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1044" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1063"><net_src comp="128" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="130" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1070"><net_src comp="146" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="356" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1077"><net_src comp="114" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1079"><net_src comp="116" pin="0"/><net_sink comp="1072" pin=2"/></net>

<net id="1084"><net_src comp="118" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="1080" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1098"><net_src comp="118" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1103"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="1090" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="124" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1116"><net_src comp="1085" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="126" pin="0"/><net_sink comp="1111" pin=1"/></net>

<net id="1123"><net_src comp="1099" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="1104" pin="3"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="1111" pin="3"/><net_sink comp="1118" pin=2"/></net>

<net id="1126"><net_src comp="1118" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="1130"><net_src comp="402" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1135"><net_src comp="435" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1140"><net_src comp="463" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="1148"><net_src comp="475" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1153"><net_src comp="501" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="787" pin=13"/></net>

<net id="1158"><net_src comp="539" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="1163"><net_src comp="132" pin="3"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1168"><net_src comp="574" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1176"><net_src comp="586" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1181"><net_src comp="139" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1189"><net_src comp="614" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="1194"><net_src comp="622" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1199"><net_src comp="643" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1207"><net_src comp="655" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1212"><net_src comp="709" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="1217"><net_src comp="715" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1222"><net_src comp="150" pin="3"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1230"><net_src comp="741" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1235"><net_src comp="157" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="1240"><net_src comp="164" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1245"><net_src comp="171" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1250"><net_src comp="178" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1255"><net_src comp="185" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1260"><net_src comp="192" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1265"><net_src comp="199" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1270"><net_src comp="206" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1275"><net_src comp="213" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1280"><net_src comp="220" pin="3"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1285"><net_src comp="227" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1290"><net_src comp="234" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="1295"><net_src comp="241" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1300"><net_src comp="787" pin="14"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="1305"><net_src comp="822" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1310"><net_src comp="828" pin="3"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1315"><net_src comp="848" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1320"><net_src comp="853" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1323"><net_src comp="1317" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1327"><net_src comp="882" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="1024" pin=2"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="1030" pin=2"/></net>

<net id="1333"><net_src comp="888" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1339"><net_src comp="902" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1341"><net_src comp="1336" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1342"><net_src comp="1336" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1346"><net_src comp="908" pin="4"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="1352"><net_src comp="960" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1357"><net_src comp="976" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1362"><net_src comp="987" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1367"><net_src comp="1004" pin="2"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1372"><net_src comp="1009" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1377"><net_src comp="1036" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1382"><net_src comp="1058" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1384"><net_src comp="1379" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1385"><net_src comp="1379" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1389"><net_src comp="1066" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1104" pin=2"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="1111" pin=2"/></net>

<net id="1395"><net_src comp="1072" pin="3"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1398"><net_src comp="1392" pin="1"/><net_sink comp="1099" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {13 }
	Port: conv1_output_p_V_0 | {}
	Port: conv1_output_p_V_1 | {}
	Port: conv1_output_p_V_2 | {}
	Port: conv1_output_p_V_3 | {}
	Port: conv1_output_p_V_4 | {}
	Port: conv1_output_p_V_5 | {}
	Port: conv1_output_p_V_6 | {}
	Port: conv1_output_p_V_7 | {}
	Port: conv1_output_p_V_8 | {}
	Port: conv1_output_p_V_9 | {}
	Port: conv1_output_p_V_10 | {}
	Port: conv1_output_p_V_11 | {}
 - Input state : 
	Port: subconv_3x3_32_strid : weight_V | {6 7 }
	Port: subconv_3x3_32_strid : bias_V | {5 12 }
	Port: subconv_3x3_32_strid : output_V | {}
	Port: subconv_3x3_32_strid : conv1_output_p_V_0 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_1 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_2 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_3 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_4 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_5 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_6 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_7 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_8 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_9 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_10 | {6 7 }
	Port: subconv_3x3_32_strid : conv1_output_p_V_11 | {6 7 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		co_cast : 1
		co_cast_cast : 1
		tmp_119 : 1
		p_shl2_cast : 2
		tmp_120 : 3
		tmp_128_cast : 4
		tmp_121 : 1
		p_shl_cast : 2
		tmp_122 : 1
		p_shl1_cast : 2
		tmp_123 : 3
		exitcond4 : 1
		co_4 : 1
		StgValue_32 : 2
		tmp_124 : 1
		tmp_125 : 1
		arrayNo : 2
		arrayNo_cast : 3
		tmp_126 : 1
		tmp_127 : 2
		p_shl3_cast : 3
		tmp_128 : 2
		p_shl4_cast : 3
		tmp_129 : 4
		bias_V_addr : 2
	State 3
		h_cast9_cast : 1
		tmp_130 : 2
		p_shl5_cast : 3
		tmp_131 : 3
		p_shl6_cast : 4
		tmp_132 : 5
		exitcond5 : 1
		StgValue_55 : 2
		tmp : 1
	State 4
		w_cast8_cast : 1
		tmp_133 : 2
		tmp_143_cast : 3
		output_V_addr : 4
		exitcond6 : 1
		StgValue_66 : 2
		tmp_s : 1
	State 5
		m_cast7_cast : 1
		tmp_134 : 2
		tmp_135 : 3
		tmp_136 : 3
		exitcond7 : 1
		m_4 : 1
		StgValue_80 : 2
		tmp2 : 1
		tmp2_cast : 1
		tmp_42 : 2
		tmp_56_cast_cast : 3
		tmp_137 : 4
		tmp_139 : 5
		p_shl8_cast : 6
		tmp_140 : 5
		p_shl9_cast : 6
		tmp_138 : 7
	State 6
		n_cast6_cast : 1
		tmp_141 : 2
		tmp_151_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_4 : 1
		StgValue_103 : 2
		tmp3 : 1
		tmp3_cast : 1
		tmp_43 : 2
		tmp_60_cast_cast : 3
		tmp_142 : 4
		tmp_152_cast : 5
		conv1_output_p_V_1_a : 6
		conv1_output_p_V_7_a : 6
		conv1_output_p_V_8_a : 6
		conv1_output_p_V_10_s : 6
		conv1_output_p_V_5_a : 6
		conv1_output_p_V_9_a : 6
		conv1_output_p_V_11_s : 6
		conv1_output_p_V_0_a : 6
		conv1_output_p_V_6_a : 6
		conv1_output_p_V_4_a : 6
		conv1_output_p_V_2_a : 6
		conv1_output_p_V_3_a : 6
		weight_V_load : 5
		conv1_output_p_V_0_l : 7
		conv1_output_p_V_1_l : 7
		conv1_output_p_V_2_l : 7
		conv1_output_p_V_3_l : 7
		conv1_output_p_V_4_l : 7
		conv1_output_p_V_5_l : 7
		conv1_output_p_V_6_l : 7
		conv1_output_p_V_7_l : 7
		conv1_output_p_V_8_l : 7
		conv1_output_p_V_9_l : 7
		conv1_output_p_V_10_1 : 7
		conv1_output_p_V_11_1 : 7
	State 7
		tmp_38 : 1
	State 8
		p_Val2_3 : 1
		tmp_144 : 2
	State 9
		tmp_62_cast : 1
		p_Val2_36 : 2
		signbit : 3
		p_Val2_37 : 3
		tmp_145 : 3
		p_Val2_38 : 4
		newsignbit : 5
		tmp_47 : 6
		carry : 6
		tmp_49 : 3
	State 10
		deleted_zeros : 1
		tmp_48 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i4 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 11
	State 12
		tmp_40 : 1
		p_Val2_33 : 2
		isneg : 3
		result_V : 1
		newsignbit_6 : 2
	State 13
		result_1 : 1
		StgValue_204 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       next_mul_fu_402       |    0    |    38   |    16   |
|          |        tmp_123_fu_463       |    0    |    32   |    14   |
|          |         co_4_fu_475         |    0    |    20   |    10   |
|          |        tmp_125_fu_487       |    0    |    20   |    10   |
|          |        tmp_129_fu_539       |    0    |    26   |    12   |
|          |        tmp_130_fu_549       |    0    |    35   |    15   |
|          |        tmp_132_fu_574       |    0    |    47   |    19   |
|          |        tmp_133_fu_598       |    0    |    47   |    19   |
|          |          h_4_fu_622         |    0    |    20   |    10   |
|          |        tmp_134_fu_632       |    0    |    29   |    13   |
|          |          m_4_fu_655         |    0    |    11   |    8    |
|    add   |        tmp_42_fu_671        |    0    |    23   |    11   |
|          |        tmp_137_fu_680       |    0    |    29   |    13   |
|          |        tmp_138_fu_709       |    0    |    44   |    18   |
|          |          w_4_fu_715         |    0    |    20   |    10   |
|          |        tmp_141_fu_725       |    0    |    32   |    14   |
|          |          n_4_fu_741         |    0    |    11   |    8    |
|          |        tmp_43_fu_757        |    0    |    23   |    11   |
|          |        tmp_142_fu_766       |    0    |    44   |    18   |
|          |       p_Val2_36_fu_848      |    0    |    53   |    21   |
|          |       p_Val2_38_fu_882      |    0    |    29   |    13   |
|          |      p_Val2_33_fu_1052      |    0    |    29   |    13   |
|          |       result_V_fu_1066      |    0    |    29   |    13   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |        tmp_38_fu_787        |    0    |   150   |    45   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |        tmp_120_fu_429       |    0    |    26   |    12   |
|          |        tmp_136_fu_643       |    0    |    32   |    14   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       p_Val2_3_fu_822       |    0    |    0    |    62   |
|----------|-----------------------------|---------|---------|---------|
|          |        arrayNo_fu_493       |    0    |    0    |    5    |
|          |     deleted_zeros_fu_935    |    0    |    0    |    2    |
|          |     deleted_ones_fu_953     |    0    |    0    |    2    |
|          |    p_Val2_32_mux_fu_1024    |    0    |    0    |    8    |
|  select  |     p_Val2_s_64_fu_1030     |    0    |    0    |    8    |
|          |        sum_V_fu_1036        |    0    |    0    |    8    |
|          |     result_V_mux_fu_1104    |    0    |    0    |    8    |
|          |      p_result_V_fu_1111     |    0    |    0    |    8    |
|          |       result_1_fu_1118      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp2_fu_661         |    0    |    0    |    2    |
|          |         tmp3_fu_747         |    0    |    0    |    2    |
|          |        tmp_47_fu_896        |    0    |    0    |    2    |
|          |        tmp_48_fu_942        |    0    |    0    |    2    |
|    xor   |       p_not_i_i_fu_965      |    0    |    0    |    2    |
|          |        tmp_50_fu_976        |    0    |    0    |    2    |
|          |         tmp4_fu_998         |    0    |    0    |    2    |
|          |        tmp_41_fu_1080       |    0    |    0    |    2    |
|          |     brmerge_i_i_fu_1090     |    0    |    0    |    2    |
|          |      isneg_not_fu_1094      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_902        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_948       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_960       |    0    |    0    |    2    |
|    and   |       overflow_fu_981       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_987 |    0    |    0    |    2    |
|          |      underflow_fu_1004      |    0    |    0    |    2    |
|          |     underflow_6_fu_1085     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       exitcond4_fu_469      |    0    |    0    |    2    |
|          |        tmp_124_fu_481       |    0    |    0    |    2    |
|          |       exitcond5_fu_580      |    0    |    0    |    2    |
|   icmp   |       exitcond6_fu_608      |    0    |    0    |    2    |
|          |       exitcond7_fu_649      |    0    |    0    |    1    |
|          |       exitcond_fu_735       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_925   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_930   |    0    |    0    |    1    |
|----------|-----------------------------|---------|---------|---------|
|          |     brmerge_i_i4_fu_971     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_992    |    0    |    0    |    2    |
|    or    |    brmerge_i_i_i_fu_1009    |    0    |    0    |    2    |
|          |         tmp5_fu_1015        |    0    |    0    |    2    |
|          |    underflow_not_fu_1019    |    0    |    0    |    2    |
|          |       brmerge9_fu_1099      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |        co_cast_fu_408       |    0    |    0    |    0    |
|          |     co_cast_cast_fu_413     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_425     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_447      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_459     |    0    |    0    |    0    |
|          |     arrayNo_cast_fu_501     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_523     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_535     |    0    |    0    |    0    |
|          |     h_cast9_cast_fu_545     |    0    |    0    |    0    |
|   zext   |      p_shl6_cast_fu_570     |    0    |    0    |    0    |
|          |     w_cast8_cast_fu_594     |    0    |    0    |    0    |
|          |     tmp_143_cast_fu_603     |    0    |    0    |    0    |
|          |     m_cast7_cast_fu_628     |    0    |    0    |    0    |
|          |   tmp_56_cast_cast_fu_676   |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_705     |    0    |    0    |    0    |
|          |     n_cast6_cast_fu_721     |    0    |    0    |    0    |
|          |     tmp_151_cast_fu_730     |    0    |    0    |    0    |
|          |   tmp_60_cast_cast_fu_762   |    0    |    0    |    0    |
|          |     tmp_152_cast_fu_771     |    0    |    0    |    0    |
|          |        tmp_46_fu_871        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_119_fu_417       |    0    |    0    |    0    |
|          |        tmp_121_fu_439       |    0    |    0    |    0    |
|          |        tmp_122_fu_451       |    0    |    0    |    0    |
|          |        tmp_127_fu_515       |    0    |    0    |    0    |
|          |        tmp_128_fu_527       |    0    |    0    |    0    |
|bitconcatenate|      p_shl5_cast_fu_554     |    0    |    0    |    0    |
|          |        tmp_131_fu_562       |    0    |    0    |    0    |
|          |          tmp_fu_586         |    0    |    0    |    0    |
|          |         tmp_s_fu_614        |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_689     |    0    |    0    |    0    |
|          |        tmp_140_fu_697       |    0    |    0    |    0    |
|          |        tmp_44_fu_836        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |     tmp_128_cast_fu_435     |    0    |    0    |    0    |
|          |       tmp2_cast_fu_667      |    0    |    0    |    0    |
|          |       tmp3_cast_fu_753      |    0    |    0    |    0    |
|   sext   |         OP1_V_fu_816        |    0    |    0    |    0    |
|          |         OP2_V_fu_819        |    0    |    0    |    0    |
|          |      tmp_62_cast_fu_844     |    0    |    0    |    0    |
|          |        tmp_39_fu_1044       |    0    |    0    |    0    |
|          |        tmp_40_fu_1048       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_126_fu_505       |    0    |    0    |    0    |
|partselect|       p_Val2_37_fu_861      |    0    |    0    |    0    |
|          |        tmp_49_fu_908        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |        tmp_135_fu_637       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |        tmp_139_fu_685       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_144_fu_828       |    0    |    0    |    0    |
|          |        signbit_fu_853       |    0    |    0    |    0    |
|          |        tmp_145_fu_874       |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_888      |    0    |    0    |    0    |
|          |        tmp_147_fu_918       |    0    |    0    |    0    |
|          |        isneg_fu_1058        |    0    |    0    |    0    |
|          |     newsignbit_6_fu_1072    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   899   |   557   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     arrayNo_cast_reg_1150    |   32   |
|     bias_V_addr_reg_1160     |    5   |
| brmerge40_demorgan_i_reg_1359|    1   |
|    brmerge_i_i_i_reg_1369    |    1   |
|        carry_reg_1336        |    1   |
|         co_4_reg_1145        |    5   |
|          co_reg_310          |    5   |
| conv1_output_p_V_0_a_reg_1267|   12   |
|conv1_output_p_V_10_s_reg_1247|   12   |
|conv1_output_p_V_11_s_reg_1262|   12   |
| conv1_output_p_V_1_a_reg_1232|   12   |
| conv1_output_p_V_2_a_reg_1282|   12   |
| conv1_output_p_V_3_a_reg_1287|   12   |
| conv1_output_p_V_4_a_reg_1277|   12   |
| conv1_output_p_V_5_a_reg_1252|   12   |
| conv1_output_p_V_6_a_reg_1272|   12   |
| conv1_output_p_V_7_a_reg_1237|   12   |
| conv1_output_p_V_8_a_reg_1242|   12   |
| conv1_output_p_V_9_a_reg_1257|   12   |
|         h_4_reg_1191         |    5   |
|           h_reg_332          |    5   |
|        isneg_reg_1379        |    1   |
|         m_4_reg_1204         |    2   |
|           m_reg_368          |    2   |
|         n_4_reg_1227         |    2   |
|           n_reg_391          |    2   |
|     newsignbit_6_reg_1392    |    1   |
|      newsignbit_reg_1330     |    1   |
|       next_mul_reg_1127      |   11   |
|    output_V_addr_reg_1178    |   13   |
|       p_38_i_i_reg_1349      |    1   |
|       p_Val2_35_reg_379      |    8   |
|      p_Val2_36_reg_1312      |   16   |
|      p_Val2_38_reg_1324      |    8   |
|       p_Val2_3_reg_1302      |   16   |
|       p_Val2_s_reg_356       |    8   |
|        phi_mul_reg_321       |   11   |
|       result_V_reg_1386      |    8   |
|       signbit_reg_1317       |    1   |
|        sum_V_reg_1374        |    8   |
|       tmp_123_reg_1137       |   10   |
|     tmp_128_cast_reg_1132    |    9   |
|       tmp_129_reg_1155       |   11   |
|       tmp_132_reg_1165       |   14   |
|       tmp_136_reg_1196       |    9   |
|       tmp_138_reg_1209       |   13   |
|       tmp_144_reg_1307       |    1   |
|        tmp_38_reg_1297       |    8   |
|        tmp_49_reg_1343       |    2   |
|        tmp_50_reg_1354       |    1   |
|         tmp_reg_1173         |    6   |
|        tmp_s_reg_1186        |    6   |
|      underflow_reg_1364      |    1   |
|         w_4_reg_1214         |    5   |
|           w_reg_344          |    5   |
|    weight_V_addr_reg_1219    |    8   |
|    weight_V_load_reg_1292    |    8   |
+------------------------------+--------+
|             Total            |   441  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_241 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_246 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_251 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_256 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_261 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_266 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_271 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_276 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_281 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_286 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_291 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_296 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_301 |  p0  |   2  |  12  |   24   ||    9    |
|     h_reg_332     |  p0  |   2  |   5  |   10   ||    9    |
|     w_reg_344     |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_356 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   340  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   899  |   557  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   144  |
|  Register |    -   |    -   |   441  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   25   |  1340  |   701  |
+-----------+--------+--------+--------+--------+
