Running maxjc ...
Using maxj batch compiler.
jar: /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/ecj.jar
MAXAPPJCP=.:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar \
	MAXAPPPKG=resnet_18_fst MAXSOURCEDIRS=../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src \
	maxJavaRun -v -m 8192 Resnet18FstManager \
	DFEModel=MAIA maxFileName=Resnet18Fst target='DFE' enableMPCX=false \
	FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst/data/data-resnet-18-fst.txt 
]0; maxJavaRun: Resnet18FstManager DFEModel=MAIA maxFileName=Resnet18Fst target=DFE enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst/data/data-resnet-18-fst.txt maxJavaRun : Execute Java program with Maxeler environment

Input classpath     : 
MaxCompiler JAR     : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar
                      (from MAXCOMPILERDIR)
MAXAPPJCP           : .:/mnt/ccnas2/bdp/rz3515/projects/deacon/src:/mnt/ccnas2/bdp/rz3515/projects/deacon/test:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
MAXSOURCEDIRS       : ../../src:/mnt/ccnas2/bdp/rz3515/projects/deacon/src

.maxJavaRun present : No
Custom Param file   : None
MAXAPPPKG           : resnet_18_fst
MAXJVMMEM           : 
MAXEMMAJCP          : 
MAXEMMARUN          : 
JACOCO_AGENT        : 
JACOCO_AGENT_OPTIONS: 

----------------------------------------------------------
Java class to run   : resnet_18_fst.Resnet18FstManager
Class arguments     : DFEModel=MAIA maxFileName=Resnet18Fst target=DFE enableMPCX=false FREQ=300 DEBUG=false COEFF_FILE=/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst/data/data-resnet-18-fst.txt
Execution classpath : /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/MaxCompiler.jar:
                      .:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/src:
                      /mnt/ccnas2/bdp/rz3515/projects/deacon/test:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max4Platform.jar:
                      /vol/cc/opt/maxeler/maxcompiler-2021.1/lib/Max5Platform.jar
JVM memory limit    : 8192 MB
----------------------------------------------------------

Wed 17:29: MaxCompiler version: 2021.1
Wed 17:29: Build "Resnet18Fst" start time: Wed Dec 22 17:29:41 GMT 2021
Wed 17:29: Main build process running as user rz3515 on host cccad5.doc.ic.ac.uk
Wed 17:29: Build location: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300
Wed 17:29: Detailed build log available in "_build.log"
Wed 17:29: 
Wed 17:29: ENGINE BUILD PARAMETERS
Wed 17:29: 	              Build name: Resnet18Fst_MAIA_DFE_FREQ_300                                                                         
Wed 17:29: 	             maxFileName: Resnet18Fst                                                                                           
Wed 17:29: 	                  target: DFE                                                                                                   
Wed 17:29: 	                DFEModel: MAIA                                                                                                  
Wed 17:29: 	              enableMPCX: false                                                                                                 
Wed 17:29: 	                bitWidth: 32                                                                                                    
Wed 17:29: 	                     WBW: 32                                                                                                    
Wed 17:29: 	                   DTYPE: fixed                                                                                                 
Wed 17:29: 	           NUM_FRAC_BITS: 8                                                                                                     
Wed 17:29: 	                      PF: 1                                                                                                     
Wed 17:29: 	                      PC: 1                                                                                                     
Wed 17:29: 	                      PK: 1                                                                                                     
Wed 17:29: 	                       H: 1                                                                                                     
Wed 17:29: 	                       W: 1                                                                                                     
Wed 17:29: 	                       C: 1                                                                                                     
Wed 17:29: 	                       F: 1                                                                                                     
Wed 17:29: 	                       K: 1                                                                                                     
Wed 17:29: 	                     PAD: 0                                                                                                     
Wed 17:29: 	                       S: 1                                                                                                     
Wed 17:29: 	                     SEQ: 0                                                                                                     
Wed 17:29: 	                    FREQ: 300                                                                                                   
Wed 17:29: 	                USE_DRAM: false                                                                                                 
Wed 17:29: 	                 USE_BNN: false                                                                                                 
Wed 17:29: 	            USE_WINOGRAD: false                                                                                                 
Wed 17:29: 	WINOGRAD_WEIGHTS_OFFLINE: false                                                                                                 
Wed 17:29: 	   NUM_COEFF_FIFO_SPLITS: 1                                                                                                     
Wed 17:29: 	                   DEBUG: false                                                                                                 
Wed 17:29: 	           COEFF_ON_CHIP: false                                                                                                 
Wed 17:29: 	              INIT_COEFF: false                                                                                                 
Wed 17:29: 	              COEFF_FILE: /mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst/data/data-resnet-18-fst.txt
Wed 17:30: Generating kernel conv0 ...
Wed 17:30: Instantiating kernel "conv0"
Wed 17:30: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Wed 17:30: WT = dfeFix(2, 0, UNSIGNED)
Wed 17:30: WT = dfeFix(2, 0, UNSIGNED)
Wed 17:30: coeffOnChip = true
Wed 17:30: Input height = 112, output height = 112, pad = 1
Wed 17:30: Counter H = 114 W = 114
Wed 17:30: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 17:30: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 17:30: Read for key = conv0
Wed 17:30: Ifmap buffer configuration 65536 x 1
Wed 17:30: loop = false
Wed 17:30: Building line buffer for "conv0" ...
Wed 17:30: Line buffer shape 3 x 112, produces 1 number of 3 x 3 tiles per cycle
Wed 17:30: Line buffer input vector size: 1, output vector size: 9.
Wed 17:30: Number of separated line buffers: 1
Wed 17:30: Initialising line buffer kernel with 3 x 114 x 1
Wed 17:30: Size of line buffer output: 3
Wed 17:30: Number of line buffer output chunks: 3
Wed 17:30: Connecting outputs from chunk (#000) ...
Wed 17:30: Connecting outputs from chunk (#001) ...
Wed 17:30: Connecting outputs from chunk (#002) ...
Wed 17:30: Building the CORE arithmetic unit for "conv0" ...
Wed 17:30: WT = dfeFix(2, 0, UNSIGNED)
Wed 17:30: CORE ifmap vector size: 9
Wed 17:30: CORE coefficient vector size: 9
Wed 17:30: CORE ofmap vector size: 1
Wed 17:30: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Wed 17:30: Connecting to output: ofmap
Wed 17:30: Compiling kernel "conv0"
Wed 17:30: 
Wed 17:30: Generating kernel conv1 ...
Wed 17:30: Instantiating kernel "conv1"
Wed 17:30: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Wed 17:30: WT = dfeFix(2, 0, UNSIGNED)
Wed 17:30: WT = dfeFix(2, 0, UNSIGNED)
Wed 17:30: coeffOnChip = true
Wed 17:30: Input height = 56, output height = 56, pad = 1
Wed 17:30: Counter H = 58 W = 58
Wed 17:30: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 17:30: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 17:30: Read for key = conv1
Wed 17:30: Ifmap buffer configuration 262144 x 1
Wed 17:30: loop = false
Wed 17:30: Building line buffer for "conv1" ...
Wed 17:30: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Wed 17:30: Line buffer input vector size: 1, output vector size: 9.
Wed 17:30: Number of separated line buffers: 1
Wed 17:30: Initialising line buffer kernel with 3 x 58 x 1
Wed 17:30: Size of line buffer output: 3
Wed 17:30: Number of line buffer output chunks: 3
Wed 17:30: Connecting outputs from chunk (#000) ...
Wed 17:30: Connecting outputs from chunk (#001) ...
Wed 17:30: Connecting outputs from chunk (#002) ...
Wed 17:30: Building the CORE arithmetic unit for "conv1" ...
Wed 17:30: WT = dfeFix(2, 0, UNSIGNED)
Wed 17:30: CORE ifmap vector size: 9
Wed 17:30: CORE coefficient vector size: 9
Wed 17:30: CORE ofmap vector size: 1
Wed 17:30: [ConvLayerOfmapBuffer] depth =  4096 addr_bits =    12
Wed 17:30: Connecting to output: ofmap
Wed 17:30: Connecting to output: ofmap_1
Wed 17:30: Compiling kernel "conv1"
Wed 17:30: 
Wed 17:30: Generating kernel conv2 ...
Wed 17:30: Instantiating kernel "conv2"
Wed 17:30: T = dfeFix(8, 0, TWOSCOMPLEMENT)
Wed 17:30: WT = dfeFix(2, 0, UNSIGNED)
Wed 17:30: WT = dfeFix(2, 0, UNSIGNED)
Wed 17:30: coeffOnChip = true
Wed 17:30: Input height = 56, output height = 56, pad = 1
Wed 17:30: Counter H = 58 W = 58
Wed 17:30: oh is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 17:30: ow is dfeFix(32, 0, TWOSCOMPLEMENT)
Wed 17:30: Read for key = conv2
Wed 17:30: Ifmap buffer configuration 4096 x 1
Wed 17:30: loop = false
Wed 17:30: Building line buffer for "conv2" ...
Wed 17:30: Line buffer shape 3 x 56, produces 1 number of 3 x 3 tiles per cycle
Wed 17:30: Line buffer input vector size: 1, output vector size: 9.
Wed 17:30: Number of separated line buffers: 1
Wed 17:30: Initialising line buffer kernel with 3 x 58 x 1
Wed 17:30: Size of line buffer output: 3
Wed 17:30: Number of line buffer output chunks: 3
Wed 17:30: Connecting outputs from chunk (#000) ...
Wed 17:30: Connecting outputs from chunk (#001) ...
Wed 17:30: Connecting outputs from chunk (#002) ...
Wed 17:30: Building the CORE arithmetic unit for "conv2" ...
Wed 17:30: WT = dfeFix(2, 0, UNSIGNED)
Wed 17:30: CORE ifmap vector size: 9
Wed 17:30: CORE coefficient vector size: 9
Wed 17:30: CORE ofmap vector size: 1
Wed 17:30: [ConvLayerOfmapBuffer] depth = 262144 addr_bits =    18
Wed 17:30: Connecting to output: ofmap
Wed 17:30: Compiling kernel "conv2"
Wed 17:30: 
Wed 17:30: Generating padding kernels for DRAM access
Wed 17:30: Instantiating kernel "ifmap_unpad"
Wed 17:30: Compiling kernel "ifmap_unpad"
Wed 17:30: 
Wed 17:30: Instantiating kernel "ofmap_pad"
Wed 17:30: Compiling kernel "ofmap_pad"
Wed 17:30: 
Wed 17:30: Setting up stream connections for conv0
Wed 17:30: Setting up stream connections for conv1
Wed 17:30: Setting up stream connections for conv2
Wed 17:30: DRAM will be used to build the design
Wed 17:30: Setup streams for kernel "conv0"
Wed 17:30: # cycles:       2495232
Wed 17:30: # ifmap stream: 37632
Wed 17:30: # coeff stream: 1728
Wed 17:30: # ofmap stream: 200704
Wed 17:30: coeff vec size: 9
Wed 17:30: coeff stream bit width: 72
Wed 17:30: coeff stream chunk size: 9
Wed 17:30: Setup streams for kernel "conv1"
Wed 17:30: # cycles:       13778944
Wed 17:30: # ifmap stream: 200704
Wed 17:30: # coeff stream: 36864
Wed 17:30: # ofmap stream: 200704
Wed 17:30: coeff vec size: 9
Wed 17:30: coeff stream bit width: 72
Wed 17:30: coeff stream chunk size: 9
Wed 17:30: Setup streams for kernel "conv2"
Wed 17:30: # cycles:       13778944
Wed 17:30: # ifmap stream: 200704
Wed 17:30: # coeff stream: 36864
Wed 17:30: # ofmap stream: 200704
Wed 17:30: coeff vec size: 9
Wed 17:30: coeff stream bit width: 72
Wed 17:30: coeff stream chunk size: 9
Wed 17:30: Generating input files (VHDL, netlists, vendor specific IP cores)
Wed 19:21: Running back-end  build (15 phases)
Wed 19:21: (1/15) - Prepare MaxFile Data (GenerateMaxFileDataFile)
Wed 19:21: (2/15) - Synthesize DFE Modules (VivadoSynth)
Wed 19:21: Executing Synthesis Strategy VIVADO_DEFAULT
Wed 19:35: (3/15) - Generate Resource Report (VivadoResourceUsage)
Wed 19:35: (4/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Wed 19:36: (5/15) - Analyse Resource Usage (VivadoResourceCounter)
Wed 19:36: 
Wed 19:36: About to start chip vendor Map/Place/Route toolflow. This will take some time.
Wed 19:36: For this compile, we estimate this process may take longer than 1 hour.
Wed 19:36: We recommend running in simulation to verify correctness before building hardware.
Wed 19:36: 
Wed 19:36: PRELIMINARY RESOURCE USAGE
Wed 19:36: FPGA: xcVU9P-FLGB2104-2-E
Wed 19:36: Logic utilization:      221059 / 3546720 (6.23%)
Wed 19:36:   LUTs:                  86491 / 1182240 (7.32%)
Wed 19:36:   Primary FFs:          134568 / 2364480 (5.69%)
Wed 19:36: DSP blocks:                 13 / 6840    (0.19%)
Wed 19:36: Block memory (BRAM18):     712 / 4320    (16.48%)
Wed 19:36: Block memory (URAM):        20 / 960     (2.08%)
Wed 19:36: 
Wed 19:36: (6/15) - Analyse Power Usage (PreliminaryVivadoReportPower)
Wed 19:36: 
Wed 19:36: PRELIMINARY POWER REPORT
Wed 19:36: Total On-Chip Power (W) 9.86 (budget: 91.80) 
Wed 19:36: Dynamic Power (W)       7.20 
Wed 19:36: Device Static Power(W)  2.66 
Wed 19:36: 
Wed 19:36: (7/15) - Place DFE (VivadoImplementation)
Wed 19:36: Executing the following 10 Implementation Strategies in 10 threads:
Wed 19:36:  - VIVADO_DEFAULT
Wed 19:36:  - MAXELER1
Wed 19:36:  - MAXELER2
Wed 19:36:  - MAXELER3
Wed 19:36:  - MAXELER4
Wed 19:36:  - PERFORMANCE_EARLY_BLOCK_PLACEMENT
Wed 19:36:  - PERFORMANCE_EXPLORE
Wed 19:36:  - PERFORMANCE_EXTRA_TIMING_OPT
Wed 19:36:  - PERFORMANCE_NET_DELAY_HIGH
Wed 19:36:  - PERFORMANCE_REFINE_PLACEMENT
Wed 20:53: Implementation: Strategy "PERFORMANCE_EXPLORE" met timing with score 0 (best score 0)
Wed 20:53: Implementation: Strategy "MAXELER4" was cancelled (no timing score)
Wed 20:53: Implementation: Strategy "PERFORMANCE_NET_DELAY_HIGH" was cancelled (no timing score)
Wed 20:53: Implementation: Strategy "MAXELER1" was cancelled (no timing score)
Wed 20:53: Implementation: Strategy "MAXELER2" was cancelled (no timing score)
Wed 20:53: Implementation: Strategy "MAXELER3" was cancelled (no timing score)
Wed 20:53: Implementation: Strategy "PERFORMANCE_EARLY_BLOCK_PLACEMENT" was cancelled (no timing score)
Wed 20:53: Implementation: Strategy "PERFORMANCE_EXTRA_TIMING_OPT" was cancelled (no timing score)
Wed 20:53: Implementation: Strategy "PERFORMANCE_REFINE_PLACEMENT" was cancelled (no timing score)
Wed 20:53: Implementation: Strategy "VIVADO_DEFAULT" was cancelled (no timing score)
Wed 20:53: (8/15) - Generate Resource Report (VivadoResourceUsage)
Wed 20:53: (9/15) - Generate Annotated Source Code (VivadoResourceAnnotation)
Wed 20:53: (10/15) - Analyse Power Usage (FinalVivadoReportPower)
Wed 20:53: 
Wed 20:53: FINAL POWER REPORT
Wed 20:53: Total On-Chip Power (W) 11.34 (budget: 91.80) 
Wed 20:53: Dynamic Power (W)        8.65 
Wed 20:53: Device Static Power(W)   2.69 
Wed 20:53: 
Wed 20:53: (11/15) - Generate Configuration (VivadoBitgen)
Wed 21:01: (12/15) - Update Checksum (VivadoUpdateChecksum)
Wed 21:03: (13/15) - Convert Programming File (VivadoCfgfileGen)
Wed 21:04: (14/15) - Generate MaxFile (VivadoGenerateMaxFile)
Wed 21:04: (15/15) - Clean Build Directory (VivadoCleanBuildDirectory)
Wed 21:04: 
Wed 21:04: FINAL RESOURCE USAGE
Wed 21:04: FPGA: xcVU9P-FLGB2104-2-E
Wed 21:04: Logic utilization:      200908 / 3546720 (5.66%)
Wed 21:04:   LUTs:                  75780 / 1182240 (6.41%)
Wed 21:04:   Primary FFs:          125128 / 2364480 (5.29%)
Wed 21:04: DSP blocks:                 12 / 6840    (0.18%)
Wed 21:04: Block memory (BRAM18):     712 / 4320    (16.48%)
Wed 21:04: Block memory (URAM):        20 / 960     (2.08%)
Wed 21:04: 
Wed 21:04: MaxFile: /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.max (MD5Sum: ab29e08152f278fddd7f546d14fecfaa)
Wed 21:04: Build completed: Wed Dec 22 21:04:12 GMT 2021 (took 3 hours, 34 mins, 30 secs)
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Maxfiles.h
cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst_backup.max
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.h
rm /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.max
mv /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst_backup.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.max
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/../scratch/Resnet18Fst.h /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.h
# cp /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/../scratch/Resnet18Fst.max /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.max
# rm -rf /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/../scratch
sliccompile /mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.max Resnet18Fst_FREQ_300_dfe.o
Processing maxfile for MAX5_LIMA from '/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.max'.
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/dev/null" -DSLIC_NO_DESTRUCTORS -c /tmp/sliccompile_6727056100728116548/cobject/max_400385973547241126.c -o /tmp/sliccompile_6727056100728116548/cobject/max_400385973547241126.c.o 
/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/clang/bin/start.sh clang -fgnu89-inline -pipe -O0 -std=gnu99 -Wall -Werror -frandom-seed=foo -Wno-unused-variable -Wno-unused-function -fPIC -I /vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -DMAXFILE_INC="/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results/Resnet18Fst.max" -DSLIC_NO_DESTRUCTORS -c /vol/cc/opt/maxeler/maxcompiler-2021.1/src/slicinterface/MaxFileInit.c -o max_4878793224166219331.o 
ld -r /tmp/sliccompile_6727056100728116548/cobject/max_400385973547241126.c.o max_4878793224166219331.o -o Resnet18Fst_FREQ_300_dfe.o 
Copying .max file C object into '/mnt/ccnas2/bdp/rz3515/projects/deacon/evaluation/test/build/resnet_18_fst'
g++ ../../src/resnet_18_fst/Resnet18FstCpuCode.cpp -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -I/mnt/ccnas2/bdp/rz3515/maxcompiler_builds/Resnet18Fst_MAIA_DFE_FREQ_300/results -DDESIGN_NAME=Resnet18Fst -c -o Resnet18Fst_FREQ_300_dfec.o
g++ -fopenmp -lrt -D_GLIBCXX_USE_CXX11_ABI=0 -O3 -std=c++11  -Wall -I/mnt/ccnas2/bdp/rz3515/cccad/opt/include -I/usr/local/include -I../src -I../src/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/runtime/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include -I/vol/cc/opt/maxeler/maxcompiler-2021.1/include/slic -I/lib/maxeleros-sim/include -I/mnt/ccnas2/bdp/rz3515/projects/deacon/lib/dfe-snippets/include -D_XOPEN_SOURCE=600 -DDESIGN_   -o Resnet18Fst_FREQ_300_dfe Resnet18Fst_FREQ_300_dfe.o Resnet18Fst_FREQ_300_dfec.o -L/mnt/ccnas2/bdp/rz3515/cccad/opt/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib -L/vol/cc/opt/maxeler/maxcompiler-2021.1/lib/maxeleros-sim/lib -L/lib/maxeleros-sim/lib -L./ -lmaxeleros -lglog -lgflags -lslic -lm -lpthread -lcurl
