Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Controller.ngc ...
WARNING:NetListWriters:298 - No output is written to Controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Controller.edif ...
ngc2edif: Total memory usage is 78204 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Controller.ngc ...
WARNING:NetListWriters:298 - No output is written to Controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Controller.edif ...
ngc2edif: Total memory usage is 77820 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Controller.ngc ...
WARNING:NetListWriters:298 - No output is written to Controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Controller.edif ...
ngc2edif: Total memory usage is 78332 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Controller.ngc ...
WARNING:NetListWriters:298 - No output is written to Controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Controller.edif ...
ngc2edif: Total memory usage is 77308 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Controller.ngc ...
WARNING:NetListWriters:298 - No output is written to Controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd__add0000_cy<5 : 3> on block
   Controller is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ram/n_state<2 : 0> on block Controller
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Controller.edif ...
ngc2edif: Total memory usage is 79356 kilobytes

