$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$var wire 8 # PORTA $end
$var wire 8 $ PORTC $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
bxxxxxxxx #
bxxxxxxxx $
$end
#2137
b00000000 #
#2150
b00000000 #
#2151
b00000000 #
#2175
b00000000 $
#2200
b00000111 $
#2201
b00000111 $
#3387
0!
#4250
1!
#4687
b00001000 $
#4688
b00001000 $
#7575
0!
#9600
b00000111 $
#9601
b00000111 $
#15775
1!
#16050
b00000000 $
#16051
b00000000 $
#16812
b00000000 $
#16813
b00000000 $
#17575
b00000000 $
#17576
b00000000 $
#18337
b00000000 $
#18338
b00000000 $
#18812
0!
#22050
1!
#22487
b00000001 $
#22488
b00000001 $
#23975
b00000000 $
#23976
b00000000 $
#24737
b00000000 $
#24738
b00000000 $
#25212
0!
#30250
1!
#30525
b00000000 $
#30526
b00000000 $
#31287
b00000000 $
#31288
b00000000 $
#31762
0!
