<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW2A-18C" pn="GW2A-LV18PG256C8/I7">gw2a18c-011</Device>
    <FileList>
        <File path="src/cyber.v" type="file.verilog" enable="1"/>
        <File path="src/ddr3_memory_interface/ddr3_memory_interface.v" type="file.verilog" enable="1"/>
        <File path="src/dvi_tx/DVI_TX_Top.v" type="file.verilog" enable="1"/>
        <File path="src/pll/hdmipll.v" type="file.verilog" enable="1"/>
        <File path="src/pll/lcdpll.v" type="file.verilog" enable="1"/>
        <File path="src/pll/mempll.v" type="file.verilog" enable="1"/>
        <File path="src/pll/syspll.v" type="file.verilog" enable="1"/>
        <File path="src/top.cst" type="file.cst" enable="1"/>
        <File path="src/top.sdc" type="file.sdc" enable="1"/>
        <File path="src/top.rao" type="file.gao" enable="1"/>
    </FileList>
    <BinFileList>
        <BinFile path="G:/VM/share/OpenPeriph/rtl/cyber.v_toplevel_axi_ram_ram_symbol0.bin" type="file.bin" enable="1"/>
        <BinFile path="G:/VM/share/OpenPeriph/rtl/cyber.v_toplevel_axi_ram_ram_symbol1.bin" type="file.bin" enable="1"/>
        <BinFile path="G:/VM/share/OpenPeriph/rtl/cyber.v_toplevel_axi_ram_ram_symbol2.bin" type="file.bin" enable="1"/>
        <BinFile path="G:/VM/share/OpenPeriph/rtl/cyber.v_toplevel_axi_ram_ram_symbol3.bin" type="file.bin" enable="1"/>
    </BinFileList>
</Project>
