

================================================================
== Vitis HLS Report for 'backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I'
================================================================
* Date:           Sun Nov  9 16:02:12 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        eclair
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.467 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |       10|       10|  50.000 ns|  50.000 ns|    9|    9|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BWD_I   |        8|        8|         5|          3|          1|     2|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      676|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      4|        0|      180|     -|
|Memory               |        -|      -|       48|      196|     -|
|Multiplexer          |        -|      -|        0|      825|     -|
|Register             |        -|      -|      291|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      4|      339|     1877|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_10ns_16s_26_1_1_U2    |mul_10ns_16s_26_1_1   |        0|   1|  0|   5|    0|
    |mul_10ns_16s_26_1_1_U7    |mul_10ns_16s_26_1_1   |        0|   1|  0|   5|    0|
    |mul_8ns_16s_24_1_1_U1     |mul_8ns_16s_24_1_1    |        0|   1|  0|   5|    0|
    |mul_8ns_16s_24_1_1_U10    |mul_8ns_16s_24_1_1    |        0|   1|  0|   5|    0|
    |sparsemux_9_2_16_1_1_U3   |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_16_1_1_U4   |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_16_1_1_U5   |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_16_1_1_U6   |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_16_1_1_U8   |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_16_1_1_U9   |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_16_1_1_U11  |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_16_1_1_U12  |sparsemux_9_2_16_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   4|  0| 180|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                                     Module                                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |LUT_B0_U  |backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B0_ROM_1P_LUTRAM_1R  |        0|   8|  33|    0|   256|    8|     1|         2048|
    |LUT_B1_U  |backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B1_ROM_1P_LUTRAM_1R  |        0|  16|  65|    0|   256|   10|     1|         2560|
    |LUT_B2_U  |backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B2_ROM_1P_LUTRAM_1R  |        0|  16|  65|    0|   256|   10|     1|         2560|
    |LUT_B3_U  |backward_input_2_1_ap_fixed_16_6_4_0_0_Pipeline_BWD_I_LUT_B3_ROM_1P_LUTRAM_1R  |        0|   8|  33|    0|   256|    8|     1|         2048|
    +----------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                                               |        0|  48| 196|    0|  1024|   36|     4|         9216|
    +----------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln104_fu_736_p2      |         +|   0|  0|   9|           2|           1|
    |add_ln112_fu_1157_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln113_1_fu_1307_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln113_fu_661_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln114_1_fu_1457_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln114_fu_686_p2      |         +|   0|  0|  10|           3|           2|
    |add_ln115_1_fu_1607_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln115_fu_711_p2      |         +|   0|  0|  10|           3|           2|
    |sub_ln112_fu_812_p2      |         -|   0|  0|  34|          27|          27|
    |sub_ln113_fu_897_p2      |         -|   0|  0|  34|          27|          27|
    |sub_ln114_fu_985_p2      |         -|   0|  0|  34|          27|          27|
    |sub_ln115_fu_1078_p2     |         -|   0|  0|  34|          27|          27|
    |and_ln112_1_fu_1215_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln112_2_fu_1233_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln112_fu_1147_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln113_1_fu_1365_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln113_2_fu_1383_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln113_fu_1297_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln114_1_fu_1515_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln114_2_fu_1533_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln114_fu_1447_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln115_1_fu_1665_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln115_2_fu_1683_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln115_fu_1597_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1904        |       and|   0|  0|   2|           1|           1|
    |ap_condition_1907        |       and|   0|  0|   2|           1|           1|
    |icmp_ln104_fu_584_p2     |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln108_fu_590_p2     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln112_1_fu_824_p2   |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln112_3_fu_1121_p2  |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln112_fu_818_p2     |      icmp|   0|  0|  33|          26|          26|
    |icmp_ln113_1_fu_1271_p2  |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln113_fu_903_p2     |      icmp|   0|  0|  33|          26|          26|
    |icmp_ln114_1_fu_1421_p2  |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln114_fu_991_p2     |      icmp|   0|  0|  33|          26|          26|
    |icmp_ln115_1_fu_1571_p2  |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln115_fu_1084_p2    |      icmp|   0|  0|  33|          26|          26|
    |or_ln112_1_fu_1209_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln112_2_fu_1239_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln112_3_fu_1185_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln112_4_fu_1221_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln112_fu_1141_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln113_1_fu_1359_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln113_2_fu_1389_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln113_3_fu_1335_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln113_4_fu_1371_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln113_fu_1291_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln114_1_fu_1509_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln114_2_fu_1539_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln114_3_fu_1485_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln114_4_fu_1521_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln114_fu_1441_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln115_1_fu_1659_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln115_2_fu_1689_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln115_3_fu_1635_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln115_4_fu_1671_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln115_fu_1591_p2      |        or|   0|  0|   2|           1|           1|
    |k_fu_596_p3              |    select|   0|  0|   3|           1|           3|
    |select_ln112_fu_787_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln113_fu_875_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln114_fu_962_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln115_fu_1051_p3  |    select|   0|  0|  16|           1|          16|
    |u_index_fu_616_p3        |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_1_fu_1191_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_2_fu_1197_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_3_fu_1203_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln112_4_fu_1227_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_1179_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln113_1_fu_1341_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln113_2_fu_1347_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln113_3_fu_1353_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln113_4_fu_1377_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln113_fu_1329_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln114_1_fu_1491_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln114_2_fu_1497_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln114_3_fu_1503_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln114_4_fu_1527_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln114_fu_1479_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln115_1_fu_1641_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln115_2_fu_1647_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln115_3_fu_1653_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln115_4_fu_1677_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln115_fu_1629_p2     |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 676|         390|         438|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                             Name                                             | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                                     |  20|          4|    1|          4|
    |ap_done_int                                                                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                                                       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                                                                          |   9|          2|    2|          4|
    |i_fu_124                                                                                      |   9|          2|    2|          4|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1_local        |  43|          8|   16|        128|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1_local        |  43|          8|   16|        128|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1_local        |  43|          8|   16|        128|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1_local        |  43|          8|   16|        128|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1_local        |  43|          8|   16|        128|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1_local        |  43|          8|   16|        128|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1_local        |  43|          8|   16|        128|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1_local  |  26|          5|    1|          5|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1_local        |  43|          8|   16|        128|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                                         | 825|        158|  152|       1122|
    +----------------------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                             | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |LUT_B2_load_reg_1884                                                                          |  10|   0|   10|          0|
    |LUT_B3_load_reg_1937                                                                          |   8|   0|    8|          0|
    |and_ln112_1_reg_2046                                                                          |   1|   0|    1|          0|
    |and_ln112_2_reg_2050                                                                          |   1|   0|    1|          0|
    |and_ln113_1_reg_2058                                                                          |   1|   0|    1|          0|
    |and_ln113_2_reg_2062                                                                          |   1|   0|    1|          0|
    |and_ln114_1_reg_2070                                                                          |   1|   0|    1|          0|
    |and_ln114_2_reg_2074                                                                          |   1|   0|    1|          0|
    |and_ln115_1_reg_2082                                                                          |   1|   0|    1|          0|
    |and_ln115_2_reg_2086                                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                     |   3|   0|    3|          0|
    |ap_done_reg                                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                       |   1|   0|    1|          0|
    |delta_2_cast2_cast_reg_1702                                                                   |  26|   0|   26|          0|
    |delta_2_cast_cast_reg_1708                                                                    |  24|   0|   24|          0|
    |i_1_reg_1714                                                                                  |   2|   0|    2|          0|
    |i_fu_124                                                                                      |   2|   0|    2|          0|
    |icmp_ln104_reg_1720                                                                           |   1|   0|    1|          0|
    |icmp_ln108_reg_1724                                                                           |   1|   0|    1|          0|
    |icmp_ln112_1_reg_2003                                                                         |   1|   0|    1|          0|
    |k_reg_1732                                                                                    |   3|   0|    3|          0|
    |mul_ln112_reg_1776                                                                            |  24|   0|   24|          0|
    |mul_ln113_reg_1830                                                                            |  26|   0|   26|          0|
    |or_ln112_2_reg_2054                                                                           |   1|   0|    1|          0|
    |or_ln113_2_reg_2066                                                                           |   1|   0|    1|          0|
    |or_ln114_2_reg_2078                                                                           |   1|   0|    1|          0|
    |or_ln115_2_reg_2090                                                                           |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_reg_1889  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_reg_1836  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_reg_1782  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_1942    |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_reg_1895  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_reg_1842  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_reg_1788  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_1948    |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_reg_1901  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_reg_1848  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_reg_1794  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_1954    |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_reg_1907  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_reg_1854  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_reg_1800  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_1960    |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_reg_1913  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_reg_1860  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_reg_1806  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_1966    |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_reg_1919  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_reg_1866  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_reg_1812  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_1972    |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_reg_1925  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_reg_1872  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_reg_1818  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_1978    |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_reg_1931  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_reg_1878  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_reg_1824  |   1|   0|    1|          0|
    |p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_1984    |   1|   0|    1|          0|
    |sub_ln112_reg_1990                                                                            |  27|   0|   27|          0|
    |sub_ln113_reg_2007                                                                            |  27|   0|   27|          0|
    |sub_ln114_reg_2020                                                                            |  27|   0|   27|          0|
    |sub_ln115_reg_2033                                                                            |  27|   0|   27|          0|
    |tmp_reg_1751                                                                                  |   1|   0|    1|          0|
    |trunc_ln108_reg_1739                                                                          |   2|   0|    2|          0|
    |trunc_ln108_reg_1739_pp0_iter1_reg                                                            |   2|   0|    2|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                         | 291|   0|  291|          0|
    +----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|                                        RTL Ports                                       | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+----------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk                                                                                  |   in|    1|  ap_ctrl_hs|                 backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I|  return value|
|ap_rst                                                                                  |   in|    1|  ap_ctrl_hs|                 backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I|  return value|
|ap_start                                                                                |   in|    1|  ap_ctrl_hs|                 backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I|  return value|
|ap_done                                                                                 |  out|    1|  ap_ctrl_hs|                 backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I|  return value|
|ap_idle                                                                                 |  out|    1|  ap_ctrl_hs|                 backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I|  return value|
|ap_ready                                                                                |  out|    1|  ap_ctrl_hs|                 backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I|  return value|
|delta_2_cast                                                                            |   in|   16|     ap_none|                                                                   delta_2_cast|        scalar|
|delta_2_cast2                                                                           |   in|   16|     ap_none|                                                                  delta_2_cast2|        scalar|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load                  |   in|    3|     ap_none|         eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load|        scalar|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load                  |   in|    3|     ap_none|         eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load|        scalar|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load                       |   in|    8|     ap_none|              eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load|        scalar|
|eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load                       |   in|    8|     ap_none|              eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load|        scalar|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0        |   in|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_we1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_d1        |  out|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0        |   in|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_we1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_d1        |  out|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0        |   in|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_we1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_d1        |  out|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0        |   in|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_we1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_d1        |  out|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0        |   in|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_we1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_d1        |  out|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0        |   in|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_we1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_d1        |  out|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0        |   in|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_we1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_d1        |  out|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0        |   in|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1  |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_we1       |  out|    1|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3|         array|
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_d1        |  out|   16|   ap_memory|  p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3|         array|
+----------------------------------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [./components.h:104]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load"   --->   Operation 9 'read' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load"   --->   Operation 10 'read' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load"   --->   Operation 11 'read' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load"   --->   Operation 12 'read' 'eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%delta_2_cast2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_2_cast2"   --->   Operation 13 'read' 'delta_2_cast2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%delta_2_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %delta_2_cast"   --->   Operation 14 'read' 'delta_2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%delta_2_cast2_cast = sext i16 %delta_2_cast2_read"   --->   Operation 15 'sext' 'delta_2_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%delta_2_cast_cast = sext i16 %delta_2_cast_read"   --->   Operation 16 'sext' 'delta_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B3, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B2, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i10 %LUT_B1, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %LUT_B0, i64 666, i64 34, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln104 = store i2 0, i2 %i" [./components.h:104]   --->   Operation 29 'store' 'store_ln104' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [./components.h:104]   --->   Operation 31 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.43ns)   --->   "%icmp_ln104 = icmp_eq  i2 %i_1, i2 2" [./components.h:104]   --->   Operation 32 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.43ns)   --->   "%icmp_ln108 = icmp_eq  i2 %i_1, i2 1" [./components.h:108]   --->   Operation 33 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.27ns)   --->   "%k = select i1 %icmp_ln108, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read, i3 %eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read" [./components.h:108]   --->   Operation 34 'select' 'k' <Predicate = (!icmp_ln104)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i3 %k" [./components.h:108]   --->   Operation 35 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k, i32 2" [./components.h:108]   --->   Operation 36 'bitselect' 'tmp' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%u_index = select i1 %icmp_ln108, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read, i8 %eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read" [./components.h:109]   --->   Operation 37 'select' 'u_index' <Predicate = (!icmp_ln104)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i8 %u_index" [./components.h:112]   --->   Operation 38 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%LUT_B0_addr = getelementptr i8 %LUT_B0, i64 0, i64 %zext_ln112_1" [./components.h:112]   --->   Operation 39 'getelementptr' 'LUT_B0_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (0.62ns)   --->   "%LUT_B0_load = load i8 %LUT_B0_addr" [./components.h:112]   --->   Operation 40 'load' 'LUT_B0_load' <Predicate = (!icmp_ln104)> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%LUT_B1_addr = getelementptr i10 %LUT_B1, i64 0, i64 %zext_ln112_1" [./components.h:113]   --->   Operation 41 'getelementptr' 'LUT_B1_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.64ns)   --->   "%LUT_B1_load = load i8 %LUT_B1_addr" [./components.h:113]   --->   Operation 42 'load' 'LUT_B1_load' <Predicate = (!icmp_ln104)> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%LUT_B2_addr = getelementptr i10 %LUT_B2, i64 0, i64 %zext_ln112_1" [./components.h:114]   --->   Operation 43 'getelementptr' 'LUT_B2_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (0.64ns)   --->   "%LUT_B2_load = load i8 %LUT_B2_addr" [./components.h:114]   --->   Operation 44 'load' 'LUT_B2_load' <Predicate = (!icmp_ln104)> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%LUT_B3_addr = getelementptr i8 %LUT_B3, i64 0, i64 %zext_ln112_1" [./components.h:115]   --->   Operation 45 'getelementptr' 'LUT_B3_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (0.62ns)   --->   "%LUT_B3_load = load i8 %LUT_B3_addr" [./components.h:115]   --->   Operation 46 'load' 'LUT_B3_load' <Predicate = (!icmp_ln104)> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i1 %tmp" [./components.h:108]   --->   Operation 47 'zext' 'zext_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (0.62ns)   --->   "%LUT_B0_load = load i8 %LUT_B0_addr" [./components.h:112]   --->   Operation 48 'load' 'LUT_B0_load' <Predicate = (!icmp_ln104)> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i8 %LUT_B0_load" [./components.h:112]   --->   Operation 49 'zext' 'zext_ln112_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.94ns)   --->   "%mul_ln112 = mul i24 %zext_ln112_2, i24 %delta_2_cast_cast" [./components.h:112]   --->   Operation 50 'mul' 'mul_ln112' <Predicate = (!icmp_ln104)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 51 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 52 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 53 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 54 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 55 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 56 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 57 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln108" [./components.h:112]   --->   Operation 58 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 59 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 60 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 60 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 61 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 61 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 62 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 62 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 63 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 63 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 64 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 64 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 65 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 65 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 66 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 66 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 67 [1/2] (0.64ns)   --->   "%LUT_B1_load = load i8 %LUT_B1_addr" [./components.h:113]   --->   Operation 67 'load' 'LUT_B1_load' <Predicate = (!icmp_ln104)> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i10 %LUT_B1_load" [./components.h:113]   --->   Operation 68 'zext' 'zext_ln113_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.94ns)   --->   "%mul_ln113 = mul i26 %zext_ln113_2, i26 %delta_2_cast2_cast" [./components.h:113]   --->   Operation 69 'mul' 'mul_ln113' <Predicate = (!icmp_ln104)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.57ns)   --->   "%add_ln113 = add i3 %k, i3 1" [./components.h:113]   --->   Operation 70 'add' 'add_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln113, i32 2" [./components.h:113]   --->   Operation 71 'bitselect' 'tmp_66' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i1 %tmp_66" [./components.h:113]   --->   Operation 72 'zext' 'zext_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 73 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 74 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 75 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 76 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 77 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 78 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 79 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln113" [./components.h:113]   --->   Operation 80 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 81 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 82 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 82 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 83 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 83 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 84 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 84 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 85 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 85 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 86 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 86 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 87 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 87 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 88 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 88 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 89 [1/2] (0.64ns)   --->   "%LUT_B2_load = load i8 %LUT_B2_addr" [./components.h:114]   --->   Operation 89 'load' 'LUT_B2_load' <Predicate = (!icmp_ln104)> <Delay = 0.64> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 10> <Depth = 256> <ROM>
ST_2 : Operation 90 [1/1] (0.57ns)   --->   "%add_ln114 = add i3 %k, i3 2" [./components.h:114]   --->   Operation 90 'add' 'add_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln114, i32 2" [./components.h:114]   --->   Operation 91 'bitselect' 'tmp_72' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i1 %tmp_72" [./components.h:114]   --->   Operation 92 'zext' 'zext_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 93 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 94 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 95 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 96 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 97 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 98 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 99 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4 = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln114" [./components.h:114]   --->   Operation 100 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 101 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 102 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 102 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 103 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 103 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 104 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 104 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 105 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 105 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 106 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 106 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 107 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 107 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 108 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 108 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 109 [1/2] (0.62ns)   --->   "%LUT_B3_load = load i8 %LUT_B3_addr" [./components.h:115]   --->   Operation 109 'load' 'LUT_B3_load' <Predicate = (!icmp_ln104)> <Delay = 0.62> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 102 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 110 [1/1] (0.57ns)   --->   "%add_ln115 = add i3 %k, i3 3" [./components.h:115]   --->   Operation 110 'add' 'add_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %add_ln115, i32 2" [./components.h:115]   --->   Operation 111 'bitselect' 'tmp_78' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i1 %tmp_78" [./components.h:115]   --->   Operation 112 'zext' 'zext_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 113 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 114 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 115 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 116 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 117 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 118 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 119 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add = getelementptr i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3, i64 0, i64 %zext_ln115" [./components.h:115]   --->   Operation 120 'getelementptr' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 121 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 122 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 122 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 123 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 123 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 124 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 124 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 125 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 125 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 126 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 126 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 127 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 127 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 128 [2/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 128 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 129 [1/1] (0.43ns)   --->   "%add_ln104 = add i2 %i_1, i2 1" [./components.h:104]   --->   Operation 129 'add' 'add_ln104' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.body4.split, void %for.end62.exitStub" [./components.h:104]   --->   Operation 130 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [./components.h:105]   --->   Operation 131 'specpipeline' 'specpipeline_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [./components.h:104]   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [./components.h:104]   --->   Operation 133 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 134 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 134 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 135 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 135 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 136 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 136 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 137 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 137 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 138 [1/1] (0.45ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6, i16 0, i2 %trunc_ln108" [./components.h:112]   --->   Operation 138 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln104 & !icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 139 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 140 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 140 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 141 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 141 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 142 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 142 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 143 [1/1] (0.45ns)   --->   "%tmp_47 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6, i16 0, i2 %trunc_ln108" [./components.h:112]   --->   Operation 143 'sparsemux' 'tmp_47' <Predicate = (!icmp_ln104 & icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.24ns)   --->   "%select_ln112 = select i1 %icmp_ln108, i16 %tmp_47, i16 %tmp_s" [./components.h:112]   --->   Operation 144 'select' 'select_ln112' <Predicate = (!icmp_ln104)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln112, i10 0" [./components.h:112]   --->   Operation 145 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i26 %shl_ln" [./components.h:112]   --->   Operation 146 'sext' 'sext_ln112' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln112_1 = sext i24 %mul_ln112" [./components.h:112]   --->   Operation 147 'sext' 'sext_ln112_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln112_2 = sext i24 %mul_ln112" [./components.h:112]   --->   Operation 148 'sext' 'sext_ln112_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.84ns)   --->   "%sub_ln112 = sub i27 %sext_ln112, i27 %sext_ln112_2" [./components.h:112]   --->   Operation 149 'sub' 'sub_ln112' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.84ns)   --->   "%icmp_ln112 = icmp_eq  i26 %shl_ln, i26 %sext_ln112_1" [./components.h:112]   --->   Operation 150 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.43ns)   --->   "%icmp_ln112_1 = icmp_eq  i2 %i_1, i2 0" [./components.h:112]   --->   Operation 151 'icmp' 'icmp_ln112_1' <Predicate = (!icmp_ln104)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112, void %if.end.i.i511, void %if.then.i.i509" [./components.h:112]   --->   Operation 152 'br' 'br_ln112' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.191, void %V42.i.i22.i.i482680.case.090" [./components.h:112]   --->   Operation 153 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.3103, i2 0, void %V42.i.i22.i.i482680.case.0100, i2 1, void %V42.i.i22.i.i482680.case.1101, i2 2, void %V42.i.i22.i.i482680.case.2102" [./components.h:112]   --->   Operation 154 'switch' 'switch_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 155 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 155 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit99" [./components.h:112]   --->   Operation 156 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 157 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit99" [./components.h:112]   --->   Operation 158 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 159 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit99" [./components.h:112]   --->   Operation 160 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 161 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit99" [./components.h:112]   --->   Operation 162 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit89" [./components.h:112]   --->   Operation 163 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & !icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.397, i2 0, void %V42.i.i22.i.i482680.case.094, i2 1, void %V42.i.i22.i.i482680.case.195, i2 2, void %V42.i.i22.i.i482680.case.296" [./components.h:112]   --->   Operation 164 'switch' 'switch_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 165 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 165 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit93" [./components.h:112]   --->   Operation 166 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 167 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit93" [./components.h:112]   --->   Operation 168 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 169 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit93" [./components.h:112]   --->   Operation 170 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 171 'store' 'store_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit93" [./components.h:112]   --->   Operation 172 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit89" [./components.h:112]   --->   Operation 173 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112 & icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end.i.i511" [./components.h:112]   --->   Operation 174 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.318, i2 0, void %V42.i.i22.i.i482680.case.015, i2 1, void %V42.i.i22.i.i482680.case.116, i2 2, void %V42.i.i22.i.i482680.case.217" [./components.h:112]   --->   Operation 175 'switch' 'switch_ln112' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:112]   --->   Operation 176 'br' 'br_ln112' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.3, i2 0, void %V42.i.i22.i.i482680.case.011, i2 1, void %V42.i.i22.i.i482680.case.112, i2 2, void %V42.i.i22.i.i482680.case.2" [./components.h:112]   --->   Operation 177 'switch' 'switch_ln112' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit_ifconv" [./components.h:112]   --->   Operation 178 'br' 'br_ln112' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 179 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 179 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 180 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 180 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 181 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 181 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 182 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 182 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 183 [1/1] (0.45ns)   --->   "%tmp_48 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5, i16 0, i2 %trunc_ln108" [./components.h:113]   --->   Operation 183 'sparsemux' 'tmp_48' <Predicate = (!icmp_ln104 & !icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 184 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 185 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 185 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 186 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 186 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 187 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 187 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 188 [1/1] (0.45ns)   --->   "%tmp_49 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5, i16 0, i2 %trunc_ln108" [./components.h:113]   --->   Operation 188 'sparsemux' 'tmp_49' <Predicate = (!icmp_ln104 & icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.24ns)   --->   "%select_ln113 = select i1 %icmp_ln108, i16 %tmp_49, i16 %tmp_48" [./components.h:113]   --->   Operation 189 'select' 'select_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln113, i10 0" [./components.h:113]   --->   Operation 190 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln113 = sext i26 %shl_ln1" [./components.h:113]   --->   Operation 191 'sext' 'sext_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln113_1 = sext i26 %mul_ln113" [./components.h:113]   --->   Operation 192 'sext' 'sext_ln113_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.84ns)   --->   "%sub_ln113 = sub i27 %sext_ln113, i27 %sext_ln113_1" [./components.h:113]   --->   Operation 193 'sub' 'sub_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.84ns)   --->   "%icmp_ln113 = icmp_eq  i26 %shl_ln1, i26 %mul_ln113" [./components.h:113]   --->   Operation 194 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %if.end.i.i319, void %if.then.i.i317" [./components.h:113]   --->   Operation 195 'br' 'br_ln113' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1136, void %V42.i.i22.i.i290706.case.0135" [./components.h:113]   --->   Operation 196 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0145, i2 2, void %V42.i.i22.i.i290706.case.3148, i2 0, void %V42.i.i22.i.i290706.case.1146, i2 1, void %V42.i.i22.i.i290706.case.2147" [./components.h:113]   --->   Operation 197 'switch' 'switch_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln113)> <Delay = 0.66>
ST_3 : Operation 198 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 198 'store' 'store_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit144" [./components.h:113]   --->   Operation 199 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 200 'store' 'store_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit144" [./components.h:113]   --->   Operation 201 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 202 'store' 'store_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit144" [./components.h:113]   --->   Operation 203 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 204 'store' 'store_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit144" [./components.h:113]   --->   Operation 205 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit134" [./components.h:113]   --->   Operation 206 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0139, i2 2, void %V42.i.i22.i.i290706.case.3142, i2 0, void %V42.i.i22.i.i290706.case.1140, i2 1, void %V42.i.i22.i.i290706.case.2141" [./components.h:113]   --->   Operation 207 'switch' 'switch_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln113)> <Delay = 0.66>
ST_3 : Operation 208 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 208 'store' 'store_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit138" [./components.h:113]   --->   Operation 209 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 210 'store' 'store_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit138" [./components.h:113]   --->   Operation 211 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 212 'store' 'store_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit138" [./components.h:113]   --->   Operation 213 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 214 'store' 'store_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln113)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit138" [./components.h:113]   --->   Operation 215 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit134" [./components.h:113]   --->   Operation 216 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end.i.i319" [./components.h:113]   --->   Operation 217 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.035, i2 2, void %V42.i.i22.i.i290706.case.338, i2 0, void %V42.i.i22.i.i290706.case.136, i2 1, void %V42.i.i22.i.i290706.case.237" [./components.h:113]   --->   Operation 218 'switch' 'switch_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:113]   --->   Operation 219 'br' 'br_ln113' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.031, i2 2, void %V42.i.i22.i.i290706.case.3, i2 0, void %V42.i.i22.i.i290706.case.132, i2 1, void %V42.i.i22.i.i290706.case.2" [./components.h:113]   --->   Operation 220 'switch' 'switch_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit_ifconv" [./components.h:113]   --->   Operation 221 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i10 %LUT_B2_load" [./components.h:114]   --->   Operation 222 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (1.94ns)   --->   "%mul_ln114 = mul i26 %zext_ln114_2, i26 %delta_2_cast2_cast" [./components.h:114]   --->   Operation 223 'mul' 'mul_ln114' <Predicate = (!icmp_ln104)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 224 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 225 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 225 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 226 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 226 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 227 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 227 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 228 [1/1] (0.45ns)   --->   "%tmp_50 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4, i16 0, i2 %trunc_ln108" [./components.h:114]   --->   Operation 228 'sparsemux' 'tmp_50' <Predicate = (!icmp_ln104 & !icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 229 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 230 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 230 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 231 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 231 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 232 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 232 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 233 [1/1] (0.45ns)   --->   "%tmp_51 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4, i16 0, i2 %trunc_ln108" [./components.h:114]   --->   Operation 233 'sparsemux' 'tmp_51' <Predicate = (!icmp_ln104 & icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.24ns)   --->   "%select_ln114 = select i1 %icmp_ln108, i16 %tmp_51, i16 %tmp_50" [./components.h:114]   --->   Operation 234 'select' 'select_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln114, i10 0" [./components.h:114]   --->   Operation 235 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i26 %shl_ln2" [./components.h:114]   --->   Operation 236 'sext' 'sext_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln114_1 = sext i26 %mul_ln114" [./components.h:114]   --->   Operation 237 'sext' 'sext_ln114_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.84ns)   --->   "%sub_ln114 = sub i27 %sext_ln114, i27 %sext_ln114_1" [./components.h:114]   --->   Operation 238 'sub' 'sub_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.84ns)   --->   "%icmp_ln114 = icmp_eq  i26 %shl_ln2, i26 %mul_ln114" [./components.h:114]   --->   Operation 239 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %if.end.i.i127, void %if.then.i.i125" [./components.h:114]   --->   Operation 240 'br' 'br_ln114' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1181, void %V42.i.i22.i.i98733.case.0180" [./components.h:114]   --->   Operation 241 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1191, i2 2, void %V42.i.i22.i.i98733.case.0190, i2 1, void %V42.i.i22.i.i98733.case.3193, i2 0, void %V42.i.i22.i.i98733.case.2192" [./components.h:114]   --->   Operation 242 'switch' 'switch_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln114)> <Delay = 0.66>
ST_3 : Operation 243 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 243 'store' 'store_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit189" [./components.h:114]   --->   Operation 244 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 245 'store' 'store_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit189" [./components.h:114]   --->   Operation 246 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 247 'store' 'store_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit189" [./components.h:114]   --->   Operation 248 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 249 'store' 'store_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit189" [./components.h:114]   --->   Operation 250 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit179" [./components.h:114]   --->   Operation 251 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1185, i2 2, void %V42.i.i22.i.i98733.case.0184, i2 1, void %V42.i.i22.i.i98733.case.3187, i2 0, void %V42.i.i22.i.i98733.case.2186" [./components.h:114]   --->   Operation 252 'switch' 'switch_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln114)> <Delay = 0.66>
ST_3 : Operation 253 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 253 'store' 'store_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit183" [./components.h:114]   --->   Operation 254 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 255 'store' 'store_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit183" [./components.h:114]   --->   Operation 256 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 257 'store' 'store_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit183" [./components.h:114]   --->   Operation 258 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 259 'store' 'store_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln114)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit183" [./components.h:114]   --->   Operation 260 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit179" [./components.h:114]   --->   Operation 261 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end.i.i127" [./components.h:114]   --->   Operation 262 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.156, i2 2, void %V42.i.i22.i.i98733.case.055, i2 1, void %V42.i.i22.i.i98733.case.358, i2 0, void %V42.i.i22.i.i98733.case.257" [./components.h:114]   --->   Operation 263 'switch' 'switch_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:114]   --->   Operation 264 'br' 'br_ln114' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.152, i2 2, void %V42.i.i22.i.i98733.case.051, i2 1, void %V42.i.i22.i.i98733.case.3, i2 0, void %V42.i.i22.i.i98733.case.2" [./components.h:114]   --->   Operation 265 'switch' 'switch_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit_ifconv" [./components.h:114]   --->   Operation 266 'br' 'br_ln114' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i8 %LUT_B3_load" [./components.h:115]   --->   Operation 267 'zext' 'zext_ln115_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.94ns)   --->   "%mul_ln115 = mul i24 %zext_ln115_2, i24 %delta_2_cast_cast" [./components.h:115]   --->   Operation 268 'mul' 'mul_ln115' <Predicate = (!icmp_ln104)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 269 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 270 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 270 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 271 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 271 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 272 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 272 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & !icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 273 [1/1] (0.45ns)   --->   "%tmp_52 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa, i16 0, i2 %trunc_ln108" [./components.h:115]   --->   Operation 273 'sparsemux' 'tmp_52' <Predicate = (!icmp_ln104 & !icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 274 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 1 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 275 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 275 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 2 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 276 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 276 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 3 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 277 [1/2] (0.68ns)   --->   "%p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa = load i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 277 'load' 'p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa' <Predicate = (!icmp_ln104 & trunc_ln108 == 0 & icmp_ln108)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 278 [1/1] (0.45ns)   --->   "%tmp_53 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 1, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa, i2 2, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa, i2 3, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa, i2 0, i16 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa, i16 0, i2 %trunc_ln108" [./components.h:115]   --->   Operation 278 'sparsemux' 'tmp_53' <Predicate = (!icmp_ln104 & icmp_ln108)> <Delay = 0.45> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.24ns)   --->   "%select_ln115 = select i1 %icmp_ln108, i16 %tmp_53, i16 %tmp_52" [./components.h:115]   --->   Operation 279 'select' 'select_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln115, i10 0" [./components.h:115]   --->   Operation 280 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i26 %shl_ln3" [./components.h:115]   --->   Operation 281 'sext' 'sext_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i24 %mul_ln115" [./components.h:115]   --->   Operation 282 'sext' 'sext_ln115_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i24 %mul_ln115" [./components.h:115]   --->   Operation 283 'sext' 'sext_ln115_2' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.84ns)   --->   "%sub_ln115 = sub i27 %sext_ln115, i27 %sext_ln115_2" [./components.h:115]   --->   Operation 284 'sub' 'sub_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.84ns)   --->   "%icmp_ln115 = icmp_eq  i26 %shl_ln3, i26 %sext_ln115_1" [./components.h:115]   --->   Operation 285 'icmp' 'icmp_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %if.end.i.i, void %if.then.i.i" [./components.h:115]   --->   Operation 286 'br' 'br_ln115' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1246, void %V42.i.i22.i.i760.case.0245" [./components.h:115]   --->   Operation 287 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2257, i2 1, void %V42.i.i22.i.i760.case.0255, i2 2, void %V42.i.i22.i.i760.case.1256, i2 0, void %V42.i.i22.i.i760.case.3258" [./components.h:115]   --->   Operation 288 'switch' 'switch_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln115)> <Delay = 0.66>
ST_3 : Operation 289 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 289 'store' 'store_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit254" [./components.h:115]   --->   Operation 290 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 291 'store' 'store_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit254" [./components.h:115]   --->   Operation 292 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 293 'store' 'store_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit254" [./components.h:115]   --->   Operation 294 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 295 'store' 'store_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit254" [./components.h:115]   --->   Operation 296 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit244" [./components.h:115]   --->   Operation 297 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2251, i2 1, void %V42.i.i22.i.i760.case.0249, i2 2, void %V42.i.i22.i.i760.case.1250, i2 0, void %V42.i.i22.i.i760.case.3252" [./components.h:115]   --->   Operation 298 'switch' 'switch_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln115)> <Delay = 0.66>
ST_3 : Operation 299 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 299 'store' 'store_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit248" [./components.h:115]   --->   Operation 300 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 0 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 301 'store' 'store_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit248" [./components.h:115]   --->   Operation 302 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 2 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 303 'store' 'store_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit248" [./components.h:115]   --->   Operation 304 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 1 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 0, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 305 'store' 'store_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln115)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit248" [./components.h:115]   --->   Operation 306 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & trunc_ln108 == 3 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit244" [./components.h:115]   --->   Operation 307 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end.i.i" [./components.h:115]   --->   Operation 308 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln115)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2212, i2 1, void %V42.i.i22.i.i760.case.0210, i2 2, void %V42.i.i22.i.i760.case.1211, i2 0, void %V42.i.i22.i.i760.case.3213" [./components.h:115]   --->   Operation 309 'switch' 'switch_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:115]   --->   Operation 310 'br' 'br_ln115' <Predicate = (!icmp_ln104 & !icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2, i2 1, void %V42.i.i22.i.i760.case.0206, i2 2, void %V42.i.i22.i.i760.case.1207, i2 0, void %V42.i.i22.i.i760.case.3" [./components.h:115]   --->   Operation 311 'switch' 'switch_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.66>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit_ifconv" [./components.h:115]   --->   Operation 312 'br' 'br_ln115' <Predicate = (!icmp_ln104 & icmp_ln112_1)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.38ns)   --->   "%store_ln104 = store i2 %add_ln104, i2 %i" [./components.h:104]   --->   Operation 313 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.38>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln104 = br void %for.body4" [./components.h:104]   --->   Operation 314 'br' 'br_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 667 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 26" [./components.h:112]   --->   Operation 315 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln112, i32 10, i32 25" [./components.h:112]   --->   Operation 316 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 9" [./components.h:112]   --->   Operation 317 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i27 %sub_ln112" [./components.h:112]   --->   Operation 318 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.71ns)   --->   "%icmp_ln112_3 = icmp_ne  i9 %trunc_ln112, i9 0" [./components.h:112]   --->   Operation 319 'icmp' 'icmp_ln112_3' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 25" [./components.h:112]   --->   Operation 320 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln112, i32 10" [./components.h:112]   --->   Operation 321 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%or_ln112 = or i1 %tmp_64, i1 %icmp_ln112_3" [./components.h:112]   --->   Operation 322 'or' 'or_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%and_ln112 = and i1 %or_ln112, i1 %tmp_62" [./components.h:112]   --->   Operation 323 'and' 'and_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node add_ln112)   --->   "%zext_ln112 = zext i1 %and_ln112" [./components.h:112]   --->   Operation 324 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln112 = add i16 %trunc_ln4, i16 %zext_ln112" [./components.h:112]   --->   Operation 325 'add' 'add_ln112' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.1, void %V42.i.i22.i.i482680.case.0" [./components.h:112]   --->   Operation 326 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 327 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 328 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 329 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 330 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 331 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 332 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 333 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit14" [./components.h:112]   --->   Operation 334 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 335 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit10" [./components.h:112]   --->   Operation 336 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 337 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit10" [./components.h:112]   --->   Operation 338 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 339 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit10" [./components.h:112]   --->   Operation 340 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 %add_ln112, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 341 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit10" [./components.h:112]   --->   Operation 342 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln112, i32 15" [./components.h:112]   --->   Operation 343 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112 = xor i1 %tmp_63, i1 1" [./components.h:112]   --->   Operation 344 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%or_ln112_3 = or i1 %tmp_65, i1 %xor_ln112" [./components.h:112]   --->   Operation 345 'or' 'or_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112_1 = xor i1 %tmp_61, i1 1" [./components.h:112]   --->   Operation 346 'xor' 'xor_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112_2 = xor i1 1, i1 %tmp_61" [./components.h:112]   --->   Operation 347 'xor' 'xor_ln112_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%xor_ln112_3 = xor i1 %xor_ln112_2, i1 %or_ln112_3" [./components.h:112]   --->   Operation 348 'xor' 'xor_ln112_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_1)   --->   "%or_ln112_1 = or i1 %tmp_65, i1 %xor_ln112_3" [./components.h:112]   --->   Operation 349 'or' 'or_ln112_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln112_1 = and i1 %or_ln112_1, i1 %xor_ln112_1" [./components.h:112]   --->   Operation 350 'and' 'and_ln112_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_2)   --->   "%or_ln112_4 = or i1 %tmp_63, i1 %tmp_65" [./components.h:112]   --->   Operation 351 'or' 'or_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln112_2)   --->   "%xor_ln112_4 = xor i1 %or_ln112_4, i1 1" [./components.h:112]   --->   Operation 352 'xor' 'xor_ln112_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln112_2 = and i1 %tmp_61, i1 %xor_ln112_4" [./components.h:112]   --->   Operation 353 'and' 'and_ln112_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.12ns)   --->   "%or_ln112_2 = or i1 %and_ln112_2, i1 %and_ln112_1" [./components.h:112]   --->   Operation 354 'or' 'or_ln112_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %or_ln112_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602, void %if.end.i.i.i588" [./components.h:112]   --->   Operation 355 'br' 'br_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %and_ln112_1, void %if.else.i.i.i596, void %if.then2.i.i.i595" [./components.h:112]   --->   Operation 356 'br' 'br_ln112' <Predicate = (or_ln112_2)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %and_ln112_2, void %if.end15.i.i.i601, void %if.then9.i.i.i600" [./components.h:112]   --->   Operation 357 'br' 'br_ln112' <Predicate = (or_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.161, void %V42.i.i22.i.i482680.case.060" [./components.h:112]   --->   Operation 358 'br' 'br_ln112' <Predicate = (or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.373, i2 0, void %V42.i.i22.i.i482680.case.070, i2 1, void %V42.i.i22.i.i482680.case.171, i2 2, void %V42.i.i22.i.i482680.case.272" [./components.h:112]   --->   Operation 359 'switch' 'switch_ln112' <Predicate = (!icmp_ln112_1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.66>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit59" [./components.h:112]   --->   Operation 360 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.367, i2 0, void %V42.i.i22.i.i482680.case.064, i2 1, void %V42.i.i22.i.i482680.case.165, i2 2, void %V42.i.i22.i.i482680.case.266" [./components.h:112]   --->   Operation 361 'switch' 'switch_ln112' <Predicate = (icmp_ln112_1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.66>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit59" [./components.h:112]   --->   Operation 362 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln112 = br void %if.end15.i.i.i601" [./components.h:112]   --->   Operation 363 'br' 'br_ln112' <Predicate = (or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln112 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602" [./components.h:112]   --->   Operation 364 'br' 'br_ln112' <Predicate = (or_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i482680.case.176, void %V42.i.i22.i.i482680.case.075" [./components.h:112]   --->   Operation 365 'br' 'br_ln112' <Predicate = (or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.388, i2 0, void %V42.i.i22.i.i482680.case.085, i2 1, void %V42.i.i22.i.i482680.case.186, i2 2, void %V42.i.i22.i.i482680.case.287" [./components.h:112]   --->   Operation 366 'switch' 'switch_ln112' <Predicate = (!icmp_ln112_1 & or_ln112_2 & and_ln112_1)> <Delay = 0.66>
ST_4 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit74" [./components.h:112]   --->   Operation 367 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 368 [1/1] (0.66ns)   --->   "%switch_ln112 = switch i2 %trunc_ln108, void %V42.i.i22.i.i482680.case.382, i2 0, void %V42.i.i22.i.i482680.case.079, i2 1, void %V42.i.i22.i.i482680.case.180, i2 2, void %V42.i.i22.i.i482680.case.281" [./components.h:112]   --->   Operation 368 'switch' 'switch_ln112' <Predicate = (icmp_ln112_1 & or_ln112_2 & and_ln112_1)> <Delay = 0.66>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit74" [./components.h:112]   --->   Operation 369 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln112 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit602" [./components.h:112]   --->   Operation 370 'br' 'br_ln112' <Predicate = (or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 26" [./components.h:113]   --->   Operation 371 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln113, i32 10, i32 25" [./components.h:113]   --->   Operation 372 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 9" [./components.h:113]   --->   Operation 373 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i27 %sub_ln113" [./components.h:113]   --->   Operation 374 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.71ns)   --->   "%icmp_ln113_1 = icmp_ne  i9 %trunc_ln113, i9 0" [./components.h:113]   --->   Operation 375 'icmp' 'icmp_ln113_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 25" [./components.h:113]   --->   Operation 376 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln113, i32 10" [./components.h:113]   --->   Operation 377 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%or_ln113 = or i1 %tmp_70, i1 %icmp_ln113_1" [./components.h:113]   --->   Operation 378 'or' 'or_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%and_ln113 = and i1 %or_ln113, i1 %tmp_68" [./components.h:113]   --->   Operation 379 'and' 'and_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln113_1)   --->   "%zext_ln113_1 = zext i1 %and_ln113" [./components.h:113]   --->   Operation 380 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln113_1 = add i16 %trunc_ln5, i16 %zext_ln113_1" [./components.h:113]   --->   Operation 381 'add' 'add_ln113_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1, void %V42.i.i22.i.i290706.case.0" [./components.h:113]   --->   Operation 382 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 383 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 384 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 385 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 386 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 387 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 388 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 389 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit34" [./components.h:113]   --->   Operation 390 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 391 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit30" [./components.h:113]   --->   Operation 392 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 393 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit30" [./components.h:113]   --->   Operation 394 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 395 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit30" [./components.h:113]   --->   Operation 396 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 %add_ln113_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 397 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit30" [./components.h:113]   --->   Operation 398 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln113_1, i32 15" [./components.h:113]   --->   Operation 399 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113 = xor i1 %tmp_69, i1 1" [./components.h:113]   --->   Operation 400 'xor' 'xor_ln113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%or_ln113_3 = or i1 %tmp_71, i1 %xor_ln113" [./components.h:113]   --->   Operation 401 'or' 'or_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_1 = xor i1 %tmp_67, i1 1" [./components.h:113]   --->   Operation 402 'xor' 'xor_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_2 = xor i1 1, i1 %tmp_67" [./components.h:113]   --->   Operation 403 'xor' 'xor_ln113_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%xor_ln113_3 = xor i1 %xor_ln113_2, i1 %or_ln113_3" [./components.h:113]   --->   Operation 404 'xor' 'xor_ln113_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_1)   --->   "%or_ln113_1 = or i1 %tmp_71, i1 %xor_ln113_3" [./components.h:113]   --->   Operation 405 'or' 'or_ln113_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_1 = and i1 %or_ln113_1, i1 %xor_ln113_1" [./components.h:113]   --->   Operation 406 'and' 'and_ln113_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_2)   --->   "%or_ln113_4 = or i1 %tmp_69, i1 %tmp_71" [./components.h:113]   --->   Operation 407 'or' 'or_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln113_2)   --->   "%xor_ln113_4 = xor i1 %or_ln113_4, i1 1" [./components.h:113]   --->   Operation 408 'xor' 'xor_ln113_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln113_2 = and i1 %tmp_67, i1 %xor_ln113_4" [./components.h:113]   --->   Operation 409 'and' 'and_ln113_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.12ns)   --->   "%or_ln113_2 = or i1 %and_ln113_2, i1 %and_ln113_1" [./components.h:113]   --->   Operation 410 'or' 'or_ln113_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %or_ln113_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410, void %if.end.i.i.i396" [./components.h:113]   --->   Operation 411 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %and_ln113_1, void %if.else.i.i.i404, void %if.then2.i.i.i403" [./components.h:113]   --->   Operation 412 'br' 'br_ln113' <Predicate = (or_ln113_2)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %and_ln113_2, void %if.end15.i.i.i409, void %if.then9.i.i.i408" [./components.h:113]   --->   Operation 413 'br' 'br_ln113' <Predicate = (or_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1106, void %V42.i.i22.i.i290706.case.0105" [./components.h:113]   --->   Operation 414 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 415 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0115, i2 2, void %V42.i.i22.i.i290706.case.3118, i2 0, void %V42.i.i22.i.i290706.case.1116, i2 1, void %V42.i.i22.i.i290706.case.2117" [./components.h:113]   --->   Operation 415 'switch' 'switch_ln113' <Predicate = (!icmp_ln112_1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit104" [./components.h:113]   --->   Operation 416 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 417 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0109, i2 2, void %V42.i.i22.i.i290706.case.3112, i2 0, void %V42.i.i22.i.i290706.case.1110, i2 1, void %V42.i.i22.i.i290706.case.2111" [./components.h:113]   --->   Operation 417 'switch' 'switch_ln113' <Predicate = (icmp_ln112_1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit104" [./components.h:113]   --->   Operation 418 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln113 = br void %if.end15.i.i.i409" [./components.h:113]   --->   Operation 419 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410" [./components.h:113]   --->   Operation 420 'br' 'br_ln113' <Predicate = (or_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i290706.case.1121, void %V42.i.i22.i.i290706.case.0120" [./components.h:113]   --->   Operation 421 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0130, i2 2, void %V42.i.i22.i.i290706.case.3133, i2 0, void %V42.i.i22.i.i290706.case.1131, i2 1, void %V42.i.i22.i.i290706.case.2132" [./components.h:113]   --->   Operation 422 'switch' 'switch_ln113' <Predicate = (!icmp_ln112_1 & or_ln113_2 & and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit119" [./components.h:113]   --->   Operation 423 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.66ns)   --->   "%switch_ln113 = switch i2 %trunc_ln108, void %V42.i.i22.i.i290706.case.0124, i2 2, void %V42.i.i22.i.i290706.case.3127, i2 0, void %V42.i.i22.i.i290706.case.1125, i2 1, void %V42.i.i22.i.i290706.case.2126" [./components.h:113]   --->   Operation 424 'switch' 'switch_ln113' <Predicate = (icmp_ln112_1 & or_ln113_2 & and_ln113_1)> <Delay = 0.66>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit119" [./components.h:113]   --->   Operation 425 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln113 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit410" [./components.h:113]   --->   Operation 426 'br' 'br_ln113' <Predicate = (or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 26" [./components.h:114]   --->   Operation 427 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%trunc_ln6 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln114, i32 10, i32 25" [./components.h:114]   --->   Operation 428 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 9" [./components.h:114]   --->   Operation 429 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i27 %sub_ln114" [./components.h:114]   --->   Operation 430 'trunc' 'trunc_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.71ns)   --->   "%icmp_ln114_1 = icmp_ne  i9 %trunc_ln114, i9 0" [./components.h:114]   --->   Operation 431 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 25" [./components.h:114]   --->   Operation 432 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln114, i32 10" [./components.h:114]   --->   Operation 433 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%or_ln114 = or i1 %tmp_76, i1 %icmp_ln114_1" [./components.h:114]   --->   Operation 434 'or' 'or_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%and_ln114 = and i1 %or_ln114, i1 %tmp_74" [./components.h:114]   --->   Operation 435 'and' 'and_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln114_1)   --->   "%zext_ln114_1 = zext i1 %and_ln114" [./components.h:114]   --->   Operation 436 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln114_1 = add i16 %trunc_ln6, i16 %zext_ln114_1" [./components.h:114]   --->   Operation 437 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1, void %V42.i.i22.i.i98733.case.0" [./components.h:114]   --->   Operation 438 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 439 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit54" [./components.h:114]   --->   Operation 440 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 441 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit54" [./components.h:114]   --->   Operation 442 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 443 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit54" [./components.h:114]   --->   Operation 444 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 445 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit54" [./components.h:114]   --->   Operation 446 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 447 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit50" [./components.h:114]   --->   Operation 448 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 449 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit50" [./components.h:114]   --->   Operation 450 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 451 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit50" [./components.h:114]   --->   Operation 452 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 %add_ln114_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 453 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit50" [./components.h:114]   --->   Operation 454 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln114_1, i32 15" [./components.h:114]   --->   Operation 455 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114 = xor i1 %tmp_75, i1 1" [./components.h:114]   --->   Operation 456 'xor' 'xor_ln114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%or_ln114_3 = or i1 %tmp_77, i1 %xor_ln114" [./components.h:114]   --->   Operation 457 'or' 'or_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_1 = xor i1 %tmp_73, i1 1" [./components.h:114]   --->   Operation 458 'xor' 'xor_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_2 = xor i1 1, i1 %tmp_73" [./components.h:114]   --->   Operation 459 'xor' 'xor_ln114_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%xor_ln114_3 = xor i1 %xor_ln114_2, i1 %or_ln114_3" [./components.h:114]   --->   Operation 460 'xor' 'xor_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_1)   --->   "%or_ln114_1 = or i1 %tmp_77, i1 %xor_ln114_3" [./components.h:114]   --->   Operation 461 'or' 'or_ln114_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114_1 = and i1 %or_ln114_1, i1 %xor_ln114_1" [./components.h:114]   --->   Operation 462 'and' 'and_ln114_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_2)   --->   "%or_ln114_4 = or i1 %tmp_75, i1 %tmp_77" [./components.h:114]   --->   Operation 463 'or' 'or_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node and_ln114_2)   --->   "%xor_ln114_4 = xor i1 %or_ln114_4, i1 1" [./components.h:114]   --->   Operation 464 'xor' 'xor_ln114_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln114_2 = and i1 %tmp_73, i1 %xor_ln114_4" [./components.h:114]   --->   Operation 465 'and' 'and_ln114_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/1] (0.12ns)   --->   "%or_ln114_2 = or i1 %and_ln114_2, i1 %and_ln114_1" [./components.h:114]   --->   Operation 466 'or' 'or_ln114_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %or_ln114_2, void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218, void %if.end.i.i.i204" [./components.h:114]   --->   Operation 467 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114_1, void %if.else.i.i.i212, void %if.then2.i.i.i211" [./components.h:114]   --->   Operation 468 'br' 'br_ln114' <Predicate = (or_ln114_2)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %and_ln114_2, void %if.end15.i.i.i217, void %if.then9.i.i.i216" [./components.h:114]   --->   Operation 469 'br' 'br_ln114' <Predicate = (or_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1151, void %V42.i.i22.i.i98733.case.0150" [./components.h:114]   --->   Operation 470 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1161, i2 2, void %V42.i.i22.i.i98733.case.0160, i2 1, void %V42.i.i22.i.i98733.case.3163, i2 0, void %V42.i.i22.i.i98733.case.2162" [./components.h:114]   --->   Operation 471 'switch' 'switch_ln114' <Predicate = (!icmp_ln112_1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit149" [./components.h:114]   --->   Operation 472 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1155, i2 2, void %V42.i.i22.i.i98733.case.0154, i2 1, void %V42.i.i22.i.i98733.case.3157, i2 0, void %V42.i.i22.i.i98733.case.2156" [./components.h:114]   --->   Operation 473 'switch' 'switch_ln114' <Predicate = (icmp_ln112_1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit149" [./components.h:114]   --->   Operation 474 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln114 = br void %if.end15.i.i.i217" [./components.h:114]   --->   Operation 475 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218" [./components.h:114]   --->   Operation 476 'br' 'br_ln114' <Predicate = (or_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i98733.case.1166, void %V42.i.i22.i.i98733.case.0165" [./components.h:114]   --->   Operation 477 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1176, i2 2, void %V42.i.i22.i.i98733.case.0175, i2 1, void %V42.i.i22.i.i98733.case.3178, i2 0, void %V42.i.i22.i.i98733.case.2177" [./components.h:114]   --->   Operation 478 'switch' 'switch_ln114' <Predicate = (!icmp_ln112_1 & or_ln114_2 & and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit164" [./components.h:114]   --->   Operation 479 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.66ns)   --->   "%switch_ln114 = switch i2 %trunc_ln108, void %V42.i.i22.i.i98733.case.1170, i2 2, void %V42.i.i22.i.i98733.case.0169, i2 1, void %V42.i.i22.i.i98733.case.3172, i2 0, void %V42.i.i22.i.i98733.case.2171" [./components.h:114]   --->   Operation 480 'switch' 'switch_ln114' <Predicate = (icmp_ln112_1 & or_ln114_2 & and_ln114_1)> <Delay = 0.66>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit164" [./components.h:114]   --->   Operation 481 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln114 = br void %_ZN13ap_fixed_baseILi16ELi6ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0EEmIILi32ELi12ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit218" [./components.h:114]   --->   Operation 482 'br' 'br_ln114' <Predicate = (or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 26" [./components.h:115]   --->   Operation 483 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i27.i32.i32, i27 %sub_ln115, i32 10, i32 25" [./components.h:115]   --->   Operation 484 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 9" [./components.h:115]   --->   Operation 485 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i27 %sub_ln115" [./components.h:115]   --->   Operation 486 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.71ns)   --->   "%icmp_ln115_1 = icmp_ne  i9 %trunc_ln115, i9 0" [./components.h:115]   --->   Operation 487 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 25" [./components.h:115]   --->   Operation 488 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sub_ln115, i32 10" [./components.h:115]   --->   Operation 489 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%or_ln115 = or i1 %tmp_82, i1 %icmp_ln115_1" [./components.h:115]   --->   Operation 490 'or' 'or_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%and_ln115 = and i1 %or_ln115, i1 %tmp_80" [./components.h:115]   --->   Operation 491 'and' 'and_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%zext_ln115_1 = zext i1 %and_ln115" [./components.h:115]   --->   Operation 492 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln115_1 = add i16 %trunc_ln7, i16 %zext_ln115_1" [./components.h:115]   --->   Operation 493 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1, void %V42.i.i22.i.i760.case.0" [./components.h:115]   --->   Operation 494 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 495 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit209" [./components.h:115]   --->   Operation 496 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 497 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 497 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit209" [./components.h:115]   --->   Operation 498 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 499 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit209" [./components.h:115]   --->   Operation 500 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 501 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit209" [./components.h:115]   --->   Operation 502 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 503 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit205" [./components.h:115]   --->   Operation 504 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0)> <Delay = 0.00>
ST_4 : Operation 505 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 505 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit205" [./components.h:115]   --->   Operation 506 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 507 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit205" [./components.h:115]   --->   Operation 508 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1)> <Delay = 0.00>
ST_4 : Operation 509 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 %add_ln115_1, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 509 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit205" [./components.h:115]   --->   Operation 510 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3)> <Delay = 0.00>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln115_1, i32 15" [./components.h:115]   --->   Operation 511 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115 = xor i1 %tmp_81, i1 1" [./components.h:115]   --->   Operation 512 'xor' 'xor_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%or_ln115_3 = or i1 %tmp_83, i1 %xor_ln115" [./components.h:115]   --->   Operation 513 'or' 'or_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_1 = xor i1 %tmp_79, i1 1" [./components.h:115]   --->   Operation 514 'xor' 'xor_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_2 = xor i1 1, i1 %tmp_79" [./components.h:115]   --->   Operation 515 'xor' 'xor_ln115_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%xor_ln115_3 = xor i1 %xor_ln115_2, i1 %or_ln115_3" [./components.h:115]   --->   Operation 516 'xor' 'xor_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_1)   --->   "%or_ln115_1 = or i1 %tmp_83, i1 %xor_ln115_3" [./components.h:115]   --->   Operation 517 'or' 'or_ln115_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115_1 = and i1 %or_ln115_1, i1 %xor_ln115_1" [./components.h:115]   --->   Operation 518 'and' 'and_ln115_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%or_ln115_4 = or i1 %tmp_81, i1 %tmp_83" [./components.h:115]   --->   Operation 519 'or' 'or_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln115_2)   --->   "%xor_ln115_4 = xor i1 %or_ln115_4, i1 1" [./components.h:115]   --->   Operation 520 'xor' 'xor_ln115_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln115_2 = and i1 %tmp_79, i1 %xor_ln115_4" [./components.h:115]   --->   Operation 521 'and' 'and_ln115_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.12ns)   --->   "%or_ln115_2 = or i1 %and_ln115_2, i1 %and_ln115_1" [./components.h:115]   --->   Operation 522 'or' 'or_ln115_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %or_ln115_2, void %for.inc, void %if.end.i.i.i25" [./components.h:115]   --->   Operation 523 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_1, void %if.else.i.i.i, void %if.then2.i.i.i" [./components.h:115]   --->   Operation 524 'br' 'br_ln115' <Predicate = (or_ln115_2)> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %and_ln115_2, void %if.end15.i.i.i, void %if.then9.i.i.i" [./components.h:115]   --->   Operation 525 'br' 'br_ln115' <Predicate = (or_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1216, void %V42.i.i22.i.i760.case.0215" [./components.h:115]   --->   Operation 526 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2227, i2 1, void %V42.i.i22.i.i760.case.0225, i2 2, void %V42.i.i22.i.i760.case.1226, i2 0, void %V42.i.i22.i.i760.case.3228" [./components.h:115]   --->   Operation 527 'switch' 'switch_ln115' <Predicate = (!icmp_ln112_1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit214" [./components.h:115]   --->   Operation 528 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2221, i2 1, void %V42.i.i22.i.i760.case.0219, i2 2, void %V42.i.i22.i.i760.case.1220, i2 0, void %V42.i.i22.i.i760.case.3222" [./components.h:115]   --->   Operation 529 'switch' 'switch_ln115' <Predicate = (icmp_ln112_1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit214" [./components.h:115]   --->   Operation 530 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln115 = br void %if.end15.i.i.i" [./components.h:115]   --->   Operation 531 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc" [./components.h:115]   --->   Operation 532 'br' 'br_ln115' <Predicate = (or_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln112_1, void %V42.i.i22.i.i760.case.1231, void %V42.i.i22.i.i760.case.0230" [./components.h:115]   --->   Operation 533 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2242, i2 1, void %V42.i.i22.i.i760.case.0240, i2 2, void %V42.i.i22.i.i760.case.1241, i2 0, void %V42.i.i22.i.i760.case.3243" [./components.h:115]   --->   Operation 534 'switch' 'switch_ln115' <Predicate = (!icmp_ln112_1 & or_ln115_2 & and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit229" [./components.h:115]   --->   Operation 535 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.66ns)   --->   "%switch_ln115 = switch i2 %trunc_ln108, void %V42.i.i22.i.i760.case.2236, i2 1, void %V42.i.i22.i.i760.case.0234, i2 2, void %V42.i.i22.i.i760.case.1235, i2 0, void %V42.i.i22.i.i760.case.3237" [./components.h:115]   --->   Operation 536 'switch' 'switch_ln115' <Predicate = (icmp_ln112_1 & or_ln115_2 & and_ln115_1)> <Delay = 0.66>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit229" [./components.h:115]   --->   Operation 537 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc" [./components.h:115]   --->   Operation 538 'br' 'br_ln115' <Predicate = (or_ln115_2 & and_ln115_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.68>
ST_5 : Operation 539 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 539 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit69" [./components.h:112]   --->   Operation 540 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 541 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit69" [./components.h:112]   --->   Operation 542 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 543 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit69" [./components.h:112]   --->   Operation 544 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 545 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit69" [./components.h:112]   --->   Operation 546 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 547 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit63" [./components.h:112]   --->   Operation 548 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 549 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit63" [./components.h:112]   --->   Operation 550 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 551 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit63" [./components.h:112]   --->   Operation 552 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 553 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit63" [./components.h:112]   --->   Operation 554 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_2 & !and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6" [./components.h:112]   --->   Operation 555 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit84" [./components.h:112]   --->   Operation 556 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6" [./components.h:112]   --->   Operation 557 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit84" [./components.h:112]   --->   Operation 558 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6" [./components.h:112]   --->   Operation 559 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit84" [./components.h:112]   --->   Operation 560 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 561 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6" [./components.h:112]   --->   Operation 561 'store' 'store_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit84" [./components.h:112]   --->   Operation 562 'br' 'br_ln112' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 563 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6" [./components.h:112]   --->   Operation 563 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit78" [./components.h:112]   --->   Operation 564 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 565 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6" [./components.h:112]   --->   Operation 565 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit78" [./components.h:112]   --->   Operation 566 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 567 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6" [./components.h:112]   --->   Operation 567 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit78" [./components.h:112]   --->   Operation 568 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 569 [1/1] (0.68ns)   --->   "%store_ln112 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6" [./components.h:112]   --->   Operation 569 'store' 'store_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln112 = br void %V42.i.i22.i.i482680.exit78" [./components.h:112]   --->   Operation 570 'br' 'br_ln112' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln112_2 & and_ln112_1)> <Delay = 0.00>
ST_5 : Operation 571 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 571 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit114" [./components.h:113]   --->   Operation 572 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 573 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 573 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit114" [./components.h:113]   --->   Operation 574 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 575 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 575 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit114" [./components.h:113]   --->   Operation 576 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 577 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 577 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit114" [./components.h:113]   --->   Operation 578 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 579 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 579 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit108" [./components.h:113]   --->   Operation 580 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 581 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 581 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 582 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit108" [./components.h:113]   --->   Operation 582 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 583 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 583 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit108" [./components.h:113]   --->   Operation 584 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 585 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 585 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit108" [./components.h:113]   --->   Operation 586 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_2 & !and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 587 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5" [./components.h:113]   --->   Operation 587 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit129" [./components.h:113]   --->   Operation 588 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 589 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5" [./components.h:113]   --->   Operation 589 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit129" [./components.h:113]   --->   Operation 590 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 591 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5" [./components.h:113]   --->   Operation 591 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit129" [./components.h:113]   --->   Operation 592 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 593 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5" [./components.h:113]   --->   Operation 593 'store' 'store_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 594 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit129" [./components.h:113]   --->   Operation 594 'br' 'br_ln113' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 595 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5" [./components.h:113]   --->   Operation 595 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit123" [./components.h:113]   --->   Operation 596 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 597 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5" [./components.h:113]   --->   Operation 597 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit123" [./components.h:113]   --->   Operation 598 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 599 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5" [./components.h:113]   --->   Operation 599 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit123" [./components.h:113]   --->   Operation 600 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 601 [1/1] (0.68ns)   --->   "%store_ln113 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5" [./components.h:113]   --->   Operation 601 'store' 'store_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln113 = br void %V42.i.i22.i.i290706.exit123" [./components.h:113]   --->   Operation 602 'br' 'br_ln113' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln113_2 & and_ln113_1)> <Delay = 0.00>
ST_5 : Operation 603 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 603 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit159" [./components.h:114]   --->   Operation 604 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 605 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 605 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 606 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit159" [./components.h:114]   --->   Operation 606 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 607 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 607 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit159" [./components.h:114]   --->   Operation 608 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 609 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 609 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit159" [./components.h:114]   --->   Operation 610 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 611 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 611 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit153" [./components.h:114]   --->   Operation 612 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 613 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 613 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 614 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit153" [./components.h:114]   --->   Operation 614 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 615 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 615 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit153" [./components.h:114]   --->   Operation 616 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 617 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 617 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit153" [./components.h:114]   --->   Operation 618 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_2 & !and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 619 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4" [./components.h:114]   --->   Operation 619 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 620 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit174" [./components.h:114]   --->   Operation 620 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 621 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4" [./components.h:114]   --->   Operation 621 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit174" [./components.h:114]   --->   Operation 622 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4" [./components.h:114]   --->   Operation 623 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit174" [./components.h:114]   --->   Operation 624 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 625 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4" [./components.h:114]   --->   Operation 625 'store' 'store_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit174" [./components.h:114]   --->   Operation 626 'br' 'br_ln114' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 627 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4" [./components.h:114]   --->   Operation 627 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit168" [./components.h:114]   --->   Operation 628 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 629 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4" [./components.h:114]   --->   Operation 629 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit168" [./components.h:114]   --->   Operation 630 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4" [./components.h:114]   --->   Operation 631 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 632 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit168" [./components.h:114]   --->   Operation 632 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 633 [1/1] (0.68ns)   --->   "%store_ln114 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4" [./components.h:114]   --->   Operation 633 'store' 'store_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln114 = br void %V42.i.i22.i.i98733.exit168" [./components.h:114]   --->   Operation 634 'br' 'br_ln114' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln114_2 & and_ln114_1)> <Delay = 0.00>
ST_5 : Operation 635 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 635 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit224" [./components.h:115]   --->   Operation 636 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 637 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 637 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit224" [./components.h:115]   --->   Operation 638 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 639 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 639 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 640 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit224" [./components.h:115]   --->   Operation 640 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 641 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 641 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit224" [./components.h:115]   --->   Operation 642 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 643 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 643 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit218" [./components.h:115]   --->   Operation 644 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 645 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 645 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit218" [./components.h:115]   --->   Operation 646 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 647 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 647 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit218" [./components.h:115]   --->   Operation 648 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 649 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32768, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 649 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit218" [./components.h:115]   --->   Operation 650 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_2 & !and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 651 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add" [./components.h:115]   --->   Operation 651 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit239" [./components.h:115]   --->   Operation 652 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 653 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add" [./components.h:115]   --->   Operation 653 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 654 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit239" [./components.h:115]   --->   Operation 654 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 655 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add" [./components.h:115]   --->   Operation 655 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 656 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit239" [./components.h:115]   --->   Operation 656 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 657 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add" [./components.h:115]   --->   Operation 657 'store' 'store_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit239" [./components.h:115]   --->   Operation 658 'br' 'br_ln115' <Predicate = (!icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 659 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add" [./components.h:115]   --->   Operation 659 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 660 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit233" [./components.h:115]   --->   Operation 660 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 0 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 661 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add" [./components.h:115]   --->   Operation 661 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 662 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit233" [./components.h:115]   --->   Operation 662 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 2 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 663 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add" [./components.h:115]   --->   Operation 663 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 664 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit233" [./components.h:115]   --->   Operation 664 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 1 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>
ST_5 : Operation 665 [1/1] (0.68ns)   --->   "%store_ln115 = store i16 32767, i1 %p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add" [./components.h:115]   --->   Operation 665 'store' 'store_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.68> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 92 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln115 = br void %V42.i.i22.i.i760.exit233" [./components.h:115]   --->   Operation 666 'br' 'br_ln115' <Predicate = (icmp_ln112_1 & trunc_ln108 == 3 & or_ln115_2 & and_ln115_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ delta_2_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delta_2_cast2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ LUT_B3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ LUT_B2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ LUT_B1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ LUT_B0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                                   (alloca           ) [ 011100]
eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read              (read             ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read              (read             ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read         (read             ) [ 000000]
eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read         (read             ) [ 000000]
delta_2_cast2_read                                                                  (read             ) [ 000000]
delta_2_cast_read                                                                   (read             ) [ 000000]
delta_2_cast2_cast                                                                  (sext             ) [ 001100]
delta_2_cast_cast                                                                   (sext             ) [ 001100]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
specmemcore_ln0                                                                     (specmemcore      ) [ 000000]
store_ln104                                                                         (store            ) [ 000000]
br_ln0                                                                              (br               ) [ 000000]
i_1                                                                                 (load             ) [ 001100]
icmp_ln104                                                                          (icmp             ) [ 011100]
icmp_ln108                                                                          (icmp             ) [ 001100]
k                                                                                   (select           ) [ 001000]
trunc_ln108                                                                         (trunc            ) [ 011111]
tmp                                                                                 (bitselect        ) [ 001000]
u_index                                                                             (select           ) [ 000000]
zext_ln112_1                                                                        (zext             ) [ 000000]
LUT_B0_addr                                                                         (getelementptr    ) [ 001000]
LUT_B1_addr                                                                         (getelementptr    ) [ 001000]
LUT_B2_addr                                                                         (getelementptr    ) [ 001000]
LUT_B3_addr                                                                         (getelementptr    ) [ 001000]
zext_ln108                                                                          (zext             ) [ 000000]
LUT_B0_load                                                                         (load             ) [ 000000]
zext_ln112_2                                                                        (zext             ) [ 000000]
mul_ln112                                                                           (mul              ) [ 000100]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6 (getelementptr    ) [ 011111]
LUT_B1_load                                                                         (load             ) [ 000000]
zext_ln113_2                                                                        (zext             ) [ 000000]
mul_ln113                                                                           (mul              ) [ 000100]
add_ln113                                                                           (add              ) [ 000000]
tmp_66                                                                              (bitselect        ) [ 000000]
zext_ln113                                                                          (zext             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5 (getelementptr    ) [ 011111]
LUT_B2_load                                                                         (load             ) [ 000100]
add_ln114                                                                           (add              ) [ 000000]
tmp_72                                                                              (bitselect        ) [ 000000]
zext_ln114                                                                          (zext             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4 (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4 (getelementptr    ) [ 011111]
LUT_B3_load                                                                         (load             ) [ 000100]
add_ln115                                                                           (add              ) [ 000000]
tmp_78                                                                              (bitselect        ) [ 000000]
zext_ln115                                                                          (zext             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add   (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add   (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add   (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add   (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add   (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add   (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add   (getelementptr    ) [ 011111]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add   (getelementptr    ) [ 011111]
add_ln104                                                                           (add              ) [ 000000]
br_ln104                                                                            (br               ) [ 000000]
specpipeline_ln105                                                                  (specpipeline     ) [ 000000]
speclooptripcount_ln104                                                             (speclooptripcount) [ 000000]
specloopname_ln104                                                                  (specloopname     ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 (load             ) [ 000000]
tmp_s                                                                               (sparsemux        ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 (load             ) [ 000000]
tmp_47                                                                              (sparsemux        ) [ 000000]
select_ln112                                                                        (select           ) [ 000000]
shl_ln                                                                              (bitconcatenate   ) [ 000000]
sext_ln112                                                                          (sext             ) [ 000000]
sext_ln112_1                                                                        (sext             ) [ 000000]
sext_ln112_2                                                                        (sext             ) [ 000000]
sub_ln112                                                                           (sub              ) [ 010010]
icmp_ln112                                                                          (icmp             ) [ 000100]
icmp_ln112_1                                                                        (icmp             ) [ 011111]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
switch_ln112                                                                        (switch           ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
switch_ln112                                                                        (switch           ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
switch_ln112                                                                        (switch           ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
switch_ln112                                                                        (switch           ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 (load             ) [ 000000]
tmp_48                                                                              (sparsemux        ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 (load             ) [ 000000]
tmp_49                                                                              (sparsemux        ) [ 000000]
select_ln113                                                                        (select           ) [ 000000]
shl_ln1                                                                             (bitconcatenate   ) [ 000000]
sext_ln113                                                                          (sext             ) [ 000000]
sext_ln113_1                                                                        (sext             ) [ 000000]
sub_ln113                                                                           (sub              ) [ 010010]
icmp_ln113                                                                          (icmp             ) [ 000100]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
switch_ln113                                                                        (switch           ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
switch_ln113                                                                        (switch           ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
switch_ln113                                                                        (switch           ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
switch_ln113                                                                        (switch           ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
zext_ln114_2                                                                        (zext             ) [ 000000]
mul_ln114                                                                           (mul              ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 (load             ) [ 000000]
tmp_50                                                                              (sparsemux        ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 (load             ) [ 000000]
tmp_51                                                                              (sparsemux        ) [ 000000]
select_ln114                                                                        (select           ) [ 000000]
shl_ln2                                                                             (bitconcatenate   ) [ 000000]
sext_ln114                                                                          (sext             ) [ 000000]
sext_ln114_1                                                                        (sext             ) [ 000000]
sub_ln114                                                                           (sub              ) [ 010010]
icmp_ln114                                                                          (icmp             ) [ 000100]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
switch_ln114                                                                        (switch           ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
switch_ln114                                                                        (switch           ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
switch_ln114                                                                        (switch           ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
switch_ln114                                                                        (switch           ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
zext_ln115_2                                                                        (zext             ) [ 000000]
mul_ln115                                                                           (mul              ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa   (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa   (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa   (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa   (load             ) [ 000000]
tmp_52                                                                              (sparsemux        ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa   (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa   (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa   (load             ) [ 000000]
p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa   (load             ) [ 000000]
tmp_53                                                                              (sparsemux        ) [ 000000]
select_ln115                                                                        (select           ) [ 000000]
shl_ln3                                                                             (bitconcatenate   ) [ 000000]
sext_ln115                                                                          (sext             ) [ 000000]
sext_ln115_1                                                                        (sext             ) [ 000000]
sext_ln115_2                                                                        (sext             ) [ 000000]
sub_ln115                                                                           (sub              ) [ 010010]
icmp_ln115                                                                          (icmp             ) [ 000100]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
switch_ln115                                                                        (switch           ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
switch_ln115                                                                        (switch           ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
switch_ln115                                                                        (switch           ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
switch_ln115                                                                        (switch           ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln104                                                                         (store            ) [ 000000]
br_ln104                                                                            (br               ) [ 000000]
tmp_61                                                                              (bitselect        ) [ 000000]
trunc_ln4                                                                           (partselect       ) [ 000000]
tmp_62                                                                              (bitselect        ) [ 000000]
trunc_ln112                                                                         (trunc            ) [ 000000]
icmp_ln112_3                                                                        (icmp             ) [ 000000]
tmp_63                                                                              (bitselect        ) [ 000000]
tmp_64                                                                              (bitselect        ) [ 000000]
or_ln112                                                                            (or               ) [ 000000]
and_ln112                                                                           (and              ) [ 000000]
zext_ln112                                                                          (zext             ) [ 000000]
add_ln112                                                                           (add              ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
tmp_65                                                                              (bitselect        ) [ 000000]
xor_ln112                                                                           (xor              ) [ 000000]
or_ln112_3                                                                          (or               ) [ 000000]
xor_ln112_1                                                                         (xor              ) [ 000000]
xor_ln112_2                                                                         (xor              ) [ 000000]
xor_ln112_3                                                                         (xor              ) [ 000000]
or_ln112_1                                                                          (or               ) [ 000000]
and_ln112_1                                                                         (and              ) [ 011011]
or_ln112_4                                                                          (or               ) [ 000000]
xor_ln112_4                                                                         (xor              ) [ 000000]
and_ln112_2                                                                         (and              ) [ 011011]
or_ln112_2                                                                          (or               ) [ 011011]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
switch_ln112                                                                        (switch           ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
switch_ln112                                                                        (switch           ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
switch_ln112                                                                        (switch           ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
switch_ln112                                                                        (switch           ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
tmp_67                                                                              (bitselect        ) [ 000000]
trunc_ln5                                                                           (partselect       ) [ 000000]
tmp_68                                                                              (bitselect        ) [ 000000]
trunc_ln113                                                                         (trunc            ) [ 000000]
icmp_ln113_1                                                                        (icmp             ) [ 000000]
tmp_69                                                                              (bitselect        ) [ 000000]
tmp_70                                                                              (bitselect        ) [ 000000]
or_ln113                                                                            (or               ) [ 000000]
and_ln113                                                                           (and              ) [ 000000]
zext_ln113_1                                                                        (zext             ) [ 000000]
add_ln113_1                                                                         (add              ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
tmp_71                                                                              (bitselect        ) [ 000000]
xor_ln113                                                                           (xor              ) [ 000000]
or_ln113_3                                                                          (or               ) [ 000000]
xor_ln113_1                                                                         (xor              ) [ 000000]
xor_ln113_2                                                                         (xor              ) [ 000000]
xor_ln113_3                                                                         (xor              ) [ 000000]
or_ln113_1                                                                          (or               ) [ 000000]
and_ln113_1                                                                         (and              ) [ 011011]
or_ln113_4                                                                          (or               ) [ 000000]
xor_ln113_4                                                                         (xor              ) [ 000000]
and_ln113_2                                                                         (and              ) [ 011011]
or_ln113_2                                                                          (or               ) [ 011011]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
switch_ln113                                                                        (switch           ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
switch_ln113                                                                        (switch           ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
switch_ln113                                                                        (switch           ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
switch_ln113                                                                        (switch           ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
tmp_73                                                                              (bitselect        ) [ 000000]
trunc_ln6                                                                           (partselect       ) [ 000000]
tmp_74                                                                              (bitselect        ) [ 000000]
trunc_ln114                                                                         (trunc            ) [ 000000]
icmp_ln114_1                                                                        (icmp             ) [ 000000]
tmp_75                                                                              (bitselect        ) [ 000000]
tmp_76                                                                              (bitselect        ) [ 000000]
or_ln114                                                                            (or               ) [ 000000]
and_ln114                                                                           (and              ) [ 000000]
zext_ln114_1                                                                        (zext             ) [ 000000]
add_ln114_1                                                                         (add              ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
tmp_77                                                                              (bitselect        ) [ 000000]
xor_ln114                                                                           (xor              ) [ 000000]
or_ln114_3                                                                          (or               ) [ 000000]
xor_ln114_1                                                                         (xor              ) [ 000000]
xor_ln114_2                                                                         (xor              ) [ 000000]
xor_ln114_3                                                                         (xor              ) [ 000000]
or_ln114_1                                                                          (or               ) [ 000000]
and_ln114_1                                                                         (and              ) [ 011011]
or_ln114_4                                                                          (or               ) [ 000000]
xor_ln114_4                                                                         (xor              ) [ 000000]
and_ln114_2                                                                         (and              ) [ 011011]
or_ln114_2                                                                          (or               ) [ 011011]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
switch_ln114                                                                        (switch           ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
switch_ln114                                                                        (switch           ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
switch_ln114                                                                        (switch           ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
switch_ln114                                                                        (switch           ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
tmp_79                                                                              (bitselect        ) [ 000000]
trunc_ln7                                                                           (partselect       ) [ 000000]
tmp_80                                                                              (bitselect        ) [ 000000]
trunc_ln115                                                                         (trunc            ) [ 000000]
icmp_ln115_1                                                                        (icmp             ) [ 000000]
tmp_81                                                                              (bitselect        ) [ 000000]
tmp_82                                                                              (bitselect        ) [ 000000]
or_ln115                                                                            (or               ) [ 000000]
and_ln115                                                                           (and              ) [ 000000]
zext_ln115_1                                                                        (zext             ) [ 000000]
add_ln115_1                                                                         (add              ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
tmp_83                                                                              (bitselect        ) [ 000000]
xor_ln115                                                                           (xor              ) [ 000000]
or_ln115_3                                                                          (or               ) [ 000000]
xor_ln115_1                                                                         (xor              ) [ 000000]
xor_ln115_2                                                                         (xor              ) [ 000000]
xor_ln115_3                                                                         (xor              ) [ 000000]
or_ln115_1                                                                          (or               ) [ 000000]
and_ln115_1                                                                         (and              ) [ 011011]
or_ln115_4                                                                          (or               ) [ 000000]
xor_ln115_4                                                                         (xor              ) [ 000000]
and_ln115_2                                                                         (and              ) [ 011011]
or_ln115_2                                                                          (or               ) [ 011011]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
switch_ln115                                                                        (switch           ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
switch_ln115                                                                        (switch           ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
switch_ln115                                                                        (switch           ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
switch_ln115                                                                        (switch           ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln112                                                                         (store            ) [ 000000]
br_ln112                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln113                                                                         (store            ) [ 000000]
br_ln113                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln114                                                                         (store            ) [ 000000]
br_ln114                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
store_ln115                                                                         (store            ) [ 000000]
br_ln115                                                                            (br               ) [ 000000]
ret_ln0                                                                             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delta_2_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_2_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="delta_2_cast2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_2_cast2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="LUT_B3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="LUT_B2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="LUT_B1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="LUT_B0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_B0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i16.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="delta_2_cast2_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delta_2_cast2_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="delta_2_cast_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delta_2_cast_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="LUT_B0_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B0_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LUT_B0_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="LUT_B1_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B1_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LUT_B1_load/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="LUT_B2_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B2_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LUT_B2_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="LUT_B3_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_B3_addr/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LUT_B3_load/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="1"/>
<pin id="542" dir="0" index="4" bw="1" slack="0"/>
<pin id="543" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="544" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="16" slack="0"/>
<pin id="545" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa/2 store_ln112/3 store_ln113/3 store_ln114/3 store_ln115/3 store_ln112/4 store_ln113/4 store_ln114/4 store_ln115/4 store_ln112/5 store_ln112/5 store_ln113/5 store_ln113/5 store_ln114/5 store_ln114/5 store_ln115/5 store_ln115/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="1"/>
<pin id="537" dir="0" index="4" bw="1" slack="0"/>
<pin id="538" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="539" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="16" slack="0"/>
<pin id="540" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa/2 store_ln112/3 store_ln113/3 store_ln114/3 store_ln115/3 store_ln112/4 store_ln113/4 store_ln114/4 store_ln115/4 store_ln112/5 store_ln112/5 store_ln113/5 store_ln113/5 store_ln114/5 store_ln114/5 store_ln115/5 store_ln115/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="1"/>
<pin id="532" dir="0" index="4" bw="1" slack="0"/>
<pin id="533" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="534" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="16" slack="0"/>
<pin id="535" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa/2 store_ln112/3 store_ln113/3 store_ln114/3 store_ln115/3 store_ln112/4 store_ln113/4 store_ln114/4 store_ln115/4 store_ln112/5 store_ln112/5 store_ln113/5 store_ln113/5 store_ln114/5 store_ln114/5 store_ln115/5 store_ln115/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="1"/>
<pin id="547" dir="0" index="4" bw="1" slack="0"/>
<pin id="548" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="549" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="16" slack="0"/>
<pin id="550" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa/2 store_ln112/3 store_ln113/3 store_ln114/3 store_ln115/3 store_ln112/4 store_ln113/4 store_ln114/4 store_ln115/4 store_ln112/5 store_ln112/5 store_ln113/5 store_ln113/5 store_ln114/5 store_ln114/5 store_ln115/5 store_ln115/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="1"/>
<pin id="522" dir="0" index="4" bw="1" slack="0"/>
<pin id="523" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="524" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="16" slack="0"/>
<pin id="525" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa/2 store_ln112/3 store_ln113/3 store_ln114/3 store_ln115/3 store_ln112/4 store_ln113/4 store_ln114/4 store_ln115/4 store_ln112/5 store_ln112/5 store_ln113/5 store_ln113/5 store_ln114/5 store_ln114/5 store_ln115/5 store_ln115/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="1"/>
<pin id="517" dir="0" index="4" bw="1" slack="0"/>
<pin id="518" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="519" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="16" slack="0"/>
<pin id="520" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa/2 store_ln112/3 store_ln113/3 store_ln114/3 store_ln115/3 store_ln112/4 store_ln113/4 store_ln114/4 store_ln115/4 store_ln112/5 store_ln112/5 store_ln113/5 store_ln113/5 store_ln114/5 store_ln114/5 store_ln115/5 store_ln115/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="1"/>
<pin id="512" dir="0" index="4" bw="1" slack="0"/>
<pin id="513" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="514" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="16" slack="0"/>
<pin id="515" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa/2 store_ln112/3 store_ln113/3 store_ln114/3 store_ln115/3 store_ln112/4 store_ln113/4 store_ln114/4 store_ln115/4 store_ln112/5 store_ln112/5 store_ln113/5 store_ln113/5 store_ln114/5 store_ln114/5 store_ln115/5 store_ln115/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="1"/>
<pin id="527" dir="0" index="4" bw="1" slack="0"/>
<pin id="528" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="529" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="16" slack="0"/>
<pin id="530" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4/2 p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa/2 store_ln112/3 store_ln113/3 store_ln114/3 store_ln115/3 store_ln112/4 store_ln113/4 store_ln114/4 store_ln115/4 store_ln112/5 store_ln112/5 store_ln113/5 store_ln113/5 store_ln114/5 store_ln114/5 store_ln115/5 store_ln115/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="1" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="1" slack="0"/>
<pin id="402" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_gep_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_gep_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_gep_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_gep_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="1" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_gep_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_gep_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_gep_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="delta_2_cast2_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="delta_2_cast2_cast/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="delta_2_cast_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="delta_2_cast_cast/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln104_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="2" slack="0"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="i_1_load_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln104_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="2" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln108_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="k_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="3" slack="0"/>
<pin id="599" dir="0" index="2" bw="3" slack="0"/>
<pin id="600" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln108_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="3" slack="0"/>
<pin id="611" dir="0" index="2" bw="3" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="u_index_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="u_index/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="zext_ln112_1_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln108_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="1"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln108/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln112_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="0"/>
<pin id="645" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_2/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="mul_ln112_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="0" index="1" bw="16" slack="1"/>
<pin id="650" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln112/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln113_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_2/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="mul_ln113_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="1"/>
<pin id="659" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln113/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln113_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="1"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_66_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="3" slack="0"/>
<pin id="669" dir="0" index="2" bw="3" slack="0"/>
<pin id="670" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln113_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="add_ln114_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="3" slack="1"/>
<pin id="688" dir="0" index="1" bw="3" slack="0"/>
<pin id="689" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_72_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="3" slack="0"/>
<pin id="694" dir="0" index="2" bw="3" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_72/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln114_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln115_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="1"/>
<pin id="713" dir="0" index="1" bw="3" slack="0"/>
<pin id="714" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/2 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_78_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="3" slack="0"/>
<pin id="719" dir="0" index="2" bw="3" slack="0"/>
<pin id="720" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln115_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="1" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln104_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="2"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_s_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="0" index="1" bw="2" slack="0"/>
<pin id="744" dir="0" index="2" bw="16" slack="0"/>
<pin id="745" dir="0" index="3" bw="2" slack="0"/>
<pin id="746" dir="0" index="4" bw="16" slack="0"/>
<pin id="747" dir="0" index="5" bw="2" slack="0"/>
<pin id="748" dir="0" index="6" bw="16" slack="0"/>
<pin id="749" dir="0" index="7" bw="2" slack="0"/>
<pin id="750" dir="0" index="8" bw="16" slack="0"/>
<pin id="751" dir="0" index="9" bw="16" slack="0"/>
<pin id="752" dir="0" index="10" bw="2" slack="2"/>
<pin id="753" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_47_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="0" index="1" bw="2" slack="0"/>
<pin id="767" dir="0" index="2" bw="16" slack="0"/>
<pin id="768" dir="0" index="3" bw="2" slack="0"/>
<pin id="769" dir="0" index="4" bw="16" slack="0"/>
<pin id="770" dir="0" index="5" bw="2" slack="0"/>
<pin id="771" dir="0" index="6" bw="16" slack="0"/>
<pin id="772" dir="0" index="7" bw="2" slack="0"/>
<pin id="773" dir="0" index="8" bw="16" slack="0"/>
<pin id="774" dir="0" index="9" bw="16" slack="0"/>
<pin id="775" dir="0" index="10" bw="2" slack="2"/>
<pin id="776" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="787" class="1004" name="select_ln112_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="2"/>
<pin id="789" dir="0" index="1" bw="16" slack="0"/>
<pin id="790" dir="0" index="2" bw="16" slack="0"/>
<pin id="791" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln112/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="shl_ln_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="26" slack="0"/>
<pin id="796" dir="0" index="1" bw="16" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sext_ln112_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="26" slack="0"/>
<pin id="804" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="sext_ln112_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="24" slack="1"/>
<pin id="808" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_1/3 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sext_ln112_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="24" slack="1"/>
<pin id="811" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln112_2/3 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sub_ln112_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="26" slack="0"/>
<pin id="814" dir="0" index="1" bw="24" slack="0"/>
<pin id="815" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln112/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="icmp_ln112_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="26" slack="0"/>
<pin id="820" dir="0" index="1" bw="26" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="icmp_ln112_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="2" slack="2"/>
<pin id="826" dir="0" index="1" bw="2" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_1/3 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_48_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="16" slack="0"/>
<pin id="831" dir="0" index="1" bw="2" slack="0"/>
<pin id="832" dir="0" index="2" bw="16" slack="0"/>
<pin id="833" dir="0" index="3" bw="2" slack="0"/>
<pin id="834" dir="0" index="4" bw="16" slack="0"/>
<pin id="835" dir="0" index="5" bw="2" slack="0"/>
<pin id="836" dir="0" index="6" bw="16" slack="0"/>
<pin id="837" dir="0" index="7" bw="2" slack="0"/>
<pin id="838" dir="0" index="8" bw="16" slack="0"/>
<pin id="839" dir="0" index="9" bw="16" slack="0"/>
<pin id="840" dir="0" index="10" bw="2" slack="2"/>
<pin id="841" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_49_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="16" slack="0"/>
<pin id="854" dir="0" index="1" bw="2" slack="0"/>
<pin id="855" dir="0" index="2" bw="16" slack="0"/>
<pin id="856" dir="0" index="3" bw="2" slack="0"/>
<pin id="857" dir="0" index="4" bw="16" slack="0"/>
<pin id="858" dir="0" index="5" bw="2" slack="0"/>
<pin id="859" dir="0" index="6" bw="16" slack="0"/>
<pin id="860" dir="0" index="7" bw="2" slack="0"/>
<pin id="861" dir="0" index="8" bw="16" slack="0"/>
<pin id="862" dir="0" index="9" bw="16" slack="0"/>
<pin id="863" dir="0" index="10" bw="2" slack="2"/>
<pin id="864" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="875" class="1004" name="select_ln113_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="2"/>
<pin id="877" dir="0" index="1" bw="16" slack="0"/>
<pin id="878" dir="0" index="2" bw="16" slack="0"/>
<pin id="879" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln113/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="shl_ln1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="26" slack="0"/>
<pin id="884" dir="0" index="1" bw="16" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="890" class="1004" name="sext_ln113_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="26" slack="0"/>
<pin id="892" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln113/3 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sext_ln113_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="26" slack="1"/>
<pin id="896" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln113_1/3 "/>
</bind>
</comp>

<comp id="897" class="1004" name="sub_ln113_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="26" slack="0"/>
<pin id="899" dir="0" index="1" bw="26" slack="0"/>
<pin id="900" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln113/3 "/>
</bind>
</comp>

<comp id="903" class="1004" name="icmp_ln113_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="26" slack="0"/>
<pin id="905" dir="0" index="1" bw="26" slack="1"/>
<pin id="906" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/3 "/>
</bind>
</comp>

<comp id="908" class="1004" name="zext_ln114_2_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="10" slack="1"/>
<pin id="910" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/3 "/>
</bind>
</comp>

<comp id="911" class="1004" name="mul_ln114_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="10" slack="0"/>
<pin id="913" dir="0" index="1" bw="16" slack="2"/>
<pin id="914" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln114/3 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_50_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="0"/>
<pin id="918" dir="0" index="1" bw="2" slack="0"/>
<pin id="919" dir="0" index="2" bw="16" slack="0"/>
<pin id="920" dir="0" index="3" bw="2" slack="0"/>
<pin id="921" dir="0" index="4" bw="16" slack="0"/>
<pin id="922" dir="0" index="5" bw="2" slack="0"/>
<pin id="923" dir="0" index="6" bw="16" slack="0"/>
<pin id="924" dir="0" index="7" bw="2" slack="0"/>
<pin id="925" dir="0" index="8" bw="16" slack="0"/>
<pin id="926" dir="0" index="9" bw="16" slack="0"/>
<pin id="927" dir="0" index="10" bw="2" slack="2"/>
<pin id="928" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_50/3 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_51_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="0"/>
<pin id="941" dir="0" index="1" bw="2" slack="0"/>
<pin id="942" dir="0" index="2" bw="16" slack="0"/>
<pin id="943" dir="0" index="3" bw="2" slack="0"/>
<pin id="944" dir="0" index="4" bw="16" slack="0"/>
<pin id="945" dir="0" index="5" bw="2" slack="0"/>
<pin id="946" dir="0" index="6" bw="16" slack="0"/>
<pin id="947" dir="0" index="7" bw="2" slack="0"/>
<pin id="948" dir="0" index="8" bw="16" slack="0"/>
<pin id="949" dir="0" index="9" bw="16" slack="0"/>
<pin id="950" dir="0" index="10" bw="2" slack="2"/>
<pin id="951" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_51/3 "/>
</bind>
</comp>

<comp id="962" class="1004" name="select_ln114_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="2"/>
<pin id="964" dir="0" index="1" bw="16" slack="0"/>
<pin id="965" dir="0" index="2" bw="16" slack="0"/>
<pin id="966" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln114/3 "/>
</bind>
</comp>

<comp id="969" class="1004" name="shl_ln2_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="26" slack="0"/>
<pin id="971" dir="0" index="1" bw="16" slack="0"/>
<pin id="972" dir="0" index="2" bw="1" slack="0"/>
<pin id="973" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sext_ln114_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="26" slack="0"/>
<pin id="979" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/3 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sext_ln114_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="26" slack="0"/>
<pin id="983" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_1/3 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sub_ln114_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="26" slack="0"/>
<pin id="987" dir="0" index="1" bw="26" slack="0"/>
<pin id="988" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114/3 "/>
</bind>
</comp>

<comp id="991" class="1004" name="icmp_ln114_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="26" slack="0"/>
<pin id="993" dir="0" index="1" bw="26" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/3 "/>
</bind>
</comp>

<comp id="997" class="1004" name="zext_ln115_2_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="1"/>
<pin id="999" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_2/3 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="mul_ln115_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="0" index="1" bw="16" slack="2"/>
<pin id="1003" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115/3 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_52_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="16" slack="0"/>
<pin id="1007" dir="0" index="1" bw="2" slack="0"/>
<pin id="1008" dir="0" index="2" bw="16" slack="0"/>
<pin id="1009" dir="0" index="3" bw="2" slack="0"/>
<pin id="1010" dir="0" index="4" bw="16" slack="0"/>
<pin id="1011" dir="0" index="5" bw="2" slack="0"/>
<pin id="1012" dir="0" index="6" bw="16" slack="0"/>
<pin id="1013" dir="0" index="7" bw="2" slack="0"/>
<pin id="1014" dir="0" index="8" bw="16" slack="0"/>
<pin id="1015" dir="0" index="9" bw="16" slack="0"/>
<pin id="1016" dir="0" index="10" bw="2" slack="2"/>
<pin id="1017" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_52/3 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_53_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="16" slack="0"/>
<pin id="1030" dir="0" index="1" bw="2" slack="0"/>
<pin id="1031" dir="0" index="2" bw="16" slack="0"/>
<pin id="1032" dir="0" index="3" bw="2" slack="0"/>
<pin id="1033" dir="0" index="4" bw="16" slack="0"/>
<pin id="1034" dir="0" index="5" bw="2" slack="0"/>
<pin id="1035" dir="0" index="6" bw="16" slack="0"/>
<pin id="1036" dir="0" index="7" bw="2" slack="0"/>
<pin id="1037" dir="0" index="8" bw="16" slack="0"/>
<pin id="1038" dir="0" index="9" bw="16" slack="0"/>
<pin id="1039" dir="0" index="10" bw="2" slack="2"/>
<pin id="1040" dir="1" index="11" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_53/3 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="select_ln115_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="2"/>
<pin id="1053" dir="0" index="1" bw="16" slack="0"/>
<pin id="1054" dir="0" index="2" bw="16" slack="0"/>
<pin id="1055" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/3 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="shl_ln3_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="26" slack="0"/>
<pin id="1060" dir="0" index="1" bw="16" slack="0"/>
<pin id="1061" dir="0" index="2" bw="1" slack="0"/>
<pin id="1062" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/3 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="sext_ln115_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="26" slack="0"/>
<pin id="1068" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/3 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="sext_ln115_1_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="24" slack="0"/>
<pin id="1072" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_1/3 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="sext_ln115_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="24" slack="0"/>
<pin id="1076" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_2/3 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sub_ln115_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="26" slack="0"/>
<pin id="1080" dir="0" index="1" bw="24" slack="0"/>
<pin id="1081" dir="1" index="2" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/3 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="icmp_ln115_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="26" slack="0"/>
<pin id="1086" dir="0" index="1" bw="26" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/3 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="store_ln104_store_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="2" slack="0"/>
<pin id="1092" dir="0" index="1" bw="2" slack="2"/>
<pin id="1093" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/3 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_61_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="27" slack="1"/>
<pin id="1098" dir="0" index="2" bw="6" slack="0"/>
<pin id="1099" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="trunc_ln4_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="0"/>
<pin id="1104" dir="0" index="1" bw="27" slack="1"/>
<pin id="1105" dir="0" index="2" bw="5" slack="0"/>
<pin id="1106" dir="0" index="3" bw="6" slack="0"/>
<pin id="1107" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/4 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="tmp_62_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="27" slack="1"/>
<pin id="1114" dir="0" index="2" bw="5" slack="0"/>
<pin id="1115" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="trunc_ln112_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="27" slack="1"/>
<pin id="1120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln112/4 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="icmp_ln112_3_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="9" slack="0"/>
<pin id="1123" dir="0" index="1" bw="9" slack="0"/>
<pin id="1124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112_3/4 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_63_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="27" slack="1"/>
<pin id="1130" dir="0" index="2" bw="6" slack="0"/>
<pin id="1131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_64_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="27" slack="1"/>
<pin id="1137" dir="0" index="2" bw="5" slack="0"/>
<pin id="1138" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="or_ln112_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="1" slack="0"/>
<pin id="1144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112/4 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="and_ln112_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="1" slack="0"/>
<pin id="1149" dir="0" index="1" bw="1" slack="0"/>
<pin id="1150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112/4 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="zext_ln112_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="0"/>
<pin id="1155" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="add_ln112_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="16" slack="0"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/4 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="tmp_65_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="16" slack="0"/>
<pin id="1174" dir="0" index="2" bw="5" slack="0"/>
<pin id="1175" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="xor_ln112_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="1" slack="0"/>
<pin id="1181" dir="0" index="1" bw="1" slack="0"/>
<pin id="1182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/4 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="or_ln112_3_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_3/4 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="xor_ln112_1_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="1" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_1/4 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="xor_ln112_2_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_2/4 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="xor_ln112_3_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="1" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_3/4 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="or_ln112_1_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_1/4 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="and_ln112_1_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="0"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_1/4 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="or_ln112_4_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="0"/>
<pin id="1223" dir="0" index="1" bw="1" slack="0"/>
<pin id="1224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_4/4 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="xor_ln112_4_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="0"/>
<pin id="1229" dir="0" index="1" bw="1" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112_4/4 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="and_ln112_2_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="1" slack="0"/>
<pin id="1236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln112_2/4 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="or_ln112_2_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="1" slack="0"/>
<pin id="1242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln112_2/4 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_67_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="27" slack="1"/>
<pin id="1248" dir="0" index="2" bw="6" slack="0"/>
<pin id="1249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_67/4 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="trunc_ln5_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="16" slack="0"/>
<pin id="1254" dir="0" index="1" bw="27" slack="1"/>
<pin id="1255" dir="0" index="2" bw="5" slack="0"/>
<pin id="1256" dir="0" index="3" bw="6" slack="0"/>
<pin id="1257" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/4 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="tmp_68_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="27" slack="1"/>
<pin id="1264" dir="0" index="2" bw="5" slack="0"/>
<pin id="1265" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="trunc_ln113_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="27" slack="1"/>
<pin id="1270" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/4 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="icmp_ln113_1_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="9" slack="0"/>
<pin id="1273" dir="0" index="1" bw="9" slack="0"/>
<pin id="1274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113_1/4 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="tmp_69_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="0"/>
<pin id="1279" dir="0" index="1" bw="27" slack="1"/>
<pin id="1280" dir="0" index="2" bw="6" slack="0"/>
<pin id="1281" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_70_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="27" slack="1"/>
<pin id="1287" dir="0" index="2" bw="5" slack="0"/>
<pin id="1288" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="or_ln113_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="1" slack="0"/>
<pin id="1294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln113/4 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="and_ln113_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="0"/>
<pin id="1299" dir="0" index="1" bw="1" slack="0"/>
<pin id="1300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln113/4 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="zext_ln113_1_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="0"/>
<pin id="1305" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113_1/4 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="add_ln113_1_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="16" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/4 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="tmp_71_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="1" slack="0"/>
<pin id="1323" dir="0" index="1" bw="16" slack="0"/>
<pin id="1324" dir="0" index="2" bw="5" slack="0"/>
<pin id="1325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/4 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="xor_ln113_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="0"/>
<pin id="1331" dir="0" index="1" bw="1" slack="0"/>
<pin id="1332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln113/4 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="or_ln113_3_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="0"/>
<pin id="1337" dir="0" index="1" bw="1" slack="0"/>
<pin id="1338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln113_3/4 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="xor_ln113_1_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="0"/>
<pin id="1343" dir="0" index="1" bw="1" slack="0"/>
<pin id="1344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln113_1/4 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="xor_ln113_2_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="1" slack="0"/>
<pin id="1349" dir="0" index="1" bw="1" slack="0"/>
<pin id="1350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln113_2/4 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="xor_ln113_3_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="1" slack="0"/>
<pin id="1355" dir="0" index="1" bw="1" slack="0"/>
<pin id="1356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln113_3/4 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="or_ln113_1_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="0"/>
<pin id="1361" dir="0" index="1" bw="1" slack="0"/>
<pin id="1362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln113_1/4 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="and_ln113_1_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="1" slack="0"/>
<pin id="1367" dir="0" index="1" bw="1" slack="0"/>
<pin id="1368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln113_1/4 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="or_ln113_4_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="0"/>
<pin id="1373" dir="0" index="1" bw="1" slack="0"/>
<pin id="1374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln113_4/4 "/>
</bind>
</comp>

<comp id="1377" class="1004" name="xor_ln113_4_fu_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="0"/>
<pin id="1379" dir="0" index="1" bw="1" slack="0"/>
<pin id="1380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln113_4/4 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="and_ln113_2_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="0"/>
<pin id="1385" dir="0" index="1" bw="1" slack="0"/>
<pin id="1386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln113_2/4 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="or_ln113_2_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="0"/>
<pin id="1391" dir="0" index="1" bw="1" slack="0"/>
<pin id="1392" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln113_2/4 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="tmp_73_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="1" slack="0"/>
<pin id="1397" dir="0" index="1" bw="27" slack="1"/>
<pin id="1398" dir="0" index="2" bw="6" slack="0"/>
<pin id="1399" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="trunc_ln6_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="16" slack="0"/>
<pin id="1404" dir="0" index="1" bw="27" slack="1"/>
<pin id="1405" dir="0" index="2" bw="5" slack="0"/>
<pin id="1406" dir="0" index="3" bw="6" slack="0"/>
<pin id="1407" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/4 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="tmp_74_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="0"/>
<pin id="1413" dir="0" index="1" bw="27" slack="1"/>
<pin id="1414" dir="0" index="2" bw="5" slack="0"/>
<pin id="1415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_74/4 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="trunc_ln114_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="27" slack="1"/>
<pin id="1420" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln114/4 "/>
</bind>
</comp>

<comp id="1421" class="1004" name="icmp_ln114_1_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="9" slack="0"/>
<pin id="1423" dir="0" index="1" bw="9" slack="0"/>
<pin id="1424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114_1/4 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="tmp_75_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="0"/>
<pin id="1429" dir="0" index="1" bw="27" slack="1"/>
<pin id="1430" dir="0" index="2" bw="6" slack="0"/>
<pin id="1431" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/4 "/>
</bind>
</comp>

<comp id="1434" class="1004" name="tmp_76_fu_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="1" slack="0"/>
<pin id="1436" dir="0" index="1" bw="27" slack="1"/>
<pin id="1437" dir="0" index="2" bw="5" slack="0"/>
<pin id="1438" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/4 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="or_ln114_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="0"/>
<pin id="1443" dir="0" index="1" bw="1" slack="0"/>
<pin id="1444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln114/4 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="and_ln114_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="1" slack="0"/>
<pin id="1449" dir="0" index="1" bw="1" slack="0"/>
<pin id="1450" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln114/4 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="zext_ln114_1_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="0"/>
<pin id="1455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/4 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="add_ln114_1_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="16" slack="0"/>
<pin id="1459" dir="0" index="1" bw="1" slack="0"/>
<pin id="1460" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_1/4 "/>
</bind>
</comp>

<comp id="1471" class="1004" name="tmp_77_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="1" slack="0"/>
<pin id="1473" dir="0" index="1" bw="16" slack="0"/>
<pin id="1474" dir="0" index="2" bw="5" slack="0"/>
<pin id="1475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_77/4 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="xor_ln114_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="1" slack="0"/>
<pin id="1481" dir="0" index="1" bw="1" slack="0"/>
<pin id="1482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114/4 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="or_ln114_3_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="1" slack="0"/>
<pin id="1487" dir="0" index="1" bw="1" slack="0"/>
<pin id="1488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln114_3/4 "/>
</bind>
</comp>

<comp id="1491" class="1004" name="xor_ln114_1_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="1" slack="0"/>
<pin id="1493" dir="0" index="1" bw="1" slack="0"/>
<pin id="1494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_1/4 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="xor_ln114_2_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="1" slack="0"/>
<pin id="1499" dir="0" index="1" bw="1" slack="0"/>
<pin id="1500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_2/4 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="xor_ln114_3_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="1" slack="0"/>
<pin id="1505" dir="0" index="1" bw="1" slack="0"/>
<pin id="1506" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_3/4 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="or_ln114_1_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="1" slack="0"/>
<pin id="1511" dir="0" index="1" bw="1" slack="0"/>
<pin id="1512" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln114_1/4 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="and_ln114_1_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="1" slack="0"/>
<pin id="1517" dir="0" index="1" bw="1" slack="0"/>
<pin id="1518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln114_1/4 "/>
</bind>
</comp>

<comp id="1521" class="1004" name="or_ln114_4_fu_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="1" slack="0"/>
<pin id="1523" dir="0" index="1" bw="1" slack="0"/>
<pin id="1524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln114_4/4 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="xor_ln114_4_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="1" slack="0"/>
<pin id="1529" dir="0" index="1" bw="1" slack="0"/>
<pin id="1530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln114_4/4 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="and_ln114_2_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="1" slack="0"/>
<pin id="1535" dir="0" index="1" bw="1" slack="0"/>
<pin id="1536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln114_2/4 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="or_ln114_2_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="0"/>
<pin id="1541" dir="0" index="1" bw="1" slack="0"/>
<pin id="1542" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln114_2/4 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="tmp_79_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="1" slack="0"/>
<pin id="1547" dir="0" index="1" bw="27" slack="1"/>
<pin id="1548" dir="0" index="2" bw="6" slack="0"/>
<pin id="1549" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_79/4 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="trunc_ln7_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="16" slack="0"/>
<pin id="1554" dir="0" index="1" bw="27" slack="1"/>
<pin id="1555" dir="0" index="2" bw="5" slack="0"/>
<pin id="1556" dir="0" index="3" bw="6" slack="0"/>
<pin id="1557" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/4 "/>
</bind>
</comp>

<comp id="1561" class="1004" name="tmp_80_fu_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="1" slack="0"/>
<pin id="1563" dir="0" index="1" bw="27" slack="1"/>
<pin id="1564" dir="0" index="2" bw="5" slack="0"/>
<pin id="1565" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/4 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="trunc_ln115_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="27" slack="1"/>
<pin id="1570" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/4 "/>
</bind>
</comp>

<comp id="1571" class="1004" name="icmp_ln115_1_fu_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="9" slack="0"/>
<pin id="1573" dir="0" index="1" bw="9" slack="0"/>
<pin id="1574" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_1/4 "/>
</bind>
</comp>

<comp id="1577" class="1004" name="tmp_81_fu_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="1" slack="0"/>
<pin id="1579" dir="0" index="1" bw="27" slack="1"/>
<pin id="1580" dir="0" index="2" bw="6" slack="0"/>
<pin id="1581" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/4 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="tmp_82_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="1" slack="0"/>
<pin id="1586" dir="0" index="1" bw="27" slack="1"/>
<pin id="1587" dir="0" index="2" bw="5" slack="0"/>
<pin id="1588" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_82/4 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="or_ln115_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="1" slack="0"/>
<pin id="1593" dir="0" index="1" bw="1" slack="0"/>
<pin id="1594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln115/4 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="and_ln115_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="1" slack="0"/>
<pin id="1599" dir="0" index="1" bw="1" slack="0"/>
<pin id="1600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115/4 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="zext_ln115_1_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="1" slack="0"/>
<pin id="1605" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/4 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="add_ln115_1_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="16" slack="0"/>
<pin id="1609" dir="0" index="1" bw="1" slack="0"/>
<pin id="1610" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/4 "/>
</bind>
</comp>

<comp id="1621" class="1004" name="tmp_83_fu_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="1" slack="0"/>
<pin id="1623" dir="0" index="1" bw="16" slack="0"/>
<pin id="1624" dir="0" index="2" bw="5" slack="0"/>
<pin id="1625" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_83/4 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="xor_ln115_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="1" slack="0"/>
<pin id="1631" dir="0" index="1" bw="1" slack="0"/>
<pin id="1632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln115/4 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="or_ln115_3_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="1" slack="0"/>
<pin id="1637" dir="0" index="1" bw="1" slack="0"/>
<pin id="1638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln115_3/4 "/>
</bind>
</comp>

<comp id="1641" class="1004" name="xor_ln115_1_fu_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="1" slack="0"/>
<pin id="1643" dir="0" index="1" bw="1" slack="0"/>
<pin id="1644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln115_1/4 "/>
</bind>
</comp>

<comp id="1647" class="1004" name="xor_ln115_2_fu_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="1" slack="0"/>
<pin id="1649" dir="0" index="1" bw="1" slack="0"/>
<pin id="1650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln115_2/4 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="xor_ln115_3_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="1" slack="0"/>
<pin id="1655" dir="0" index="1" bw="1" slack="0"/>
<pin id="1656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln115_3/4 "/>
</bind>
</comp>

<comp id="1659" class="1004" name="or_ln115_1_fu_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="1" slack="0"/>
<pin id="1661" dir="0" index="1" bw="1" slack="0"/>
<pin id="1662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln115_1/4 "/>
</bind>
</comp>

<comp id="1665" class="1004" name="and_ln115_1_fu_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="1" slack="0"/>
<pin id="1667" dir="0" index="1" bw="1" slack="0"/>
<pin id="1668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115_1/4 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="or_ln115_4_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="1" slack="0"/>
<pin id="1673" dir="0" index="1" bw="1" slack="0"/>
<pin id="1674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln115_4/4 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="xor_ln115_4_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="1" slack="0"/>
<pin id="1679" dir="0" index="1" bw="1" slack="0"/>
<pin id="1680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln115_4/4 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="and_ln115_2_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="1" slack="0"/>
<pin id="1685" dir="0" index="1" bw="1" slack="0"/>
<pin id="1686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln115_2/4 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="or_ln115_2_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="1" slack="0"/>
<pin id="1691" dir="0" index="1" bw="1" slack="0"/>
<pin id="1692" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln115_2/4 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="i_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="2" slack="0"/>
<pin id="1697" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1702" class="1005" name="delta_2_cast2_cast_reg_1702">
<pin_list>
<pin id="1703" dir="0" index="0" bw="26" slack="1"/>
<pin id="1704" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="delta_2_cast2_cast "/>
</bind>
</comp>

<comp id="1708" class="1005" name="delta_2_cast_cast_reg_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="24" slack="1"/>
<pin id="1710" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="delta_2_cast_cast "/>
</bind>
</comp>

<comp id="1714" class="1005" name="i_1_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="2" slack="2"/>
<pin id="1716" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="icmp_ln104_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="1"/>
<pin id="1722" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="1724" class="1005" name="icmp_ln108_reg_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="1" slack="1"/>
<pin id="1726" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="k_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="3" slack="1"/>
<pin id="1734" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1739" class="1005" name="trunc_ln108_reg_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="2" slack="1"/>
<pin id="1741" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln108 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="tmp_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="1" slack="1"/>
<pin id="1753" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1756" class="1005" name="LUT_B0_addr_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="8" slack="1"/>
<pin id="1758" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B0_addr "/>
</bind>
</comp>

<comp id="1761" class="1005" name="LUT_B1_addr_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="8" slack="1"/>
<pin id="1763" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B1_addr "/>
</bind>
</comp>

<comp id="1766" class="1005" name="LUT_B2_addr_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="8" slack="1"/>
<pin id="1768" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B2_addr "/>
</bind>
</comp>

<comp id="1771" class="1005" name="LUT_B3_addr_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="8" slack="1"/>
<pin id="1773" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B3_addr "/>
</bind>
</comp>

<comp id="1776" class="1005" name="mul_ln112_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="24" slack="1"/>
<pin id="1778" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln112 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="1" slack="1"/>
<pin id="1784" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6 "/>
</bind>
</comp>

<comp id="1788" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_reg_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="1" slack="1"/>
<pin id="1790" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="1" slack="1"/>
<pin id="1796" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6 "/>
</bind>
</comp>

<comp id="1800" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_reg_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="1" slack="1"/>
<pin id="1802" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="1" slack="1"/>
<pin id="1808" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="1" slack="1"/>
<pin id="1814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="1" slack="1"/>
<pin id="1820" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6 "/>
</bind>
</comp>

<comp id="1824" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="1" slack="1"/>
<pin id="1826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6 "/>
</bind>
</comp>

<comp id="1830" class="1005" name="mul_ln113_reg_1830">
<pin_list>
<pin id="1831" dir="0" index="0" bw="26" slack="1"/>
<pin id="1832" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln113 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="1" slack="1"/>
<pin id="1838" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="1" slack="1"/>
<pin id="1844" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="1" slack="1"/>
<pin id="1850" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="1" slack="1"/>
<pin id="1856" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5 "/>
</bind>
</comp>

<comp id="1860" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_reg_1860">
<pin_list>
<pin id="1861" dir="0" index="0" bw="1" slack="1"/>
<pin id="1862" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="1" slack="1"/>
<pin id="1868" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5 "/>
</bind>
</comp>

<comp id="1872" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_reg_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="1" slack="1"/>
<pin id="1874" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5 "/>
</bind>
</comp>

<comp id="1878" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_reg_1878">
<pin_list>
<pin id="1879" dir="0" index="0" bw="1" slack="1"/>
<pin id="1880" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5 "/>
</bind>
</comp>

<comp id="1884" class="1005" name="LUT_B2_load_reg_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="10" slack="1"/>
<pin id="1886" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B2_load "/>
</bind>
</comp>

<comp id="1889" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_reg_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="1" slack="1"/>
<pin id="1891" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="1" slack="1"/>
<pin id="1897" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4 "/>
</bind>
</comp>

<comp id="1901" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="1" slack="1"/>
<pin id="1903" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4 "/>
</bind>
</comp>

<comp id="1907" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_reg_1907">
<pin_list>
<pin id="1908" dir="0" index="0" bw="1" slack="1"/>
<pin id="1909" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4 "/>
</bind>
</comp>

<comp id="1913" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_reg_1913">
<pin_list>
<pin id="1914" dir="0" index="0" bw="1" slack="1"/>
<pin id="1915" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4 "/>
</bind>
</comp>

<comp id="1919" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_reg_1919">
<pin_list>
<pin id="1920" dir="0" index="0" bw="1" slack="1"/>
<pin id="1921" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4 "/>
</bind>
</comp>

<comp id="1925" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_reg_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="1" slack="1"/>
<pin id="1927" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="1" slack="1"/>
<pin id="1933" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="LUT_B3_load_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="8" slack="1"/>
<pin id="1939" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_B3_load "/>
</bind>
</comp>

<comp id="1942" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="1" slack="1"/>
<pin id="1944" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add "/>
</bind>
</comp>

<comp id="1948" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="1" slack="1"/>
<pin id="1950" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add "/>
</bind>
</comp>

<comp id="1954" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_1954">
<pin_list>
<pin id="1955" dir="0" index="0" bw="1" slack="1"/>
<pin id="1956" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add "/>
</bind>
</comp>

<comp id="1960" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_1960">
<pin_list>
<pin id="1961" dir="0" index="0" bw="1" slack="1"/>
<pin id="1962" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add "/>
</bind>
</comp>

<comp id="1966" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_1966">
<pin_list>
<pin id="1967" dir="0" index="0" bw="1" slack="1"/>
<pin id="1968" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add "/>
</bind>
</comp>

<comp id="1972" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="1" slack="1"/>
<pin id="1974" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add "/>
</bind>
</comp>

<comp id="1978" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_1978">
<pin_list>
<pin id="1979" dir="0" index="0" bw="1" slack="1"/>
<pin id="1980" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add "/>
</bind>
</comp>

<comp id="1984" class="1005" name="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="1" slack="1"/>
<pin id="1986" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add "/>
</bind>
</comp>

<comp id="1990" class="1005" name="sub_ln112_reg_1990">
<pin_list>
<pin id="1991" dir="0" index="0" bw="27" slack="1"/>
<pin id="1992" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln112 "/>
</bind>
</comp>

<comp id="2003" class="1005" name="icmp_ln112_1_reg_2003">
<pin_list>
<pin id="2004" dir="0" index="0" bw="1" slack="1"/>
<pin id="2005" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln112_1 "/>
</bind>
</comp>

<comp id="2007" class="1005" name="sub_ln113_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="27" slack="1"/>
<pin id="2009" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln113 "/>
</bind>
</comp>

<comp id="2020" class="1005" name="sub_ln114_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="27" slack="1"/>
<pin id="2022" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln114 "/>
</bind>
</comp>

<comp id="2033" class="1005" name="sub_ln115_reg_2033">
<pin_list>
<pin id="2034" dir="0" index="0" bw="27" slack="1"/>
<pin id="2035" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln115 "/>
</bind>
</comp>

<comp id="2046" class="1005" name="and_ln112_1_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="1" slack="1"/>
<pin id="2048" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln112_1 "/>
</bind>
</comp>

<comp id="2050" class="1005" name="and_ln112_2_reg_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="1"/>
<pin id="2052" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln112_2 "/>
</bind>
</comp>

<comp id="2054" class="1005" name="or_ln112_2_reg_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="1" slack="1"/>
<pin id="2056" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln112_2 "/>
</bind>
</comp>

<comp id="2058" class="1005" name="and_ln113_1_reg_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="1" slack="1"/>
<pin id="2060" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln113_1 "/>
</bind>
</comp>

<comp id="2062" class="1005" name="and_ln113_2_reg_2062">
<pin_list>
<pin id="2063" dir="0" index="0" bw="1" slack="1"/>
<pin id="2064" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln113_2 "/>
</bind>
</comp>

<comp id="2066" class="1005" name="or_ln113_2_reg_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="1" slack="1"/>
<pin id="2068" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln113_2 "/>
</bind>
</comp>

<comp id="2070" class="1005" name="and_ln114_1_reg_2070">
<pin_list>
<pin id="2071" dir="0" index="0" bw="1" slack="1"/>
<pin id="2072" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln114_1 "/>
</bind>
</comp>

<comp id="2074" class="1005" name="and_ln114_2_reg_2074">
<pin_list>
<pin id="2075" dir="0" index="0" bw="1" slack="1"/>
<pin id="2076" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln114_2 "/>
</bind>
</comp>

<comp id="2078" class="1005" name="or_ln114_2_reg_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="1" slack="1"/>
<pin id="2080" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln114_2 "/>
</bind>
</comp>

<comp id="2082" class="1005" name="and_ln115_1_reg_2082">
<pin_list>
<pin id="2083" dir="0" index="0" bw="1" slack="1"/>
<pin id="2084" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln115_1 "/>
</bind>
</comp>

<comp id="2086" class="1005" name="and_ln115_2_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="1" slack="1"/>
<pin id="2088" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln115_2 "/>
</bind>
</comp>

<comp id="2090" class="1005" name="or_ln115_2_reg_2090">
<pin_list>
<pin id="2091" dir="0" index="0" bw="1" slack="1"/>
<pin id="2092" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln115_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="42" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="64" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="64" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="16" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="64" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="64" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="216" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="223" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="230" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="237" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="244" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="251" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="258" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="265" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="64" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="64" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="64" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="20" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="64" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="22" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="26" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="64" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="28" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="320" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="377"><net_src comp="327" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="378"><net_src comp="334" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="379"><net_src comp="341" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="380"><net_src comp="348" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="381"><net_src comp="355" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="382"><net_src comp="362" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="383"><net_src comp="369" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="389"><net_src comp="12" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="64" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="16" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="18" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="64" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="64" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="22" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="64" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="28" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="384" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="441"><net_src comp="391" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="442"><net_src comp="398" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="443"><net_src comp="405" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="444"><net_src comp="412" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="445"><net_src comp="419" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="446"><net_src comp="426" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="447"><net_src comp="433" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="453"><net_src comp="12" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="16" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="64" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="18" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="64" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="474"><net_src comp="20" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="64" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="481"><net_src comp="22" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="64" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="488"><net_src comp="24" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="64" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="26" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="64" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="28" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="64" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="448" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="505"><net_src comp="455" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="506"><net_src comp="462" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="507"><net_src comp="469" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="508"><net_src comp="476" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="509"><net_src comp="483" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="510"><net_src comp="490" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="511"><net_src comp="497" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="516"><net_src comp="98" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="521"><net_src comp="98" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="526"><net_src comp="98" pin="0"/><net_sink comp="296" pin=4"/></net>

<net id="531"><net_src comp="98" pin="0"/><net_sink comp="314" pin=4"/></net>

<net id="536"><net_src comp="98" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="541"><net_src comp="98" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="546"><net_src comp="98" pin="0"/><net_sink comp="272" pin=4"/></net>

<net id="551"><net_src comp="98" pin="0"/><net_sink comp="290" pin=4"/></net>

<net id="552"><net_src comp="120" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="553"><net_src comp="120" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="554"><net_src comp="120" pin="0"/><net_sink comp="296" pin=4"/></net>

<net id="555"><net_src comp="120" pin="0"/><net_sink comp="314" pin=4"/></net>

<net id="556"><net_src comp="120" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="557"><net_src comp="120" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="558"><net_src comp="120" pin="0"/><net_sink comp="272" pin=4"/></net>

<net id="559"><net_src comp="120" pin="0"/><net_sink comp="290" pin=4"/></net>

<net id="560"><net_src comp="122" pin="0"/><net_sink comp="308" pin=4"/></net>

<net id="561"><net_src comp="122" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="562"><net_src comp="122" pin="0"/><net_sink comp="296" pin=4"/></net>

<net id="563"><net_src comp="122" pin="0"/><net_sink comp="314" pin=4"/></net>

<net id="564"><net_src comp="122" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="565"><net_src comp="122" pin="0"/><net_sink comp="278" pin=4"/></net>

<net id="566"><net_src comp="122" pin="0"/><net_sink comp="272" pin=4"/></net>

<net id="567"><net_src comp="122" pin="0"/><net_sink comp="290" pin=4"/></net>

<net id="571"><net_src comp="152" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="158" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="54" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="56" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="581" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="58" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="146" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="140" pin="2"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="60" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="596" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="62" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="621"><net_src comp="590" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="134" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="128" pin="2"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="616" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="635"><net_src comp="632" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="640"><net_src comp="632" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="641"><net_src comp="632" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="642"><net_src comp="632" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="646"><net_src comp="171" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="184" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="66" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="60" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="661" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="62" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="666" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="680"><net_src comp="674" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="681"><net_src comp="674" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="683"><net_src comp="674" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="684"><net_src comp="674" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="685"><net_src comp="674" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="690"><net_src comp="68" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="60" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="62" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="702"><net_src comp="691" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="704"><net_src comp="699" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="705"><net_src comp="699" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="706"><net_src comp="699" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="708"><net_src comp="699" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="709"><net_src comp="699" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="710"><net_src comp="699" pin="1"/><net_sink comp="433" pin=2"/></net>

<net id="715"><net_src comp="70" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="60" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="711" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="62" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="733"><net_src comp="724" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="734"><net_src comp="724" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="735"><net_src comp="724" pin="1"/><net_sink comp="497" pin=2"/></net>

<net id="740"><net_src comp="58" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="754"><net_src comp="88" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="755"><net_src comp="54" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="756"><net_src comp="272" pin="3"/><net_sink comp="741" pin=2"/></net>

<net id="757"><net_src comp="58" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="758"><net_src comp="278" pin="3"/><net_sink comp="741" pin=4"/></net>

<net id="759"><net_src comp="56" pin="0"/><net_sink comp="741" pin=5"/></net>

<net id="760"><net_src comp="284" pin="3"/><net_sink comp="741" pin=6"/></net>

<net id="761"><net_src comp="90" pin="0"/><net_sink comp="741" pin=7"/></net>

<net id="762"><net_src comp="290" pin="3"/><net_sink comp="741" pin=8"/></net>

<net id="763"><net_src comp="92" pin="0"/><net_sink comp="741" pin=9"/></net>

<net id="777"><net_src comp="88" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="778"><net_src comp="54" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="779"><net_src comp="296" pin="3"/><net_sink comp="764" pin=2"/></net>

<net id="780"><net_src comp="58" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="781"><net_src comp="302" pin="3"/><net_sink comp="764" pin=4"/></net>

<net id="782"><net_src comp="56" pin="0"/><net_sink comp="764" pin=5"/></net>

<net id="783"><net_src comp="308" pin="3"/><net_sink comp="764" pin=6"/></net>

<net id="784"><net_src comp="90" pin="0"/><net_sink comp="764" pin=7"/></net>

<net id="785"><net_src comp="314" pin="3"/><net_sink comp="764" pin=8"/></net>

<net id="786"><net_src comp="92" pin="0"/><net_sink comp="764" pin=9"/></net>

<net id="792"><net_src comp="764" pin="11"/><net_sink comp="787" pin=1"/></net>

<net id="793"><net_src comp="741" pin="11"/><net_sink comp="787" pin=2"/></net>

<net id="799"><net_src comp="94" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="787" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="96" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="805"><net_src comp="794" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="816"><net_src comp="802" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="794" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="806" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="54" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="842"><net_src comp="88" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="843"><net_src comp="90" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="844"><net_src comp="272" pin="3"/><net_sink comp="829" pin=2"/></net>

<net id="845"><net_src comp="54" pin="0"/><net_sink comp="829" pin=3"/></net>

<net id="846"><net_src comp="278" pin="3"/><net_sink comp="829" pin=4"/></net>

<net id="847"><net_src comp="58" pin="0"/><net_sink comp="829" pin=5"/></net>

<net id="848"><net_src comp="284" pin="3"/><net_sink comp="829" pin=6"/></net>

<net id="849"><net_src comp="56" pin="0"/><net_sink comp="829" pin=7"/></net>

<net id="850"><net_src comp="290" pin="3"/><net_sink comp="829" pin=8"/></net>

<net id="851"><net_src comp="92" pin="0"/><net_sink comp="829" pin=9"/></net>

<net id="865"><net_src comp="88" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="866"><net_src comp="90" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="867"><net_src comp="296" pin="3"/><net_sink comp="852" pin=2"/></net>

<net id="868"><net_src comp="54" pin="0"/><net_sink comp="852" pin=3"/></net>

<net id="869"><net_src comp="302" pin="3"/><net_sink comp="852" pin=4"/></net>

<net id="870"><net_src comp="58" pin="0"/><net_sink comp="852" pin=5"/></net>

<net id="871"><net_src comp="308" pin="3"/><net_sink comp="852" pin=6"/></net>

<net id="872"><net_src comp="56" pin="0"/><net_sink comp="852" pin=7"/></net>

<net id="873"><net_src comp="314" pin="3"/><net_sink comp="852" pin=8"/></net>

<net id="874"><net_src comp="92" pin="0"/><net_sink comp="852" pin=9"/></net>

<net id="880"><net_src comp="852" pin="11"/><net_sink comp="875" pin=1"/></net>

<net id="881"><net_src comp="829" pin="11"/><net_sink comp="875" pin=2"/></net>

<net id="887"><net_src comp="94" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="875" pin="3"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="96" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="893"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="901"><net_src comp="890" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="907"><net_src comp="882" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="915"><net_src comp="908" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="929"><net_src comp="88" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="930"><net_src comp="56" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="931"><net_src comp="272" pin="3"/><net_sink comp="916" pin=2"/></net>

<net id="932"><net_src comp="90" pin="0"/><net_sink comp="916" pin=3"/></net>

<net id="933"><net_src comp="278" pin="3"/><net_sink comp="916" pin=4"/></net>

<net id="934"><net_src comp="54" pin="0"/><net_sink comp="916" pin=5"/></net>

<net id="935"><net_src comp="284" pin="3"/><net_sink comp="916" pin=6"/></net>

<net id="936"><net_src comp="58" pin="0"/><net_sink comp="916" pin=7"/></net>

<net id="937"><net_src comp="290" pin="3"/><net_sink comp="916" pin=8"/></net>

<net id="938"><net_src comp="92" pin="0"/><net_sink comp="916" pin=9"/></net>

<net id="952"><net_src comp="88" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="953"><net_src comp="56" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="954"><net_src comp="296" pin="3"/><net_sink comp="939" pin=2"/></net>

<net id="955"><net_src comp="90" pin="0"/><net_sink comp="939" pin=3"/></net>

<net id="956"><net_src comp="302" pin="3"/><net_sink comp="939" pin=4"/></net>

<net id="957"><net_src comp="54" pin="0"/><net_sink comp="939" pin=5"/></net>

<net id="958"><net_src comp="308" pin="3"/><net_sink comp="939" pin=6"/></net>

<net id="959"><net_src comp="58" pin="0"/><net_sink comp="939" pin=7"/></net>

<net id="960"><net_src comp="314" pin="3"/><net_sink comp="939" pin=8"/></net>

<net id="961"><net_src comp="92" pin="0"/><net_sink comp="939" pin=9"/></net>

<net id="967"><net_src comp="939" pin="11"/><net_sink comp="962" pin=1"/></net>

<net id="968"><net_src comp="916" pin="11"/><net_sink comp="962" pin=2"/></net>

<net id="974"><net_src comp="94" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="975"><net_src comp="962" pin="3"/><net_sink comp="969" pin=1"/></net>

<net id="976"><net_src comp="96" pin="0"/><net_sink comp="969" pin=2"/></net>

<net id="980"><net_src comp="969" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="911" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="977" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="981" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="969" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="911" pin="2"/><net_sink comp="991" pin=1"/></net>

<net id="1004"><net_src comp="997" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1018"><net_src comp="88" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1019"><net_src comp="58" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1020"><net_src comp="272" pin="3"/><net_sink comp="1005" pin=2"/></net>

<net id="1021"><net_src comp="56" pin="0"/><net_sink comp="1005" pin=3"/></net>

<net id="1022"><net_src comp="278" pin="3"/><net_sink comp="1005" pin=4"/></net>

<net id="1023"><net_src comp="90" pin="0"/><net_sink comp="1005" pin=5"/></net>

<net id="1024"><net_src comp="284" pin="3"/><net_sink comp="1005" pin=6"/></net>

<net id="1025"><net_src comp="54" pin="0"/><net_sink comp="1005" pin=7"/></net>

<net id="1026"><net_src comp="290" pin="3"/><net_sink comp="1005" pin=8"/></net>

<net id="1027"><net_src comp="92" pin="0"/><net_sink comp="1005" pin=9"/></net>

<net id="1041"><net_src comp="88" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1042"><net_src comp="58" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1043"><net_src comp="296" pin="3"/><net_sink comp="1028" pin=2"/></net>

<net id="1044"><net_src comp="56" pin="0"/><net_sink comp="1028" pin=3"/></net>

<net id="1045"><net_src comp="302" pin="3"/><net_sink comp="1028" pin=4"/></net>

<net id="1046"><net_src comp="90" pin="0"/><net_sink comp="1028" pin=5"/></net>

<net id="1047"><net_src comp="308" pin="3"/><net_sink comp="1028" pin=6"/></net>

<net id="1048"><net_src comp="54" pin="0"/><net_sink comp="1028" pin=7"/></net>

<net id="1049"><net_src comp="314" pin="3"/><net_sink comp="1028" pin=8"/></net>

<net id="1050"><net_src comp="92" pin="0"/><net_sink comp="1028" pin=9"/></net>

<net id="1056"><net_src comp="1028" pin="11"/><net_sink comp="1051" pin=1"/></net>

<net id="1057"><net_src comp="1005" pin="11"/><net_sink comp="1051" pin=2"/></net>

<net id="1063"><net_src comp="94" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1064"><net_src comp="1051" pin="3"/><net_sink comp="1058" pin=1"/></net>

<net id="1065"><net_src comp="96" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1069"><net_src comp="1058" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="1000" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1077"><net_src comp="1000" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1066" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1088"><net_src comp="1058" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1089"><net_src comp="1070" pin="1"/><net_sink comp="1084" pin=1"/></net>

<net id="1094"><net_src comp="736" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1100"><net_src comp="100" pin="0"/><net_sink comp="1095" pin=0"/></net>

<net id="1101"><net_src comp="102" pin="0"/><net_sink comp="1095" pin=2"/></net>

<net id="1108"><net_src comp="104" pin="0"/><net_sink comp="1102" pin=0"/></net>

<net id="1109"><net_src comp="106" pin="0"/><net_sink comp="1102" pin=2"/></net>

<net id="1110"><net_src comp="108" pin="0"/><net_sink comp="1102" pin=3"/></net>

<net id="1116"><net_src comp="100" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="110" pin="0"/><net_sink comp="1111" pin=2"/></net>

<net id="1125"><net_src comp="1118" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="112" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1132"><net_src comp="100" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="108" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1139"><net_src comp="100" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="106" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1145"><net_src comp="1134" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1121" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1151"><net_src comp="1141" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1152"><net_src comp="1111" pin="3"/><net_sink comp="1147" pin=1"/></net>

<net id="1156"><net_src comp="1147" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1161"><net_src comp="1102" pin="4"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="1153" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1163"><net_src comp="1157" pin="2"/><net_sink comp="308" pin=4"/></net>

<net id="1164"><net_src comp="1157" pin="2"/><net_sink comp="302" pin=4"/></net>

<net id="1165"><net_src comp="1157" pin="2"/><net_sink comp="296" pin=4"/></net>

<net id="1166"><net_src comp="1157" pin="2"/><net_sink comp="314" pin=4"/></net>

<net id="1167"><net_src comp="1157" pin="2"/><net_sink comp="284" pin=4"/></net>

<net id="1168"><net_src comp="1157" pin="2"/><net_sink comp="278" pin=4"/></net>

<net id="1169"><net_src comp="1157" pin="2"/><net_sink comp="272" pin=4"/></net>

<net id="1170"><net_src comp="1157" pin="2"/><net_sink comp="290" pin=4"/></net>

<net id="1176"><net_src comp="114" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1177"><net_src comp="1157" pin="2"/><net_sink comp="1171" pin=1"/></net>

<net id="1178"><net_src comp="116" pin="0"/><net_sink comp="1171" pin=2"/></net>

<net id="1183"><net_src comp="1127" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1184"><net_src comp="118" pin="0"/><net_sink comp="1179" pin=1"/></net>

<net id="1189"><net_src comp="1171" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1179" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="1095" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="118" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="118" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1095" pin="3"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="1185" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="1171" pin="3"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="1203" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="1209" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="1191" pin="2"/><net_sink comp="1215" pin=1"/></net>

<net id="1225"><net_src comp="1127" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="1171" pin="3"/><net_sink comp="1221" pin=1"/></net>

<net id="1231"><net_src comp="1221" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="118" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="1095" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="1227" pin="2"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="1233" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1215" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1250"><net_src comp="100" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="102" pin="0"/><net_sink comp="1245" pin=2"/></net>

<net id="1258"><net_src comp="104" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="106" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1260"><net_src comp="108" pin="0"/><net_sink comp="1252" pin=3"/></net>

<net id="1266"><net_src comp="100" pin="0"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="110" pin="0"/><net_sink comp="1261" pin=2"/></net>

<net id="1275"><net_src comp="1268" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="112" pin="0"/><net_sink comp="1271" pin=1"/></net>

<net id="1282"><net_src comp="100" pin="0"/><net_sink comp="1277" pin=0"/></net>

<net id="1283"><net_src comp="108" pin="0"/><net_sink comp="1277" pin=2"/></net>

<net id="1289"><net_src comp="100" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1290"><net_src comp="106" pin="0"/><net_sink comp="1284" pin=2"/></net>

<net id="1295"><net_src comp="1284" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="1271" pin="2"/><net_sink comp="1291" pin=1"/></net>

<net id="1301"><net_src comp="1291" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1302"><net_src comp="1261" pin="3"/><net_sink comp="1297" pin=1"/></net>

<net id="1306"><net_src comp="1297" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1311"><net_src comp="1252" pin="4"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="1303" pin="1"/><net_sink comp="1307" pin=1"/></net>

<net id="1313"><net_src comp="1307" pin="2"/><net_sink comp="308" pin=4"/></net>

<net id="1314"><net_src comp="1307" pin="2"/><net_sink comp="302" pin=4"/></net>

<net id="1315"><net_src comp="1307" pin="2"/><net_sink comp="314" pin=4"/></net>

<net id="1316"><net_src comp="1307" pin="2"/><net_sink comp="296" pin=4"/></net>

<net id="1317"><net_src comp="1307" pin="2"/><net_sink comp="284" pin=4"/></net>

<net id="1318"><net_src comp="1307" pin="2"/><net_sink comp="278" pin=4"/></net>

<net id="1319"><net_src comp="1307" pin="2"/><net_sink comp="290" pin=4"/></net>

<net id="1320"><net_src comp="1307" pin="2"/><net_sink comp="272" pin=4"/></net>

<net id="1326"><net_src comp="114" pin="0"/><net_sink comp="1321" pin=0"/></net>

<net id="1327"><net_src comp="1307" pin="2"/><net_sink comp="1321" pin=1"/></net>

<net id="1328"><net_src comp="116" pin="0"/><net_sink comp="1321" pin=2"/></net>

<net id="1333"><net_src comp="1277" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="118" pin="0"/><net_sink comp="1329" pin=1"/></net>

<net id="1339"><net_src comp="1321" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="1329" pin="2"/><net_sink comp="1335" pin=1"/></net>

<net id="1345"><net_src comp="1245" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="118" pin="0"/><net_sink comp="1341" pin=1"/></net>

<net id="1351"><net_src comp="118" pin="0"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="1245" pin="3"/><net_sink comp="1347" pin=1"/></net>

<net id="1357"><net_src comp="1347" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1358"><net_src comp="1335" pin="2"/><net_sink comp="1353" pin=1"/></net>

<net id="1363"><net_src comp="1321" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1364"><net_src comp="1353" pin="2"/><net_sink comp="1359" pin=1"/></net>

<net id="1369"><net_src comp="1359" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1341" pin="2"/><net_sink comp="1365" pin=1"/></net>

<net id="1375"><net_src comp="1277" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1376"><net_src comp="1321" pin="3"/><net_sink comp="1371" pin=1"/></net>

<net id="1381"><net_src comp="1371" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1382"><net_src comp="118" pin="0"/><net_sink comp="1377" pin=1"/></net>

<net id="1387"><net_src comp="1245" pin="3"/><net_sink comp="1383" pin=0"/></net>

<net id="1388"><net_src comp="1377" pin="2"/><net_sink comp="1383" pin=1"/></net>

<net id="1393"><net_src comp="1383" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="1365" pin="2"/><net_sink comp="1389" pin=1"/></net>

<net id="1400"><net_src comp="100" pin="0"/><net_sink comp="1395" pin=0"/></net>

<net id="1401"><net_src comp="102" pin="0"/><net_sink comp="1395" pin=2"/></net>

<net id="1408"><net_src comp="104" pin="0"/><net_sink comp="1402" pin=0"/></net>

<net id="1409"><net_src comp="106" pin="0"/><net_sink comp="1402" pin=2"/></net>

<net id="1410"><net_src comp="108" pin="0"/><net_sink comp="1402" pin=3"/></net>

<net id="1416"><net_src comp="100" pin="0"/><net_sink comp="1411" pin=0"/></net>

<net id="1417"><net_src comp="110" pin="0"/><net_sink comp="1411" pin=2"/></net>

<net id="1425"><net_src comp="1418" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1426"><net_src comp="112" pin="0"/><net_sink comp="1421" pin=1"/></net>

<net id="1432"><net_src comp="100" pin="0"/><net_sink comp="1427" pin=0"/></net>

<net id="1433"><net_src comp="108" pin="0"/><net_sink comp="1427" pin=2"/></net>

<net id="1439"><net_src comp="100" pin="0"/><net_sink comp="1434" pin=0"/></net>

<net id="1440"><net_src comp="106" pin="0"/><net_sink comp="1434" pin=2"/></net>

<net id="1445"><net_src comp="1434" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="1421" pin="2"/><net_sink comp="1441" pin=1"/></net>

<net id="1451"><net_src comp="1441" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="1411" pin="3"/><net_sink comp="1447" pin=1"/></net>

<net id="1456"><net_src comp="1447" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1461"><net_src comp="1402" pin="4"/><net_sink comp="1457" pin=0"/></net>

<net id="1462"><net_src comp="1453" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1463"><net_src comp="1457" pin="2"/><net_sink comp="308" pin=4"/></net>

<net id="1464"><net_src comp="1457" pin="2"/><net_sink comp="314" pin=4"/></net>

<net id="1465"><net_src comp="1457" pin="2"/><net_sink comp="296" pin=4"/></net>

<net id="1466"><net_src comp="1457" pin="2"/><net_sink comp="302" pin=4"/></net>

<net id="1467"><net_src comp="1457" pin="2"/><net_sink comp="284" pin=4"/></net>

<net id="1468"><net_src comp="1457" pin="2"/><net_sink comp="290" pin=4"/></net>

<net id="1469"><net_src comp="1457" pin="2"/><net_sink comp="272" pin=4"/></net>

<net id="1470"><net_src comp="1457" pin="2"/><net_sink comp="278" pin=4"/></net>

<net id="1476"><net_src comp="114" pin="0"/><net_sink comp="1471" pin=0"/></net>

<net id="1477"><net_src comp="1457" pin="2"/><net_sink comp="1471" pin=1"/></net>

<net id="1478"><net_src comp="116" pin="0"/><net_sink comp="1471" pin=2"/></net>

<net id="1483"><net_src comp="1427" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="118" pin="0"/><net_sink comp="1479" pin=1"/></net>

<net id="1489"><net_src comp="1471" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1490"><net_src comp="1479" pin="2"/><net_sink comp="1485" pin=1"/></net>

<net id="1495"><net_src comp="1395" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1496"><net_src comp="118" pin="0"/><net_sink comp="1491" pin=1"/></net>

<net id="1501"><net_src comp="118" pin="0"/><net_sink comp="1497" pin=0"/></net>

<net id="1502"><net_src comp="1395" pin="3"/><net_sink comp="1497" pin=1"/></net>

<net id="1507"><net_src comp="1497" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1508"><net_src comp="1485" pin="2"/><net_sink comp="1503" pin=1"/></net>

<net id="1513"><net_src comp="1471" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1514"><net_src comp="1503" pin="2"/><net_sink comp="1509" pin=1"/></net>

<net id="1519"><net_src comp="1509" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1520"><net_src comp="1491" pin="2"/><net_sink comp="1515" pin=1"/></net>

<net id="1525"><net_src comp="1427" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1526"><net_src comp="1471" pin="3"/><net_sink comp="1521" pin=1"/></net>

<net id="1531"><net_src comp="1521" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1532"><net_src comp="118" pin="0"/><net_sink comp="1527" pin=1"/></net>

<net id="1537"><net_src comp="1395" pin="3"/><net_sink comp="1533" pin=0"/></net>

<net id="1538"><net_src comp="1527" pin="2"/><net_sink comp="1533" pin=1"/></net>

<net id="1543"><net_src comp="1533" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1544"><net_src comp="1515" pin="2"/><net_sink comp="1539" pin=1"/></net>

<net id="1550"><net_src comp="100" pin="0"/><net_sink comp="1545" pin=0"/></net>

<net id="1551"><net_src comp="102" pin="0"/><net_sink comp="1545" pin=2"/></net>

<net id="1558"><net_src comp="104" pin="0"/><net_sink comp="1552" pin=0"/></net>

<net id="1559"><net_src comp="106" pin="0"/><net_sink comp="1552" pin=2"/></net>

<net id="1560"><net_src comp="108" pin="0"/><net_sink comp="1552" pin=3"/></net>

<net id="1566"><net_src comp="100" pin="0"/><net_sink comp="1561" pin=0"/></net>

<net id="1567"><net_src comp="110" pin="0"/><net_sink comp="1561" pin=2"/></net>

<net id="1575"><net_src comp="1568" pin="1"/><net_sink comp="1571" pin=0"/></net>

<net id="1576"><net_src comp="112" pin="0"/><net_sink comp="1571" pin=1"/></net>

<net id="1582"><net_src comp="100" pin="0"/><net_sink comp="1577" pin=0"/></net>

<net id="1583"><net_src comp="108" pin="0"/><net_sink comp="1577" pin=2"/></net>

<net id="1589"><net_src comp="100" pin="0"/><net_sink comp="1584" pin=0"/></net>

<net id="1590"><net_src comp="106" pin="0"/><net_sink comp="1584" pin=2"/></net>

<net id="1595"><net_src comp="1584" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1596"><net_src comp="1571" pin="2"/><net_sink comp="1591" pin=1"/></net>

<net id="1601"><net_src comp="1591" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1602"><net_src comp="1561" pin="3"/><net_sink comp="1597" pin=1"/></net>

<net id="1606"><net_src comp="1597" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1611"><net_src comp="1552" pin="4"/><net_sink comp="1607" pin=0"/></net>

<net id="1612"><net_src comp="1603" pin="1"/><net_sink comp="1607" pin=1"/></net>

<net id="1613"><net_src comp="1607" pin="2"/><net_sink comp="314" pin=4"/></net>

<net id="1614"><net_src comp="1607" pin="2"/><net_sink comp="302" pin=4"/></net>

<net id="1615"><net_src comp="1607" pin="2"/><net_sink comp="296" pin=4"/></net>

<net id="1616"><net_src comp="1607" pin="2"/><net_sink comp="308" pin=4"/></net>

<net id="1617"><net_src comp="1607" pin="2"/><net_sink comp="290" pin=4"/></net>

<net id="1618"><net_src comp="1607" pin="2"/><net_sink comp="278" pin=4"/></net>

<net id="1619"><net_src comp="1607" pin="2"/><net_sink comp="272" pin=4"/></net>

<net id="1620"><net_src comp="1607" pin="2"/><net_sink comp="284" pin=4"/></net>

<net id="1626"><net_src comp="114" pin="0"/><net_sink comp="1621" pin=0"/></net>

<net id="1627"><net_src comp="1607" pin="2"/><net_sink comp="1621" pin=1"/></net>

<net id="1628"><net_src comp="116" pin="0"/><net_sink comp="1621" pin=2"/></net>

<net id="1633"><net_src comp="1577" pin="3"/><net_sink comp="1629" pin=0"/></net>

<net id="1634"><net_src comp="118" pin="0"/><net_sink comp="1629" pin=1"/></net>

<net id="1639"><net_src comp="1621" pin="3"/><net_sink comp="1635" pin=0"/></net>

<net id="1640"><net_src comp="1629" pin="2"/><net_sink comp="1635" pin=1"/></net>

<net id="1645"><net_src comp="1545" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1646"><net_src comp="118" pin="0"/><net_sink comp="1641" pin=1"/></net>

<net id="1651"><net_src comp="118" pin="0"/><net_sink comp="1647" pin=0"/></net>

<net id="1652"><net_src comp="1545" pin="3"/><net_sink comp="1647" pin=1"/></net>

<net id="1657"><net_src comp="1647" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1658"><net_src comp="1635" pin="2"/><net_sink comp="1653" pin=1"/></net>

<net id="1663"><net_src comp="1621" pin="3"/><net_sink comp="1659" pin=0"/></net>

<net id="1664"><net_src comp="1653" pin="2"/><net_sink comp="1659" pin=1"/></net>

<net id="1669"><net_src comp="1659" pin="2"/><net_sink comp="1665" pin=0"/></net>

<net id="1670"><net_src comp="1641" pin="2"/><net_sink comp="1665" pin=1"/></net>

<net id="1675"><net_src comp="1577" pin="3"/><net_sink comp="1671" pin=0"/></net>

<net id="1676"><net_src comp="1621" pin="3"/><net_sink comp="1671" pin=1"/></net>

<net id="1681"><net_src comp="1671" pin="2"/><net_sink comp="1677" pin=0"/></net>

<net id="1682"><net_src comp="118" pin="0"/><net_sink comp="1677" pin=1"/></net>

<net id="1687"><net_src comp="1545" pin="3"/><net_sink comp="1683" pin=0"/></net>

<net id="1688"><net_src comp="1677" pin="2"/><net_sink comp="1683" pin=1"/></net>

<net id="1693"><net_src comp="1683" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1694"><net_src comp="1665" pin="2"/><net_sink comp="1689" pin=1"/></net>

<net id="1698"><net_src comp="124" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1700"><net_src comp="1695" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1701"><net_src comp="1695" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1705"><net_src comp="568" pin="1"/><net_sink comp="1702" pin=0"/></net>

<net id="1706"><net_src comp="1702" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1707"><net_src comp="1702" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="1711"><net_src comp="572" pin="1"/><net_sink comp="1708" pin=0"/></net>

<net id="1712"><net_src comp="1708" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1713"><net_src comp="1708" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1717"><net_src comp="581" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1719"><net_src comp="1714" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1723"><net_src comp="584" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1727"><net_src comp="590" pin="2"/><net_sink comp="1724" pin=0"/></net>

<net id="1728"><net_src comp="1724" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="1729"><net_src comp="1724" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1730"><net_src comp="1724" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1731"><net_src comp="1724" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1735"><net_src comp="596" pin="3"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1737"><net_src comp="1732" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1738"><net_src comp="1732" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="1742"><net_src comp="604" pin="1"/><net_sink comp="1739" pin=0"/></net>

<net id="1743"><net_src comp="1739" pin="1"/><net_sink comp="741" pin=10"/></net>

<net id="1744"><net_src comp="1739" pin="1"/><net_sink comp="764" pin=10"/></net>

<net id="1745"><net_src comp="1739" pin="1"/><net_sink comp="829" pin=10"/></net>

<net id="1746"><net_src comp="1739" pin="1"/><net_sink comp="852" pin=10"/></net>

<net id="1747"><net_src comp="1739" pin="1"/><net_sink comp="916" pin=10"/></net>

<net id="1748"><net_src comp="1739" pin="1"/><net_sink comp="939" pin=10"/></net>

<net id="1749"><net_src comp="1739" pin="1"/><net_sink comp="1005" pin=10"/></net>

<net id="1750"><net_src comp="1739" pin="1"/><net_sink comp="1028" pin=10"/></net>

<net id="1754"><net_src comp="608" pin="3"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="1759"><net_src comp="164" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="1764"><net_src comp="177" pin="3"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="1769"><net_src comp="190" pin="3"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="1774"><net_src comp="203" pin="3"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="1779"><net_src comp="647" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1781"><net_src comp="1776" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1785"><net_src comp="216" pin="3"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1787"><net_src comp="1782" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1791"><net_src comp="223" pin="3"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1793"><net_src comp="1788" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1797"><net_src comp="230" pin="3"/><net_sink comp="1794" pin=0"/></net>

<net id="1798"><net_src comp="1794" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1799"><net_src comp="1794" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1803"><net_src comp="237" pin="3"/><net_sink comp="1800" pin=0"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1805"><net_src comp="1800" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1809"><net_src comp="244" pin="3"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1811"><net_src comp="1806" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1815"><net_src comp="251" pin="3"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1817"><net_src comp="1812" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1821"><net_src comp="258" pin="3"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1823"><net_src comp="1818" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1827"><net_src comp="265" pin="3"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1829"><net_src comp="1824" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1833"><net_src comp="656" pin="2"/><net_sink comp="1830" pin=0"/></net>

<net id="1834"><net_src comp="1830" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1835"><net_src comp="1830" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1839"><net_src comp="320" pin="3"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1841"><net_src comp="1836" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1845"><net_src comp="327" pin="3"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1847"><net_src comp="1842" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1851"><net_src comp="334" pin="3"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1853"><net_src comp="1848" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1857"><net_src comp="341" pin="3"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1859"><net_src comp="1854" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1863"><net_src comp="348" pin="3"/><net_sink comp="1860" pin=0"/></net>

<net id="1864"><net_src comp="1860" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1865"><net_src comp="1860" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1869"><net_src comp="355" pin="3"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1871"><net_src comp="1866" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1875"><net_src comp="362" pin="3"/><net_sink comp="1872" pin=0"/></net>

<net id="1876"><net_src comp="1872" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1877"><net_src comp="1872" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1881"><net_src comp="369" pin="3"/><net_sink comp="1878" pin=0"/></net>

<net id="1882"><net_src comp="1878" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1883"><net_src comp="1878" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1887"><net_src comp="197" pin="3"/><net_sink comp="1884" pin=0"/></net>

<net id="1888"><net_src comp="1884" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1892"><net_src comp="384" pin="3"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1894"><net_src comp="1889" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1898"><net_src comp="391" pin="3"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1900"><net_src comp="1895" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1904"><net_src comp="398" pin="3"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1906"><net_src comp="1901" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1910"><net_src comp="405" pin="3"/><net_sink comp="1907" pin=0"/></net>

<net id="1911"><net_src comp="1907" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1912"><net_src comp="1907" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1916"><net_src comp="412" pin="3"/><net_sink comp="1913" pin=0"/></net>

<net id="1917"><net_src comp="1913" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1918"><net_src comp="1913" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1922"><net_src comp="419" pin="3"/><net_sink comp="1919" pin=0"/></net>

<net id="1923"><net_src comp="1919" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1924"><net_src comp="1919" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1928"><net_src comp="426" pin="3"/><net_sink comp="1925" pin=0"/></net>

<net id="1929"><net_src comp="1925" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1930"><net_src comp="1925" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1934"><net_src comp="433" pin="3"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1936"><net_src comp="1931" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1940"><net_src comp="210" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1945"><net_src comp="448" pin="3"/><net_sink comp="1942" pin=0"/></net>

<net id="1946"><net_src comp="1942" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1947"><net_src comp="1942" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1951"><net_src comp="455" pin="3"/><net_sink comp="1948" pin=0"/></net>

<net id="1952"><net_src comp="1948" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1953"><net_src comp="1948" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1957"><net_src comp="462" pin="3"/><net_sink comp="1954" pin=0"/></net>

<net id="1958"><net_src comp="1954" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1959"><net_src comp="1954" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1963"><net_src comp="469" pin="3"/><net_sink comp="1960" pin=0"/></net>

<net id="1964"><net_src comp="1960" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1965"><net_src comp="1960" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1969"><net_src comp="476" pin="3"/><net_sink comp="1966" pin=0"/></net>

<net id="1970"><net_src comp="1966" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1971"><net_src comp="1966" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1975"><net_src comp="483" pin="3"/><net_sink comp="1972" pin=0"/></net>

<net id="1976"><net_src comp="1972" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1977"><net_src comp="1972" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1981"><net_src comp="490" pin="3"/><net_sink comp="1978" pin=0"/></net>

<net id="1982"><net_src comp="1978" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1983"><net_src comp="1978" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1987"><net_src comp="497" pin="3"/><net_sink comp="1984" pin=0"/></net>

<net id="1988"><net_src comp="1984" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1989"><net_src comp="1984" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1993"><net_src comp="812" pin="2"/><net_sink comp="1990" pin=0"/></net>

<net id="1994"><net_src comp="1990" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1995"><net_src comp="1990" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1996"><net_src comp="1990" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1997"><net_src comp="1990" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1998"><net_src comp="1990" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1999"><net_src comp="1990" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="2006"><net_src comp="824" pin="2"/><net_sink comp="2003" pin=0"/></net>

<net id="2010"><net_src comp="897" pin="2"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="1245" pin=1"/></net>

<net id="2012"><net_src comp="2007" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="2013"><net_src comp="2007" pin="1"/><net_sink comp="1261" pin=1"/></net>

<net id="2014"><net_src comp="2007" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="2015"><net_src comp="2007" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="2016"><net_src comp="2007" pin="1"/><net_sink comp="1284" pin=1"/></net>

<net id="2023"><net_src comp="985" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="1395" pin=1"/></net>

<net id="2025"><net_src comp="2020" pin="1"/><net_sink comp="1402" pin=1"/></net>

<net id="2026"><net_src comp="2020" pin="1"/><net_sink comp="1411" pin=1"/></net>

<net id="2027"><net_src comp="2020" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="2028"><net_src comp="2020" pin="1"/><net_sink comp="1427" pin=1"/></net>

<net id="2029"><net_src comp="2020" pin="1"/><net_sink comp="1434" pin=1"/></net>

<net id="2036"><net_src comp="1078" pin="2"/><net_sink comp="2033" pin=0"/></net>

<net id="2037"><net_src comp="2033" pin="1"/><net_sink comp="1545" pin=1"/></net>

<net id="2038"><net_src comp="2033" pin="1"/><net_sink comp="1552" pin=1"/></net>

<net id="2039"><net_src comp="2033" pin="1"/><net_sink comp="1561" pin=1"/></net>

<net id="2040"><net_src comp="2033" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="2041"><net_src comp="2033" pin="1"/><net_sink comp="1577" pin=1"/></net>

<net id="2042"><net_src comp="2033" pin="1"/><net_sink comp="1584" pin=1"/></net>

<net id="2049"><net_src comp="1215" pin="2"/><net_sink comp="2046" pin=0"/></net>

<net id="2053"><net_src comp="1233" pin="2"/><net_sink comp="2050" pin=0"/></net>

<net id="2057"><net_src comp="1239" pin="2"/><net_sink comp="2054" pin=0"/></net>

<net id="2061"><net_src comp="1365" pin="2"/><net_sink comp="2058" pin=0"/></net>

<net id="2065"><net_src comp="1383" pin="2"/><net_sink comp="2062" pin=0"/></net>

<net id="2069"><net_src comp="1389" pin="2"/><net_sink comp="2066" pin=0"/></net>

<net id="2073"><net_src comp="1515" pin="2"/><net_sink comp="2070" pin=0"/></net>

<net id="2077"><net_src comp="1533" pin="2"/><net_sink comp="2074" pin=0"/></net>

<net id="2081"><net_src comp="1539" pin="2"/><net_sink comp="2078" pin=0"/></net>

<net id="2085"><net_src comp="1665" pin="2"/><net_sink comp="2082" pin=0"/></net>

<net id="2089"><net_src comp="1683" pin="2"/><net_sink comp="2086" pin=0"/></net>

<net id="2093"><net_src comp="1689" pin="2"/><net_sink comp="2090" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0 | {3 4 5 }
	Port: LUT_B3 | {}
	Port: p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1 | {3 4 5 }
	Port: p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2 | {3 4 5 }
	Port: p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3 | {3 4 5 }
	Port: p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0 | {3 4 5 }
	Port: p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1 | {3 4 5 }
	Port: p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2 | {3 4 5 }
	Port: p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3 | {3 4 5 }
	Port: LUT_B2 | {}
	Port: LUT_B1 | {}
	Port: LUT_B0 | {}
 - Input state : 
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : delta_2_cast | {1 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : delta_2_cast2 | {1 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load | {1 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load | {1 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load | {1 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load | {1 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0 | {2 3 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : LUT_B3 | {1 2 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1 | {2 3 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2 | {2 3 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3 | {2 3 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0 | {2 3 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1 | {2 3 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2 | {2 3 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3 | {2 3 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : LUT_B2 | {1 2 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : LUT_B1 | {1 2 }
	Port: backward_input<2, 1, ap_fixed<16, 6, 4, 0, 0> >_Pipeline_BWD_I : LUT_B0 | {1 2 }
  - Chain level:
	State 1
		store_ln104 : 1
		i_1 : 1
		icmp_ln104 : 2
		icmp_ln108 : 2
		k : 3
		trunc_ln108 : 4
		tmp : 4
		u_index : 3
		zext_ln112_1 : 4
		LUT_B0_addr : 5
		LUT_B0_load : 6
		LUT_B1_addr : 5
		LUT_B1_load : 6
		LUT_B2_addr : 5
		LUT_B2_load : 6
		LUT_B3_addr : 5
		LUT_B3_load : 6
	State 2
		zext_ln112_2 : 1
		mul_ln112 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6 : 1
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_6 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_6 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_6 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_6 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_6 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_6 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_6 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_6 : 2
		zext_ln113_2 : 1
		mul_ln113 : 2
		tmp_66 : 1
		zext_ln113 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_5 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_5 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_5 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_5 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_5 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_5 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_5 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_5 : 4
		tmp_72 : 1
		zext_ln114 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4 : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa_4 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa_4 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa_4 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa_4 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa_4 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa_4 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa_4 : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa_4 : 4
		tmp_78 : 1
		zext_ln115 : 2
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add : 3
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_loa : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_loa : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_loa : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_loa : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_loa : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_loa : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_loa : 4
		p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_loa : 4
	State 3
		tmp_s : 1
		tmp_47 : 1
		select_ln112 : 2
		shl_ln : 3
		sext_ln112 : 4
		sub_ln112 : 5
		icmp_ln112 : 4
		br_ln112 : 5
		br_ln112 : 1
		tmp_48 : 1
		tmp_49 : 1
		select_ln113 : 2
		shl_ln1 : 3
		sext_ln113 : 4
		sub_ln113 : 5
		icmp_ln113 : 4
		br_ln113 : 5
		br_ln113 : 1
		mul_ln114 : 1
		tmp_50 : 1
		tmp_51 : 1
		select_ln114 : 2
		shl_ln2 : 3
		sext_ln114 : 4
		sext_ln114_1 : 2
		sub_ln114 : 5
		icmp_ln114 : 4
		br_ln114 : 5
		br_ln114 : 1
		mul_ln115 : 1
		tmp_52 : 1
		tmp_53 : 1
		select_ln115 : 2
		shl_ln3 : 3
		sext_ln115 : 4
		sext_ln115_1 : 2
		sext_ln115_2 : 2
		sub_ln115 : 5
		icmp_ln115 : 4
		br_ln115 : 5
		br_ln115 : 1
		store_ln104 : 1
	State 4
		icmp_ln112_3 : 1
		or_ln112 : 2
		and_ln112 : 2
		zext_ln112 : 2
		add_ln112 : 3
		store_ln112 : 4
		store_ln112 : 4
		store_ln112 : 4
		store_ln112 : 4
		store_ln112 : 4
		store_ln112 : 4
		store_ln112 : 4
		store_ln112 : 4
		tmp_65 : 4
		xor_ln112 : 1
		or_ln112_3 : 5
		xor_ln112_1 : 1
		xor_ln112_2 : 1
		xor_ln112_3 : 5
		or_ln112_1 : 5
		and_ln112_1 : 5
		or_ln112_4 : 5
		xor_ln112_4 : 5
		and_ln112_2 : 5
		or_ln112_2 : 5
		br_ln112 : 5
		br_ln112 : 5
		br_ln112 : 5
		icmp_ln113_1 : 1
		or_ln113 : 2
		and_ln113 : 2
		zext_ln113_1 : 2
		add_ln113_1 : 3
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		store_ln113 : 4
		tmp_71 : 4
		xor_ln113 : 1
		or_ln113_3 : 5
		xor_ln113_1 : 1
		xor_ln113_2 : 1
		xor_ln113_3 : 5
		or_ln113_1 : 5
		and_ln113_1 : 5
		or_ln113_4 : 5
		xor_ln113_4 : 5
		and_ln113_2 : 5
		or_ln113_2 : 5
		br_ln113 : 5
		br_ln113 : 5
		br_ln113 : 5
		icmp_ln114_1 : 1
		or_ln114 : 2
		and_ln114 : 2
		zext_ln114_1 : 2
		add_ln114_1 : 3
		store_ln114 : 4
		store_ln114 : 4
		store_ln114 : 4
		store_ln114 : 4
		store_ln114 : 4
		store_ln114 : 4
		store_ln114 : 4
		store_ln114 : 4
		tmp_77 : 4
		xor_ln114 : 1
		or_ln114_3 : 5
		xor_ln114_1 : 1
		xor_ln114_2 : 1
		xor_ln114_3 : 5
		or_ln114_1 : 5
		and_ln114_1 : 5
		or_ln114_4 : 5
		xor_ln114_4 : 5
		and_ln114_2 : 5
		or_ln114_2 : 5
		br_ln114 : 5
		br_ln114 : 5
		br_ln114 : 5
		icmp_ln115_1 : 1
		or_ln115 : 2
		and_ln115 : 2
		zext_ln115_1 : 2
		add_ln115_1 : 3
		store_ln115 : 4
		store_ln115 : 4
		store_ln115 : 4
		store_ln115 : 4
		store_ln115 : 4
		store_ln115 : 4
		store_ln115 : 4
		store_ln115 : 4
		tmp_83 : 4
		xor_ln115 : 1
		or_ln115_3 : 5
		xor_ln115_1 : 1
		xor_ln115_2 : 1
		xor_ln115_3 : 5
		or_ln115_1 : 5
		and_ln115_1 : 5
		or_ln115_4 : 5
		xor_ln115_4 : 5
		and_ln115_2 : 5
		or_ln115_2 : 5
		br_ln115 : 5
		br_ln115 : 5
		br_ln115 : 5
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                     Functional Unit                                     |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                    icmp_ln104_fu_584                                    |    0    |    0    |    9    |
|          |                                    icmp_ln108_fu_590                                    |    0    |    0    |    9    |
|          |                                    icmp_ln112_fu_818                                    |    0    |    0    |    33   |
|          |                                   icmp_ln112_1_fu_824                                   |    0    |    0    |    9    |
|          |                                    icmp_ln113_fu_903                                    |    0    |    0    |    33   |
|   icmp   |                                    icmp_ln114_fu_991                                    |    0    |    0    |    33   |
|          |                                    icmp_ln115_fu_1084                                   |    0    |    0    |    33   |
|          |                                   icmp_ln112_3_fu_1121                                  |    0    |    0    |    16   |
|          |                                   icmp_ln113_1_fu_1271                                  |    0    |    0    |    16   |
|          |                                   icmp_ln114_1_fu_1421                                  |    0    |    0    |    16   |
|          |                                   icmp_ln115_1_fu_1571                                  |    0    |    0    |    16   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                       tmp_s_fu_741                                      |    0    |    0    |    20   |
|          |                                      tmp_47_fu_764                                      |    0    |    0    |    20   |
|          |                                      tmp_48_fu_829                                      |    0    |    0    |    20   |
| sparsemux|                                      tmp_49_fu_852                                      |    0    |    0    |    20   |
|          |                                      tmp_50_fu_916                                      |    0    |    0    |    20   |
|          |                                      tmp_51_fu_939                                      |    0    |    0    |    20   |
|          |                                      tmp_52_fu_1005                                     |    0    |    0    |    20   |
|          |                                      tmp_53_fu_1028                                     |    0    |    0    |    20   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                     sub_ln112_fu_812                                    |    0    |    0    |    33   |
|    sub   |                                     sub_ln113_fu_897                                    |    0    |    0    |    33   |
|          |                                     sub_ln114_fu_985                                    |    0    |    0    |    33   |
|          |                                    sub_ln115_fu_1078                                    |    0    |    0    |    33   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                     add_ln113_fu_661                                    |    0    |    0    |    10   |
|          |                                     add_ln114_fu_686                                    |    0    |    0    |    10   |
|          |                                     add_ln115_fu_711                                    |    0    |    0    |    10   |
|    add   |                                     add_ln104_fu_736                                    |    0    |    0    |    9    |
|          |                                    add_ln112_fu_1157                                    |    0    |    0    |    23   |
|          |                                   add_ln113_1_fu_1307                                   |    0    |    0    |    23   |
|          |                                   add_ln114_1_fu_1457                                   |    0    |    0    |    23   |
|          |                                   add_ln115_1_fu_1607                                   |    0    |    0    |    23   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                         k_fu_596                                        |    0    |    0    |    3    |
|          |                                      u_index_fu_616                                     |    0    |    0    |    8    |
|  select  |                                   select_ln112_fu_787                                   |    0    |    0    |    16   |
|          |                                   select_ln113_fu_875                                   |    0    |    0    |    16   |
|          |                                   select_ln114_fu_962                                   |    0    |    0    |    16   |
|          |                                   select_ln115_fu_1051                                  |    0    |    0    |    16   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                     or_ln112_fu_1141                                    |    0    |    0    |    2    |
|          |                                    or_ln112_3_fu_1185                                   |    0    |    0    |    2    |
|          |                                    or_ln112_1_fu_1209                                   |    0    |    0    |    2    |
|          |                                    or_ln112_4_fu_1221                                   |    0    |    0    |    2    |
|          |                                    or_ln112_2_fu_1239                                   |    0    |    0    |    2    |
|          |                                     or_ln113_fu_1291                                    |    0    |    0    |    2    |
|          |                                    or_ln113_3_fu_1335                                   |    0    |    0    |    2    |
|          |                                    or_ln113_1_fu_1359                                   |    0    |    0    |    2    |
|          |                                    or_ln113_4_fu_1371                                   |    0    |    0    |    2    |
|    or    |                                    or_ln113_2_fu_1389                                   |    0    |    0    |    2    |
|          |                                     or_ln114_fu_1441                                    |    0    |    0    |    2    |
|          |                                    or_ln114_3_fu_1485                                   |    0    |    0    |    2    |
|          |                                    or_ln114_1_fu_1509                                   |    0    |    0    |    2    |
|          |                                    or_ln114_4_fu_1521                                   |    0    |    0    |    2    |
|          |                                    or_ln114_2_fu_1539                                   |    0    |    0    |    2    |
|          |                                     or_ln115_fu_1591                                    |    0    |    0    |    2    |
|          |                                    or_ln115_3_fu_1635                                   |    0    |    0    |    2    |
|          |                                    or_ln115_1_fu_1659                                   |    0    |    0    |    2    |
|          |                                    or_ln115_4_fu_1671                                   |    0    |    0    |    2    |
|          |                                    or_ln115_2_fu_1689                                   |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                    xor_ln112_fu_1179                                    |    0    |    0    |    2    |
|          |                                   xor_ln112_1_fu_1191                                   |    0    |    0    |    2    |
|          |                                   xor_ln112_2_fu_1197                                   |    0    |    0    |    2    |
|          |                                   xor_ln112_3_fu_1203                                   |    0    |    0    |    2    |
|          |                                   xor_ln112_4_fu_1227                                   |    0    |    0    |    2    |
|          |                                    xor_ln113_fu_1329                                    |    0    |    0    |    2    |
|          |                                   xor_ln113_1_fu_1341                                   |    0    |    0    |    2    |
|          |                                   xor_ln113_2_fu_1347                                   |    0    |    0    |    2    |
|          |                                   xor_ln113_3_fu_1353                                   |    0    |    0    |    2    |
|    xor   |                                   xor_ln113_4_fu_1377                                   |    0    |    0    |    2    |
|          |                                    xor_ln114_fu_1479                                    |    0    |    0    |    2    |
|          |                                   xor_ln114_1_fu_1491                                   |    0    |    0    |    2    |
|          |                                   xor_ln114_2_fu_1497                                   |    0    |    0    |    2    |
|          |                                   xor_ln114_3_fu_1503                                   |    0    |    0    |    2    |
|          |                                   xor_ln114_4_fu_1527                                   |    0    |    0    |    2    |
|          |                                    xor_ln115_fu_1629                                    |    0    |    0    |    2    |
|          |                                   xor_ln115_1_fu_1641                                   |    0    |    0    |    2    |
|          |                                   xor_ln115_2_fu_1647                                   |    0    |    0    |    2    |
|          |                                   xor_ln115_3_fu_1653                                   |    0    |    0    |    2    |
|          |                                   xor_ln115_4_fu_1677                                   |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                     mul_ln112_fu_647                                    |    1    |    0    |    5    |
|    mul   |                                     mul_ln113_fu_656                                    |    1    |    0    |    5    |
|          |                                     mul_ln114_fu_911                                    |    1    |    0    |    5    |
|          |                                    mul_ln115_fu_1000                                    |    1    |    0    |    5    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                    and_ln112_fu_1147                                    |    0    |    0    |    2    |
|          |                                   and_ln112_1_fu_1215                                   |    0    |    0    |    2    |
|          |                                   and_ln112_2_fu_1233                                   |    0    |    0    |    2    |
|          |                                    and_ln113_fu_1297                                    |    0    |    0    |    2    |
|          |                                   and_ln113_1_fu_1365                                   |    0    |    0    |    2    |
|    and   |                                   and_ln113_2_fu_1383                                   |    0    |    0    |    2    |
|          |                                    and_ln114_fu_1447                                    |    0    |    0    |    2    |
|          |                                   and_ln114_1_fu_1515                                   |    0    |    0    |    2    |
|          |                                   and_ln114_2_fu_1533                                   |    0    |    0    |    2    |
|          |                                    and_ln115_fu_1597                                    |    0    |    0    |    2    |
|          |                                   and_ln115_1_fu_1665                                   |    0    |    0    |    2    |
|          |                                   and_ln115_2_fu_1683                                   |    0    |    0    |    2    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_load_read_read_fu_128   |    0    |    0    |    0    |
|          |    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_load_read_read_fu_134   |    0    |    0    |    0    |
|   read   | eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_load_read_read_fu_140 |    0    |    0    |    0    |
|          | eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_load_read_read_fu_146 |    0    |    0    |    0    |
|          |                              delta_2_cast2_read_read_fu_152                             |    0    |    0    |    0    |
|          |                              delta_2_cast_read_read_fu_158                              |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                delta_2_cast2_cast_fu_568                                |    0    |    0    |    0    |
|          |                                 delta_2_cast_cast_fu_572                                |    0    |    0    |    0    |
|          |                                    sext_ln112_fu_802                                    |    0    |    0    |    0    |
|          |                                   sext_ln112_1_fu_806                                   |    0    |    0    |    0    |
|          |                                   sext_ln112_2_fu_809                                   |    0    |    0    |    0    |
|   sext   |                                    sext_ln113_fu_890                                    |    0    |    0    |    0    |
|          |                                   sext_ln113_1_fu_894                                   |    0    |    0    |    0    |
|          |                                    sext_ln114_fu_977                                    |    0    |    0    |    0    |
|          |                                   sext_ln114_1_fu_981                                   |    0    |    0    |    0    |
|          |                                    sext_ln115_fu_1066                                   |    0    |    0    |    0    |
|          |                                   sext_ln115_1_fu_1070                                  |    0    |    0    |    0    |
|          |                                   sext_ln115_2_fu_1074                                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                    trunc_ln108_fu_604                                   |    0    |    0    |    0    |
|          |                                   trunc_ln112_fu_1118                                   |    0    |    0    |    0    |
|   trunc  |                                   trunc_ln113_fu_1268                                   |    0    |    0    |    0    |
|          |                                   trunc_ln114_fu_1418                                   |    0    |    0    |    0    |
|          |                                   trunc_ln115_fu_1568                                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                        tmp_fu_608                                       |    0    |    0    |    0    |
|          |                                      tmp_66_fu_666                                      |    0    |    0    |    0    |
|          |                                      tmp_72_fu_691                                      |    0    |    0    |    0    |
|          |                                      tmp_78_fu_716                                      |    0    |    0    |    0    |
|          |                                      tmp_61_fu_1095                                     |    0    |    0    |    0    |
|          |                                      tmp_62_fu_1111                                     |    0    |    0    |    0    |
|          |                                      tmp_63_fu_1127                                     |    0    |    0    |    0    |
|          |                                      tmp_64_fu_1134                                     |    0    |    0    |    0    |
|          |                                      tmp_65_fu_1171                                     |    0    |    0    |    0    |
|          |                                      tmp_67_fu_1245                                     |    0    |    0    |    0    |
|          |                                      tmp_68_fu_1261                                     |    0    |    0    |    0    |
| bitselect|                                      tmp_69_fu_1277                                     |    0    |    0    |    0    |
|          |                                      tmp_70_fu_1284                                     |    0    |    0    |    0    |
|          |                                      tmp_71_fu_1321                                     |    0    |    0    |    0    |
|          |                                      tmp_73_fu_1395                                     |    0    |    0    |    0    |
|          |                                      tmp_74_fu_1411                                     |    0    |    0    |    0    |
|          |                                      tmp_75_fu_1427                                     |    0    |    0    |    0    |
|          |                                      tmp_76_fu_1434                                     |    0    |    0    |    0    |
|          |                                      tmp_77_fu_1471                                     |    0    |    0    |    0    |
|          |                                      tmp_79_fu_1545                                     |    0    |    0    |    0    |
|          |                                      tmp_80_fu_1561                                     |    0    |    0    |    0    |
|          |                                      tmp_81_fu_1577                                     |    0    |    0    |    0    |
|          |                                      tmp_82_fu_1584                                     |    0    |    0    |    0    |
|          |                                      tmp_83_fu_1621                                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                   zext_ln112_1_fu_624                                   |    0    |    0    |    0    |
|          |                                    zext_ln108_fu_632                                    |    0    |    0    |    0    |
|          |                                   zext_ln112_2_fu_643                                   |    0    |    0    |    0    |
|          |                                   zext_ln113_2_fu_652                                   |    0    |    0    |    0    |
|          |                                    zext_ln113_fu_674                                    |    0    |    0    |    0    |
|          |                                    zext_ln114_fu_699                                    |    0    |    0    |    0    |
|   zext   |                                    zext_ln115_fu_724                                    |    0    |    0    |    0    |
|          |                                   zext_ln114_2_fu_908                                   |    0    |    0    |    0    |
|          |                                   zext_ln115_2_fu_997                                   |    0    |    0    |    0    |
|          |                                    zext_ln112_fu_1153                                   |    0    |    0    |    0    |
|          |                                   zext_ln113_1_fu_1303                                  |    0    |    0    |    0    |
|          |                                   zext_ln114_1_fu_1453                                  |    0    |    0    |    0    |
|          |                                   zext_ln115_1_fu_1603                                  |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                      shl_ln_fu_794                                      |    0    |    0    |    0    |
|bitconcatenate|                                      shl_ln1_fu_882                                     |    0    |    0    |    0    |
|          |                                      shl_ln2_fu_969                                     |    0    |    0    |    0    |
|          |                                     shl_ln3_fu_1058                                     |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                    trunc_ln4_fu_1102                                    |    0    |    0    |    0    |
|partselect|                                    trunc_ln5_fu_1252                                    |    0    |    0    |    0    |
|          |                                    trunc_ln6_fu_1402                                    |    0    |    0    |    0    |
|          |                                    trunc_ln7_fu_1552                                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                         |    4    |    0    |   845   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------------------------------------------------+--------+
|                                                                                            |   FF   |
+--------------------------------------------------------------------------------------------+--------+
|                                    LUT_B0_addr_reg_1756                                    |    8   |
|                                    LUT_B1_addr_reg_1761                                    |    8   |
|                                    LUT_B2_addr_reg_1766                                    |    8   |
|                                    LUT_B2_load_reg_1884                                    |   10   |
|                                    LUT_B3_addr_reg_1771                                    |    8   |
|                                    LUT_B3_load_reg_1937                                    |    8   |
|                                    and_ln112_1_reg_2046                                    |    1   |
|                                    and_ln112_2_reg_2050                                    |    1   |
|                                    and_ln113_1_reg_2058                                    |    1   |
|                                    and_ln113_2_reg_2062                                    |    1   |
|                                    and_ln114_1_reg_2070                                    |    1   |
|                                    and_ln114_2_reg_2074                                    |    1   |
|                                    and_ln115_1_reg_2082                                    |    1   |
|                                    and_ln115_2_reg_2086                                    |    1   |
|                                 delta_2_cast2_cast_reg_1702                                |   26   |
|                                 delta_2_cast_cast_reg_1708                                 |   24   |
|                                        i_1_reg_1714                                        |    2   |
|                                         i_reg_1695                                         |    2   |
|                                     icmp_ln104_reg_1720                                    |    1   |
|                                     icmp_ln108_reg_1724                                    |    1   |
|                                    icmp_ln112_1_reg_2003                                   |    1   |
|                                         k_reg_1732                                         |    3   |
|                                     mul_ln112_reg_1776                                     |   24   |
|                                     mul_ln113_reg_1830                                     |   26   |
|                                     or_ln112_2_reg_2054                                    |    1   |
|                                     or_ln113_2_reg_2066                                    |    1   |
|                                     or_ln114_2_reg_2078                                    |    1   |
|                                     or_ln115_2_reg_2090                                    |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_4_reg_1889|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_5_reg_1836|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_6_reg_1782|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_add_reg_1942 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_4_reg_1895|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_5_reg_1842|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_6_reg_1788|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_add_reg_1948 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_4_reg_1901|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_5_reg_1848|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_6_reg_1794|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_add_reg_1954 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_4_reg_1907|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_5_reg_1854|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_6_reg_1800|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_add_reg_1960 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_4_reg_1913|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_5_reg_1860|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_6_reg_1806|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_add_reg_1966 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_4_reg_1919|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_5_reg_1866|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_6_reg_1812|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_add_reg_1972 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_4_reg_1925|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_5_reg_1872|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_6_reg_1818|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_add_reg_1978 |    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_4_reg_1931|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_5_reg_1878|    1   |
|p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_6_reg_1824|    1   |
| p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_add_reg_1984 |    1   |
|                                     sub_ln112_reg_1990                                     |   27   |
|                                     sub_ln113_reg_2007                                     |   27   |
|                                     sub_ln114_reg_2020                                     |   27   |
|                                     sub_ln115_reg_2033                                     |   27   |
|                                        tmp_reg_1751                                        |    1   |
|                                    trunc_ln108_reg_1739                                    |    2   |
+--------------------------------------------------------------------------------------------+--------+
|                                            Total                                           |   315  |
+--------------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_171 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_184 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_197 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_210 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_272 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_272 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_272 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
| grp_access_fu_278 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_278 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_278 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
| grp_access_fu_284 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_284 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_284 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
| grp_access_fu_290 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_290 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_290 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
| grp_access_fu_296 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_296 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_296 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
| grp_access_fu_302 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_302 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_302 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
| grp_access_fu_308 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_308 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_308 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
| grp_access_fu_314 |  p0  |   8  |   1  |    8   ||    0    ||    43   |
| grp_access_fu_314 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
| grp_access_fu_314 |  p4  |   7  |   1  |    7   ||    0    ||    26   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   184  || 14.2531 ||    0    ||   748   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   845  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    0   |   748  |
|  Register |    -   |    -   |   315  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   14   |   315  |  1593  |
+-----------+--------+--------+--------+--------+
