A Verilog project to detect a binary bit sequence from an input, using Finite State Machine theory and implementations. The input is binary "0" and "1", and the desired sequence is "10010110".
