// Seed: 2716227606
module module_0 #(
    parameter id_4 = 32'd11
) ();
  logic [7:0] id_1;
  logic [7:0] id_2;
  id_3 :
  assert property (@(posedge id_1[-1]) id_2 ==? id_1)
  else $clog2(5);
  ;
  wire _id_4;
  assign id_2[id_4] = id_1;
endmodule
module module_1 ();
  logic id_1;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_5 = 32'd24
) (
    output wor  id_0,
    input  tri1 id_1
);
  logic id_3, id_4;
  module_0 modCall_1 ();
  wire _id_5, id_6;
  assign id_0 = -1 == {-1{id_4}};
  assign id_4[-1<id_5] = -1;
endmodule
