// Seed: 3564493694
module module_0 (
    output wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    output tri1 id_4,
    output supply0 id_5,
    output wand id_6,
    output uwire id_7,
    input tri1 id_8,
    output uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri1 id_12,
    input tri id_13,
    input supply0 id_14,
    input tri0 id_15
);
  supply1 id_17 = id_13;
  assign id_0 = id_10;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    output wire id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8,
    input wand id_9,
    input wor id_10,
    input tri id_11,
    input tri0 id_12
);
  wire id_14;
  module_0(
      id_7,
      id_5,
      id_6,
      id_7,
      id_5,
      id_7,
      id_7,
      id_5,
      id_4,
      id_5,
      id_10,
      id_3,
      id_7,
      id_3,
      id_11,
      id_4
  );
  wire id_15;
endmodule
