Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/procesador_finalaleja_isim_beh.exe -prj C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/procesador_finalaleja_beh.prj work.procesador_finalaleja 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/unidadControl.vhd" into library work
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/sumador.vhd" into library work
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/seu.vhd" into library work
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/registroArchivo_RF.vhd" into library work
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/pc.vhd" into library work
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/nPC.vhd" into library work
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/muxx.vhd" into library work
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/memoriaInstrucciones.vhd" into library work
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/Alu.vhd" into library work
Parsing VHDL file "C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/procesador_finalaleja.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling architecture behavioral of entity sumador [sumador_default]
Compiling architecture behavioral of entity nPC [npc_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity memoriaInstrucciones [memoriainstrucciones_default]
Compiling architecture behavioral of entity unidadControl [unidadcontrol_default]
Compiling architecture behavioral of entity registroArchivo_RF [registroarchivo_rf_default]
Compiling architecture arq_mux of entity muxx [muxx_default]
Compiling architecture arq_seu of entity seu [seu_default]
Compiling architecture behavioral of entity Alu [alu_default]
Compiling architecture arq_procesador of entity procesador_finalaleja
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable C:/Users/Administrador/Desktop/procesador 2 aleja/procesador_aleja/procesador_finalaleja_isim_beh.exe
Fuse Memory Usage: 36236 KB
Fuse CPU Usage: 1481 ms
