;redcode
;assert 1
	SPL 0, #-2
	SUB #12, @11
	SLT 121, 110
	SLT 121, 110
	ADD -240, 60
	ADD 211, -60
	MOV -11, <-20
	SPL 0, 100
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	MOV -1, <-26
	SUB #12, @11
	JMZ -9, @-18
	MOV -4, <-20
	MOV -4, <-20
	SUB 0, 0
	JMZ 290, 40
	JMZ -9, @-18
	JMZ -9, @-18
	JMZ -9, @-18
	SUB 3, -12
	SLT #12, @10
	SUB 3, -12
	SUB #-9, <-18
	SUB #-9, <-18
	SUB 20, -12
	SLT #290, 40
	MOV @121, 106
	SUB 0, 51
	ADD #100, <0
	ADD #103, 0
	SLT #290, 40
	SLT #12, @10
	SUB 3, -12
	SLT #12, @10
	SUB 0, 51
	SLT #12, @10
	ADD #103, 0
	ADD #103, 0
	SLT #12, @10
	MOV -1, <-26
	SPL 0, #-2
	SUB 3, -12
	CMP 2, -0
	SLT 121, 110
	ADD -240, 60
	CMP 2, -0
	MOV -1, <-26
	SPL 0, 100
	SPL 0, <-742
	SUB 20, -12
	ADD -240, 60
