<HTML>
<HEAD><TITLE>Lattice TCL Log</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="pn240903002119"></A><B><U><big>pn240903002119</big></U></B>
#Start recording tcl command: 9/2/2024 23:51:57
#Project Location: C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED; Project name: FPGA_CrossLink_LIF_MD6000_DSI_to_OLED
prj_project new -name "FPGA_CrossLink_LIF_MD6000_DSI_to_OLED" -impl "impl_800x600" -dev LIF-MD6000-6KMG80I -synthesis "synplify"
prj_project save
prj_src add "C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/i2c_target_top.v" "C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/mipi2parallel.v" "C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/mipi2parallel_top.v" "C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/synthesis_directives.v"
sbp_design new -dsgn "ip_cores" -path "C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores" -device "LIF-MD6000-6KMG80I"
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll"
source "C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll"
source "C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll/generate_ngd.tcl"
set auto_path $tmp_autopath;cd $currentPath
sbp_builder export_add -comp {ip_cores/int_pll}
sbp_design gen
prj_src add "C:/Users/jarsul/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/ip_cores.sbx"
#Stop recording: 9/3/2024 00:21:19



<A name="pn240903103213"></A><B><U><big>pn240903103213</big></U></B>
#Start recording tcl command: 9/3/2024 09:50:24
#Project Location: C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED; Project name: FPGA_CrossLink_LIF_MD6000_DSI_to_OLED
prj_project open "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED.ldf"
prj_src add "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/testbench/mipi2parallel_MD_tb.v" "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/testbench/simulation_directives.v"
sbp_design open -dsgn "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/ip_cores.sbx"
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll"
source "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll"
source "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll/generate_ngd.tcl"
set auto_path $tmp_autopath;cd $currentPath
sbp_builder export_add -port {ip_cores/int_pll/LOCK}
sbp_builder export_add -port {ip_cores/int_pll/RST}
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy"
source "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/rx_dphy/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
sbp_builder export_add -comp {ip_cores/rx_dphy}
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/b2p"
source "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/b2p/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
sbp_builder export_add -comp {ip_cores/b2p}
sbp_design gen
prj_run Synthesis -impl impl_800x600 -task Synplify_Synthesis
sbp_design gen
prj_run Synthesis -impl impl_800x600 -task Synplify_Synthesis
#Stop recording: 9/3/2024 10:32:13



<A name="pn240903113333"></A><B><U><big>pn240903113333</big></U></B>
#Start recording tcl command: 9/3/2024 10:32:27
#Project Location: C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED; Project name: FPGA_CrossLink_LIF_MD6000_DSI_to_OLED
prj_project open "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED.ldf"
sbp_design open -dsgn "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/ip_cores.sbx"
sbp_design gen
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll"
source "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll/generate_core.tcl"
set auto_path $tmp_autopath;cd $currentPath
set currentPath [pwd];set tmp_autopath $auto_path
cd "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll"
source "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/ip_cores/ip_cores/int_pll/generate_ngd.tcl"
set auto_path $tmp_autopath;cd $currentPath
sbp_design gen
sbp_builder export_add -port {ip_cores/int_pll/CLKOS}
sbp_design save
sbp_design gen
sbp_design gen
prj_run Synthesis -impl impl_800x600 -task Synplify_Synthesis
prj_src exclude "C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/impl_800x600/source/i2c_target_top.v"
prj_run Synthesis -impl impl_800x600 -task Synplify_Synthesis
prj_run Synthesis -impl impl_800x600 -task Synplify_Synthesis
prj_run Export -impl impl_800x600
prj_run Export -impl impl_800x600 -forceOne
prj_run PAR -impl impl_800x600
prj_run Synthesis -impl impl_800x600 -task Synplify_Synthesis -forceOne
prj_run Export -impl impl_800x600
prj_project save
prj_project close
#Stop recording: 9/3/2024 11:33:33



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
