<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p790.sv</a>
time_elapsed: 0.020s
</pre>
<pre class="log">
user_time: 0.007625
system_time: 0.012405
ram_usage: 9728

module gray2bin1 (
	bin,
	gray
);
	parameter SIZE = 8;
	output [(SIZE - 1):0] bin;
	input [(SIZE - 1):0] gray;
	genvar i;
	generate
		for (i = 0; (i &lt; SIZE); i = (i + 1)) begin : bitnum
			assign bin[i] = ^gray[(SIZE - 1):i];
		end
	endgenerate
endmodule
module addergen1 (
	co,
	sum,
	a,
	b,
	ci
);
	parameter SIZE = 4;
	output [(SIZE - 1):0] sum;
	output co;
	input [(SIZE - 1):0] a;
	input [(SIZE - 1):0] b;
	input ci;
	wire [SIZE:0] c;
	wire [(SIZE - 1):0] t [1:3];
	genvar i;
	assign c[0] = ci;
	generate
		for (i = 0; (i &lt; SIZE); i = (i + 1)) begin : bitnum
			xor g1 (t[1][i], a[i], b[i]);
			xor g2 (sum[i], t[1][i], c[i]);
			and g3 (t[2][i], a[i], b[i]);
			and g4 (t[3][i], t[1][i], c[i]);
			or g5 (c[(i + 1)], t[2][i], t[3][i]);
		end
	endgenerate
	assign co = c[SIZE];
endmodule

</pre>
</body>