I 000050 55 3232          1383129286327 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383129286328 2013.10.30 11:34:46)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c49797919693c5d3c792d69ec3)
	(_entity
		(_time 1383129286319)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3235          1383129421616 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383129421617 2013.10.30 11:37:01)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3868643d666f392f3b6c2a623f)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3235          1383129936057 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383129936058 2013.10.30 11:45:36)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a6f4f3f1f6f1a7b1a5f2b4fca1)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3235          1383130017644 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383130017645 2013.10.30 11:46:57)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5a5d0e595d0d5b4d590948005d)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3235          1383130295034 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383130295035 2013.10.30 11:51:35)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d4d6d2868683d5c3d780c68ed3)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3235          1383130351817 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383130351818 2013.10.30 11:52:31)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a4a0f9f3f6f3a5b3a7f1b6fea3)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3235          1383130360178 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383130360179 2013.10.30 11:52:40)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4e4c4b4c4d194f594d1b5c1449)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3235          1383130437300 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383130437301 2013.10.30 11:53:57)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8584d68bd6d2849286d197df82)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3235          1383130452162 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383130452163 2013.10.30 11:54:12)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 98cccd97c6cf998f9bcc8ac29f)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3235          1383130482241 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383130482242 2013.10.30 11:54:42)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 15114612464214021640074f12)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3235          1383130648214 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383130648215 2013.10.30 11:57:28)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 67306567363066706432753d60)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 21 (_process 0 )))
		(_variable (_internal fin ~extieee.std_logic_1164.STD_LOGIC 0 22 (_process 0 )))
		(_process
			(line__20(_architecture 0 0 20 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3418          1383132194289 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383132194290 2013.10.30 12:23:14)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 787a2a79262f796f7b2d6a227f)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~127~13 0 19 (_scalar (_to (i 0)(i 127)))))
		(_signal (_internal counter ~NATURAL~range~0~to~127~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 22 (_process 0 )))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(8)(9)(10)(11)(6)(7))(_sensitivity(0))(_read(8(d_127_1))(8(0))(9)(10)(11)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3418          1383132556588 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383132556589 2013.10.30 12:29:16)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a1f4a1f6f6f6a0b6a2f4b3fba6)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~127~13 0 19 (_scalar (_to (i 0)(i 127)))))
		(_signal (_internal counter ~NATURAL~range~0~to~127~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{127~downto~0}~132 0 22 (_process 0 )))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(8)(9)(10)(11)(6)(7))(_sensitivity(0))(_read(8(d_127_1))(8(0))(9)(10)(11)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 3420          1383132930469 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383132930470 2013.10.30 12:35:30)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 111f4716464610061244034b16)
	(_entity
		(_time 1383129286318)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{127~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{127~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{127~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{127~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 127)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{127~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~127~13 0 19 (_scalar (_to (i 0)(i 127)))))
		(_signal (_internal counter ~NATURAL~range~0~to~127~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{128~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 128)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{128~downto~0}~13 0 22 (_process 0 )))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(8)(9)(10)(11)(6)(7))(_sensitivity(0))(_read(8(d_127_1))(8(0))(9)(10)(11)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 2 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 2846          1383133183464 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383133183465 2013.10.30 12:39:43)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4c4f4d4e491b4d5b4f195e164b)
	(_entity
		(_time 1383133183462)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{8~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{8~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{8~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{8~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~8~13 0 19 (_scalar (_to (i 0)(i 8)))))
		(_signal (_internal counter ~NATURAL~range~0~to~8~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_process 0 )))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(8)(9)(10)(11)(6)(7))(_sensitivity(0))(_read(8(d_8_1))(8(0))(9)(10)(11)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 2846          1383133187415 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383133187416 2013.10.30 12:39:47)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b7b7b7e3e6e0b6a0b4e2a5edb0)
	(_entity
		(_time 1383133183461)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{8~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{8~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{8~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{8~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{8~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~8~13 0 19 (_scalar (_to (i 0)(i 8)))))
		(_signal (_internal counter ~NATURAL~range~0~to~8~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 9)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{9~downto~0}~13 0 22 (_process 0 )))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(8)(9)(10)(11)(6)(7))(_sensitivity(0))(_read(8(d_8_1))(8(0))(9)(10)(11)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 514 )
		(33686018 33686018 514 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 2842          1383133908945 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 16 ))
	(_version v63)
	(_time 1383133908946 2013.10.30 12:51:48)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 17164310464016001442054d10)
	(_entity
		(_time 1383133908943)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_in ))))
		(_port (_internal Bin ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{7~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~13 0 17 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 18 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~7~13 0 19 (_scalar (_to (i 0)(i 7)))))
		(_signal (_internal counter ~NATURAL~range~0~to~7~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 8)(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{8~downto~0}~13 0 22 (_process 0 )))
		(_process
			(line__21(_architecture 0 0 21 (_process (_simple)(_target(8)(9)(10)(11)(6)(7))(_sensitivity(0))(_read(8(d_7_1))(8(0))(9)(10)(11)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(33686018 33686018 2 )
		(33686018 33686018 2 )
	)
	(_model . behaviour 1 -1
	)
)
I 000050 55 2744          1383300348304 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383300348305 2013.11.01 11:05:48)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8682d78885d0d1908c8492ddd2)
	(_entity
		(_time 1383300272153)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_process 0 )))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(8)(9))(_sensitivity(0))(_read(8)(9(_index 5))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 6 -1
	)
)
I 000050 55 2757          1383300622401 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383300622410 2013.11.01 11:10:22)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 34356431356263223e37206f60)
	(_entity
		(_time 1383300272153)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_process 0 )))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(8)(9))(_sensitivity(0))(_read(8)(9(_range 5))(9(_index 6))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2892          1383300672744 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 21 ))
	(_version v63)
	(_time 1383300672745 2013.11.01 11:11:12)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code cacec89fcd9dcbddc99bd890cd)
	(_entity
		(_time 1383300672742)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~wordLen-1~13 0 24 (_scalar (_to (i 0)(c 2)))))
		(_signal (_internal counter ~NATURAL~range~0~to~wordLen-1~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{wordLen~downto~0}~13 0 27 (_process 0 )))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8(_range 4))(8(0))(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2753          1383301057560 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383301057561 2013.11.01 11:17:37)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 01065507055756170b02155a55)
	(_entity
		(_time 1383301057550)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_process 0 )))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(8)(9))(_sensitivity(0))(_read(8)(9(_range 5))(9(_index 6))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2892          1383301186403 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 21 ))
	(_version v63)
	(_time 1383301186412 2013.11.01 11:19:46)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4b4d19494f1c4a5c481a59114c)
	(_entity
		(_time 1383300672741)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~wordLen-1~13 0 24 (_scalar (_to (i 0)(c 2)))))
		(_signal (_internal counter ~NATURAL~range~0~to~wordLen-1~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{wordLen~downto~0}~13 0 27 (_process 0 )))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8(_range 4))(8(0))(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2753          1383301186623 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383301186624 2013.11.01 11:19:46)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 25222021257372332f25317e71)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_process 0 )))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(8)(9))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(8)(9(_range 5))(9(_index 6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2756          1383301271175 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383301271176 2013.11.01 11:21:11)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6e6c6d6e3e383978646f7a353a)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_process 0 )))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(8)(9)(7))(_sensitivity(0))(_read(8)(9(_range 5))(9(_index 6))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2756          1383301344136 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383301344137 2013.11.01 11:22:24)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 60613760653637766a61743b34)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_process 0 )))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(8)(9)(7))(_sensitivity(0))(_read(8)(9(_range 5))(9(_index 6))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2756          1383301678220 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383301678221 2013.11.01 11:27:58)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5c53595f0a0a0b4a565d480708)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_process 0 )))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(8)(9)(7))(_sensitivity(0))(_read(8)(9(_range 5))(9(_index 6))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2756          1383302117490 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383302117491 2013.11.01 11:35:17)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 3f3b6f3a6c696829356b2b646b)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_process 0 )))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(8)(9)(7))(_sensitivity(0))(_read(8)(9(_range 5))(9(_index 6))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2986          1383302397097 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383302397098 2013.11.01 11:39:57)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 70702471752627667a20642b24)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~132 0 27 (_process 0 )))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(8)(9)(7))(_sensitivity(0))(_read(8)(9(_range 6))(9(_index 7))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 8 -1
	)
)
I 000050 55 2986          1383302514208 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383302514209 2013.11.01 11:41:54)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e6e5ecb5e5b0b1f0ecb6f2bdb2)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 26 (_process 0 )))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~132 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_variable (_internal temp ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~132 0 27 (_process 0 )))
		(_process
			(line__25(_architecture 0 0 25 (_process (_simple)(_target(8)(9)(7))(_sensitivity(0))(_read(8)(9(_range 6))(9(_index 7))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 8 -1
	)
)
I 000050 55 2861          1383303185482 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383303185483 2013.11.01 11:53:05)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fff0fbafaca9a8e9f2f9eba4ab)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal subtract ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_process 0 )))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(8)(9)(10)(7))(_sensitivity(0))(_read(8)(9(_range 5))(9(_index 6))(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2892          1383303195054 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 21 ))
	(_version v63)
	(_time 1383303195055 2013.11.01 11:53:15)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 693e6e69363e687e6a387b336e)
	(_entity
		(_time 1383300672741)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~wordLen-1~13 0 24 (_scalar (_to (i 0)(c 2)))))
		(_signal (_internal counter ~NATURAL~range~0~to~wordLen-1~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{wordLen~downto~0}~13 0 27 (_process 0 )))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8(_range 4))(8(0))(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2861          1383303195242 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383303195243 2013.11.01 11:53:15)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 24727220257273322922307f70)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal subtract ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_process 0 )))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(7)(8)(9)(10))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(8)(9(_range 5))(9(_index 6))(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2861          1383303602950 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383303602957 2013.11.01 12:00:02)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f0a2f7a0f5a6a7e6fdf7e4aba4)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal subtract ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_process 0 )))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(8)(9)(10)(7))(_sensitivity(0))(_read(8)(9(_range 5))(9(_index 6))(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2861          1383303790174 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383303790175 2013.11.01 12:03:10)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6f3b6c6f3c393879626b7b343b)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal subtract ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_process 0 )))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(8)(9)(10)(7))(_sensitivity(0)(5))(_read(8)(9(_range 5))(9(_index 6))(10)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2861          1383303959129 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383303959138 2013.11.01 12:05:59)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8486838a85d2d392898790dfd0)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal subtract ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_process 0 )))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(8)(9)(10)(7))(_sensitivity(0)(5))(_read(8)(9(_range 5))(9(_index 6))(10)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2861          1383304034432 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383304034433 2013.11.01 12:07:14)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a9a9f9fea5fffebfa4aabdf2fd)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal subtract ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_process 0 )))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(8)(9)(10)(7))(_sensitivity(0)(5))(_read(8)(9(_range 5))(9(_index 6))(10)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2861          1383304046483 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383304046484 2013.11.01 12:07:26)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b5e3e6e1b5e3e2a3b8b6a1eee1)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal subtract ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 28 (_process 0 )))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(8)(9)(10)(7))(_sensitivity(0)(5))(_read(8)(9(_range 5))(9(_index 6))(10)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2853          1383304278715 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383304278716 2013.11.01 12:11:18)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e3e7e4b0e5b5b4f5e9b4f7b8b7)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal subtract ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 27 (_process 0 )))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(8)(9)(7))(_sensitivity(0))(_read(8)(9(_range 5))(9(_index 6))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2853          1383304439516 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383304439523 2013.11.01 12:13:59)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 095f5a0f055f5e1f035d1d525d)
	(_entity
		(_time 1383301057549)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \8\ (_entity ((i 8)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal subtract ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 27 (_process 0 )))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(8)(9)(7))(_sensitivity(0))(_read(8)(9(_range 5))(9(_index 6))(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
V 000050 55 2892          1383305034527 behaviour
(_unit VHDL (monpro 0 5 (behaviour 0 21 ))
	(_version v63)
	(_time 1383305034528 2013.11.01 12:23:54)
	(_source (\./src/monpro.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 45114447161244524614571f42)
	(_entity
		(_time 1383300672741)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal output ~STD_LOGIC_VECTOR{7~downto~0}~122 0 16 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~wordLen-1~13 0 24 (_scalar (_to (i 0)(c 2)))))
		(_signal (_internal counter ~NATURAL~range~0~to~wordLen-1~13 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_variable (_internal U ~STD_LOGIC_VECTOR{wordLen~downto~0}~13 0 27 (_process 0 )))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8(_range 4))(8(0))(9)(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behaviour 5 -1
	)
)
I 000050 55 2673          1383305034788 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 19 ))
	(_version v63)
	(_time 1383305034789 2013.11.01 12:23:54)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4e1b1a4c1e18195844415a151a)
	(_entity
		(_time 1383305034778)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 15 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 25 (_process 0 )))
		(_process
			(line__24(_architecture 0 0 24 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0))(_read(1)(2)(3)(4)(5)(7)(8(_range 5))(8(_index 6))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 7 -1
	)
)
I 000050 55 2954          1383307230492 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383307230499 2013.11.01 13:00:30)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 21222325257776372c25357a75)
	(_entity
		(_time 1383307230490)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal finish ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~wordLen-1~13 0 23 (_scalar (_to (i 0)(c 4)))))
		(_signal (_internal counter ~NATURAL~range~0~to~wordLen-1~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 27 (_process 0 )))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9(_range 6))(9(_index 7))(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 8 -1
	)
)
V 000050 55 5077          1383312059388 behaviour
(_unit VHDL (control 0 5 (behaviour 0 27 ))
	(_version v63)
	(_time 1383312059389 2013.11.01 14:20:59)
	(_source (\./src/control.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d88b8e8a868fd9cfd5ddca82df)
	(_entity
		(_time 1383311857441)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal inWordLen ~extSTD.STANDARD.POSITIVE 0 7 \32\ (_entity ((i 32)))))
		(_generic (_internal outWordLen ~extSTD.STANDARD.POSITIVE 0 8 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal initRSA ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_port (_internal startRSA ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{inWordLen-1~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal dataIn ~STD_LOGIC_VECTOR{inWordLen-1~downto~0}~12 0 15 (_entity (_in ))))
		(_port (_internal getResidue ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_port (_internal getMGprod ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal muxAstate ~STD_LOGIC_VECTOR{2~downto~0}~12 0 18 (_entity (_out ))))
		(_port (_internal muxBstate ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{inWordLen-1~downto~0}~122 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal Mo ~STD_LOGIC_VECTOR{inWordLen-1~downto~0}~122 0 20 (_entity (_out ))))
		(_port (_internal Eo ~STD_LOGIC_VECTOR{inWordLen-1~downto~0}~122 0 21 (_entity (_out ))))
		(_port (_internal No ~STD_LOGIC_VECTOR{inWordLen-1~downto~0}~122 0 22 (_entity (_out ))))
		(_port (_internal RMNo ~STD_LOGIC_VECTOR{inWordLen-1~downto~0}~122 0 23 (_entity (_out ))))
		(_type (_internal state 0 28 (_enum1 fetche fetchn fetchx fetchy fetchm residue exponatiation convert waiting (_to (i 0)(i 8)))))
		(_type (_internal ~NATURAL~range~0~to~outWordLen-1~13 0 39 (_scalar (_to (i 0)(c 4)))))
		(_signal (_internal counter ~NATURAL~range~0~to~outWordLen-1~13 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal counterCtrl ~STD_LOGIC_VECTOR{1~downto~0}~13 0 40 (_architecture (_uni ))))
		(_signal (_internal prState state 0 42 (_architecture (_uni ))))
		(_signal (_internal nxState state 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{outWordLen-1~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{outWordLen-1~downto~0}~13 0 45 (_architecture (_uni ))))
		(_signal (_internal E ~STD_LOGIC_VECTOR{outWordLen-1~downto~0}~13 0 46 (_architecture (_uni ))))
		(_signal (_internal N ~STD_LOGIC_VECTOR{outWordLen-1~downto~0}~13 0 47 (_architecture (_uni ))))
		(_signal (_internal RMN ~STD_LOGIC_VECTOR{outWordLen-1~downto~0}~13 0 48 (_architecture (_uni ))))
		(_constant (_internal numPackages ~extSTD.STANDARD.POSITIVE 0 50 (_architecture (_code 6))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal count ~STD_LOGIC_VECTOR{1~downto~0}~132 0 52 (_architecture (_string \"01"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~134 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal resetCounter ~STD_LOGIC_VECTOR{1~downto~0}~134 0 53 (_architecture (_string \"10"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_constant (_internal holdCounter ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54 (_architecture (_string \"00"\))))
		(_process
			(line__57(_architecture 0 0 57 (_process (_simple)(_target(14)(16)(17)(18)(19)(20))(_sensitivity(15)(16)(2)(3))(_read(13)(17(_range 7))(18(_range 8))(19(_range 9))(20(_range 10))(4)))))
			(line__126(_architecture 1 0 126 (_process (_target(13)(15)(17)(18)(19)(20))(_sensitivity(0)(13)(14)(16)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(770 )
		(515 )
	)
	(_model . behaviour 11 -1
	)
)
V 000050 55 2951          1383312549031 behvaiour
(_unit VHDL (residue 0 5 (behvaiour 0 20 ))
	(_version v63)
	(_time 1383312549040 2013.11.01 14:29:09)
	(_source (\./src/residue.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9091959f95c6c7869d9484cbc4)
	(_entity
		(_time 1383312549021)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_generic (_internal wordLen ~extSTD.STANDARD.POSITIVE 0 7 \128\ (_entity ((i 128)))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal start ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal Ain ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 12 (_entity (_in ))))
		(_port (_internal B ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 13 (_entity (_in ))))
		(_port (_internal n ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal c ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~122 0 15 (_entity (_out ))))
		(_port (_internal rdy ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_signal (_internal go ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal A ~STD_LOGIC_VECTOR{wordLen-1~downto~0}~13 0 22 (_architecture (_uni ))))
		(_type (_internal ~NATURAL~range~0~to~wordLen-1~13 0 23 (_scalar (_to (i 0)(c 4)))))
		(_signal (_internal counter ~NATURAL~range~0~to~wordLen-1~13 0 23 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
		(_variable (_internal result ~STD_LOGIC_VECTOR{wordLen+1~downto~0}~13 0 27 (_process 0 )))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(8)(9)(10)(6)(7))(_sensitivity(0))(_read(8)(9(_range 6))(9(_index 7))(10)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.POSITIVE (std STANDARD POSITIVE)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_model . behvaiour 8 -1
	)
)
