# verilog

## This reporsitory is aim to crate 100 verilog project using quartuss software including Y domain design scheme of VLSI
