// Seed: 4273508977
`timescale 1ps / 1 ps
module module_0 (
    input  logic id_0,
    input  logic id_1
    , id_4,
    input  logic id_2,
    output wire  id_3
);
  assign id_3[1] = id_0;
  integer id_5;
  assign id_5[1] = 1'd0;
endmodule
module module_1 (
    output id_0
    , id_5,
    input id_1,
    input logic id_2,
    input logic id_3,
    input wire id_4
);
  wire  id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  logic id_10;
  defparam id_11.id_12 = id_4;
  assign id_6[1] = (id_4#(id_2) [1]);
  type_21 id_13 (
      .id_0(id_4),
      .id_1(1),
      .id_2(1)
  );
endmodule
