###############################################################
#  Generated by:      Cadence Innovus 19.13-s080_1
#  OS:                Linux x86_64(Host ID cadence212)
#  Generated on:      Mon Sep 12 18:12:47 2022
#  Design:            mtm_riscv_chip
#  Command:           report_clock_tree_structure -out_file ./timingReports/07_clock_tree_structure.txt
###############################################################
Clock tree Tclk:
 Total FF: 11891
 Max Level: 5
   (L1) u_pads_in/u_clk/C (PDISDGZ)
   \_  (L2) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_buf_00405/I -> Z (CKBD20BWP)
   |   \_  (L3) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00391/I -> Z (CKBD20BWP)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00052/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (97 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00056/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (98 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00058/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00060/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (96 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00064/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00066/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (97 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00070/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00074/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (86 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00076/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/CTS_ccl_a_buf_00072/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_cs_registers_i/CTS_ccl_a_buf_00078/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (99 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/CTS_ccl_a_buf_00044/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/CTS_ccl_a_buf_00046/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/CTS_ccl_a_buf_00048/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/CTS_ccl_a_buf_00050/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/CTS_ccl_a_buf_00054/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/CTS_ccl_a_buf_00062/I -> Z (CKBD16BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_core_gen_regfile_fpga.register_file_i/CTS_ccl_a_buf_00068/I -> Z (CKBD12BWP)
   |   |       \_ ... (100 sinks omitted)
   |   \_  (L3) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00393/I -> Z (CKBD20BWP)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00080/I -> Z (CKBD20BWP)
   |   |   |   \_ ... (66 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/CTS_ccl_a_buf_00092/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00082/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00084/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00086/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00088/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00090/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (98 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00094/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (99 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00096/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (97 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00098/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (98 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00102/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00106/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00108/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00112/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/CTS_ccl_a_buf_00100/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (93 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/CTS_ccl_a_buf_00104/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (89 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/CTS_ccl_a_buf_00297/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (82 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/CTS_ccl_a_buf_00317/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (80 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00114/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00116/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (100 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_u_pmcc_loop_controller/CTS_ccl_a_buf_00301/I -> Z (CKBD12BWP)
   |   |   |   \_ ... (82 sinks omitted)
   |   |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_u_pmcc_loop_controller/CTS_ccl_a_buf_00309/I -> Z (CKBD12BWP)
   |   |       \_ ... (80 sinks omitted)
   |   \_  (L3) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00397/I -> Z (CKBD20BWP)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00118/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/CTS_ccl_a_buf_00120/I -> Z (CKBD20BWP)
   |       |   \_ ... (77 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00110/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00122/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00124/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00126/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00169/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00171/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00173/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00175/I -> Z (CKBD16BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00177/I -> Z (CKBD12BWP)
   |       |   \_ ... (99 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00179/I -> Z (CKBD16BWP)
   |       |   \_ ... (98 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00181/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00183/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00187/I -> Z (CKBD16BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00193/I -> Z (CKBD16BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00207/I -> Z (CKBD16BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00209/I -> Z (CKBD12BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00211/I -> Z (CKBD16BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00221/I -> Z (CKBD16BWP)
   |       |   \_ ... (100 sinks omitted)
   |       \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00239/I -> Z (CKBD12BWP)
   |           \_ ... (100 sinks omitted)
   \_  (L2) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_buf_00406/I -> Z (CKBD8BWP)
       \_  (L3) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00395/I -> Z (CKBD16BWP)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00225/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00227/I -> Z (CKBD12BWP)
       |   |   \_ ... (98 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00235/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00245/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00291/I -> Z (CKBD12BWP)
       |   |   \_ ... (88 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00293/I -> Z (CKBD12BWP)
       |   |   \_ ... (89 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00295/I -> Z (CKBD12BWP)
       |   |   \_ ... (83 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00299/I -> Z (CKBD12BWP)
       |   |   \_ ... (95 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00303/I -> Z (CKBD12BWP)
       |   |   \_ ... (91 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00305/I -> Z (CKBD12BWP)
       |   |   \_ ... (91 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00307/I -> Z (CKBD12BWP)
       |   |   \_ ... (90 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00311/I -> Z (CKBD12BWP)
       |   |   \_ ... (88 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00313/I -> Z (CKBD12BWP)
       |   |   \_ ... (88 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00315/I -> Z (CKBD12BWP)
       |   |   \_ ... (88 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00319/I -> Z (CKBD12BWP)
       |   |   \_ ... (88 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00321/I -> Z (CKBD12BWP)
       |   |   \_ ... (90 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00323/I -> Z (CKBD12BWP)
       |   |   \_ ... (92 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00333/I -> Z (CKBD12BWP)
       |   |   \_ ... (92 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00339/I -> Z (CKBD12BWP)
       |       \_ ... (93 sinks omitted)
       \_  (L3) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00399/I -> Z (CKBD20BWP)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00185/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00189/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00191/I -> Z (CKBD16BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00195/I -> Z (CKBD12BWP)
       |   |   \_ ... (99 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00197/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00199/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00201/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00203/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00205/I -> Z (CKBD12BWP)
       |   |   \_ ... (97 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00213/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00215/I -> Z (CKBD16BWP)
       |   |   \_ ... (99 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00217/I -> Z (CKBD12BWP)
       |   |   \_ ... (96 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00219/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00223/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00229/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00231/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00233/I -> Z (CKBD12BWP)
       |   |   \_ ... (99 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00237/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00241/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00243/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00247/I -> Z (CKBD12BWP)
       |   |   \_ ... (100 sinks omitted)
       |   \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00249/I -> Z (CKBD12BWP)
       |       \_ ... (100 sinks omitted)
       \_  (L3) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00401/I -> Z (CKBD20BWP)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00325/I -> Z (CKBD12BWP)
           |   \_ ... (92 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00327/I -> Z (CKBD12BWP)
           |   \_ ... (90 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00329/I -> Z (CKBD12BWP)
           |   \_ ... (100 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00331/I -> Z (CKBD12BWP)
           |   \_ ... (96 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00335/I -> Z (CKBD12BWP)
           |   \_ ... (95 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00337/I -> Z (CKBD12BWP)
           |   \_ ... (97 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00341/I -> Z (CKBD12BWP)
           |   \_ ... (97 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00343/I -> Z (CKBD12BWP)
           |   \_ ... (100 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00345/I -> Z (CKBD12BWP)
           |   \_ ... (95 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00347/I -> Z (CKBD12BWP)
           |   \_ ... (99 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00349/I -> Z (CKBD12BWP)
           |   \_ ... (95 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00351/I -> Z (CKBD12BWP)
           |   \_ ... (96 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00353/I -> Z (CKBD12BWP)
           |   \_ ... (100 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00355/I -> Z (CKBD12BWP)
           |   \_ ... (99 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00357/I -> Z (CKBD12BWP)
           |   \_ ... (98 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00359/I -> Z (CKBD12BWP)
           |   \_ ... (97 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00361/I -> Z (CKBD12BWP)
           |   \_ ... (100 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00363/I -> Z (CKBD12BWP)
           |   \_ ... (100 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00365/I -> Z (CKBD12BWP)
           |   \_ ... (100 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00367/I -> Z (CKBD12BWP)
           |   \_ ... (100 sinks omitted)
           \_  (L4) u_mtm_riscv_soc_wrapper/u_mtm_riscv_soc/u_peripherals/u_pmc/u_pmcc_code_ram_u_pmcc_dpram/CTS_ccl_a_buf_00369/I -> Z (CKBD12BWP)
               \_ ... (100 sinks omitted)

