# Reading pref.tcl
do runPC_IR_ROM.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./PC.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:30 on Jun 05,2025
# vlog -reportprogress 300 -work work "+acc" ./PC.sv 
# -- Compiling module PC
# -- Compiling module PC_tb
# 
# Top level modules:
# 	PC_tb
# End time: 09:11:30 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstMemory.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:30 on Jun 05,2025
# vlog -reportprogress 300 -work work "+acc" ./InstMemory.v 
# -- Compiling module InstMemory
# 
# Top level modules:
# 	InstMemory
# End time: 09:11:30 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./IR.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:30 on Jun 05,2025
# vlog -reportprogress 300 -work work "+acc" ./IR.sv 
# -- Compiling module IR
# -- Compiling module IR_tb
# 
# Top level modules:
# 	IR_tb
# End time: 09:11:31 on Jun 05,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_IR_ROM.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:31 on Jun 05,2025
# vlog -reportprogress 300 -work work "+acc" ./PC_IR_ROM.sv 
# -- Compiling module PC_IR_ROM
# -- Compiling module PC_IR_ROM_tb
# 
# Top level modules:
# 	PC_IR_ROM_tb
# End time: 09:11:31 on Jun 05,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  PC_IR_ROM_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug PC_IR_ROM_tb 
# Start time: 09:11:31 on Jun 05,2025
# Loading sv_std.std
# Loading work.PC_IR_ROM_tb
# Loading work.PC_IR_ROM
# Loading work.PC
# Loading work.InstMemory
# Loading altera_mf_ver.altsyncram
# Loading work.IR
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do PC_IR_ROM_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /PC_IR_ROM_tb/Clk
# add wave -noupdate /PC_IR_ROM_tb/PC_Clr
# add wave -noupdate /PC_IR_ROM_tb/PC_Up
# add wave -noupdate /PC_IR_ROM_tb/IR_ld
# add wave -noupdate /PC_IR_ROM_tb/inst_out
# 
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# 0 PC_Clr = 1, PC_Up = 1, IR_ld = 1, inst_out =     x 
# ** Error: at testing IR Expected 0, actual:     1
#    Time: 111 ps  Scope: PC_IR_ROM_tb File: ./PC_IR_ROM.sv Line: 74
# Success.   5
# Success.   7
# Success. inst_out =    10
# ** Note: $stop    : ./PC_IR_ROM.sv(93)
#    Time: 191 ps  Iteration: 0  Instance: /PC_IR_ROM_tb
# Break in Module PC_IR_ROM_tb at ./PC_IR_ROM.sv line 93
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 201 ps
# 
# End
# End time: 12:14:13 on Jun 05,2025, Elapsed time: 3:02:42
# Errors: 1, Warnings: 0
