
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20002260 	.word	0x20002260
}
   4:	00001a61 	.word	0x00001a61
   8:	0000774b 	.word	0x0000774b
   c:	00001a4d 	.word	0x00001a4d
  10:	00001a4d 	.word	0x00001a4d
  14:	00001a4d 	.word	0x00001a4d
  18:	00001a4d 	.word	0x00001a4d
	...
  2c:	00001869 	.word	0x00001869
  30:	00001a4d 	.word	0x00001a4d
  34:	00000000 	.word	0x00000000
  38:	00001815 	.word	0x00001815
  3c:	00001a4d 	.word	0x00001a4d

00000040 <_irq_vector_table>:
  40:	000017cd 000017cd 000017cd 000017cd     ................
  50:	000017cd 000017cd 000017cd 000017cd     ................
  60:	000017cd 000017cd 000017cd 000017cd     ................
  70:	000017cd 000017cd 000017cd 000017cd     ................
  80:	000017cd 000017cd 000017cd 000017cd     ................
  90:	000017cd 000017cd 000017cd 000017cd     ................
  a0:	000017cd 000017cd 000017cd 000017cd     ................
  b0:	000017cd 000017cd 000017cd 000017cd     ................
  c0:	000017cd 000017cd 000017cd 000017cd     ................
  d0:	000017cd 000017cd 000017cd 000017cd     ................
  e0:	000017cd 000017cd 000017cd 000017cd     ................
  f0:	000017cd 000017cd 000017cd 000017cd     ................

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     114:	f000 b96c 	b.w	3f0 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f806 	bl	130 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__udivmoddi4>:
     130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     134:	9e08      	ldr	r6, [sp, #32]
     136:	460d      	mov	r5, r1
     138:	4604      	mov	r4, r0
     13a:	468e      	mov	lr, r1
     13c:	2b00      	cmp	r3, #0
     13e:	f040 8082 	bne.w	246 <__data_size+0x6a>
     142:	428a      	cmp	r2, r1
     144:	4617      	mov	r7, r2
     146:	d946      	bls.n	1d6 <CONFIG_IDLE_STACK_SIZE+0x96>
     148:	fab2 f282 	clz	r2, r2
     14c:	b14a      	cbz	r2, 162 <CONFIG_IDLE_STACK_SIZE+0x22>
     14e:	f1c2 0120 	rsb	r1, r2, #32
     152:	fa05 f302 	lsl.w	r3, r5, r2
     156:	fa20 f101 	lsr.w	r1, r0, r1
     15a:	4097      	lsls	r7, r2
     15c:	ea41 0e03 	orr.w	lr, r1, r3
     160:	4094      	lsls	r4, r2
     162:	ea4f 4817 	mov.w	r8, r7, lsr #16
     166:	0c23      	lsrs	r3, r4, #16
     168:	fbbe fcf8 	udiv	ip, lr, r8
     16c:	b2b9      	uxth	r1, r7
     16e:	fb08 ee1c 	mls	lr, r8, ip, lr
     172:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     176:	fb0c f001 	mul.w	r0, ip, r1
     17a:	4298      	cmp	r0, r3
     17c:	d90a      	bls.n	194 <CONFIG_IDLE_STACK_SIZE+0x54>
     17e:	18fb      	adds	r3, r7, r3
     180:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
     184:	f080 8116 	bcs.w	3b4 <__data_size+0x1d8>
     188:	4298      	cmp	r0, r3
     18a:	f240 8113 	bls.w	3b4 <__data_size+0x1d8>
     18e:	f1ac 0c02 	sub.w	ip, ip, #2
     192:	443b      	add	r3, r7
     194:	1a1b      	subs	r3, r3, r0
     196:	b2a4      	uxth	r4, r4
     198:	fbb3 f0f8 	udiv	r0, r3, r8
     19c:	fb08 3310 	mls	r3, r8, r0, r3
     1a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1a4:	fb00 f101 	mul.w	r1, r0, r1
     1a8:	42a1      	cmp	r1, r4
     1aa:	d909      	bls.n	1c0 <CONFIG_IDLE_STACK_SIZE+0x80>
     1ac:	193c      	adds	r4, r7, r4
     1ae:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     1b2:	f080 8101 	bcs.w	3b8 <__data_size+0x1dc>
     1b6:	42a1      	cmp	r1, r4
     1b8:	f240 80fe 	bls.w	3b8 <__data_size+0x1dc>
     1bc:	3802      	subs	r0, #2
     1be:	443c      	add	r4, r7
     1c0:	1a64      	subs	r4, r4, r1
     1c2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     1c6:	2100      	movs	r1, #0
     1c8:	b11e      	cbz	r6, 1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     1ca:	40d4      	lsrs	r4, r2
     1cc:	2300      	movs	r3, #0
     1ce:	e9c6 4300 	strd	r4, r3, [r6]
     1d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     1d6:	b902      	cbnz	r2, 1da <CONFIG_IDLE_STACK_SIZE+0x9a>
     1d8:	deff      	udf	#255	; 0xff
     1da:	fab2 f282 	clz	r2, r2
     1de:	2a00      	cmp	r2, #0
     1e0:	d14f      	bne.n	282 <__data_size+0xa6>
     1e2:	1bcb      	subs	r3, r1, r7
     1e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     1e8:	fa1f f887 	uxth.w	r8, r7
     1ec:	2101      	movs	r1, #1
     1ee:	fbb3 fcfe 	udiv	ip, r3, lr
     1f2:	0c25      	lsrs	r5, r4, #16
     1f4:	fb0e 331c 	mls	r3, lr, ip, r3
     1f8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     1fc:	fb08 f30c 	mul.w	r3, r8, ip
     200:	42ab      	cmp	r3, r5
     202:	d907      	bls.n	214 <__data_size+0x38>
     204:	197d      	adds	r5, r7, r5
     206:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     20a:	d202      	bcs.n	212 <__data_size+0x36>
     20c:	42ab      	cmp	r3, r5
     20e:	f200 80e7 	bhi.w	3e0 <__data_size+0x204>
     212:	4684      	mov	ip, r0
     214:	1aed      	subs	r5, r5, r3
     216:	b2a3      	uxth	r3, r4
     218:	fbb5 f0fe 	udiv	r0, r5, lr
     21c:	fb0e 5510 	mls	r5, lr, r0, r5
     220:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     224:	fb08 f800 	mul.w	r8, r8, r0
     228:	45a0      	cmp	r8, r4
     22a:	d907      	bls.n	23c <__data_size+0x60>
     22c:	193c      	adds	r4, r7, r4
     22e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
     232:	d202      	bcs.n	23a <__data_size+0x5e>
     234:	45a0      	cmp	r8, r4
     236:	f200 80d7 	bhi.w	3e8 <__data_size+0x20c>
     23a:	4618      	mov	r0, r3
     23c:	eba4 0408 	sub.w	r4, r4, r8
     240:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     244:	e7c0      	b.n	1c8 <CONFIG_IDLE_STACK_SIZE+0x88>
     246:	428b      	cmp	r3, r1
     248:	d908      	bls.n	25c <__data_size+0x80>
     24a:	2e00      	cmp	r6, #0
     24c:	f000 80af 	beq.w	3ae <__data_size+0x1d2>
     250:	2100      	movs	r1, #0
     252:	e9c6 0500 	strd	r0, r5, [r6]
     256:	4608      	mov	r0, r1
     258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     25c:	fab3 f183 	clz	r1, r3
     260:	2900      	cmp	r1, #0
     262:	d14b      	bne.n	2fc <__data_size+0x120>
     264:	42ab      	cmp	r3, r5
     266:	d302      	bcc.n	26e <__data_size+0x92>
     268:	4282      	cmp	r2, r0
     26a:	f200 80b7 	bhi.w	3dc <__data_size+0x200>
     26e:	1a84      	subs	r4, r0, r2
     270:	eb65 0303 	sbc.w	r3, r5, r3
     274:	2001      	movs	r0, #1
     276:	469e      	mov	lr, r3
     278:	2e00      	cmp	r6, #0
     27a:	d0aa      	beq.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     27c:	e9c6 4e00 	strd	r4, lr, [r6]
     280:	e7a7      	b.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     282:	f1c2 0c20 	rsb	ip, r2, #32
     286:	fa01 f302 	lsl.w	r3, r1, r2
     28a:	4097      	lsls	r7, r2
     28c:	fa20 f00c 	lsr.w	r0, r0, ip
     290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     294:	fa21 fc0c 	lsr.w	ip, r1, ip
     298:	4318      	orrs	r0, r3
     29a:	fbbc f1fe 	udiv	r1, ip, lr
     29e:	0c05      	lsrs	r5, r0, #16
     2a0:	fb0e cc11 	mls	ip, lr, r1, ip
     2a4:	fa1f f887 	uxth.w	r8, r7
     2a8:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     2ac:	fb01 f308 	mul.w	r3, r1, r8
     2b0:	42ab      	cmp	r3, r5
     2b2:	fa04 f402 	lsl.w	r4, r4, r2
     2b6:	d909      	bls.n	2cc <__data_size+0xf0>
     2b8:	197d      	adds	r5, r7, r5
     2ba:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
     2be:	f080 808b 	bcs.w	3d8 <__data_size+0x1fc>
     2c2:	42ab      	cmp	r3, r5
     2c4:	f240 8088 	bls.w	3d8 <__data_size+0x1fc>
     2c8:	3902      	subs	r1, #2
     2ca:	443d      	add	r5, r7
     2cc:	1aeb      	subs	r3, r5, r3
     2ce:	b285      	uxth	r5, r0
     2d0:	fbb3 f0fe 	udiv	r0, r3, lr
     2d4:	fb0e 3310 	mls	r3, lr, r0, r3
     2d8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     2dc:	fb00 f308 	mul.w	r3, r0, r8
     2e0:	42ab      	cmp	r3, r5
     2e2:	d907      	bls.n	2f4 <__data_size+0x118>
     2e4:	197d      	adds	r5, r7, r5
     2e6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
     2ea:	d271      	bcs.n	3d0 <__data_size+0x1f4>
     2ec:	42ab      	cmp	r3, r5
     2ee:	d96f      	bls.n	3d0 <__data_size+0x1f4>
     2f0:	3802      	subs	r0, #2
     2f2:	443d      	add	r5, r7
     2f4:	1aeb      	subs	r3, r5, r3
     2f6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     2fa:	e778      	b.n	1ee <__data_size+0x12>
     2fc:	f1c1 0c20 	rsb	ip, r1, #32
     300:	408b      	lsls	r3, r1
     302:	fa22 f70c 	lsr.w	r7, r2, ip
     306:	431f      	orrs	r7, r3
     308:	fa20 f40c 	lsr.w	r4, r0, ip
     30c:	fa05 f301 	lsl.w	r3, r5, r1
     310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     314:	fa25 f50c 	lsr.w	r5, r5, ip
     318:	431c      	orrs	r4, r3
     31a:	0c23      	lsrs	r3, r4, #16
     31c:	fbb5 f9fe 	udiv	r9, r5, lr
     320:	fa1f f887 	uxth.w	r8, r7
     324:	fb0e 5519 	mls	r5, lr, r9, r5
     328:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     32c:	fb09 fa08 	mul.w	sl, r9, r8
     330:	45aa      	cmp	sl, r5
     332:	fa02 f201 	lsl.w	r2, r2, r1
     336:	fa00 f301 	lsl.w	r3, r0, r1
     33a:	d908      	bls.n	34e <__data_size+0x172>
     33c:	197d      	adds	r5, r7, r5
     33e:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     342:	d247      	bcs.n	3d4 <__data_size+0x1f8>
     344:	45aa      	cmp	sl, r5
     346:	d945      	bls.n	3d4 <__data_size+0x1f8>
     348:	f1a9 0902 	sub.w	r9, r9, #2
     34c:	443d      	add	r5, r7
     34e:	eba5 050a 	sub.w	r5, r5, sl
     352:	b2a4      	uxth	r4, r4
     354:	fbb5 f0fe 	udiv	r0, r5, lr
     358:	fb0e 5510 	mls	r5, lr, r0, r5
     35c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     360:	fb00 f808 	mul.w	r8, r0, r8
     364:	45a0      	cmp	r8, r4
     366:	d907      	bls.n	378 <__data_size+0x19c>
     368:	193c      	adds	r4, r7, r4
     36a:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
     36e:	d22d      	bcs.n	3cc <__data_size+0x1f0>
     370:	45a0      	cmp	r8, r4
     372:	d92b      	bls.n	3cc <__data_size+0x1f0>
     374:	3802      	subs	r0, #2
     376:	443c      	add	r4, r7
     378:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     37c:	eba4 0408 	sub.w	r4, r4, r8
     380:	fba0 8902 	umull	r8, r9, r0, r2
     384:	454c      	cmp	r4, r9
     386:	46c6      	mov	lr, r8
     388:	464d      	mov	r5, r9
     38a:	d319      	bcc.n	3c0 <__data_size+0x1e4>
     38c:	d016      	beq.n	3bc <__data_size+0x1e0>
     38e:	b15e      	cbz	r6, 3a8 <__data_size+0x1cc>
     390:	ebb3 020e 	subs.w	r2, r3, lr
     394:	eb64 0405 	sbc.w	r4, r4, r5
     398:	fa04 fc0c 	lsl.w	ip, r4, ip
     39c:	40ca      	lsrs	r2, r1
     39e:	ea4c 0202 	orr.w	r2, ip, r2
     3a2:	40cc      	lsrs	r4, r1
     3a4:	e9c6 2400 	strd	r2, r4, [r6]
     3a8:	2100      	movs	r1, #0
     3aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     3ae:	4631      	mov	r1, r6
     3b0:	4630      	mov	r0, r6
     3b2:	e70e      	b.n	1d2 <CONFIG_IDLE_STACK_SIZE+0x92>
     3b4:	46ac      	mov	ip, r5
     3b6:	e6ed      	b.n	194 <CONFIG_IDLE_STACK_SIZE+0x54>
     3b8:	4618      	mov	r0, r3
     3ba:	e701      	b.n	1c0 <CONFIG_IDLE_STACK_SIZE+0x80>
     3bc:	4543      	cmp	r3, r8
     3be:	d2e6      	bcs.n	38e <__data_size+0x1b2>
     3c0:	ebb8 0e02 	subs.w	lr, r8, r2
     3c4:	eb69 0507 	sbc.w	r5, r9, r7
     3c8:	3801      	subs	r0, #1
     3ca:	e7e0      	b.n	38e <__data_size+0x1b2>
     3cc:	4628      	mov	r0, r5
     3ce:	e7d3      	b.n	378 <__data_size+0x19c>
     3d0:	4660      	mov	r0, ip
     3d2:	e78f      	b.n	2f4 <__data_size+0x118>
     3d4:	4681      	mov	r9, r0
     3d6:	e7ba      	b.n	34e <__data_size+0x172>
     3d8:	4661      	mov	r1, ip
     3da:	e777      	b.n	2cc <__data_size+0xf0>
     3dc:	4608      	mov	r0, r1
     3de:	e74b      	b.n	278 <__data_size+0x9c>
     3e0:	f1ac 0c02 	sub.w	ip, ip, #2
     3e4:	443d      	add	r5, r7
     3e6:	e715      	b.n	214 <__data_size+0x38>
     3e8:	3802      	subs	r0, #2
     3ea:	443c      	add	r4, r7
     3ec:	e726      	b.n	23c <__data_size+0x60>
     3ee:	bf00      	nop

000003f0 <__aeabi_idiv0>:
     3f0:	4770      	bx	lr
     3f2:	bf00      	nop

000003f4 <thread_A_code>:

} 

/* Thread code implementation */
void thread_A_code(void *argA , void *argB, void *argC)
{
     3f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    int64_t fin_time=0, release_time=0;

    /* Other variables */
    long int nact = 0;
    
    printk("Thread A init (periodic)\n");
     3f8:	481d      	ldr	r0, [pc, #116]	; (470 <CONFIG_FLASH_SIZE+0x70>)
         * 2- Insert samples in the vector
         *
         */
        nact++;
        /*Briefly semaphores test*/
        printk("\n\nTask A %ld at time: %lld ms", nact ,k_uptime_get());
     3fa:	f8df 807c 	ldr.w	r8, [pc, #124]	; 478 <CONFIG_FLASH_SIZE+0x78>
        ab=nact;
     3fe:	4f1d      	ldr	r7, [pc, #116]	; (474 <CONFIG_FLASH_SIZE+0x74>)
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
     400:	f8df 9078 	ldr.w	r9, [pc, #120]	; 47c <CONFIG_FLASH_SIZE+0x7c>
    printk("Thread A init (periodic)\n");
     404:	f007 f97b 	bl	76fe <printk>
    release_time = k_uptime_get() + thread_A_period;
     408:	f007 f897 	bl	753a <k_uptime_get>
     40c:	f510 747a 	adds.w	r4, r0, #1000	; 0x3e8
     410:	f141 0500 	adc.w	r5, r1, #0
    long int nact = 0;
     414:	2600      	movs	r6, #0
        printk("\n\nTask A %ld at time: %lld ms", nact ,k_uptime_get());
     416:	f007 f890 	bl	753a <k_uptime_get>
        nact++;
     41a:	3601      	adds	r6, #1
        printk("\n\nTask A %ld at time: %lld ms", nact ,k_uptime_get());
     41c:	4602      	mov	r2, r0
     41e:	460b      	mov	r3, r1
     420:	4640      	mov	r0, r8
     422:	4631      	mov	r1, r6
     424:	f007 f96b 	bl	76fe <printk>
        ab=nact;
     428:	603e      	str	r6, [r7, #0]
     42a:	4648      	mov	r0, r9
     42c:	f006 f814 	bl	6458 <z_impl_k_sem_give>
        k_sem_give(&sem_ab);


        /* Wait for next release instant */ 
        fin_time = k_uptime_get();
     430:	f007 f883 	bl	753a <k_uptime_get>
     434:	460b      	mov	r3, r1
        if( fin_time < release_time) {
     436:	42a0      	cmp	r0, r4
     438:	eb73 0105 	sbcs.w	r1, r3, r5
        fin_time = k_uptime_get();
     43c:	4602      	mov	r2, r0
        if( fin_time < release_time) {
     43e:	daea      	bge.n	416 <CONFIG_FLASH_SIZE+0x16>
            k_msleep(release_time - fin_time);
     440:	eba4 0c02 	sub.w	ip, r4, r2
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
     444:	ea2c 7cec 	bic.w	ip, ip, ip, asr #31
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
		} else {
			return (t * to_hz + off) / from_hz;
     448:	f44f 4e00 	mov.w	lr, #32768	; 0x8000
     44c:	f240 30e7 	movw	r0, #999	; 0x3e7
     450:	2100      	movs	r1, #0
     452:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
     456:	2300      	movs	r3, #0
     458:	fbce 010c 	smlal	r0, r1, lr, ip
     45c:	f7ff fe50 	bl	100 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
     460:	f005 ff08 	bl	6274 <z_impl_k_sleep>
            release_time += thread_A_period;
     464:	f514 747a 	adds.w	r4, r4, #1000	; 0x3e8
     468:	f145 0500 	adc.w	r5, r5, #0
     46c:	e7d3      	b.n	416 <CONFIG_FLASH_SIZE+0x16>
     46e:	bf00      	nop
     470:	00008328 	.word	0x00008328
     474:	20000098 	.word	0x20000098
     478:	00008342 	.word	0x00008342
     47c:	200004f0 	.word	0x200004f0

00000480 <thread_B_code>:
    }

}

void thread_B_code(void *argA , void *argB, void *argC)
{
     480:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	return z_impl_k_sem_take(sem, timeout);
     484:	f8df 8044 	ldr.w	r8, [pc, #68]	; 4cc <thread_B_code+0x4c>
         * 3- Write the righ samples in a new vector
         *
         */
        
        /*Briefly semaphores test*/
        nact=ab;
     488:	4f0c      	ldr	r7, [pc, #48]	; (4bc <thread_B_code+0x3c>)
        printk("\nTask B read %ld and write %ld at time: %lld ms",ab ,++nact ,k_uptime_get());
     48a:	4e0d      	ldr	r6, [pc, #52]	; (4c0 <thread_B_code+0x40>)
     48c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     490:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     494:	4640      	mov	r0, r8
     496:	f006 f81d 	bl	64d4 <z_impl_k_sem_take>
        nact=ab;
     49a:	683d      	ldr	r5, [r7, #0]
        printk("\nTask B read %ld and write %ld at time: %lld ms",ab ,++nact ,k_uptime_get());
     49c:	f007 f84d 	bl	753a <k_uptime_get>
     4a0:	1c6c      	adds	r4, r5, #1
     4a2:	e9cd 0100 	strd	r0, r1, [sp]
     4a6:	4622      	mov	r2, r4
     4a8:	4629      	mov	r1, r5
     4aa:	4630      	mov	r0, r6
     4ac:	f007 f927 	bl	76fe <printk>
        bc=nact;
     4b0:	4b04      	ldr	r3, [pc, #16]	; (4c4 <thread_B_code+0x44>)
     4b2:	601c      	str	r4, [r3, #0]
	z_impl_k_sem_give(sem);
     4b4:	4804      	ldr	r0, [pc, #16]	; (4c8 <thread_B_code+0x48>)
     4b6:	f005 ffcf 	bl	6458 <z_impl_k_sem_give>
    while(1) {
     4ba:	e7e7      	b.n	48c <thread_B_code+0xc>
     4bc:	20000098 	.word	0x20000098
     4c0:	00008360 	.word	0x00008360
     4c4:	2000009c 	.word	0x2000009c
     4c8:	20000500 	.word	0x20000500
     4cc:	200004f0 	.word	0x200004f0

000004d0 <thread_C_code>:

  }
}

void thread_C_code(void *argA , void *argB, void *argC)
{
     4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return z_impl_k_sem_take(sem, timeout);
     4d2:	4f0a      	ldr	r7, [pc, #40]	; (4fc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14>)
         * 2- Apply PWM signals to output LED
         *
         */

        /*Briefly semaphores test*/
        printk("\nTask C read %ld at time: %lld ms", bc ,k_uptime_get());
     4d4:	4e0a      	ldr	r6, [pc, #40]	; (500 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x18>)
     4d6:	4c0b      	ldr	r4, [pc, #44]	; (504 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c>)
     4d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     4dc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     4e0:	4638      	mov	r0, r7
     4e2:	f005 fff7 	bl	64d4 <z_impl_k_sem_take>
     4e6:	6835      	ldr	r5, [r6, #0]
     4e8:	f007 f827 	bl	753a <k_uptime_get>
     4ec:	4602      	mov	r2, r0
     4ee:	460b      	mov	r3, r1
     4f0:	4620      	mov	r0, r4
     4f2:	4629      	mov	r1, r5
     4f4:	f007 f903 	bl	76fe <printk>
    while(1) {
     4f8:	e7ee      	b.n	4d8 <thread_C_code+0x8>
     4fa:	bf00      	nop
     4fc:	20000500 	.word	0x20000500
     500:	2000009c 	.word	0x2000009c
     504:	00008390 	.word	0x00008390

00000508 <main>:
void main(void) {
     508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
     50c:	b088      	sub	sp, #32
	return z_impl_k_sem_init(sem, initial_count, limit);
     50e:	2201      	movs	r2, #1
     510:	2100      	movs	r1, #0
     512:	4820      	ldr	r0, [pc, #128]	; (594 <main+0x8c>)
     514:	f007 fc63 	bl	7dde <z_impl_k_sem_init>
     518:	2201      	movs	r2, #1
     51a:	2100      	movs	r1, #0
     51c:	481e      	ldr	r0, [pc, #120]	; (598 <main+0x90>)
     51e:	f007 fc5e 	bl	7dde <z_impl_k_sem_init>
    thread_A_tid = k_thread_create(&thread_A_data, thread_A_stack,
     522:	2600      	movs	r6, #0
     524:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
     526:	2400      	movs	r4, #0
     528:	2501      	movs	r5, #1
     52a:	e9cd 6706 	strd	r6, r7, [sp, #24]
     52e:	e9cd 5403 	strd	r5, r4, [sp, #12]
     532:	e9cd 4401 	strd	r4, r4, [sp, #4]
     536:	4b19      	ldr	r3, [pc, #100]	; (59c <main+0x94>)
     538:	4919      	ldr	r1, [pc, #100]	; (5a0 <main+0x98>)
     53a:	9400      	str	r4, [sp, #0]
     53c:	f44f 6280 	mov.w	r2, #1024	; 0x400
     540:	4818      	ldr	r0, [pc, #96]	; (5a4 <main+0x9c>)
     542:	f006 f8b5 	bl	66b0 <z_impl_k_thread_create>
     546:	4b18      	ldr	r3, [pc, #96]	; (5a8 <main+0xa0>)
     548:	6018      	str	r0, [r3, #0]
     54a:	4b18      	ldr	r3, [pc, #96]	; (5ac <main+0xa4>)
     54c:	4918      	ldr	r1, [pc, #96]	; (5b0 <main+0xa8>)
     54e:	9400      	str	r4, [sp, #0]
     550:	e9cd 6706 	strd	r6, r7, [sp, #24]
     554:	e9cd 5403 	strd	r5, r4, [sp, #12]
     558:	e9cd 4401 	strd	r4, r4, [sp, #4]
     55c:	f44f 6280 	mov.w	r2, #1024	; 0x400
     560:	4814      	ldr	r0, [pc, #80]	; (5b4 <main+0xac>)
    thread_B_tid = k_thread_create(&thread_B_data, thread_B_stack,
     562:	f8df 8060 	ldr.w	r8, [pc, #96]	; 5c4 <main+0xbc>
     566:	f006 f8a3 	bl	66b0 <z_impl_k_thread_create>
     56a:	f8c8 0000 	str.w	r0, [r8]
     56e:	4b12      	ldr	r3, [pc, #72]	; (5b8 <main+0xb0>)
     570:	4912      	ldr	r1, [pc, #72]	; (5bc <main+0xb4>)
     572:	9400      	str	r4, [sp, #0]
     574:	e9cd 6706 	strd	r6, r7, [sp, #24]
     578:	e9cd 5403 	strd	r5, r4, [sp, #12]
     57c:	e9cd 4401 	strd	r4, r4, [sp, #4]
     580:	f44f 6280 	mov.w	r2, #1024	; 0x400
     584:	480e      	ldr	r0, [pc, #56]	; (5c0 <main+0xb8>)
     586:	f006 f893 	bl	66b0 <z_impl_k_thread_create>
    thread_B_tid = k_thread_create(&thread_C_data, thread_C_stack,
     58a:	f8c8 0000 	str.w	r0, [r8]
} 
     58e:	b008      	add	sp, #32
     590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     594:	200004f0 	.word	0x200004f0
     598:	20000500 	.word	0x20000500
     59c:	000003f5 	.word	0x000003f5
     5a0:	20001200 	.word	0x20001200
     5a4:	20000248 	.word	0x20000248
     5a8:	20000510 	.word	0x20000510
     5ac:	00000481 	.word	0x00000481
     5b0:	20001620 	.word	0x20001620
     5b4:	200002c8 	.word	0x200002c8
     5b8:	000004d1 	.word	0x000004d1
     5bc:	20001a40 	.word	0x20001a40
     5c0:	20000348 	.word	0x20000348
     5c4:	20000514 	.word	0x20000514

000005c8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     5cc:	b091      	sub	sp, #68	; 0x44
     5ce:	468b      	mov	fp, r1
     5d0:	9002      	str	r0, [sp, #8]
     5d2:	4692      	mov	sl, r2
     5d4:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     5d6:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     5d8:	f89a 0000 	ldrb.w	r0, [sl]
     5dc:	b908      	cbnz	r0, 5e2 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     5de:	4628      	mov	r0, r5
     5e0:	e35e      	b.n	ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
		if (*fp != '%') {
     5e2:	2825      	cmp	r0, #37	; 0x25
     5e4:	f10a 0701 	add.w	r7, sl, #1
     5e8:	d007      	beq.n	5fa <cbvprintf+0x32>
			OUTC('%');
     5ea:	9b02      	ldr	r3, [sp, #8]
     5ec:	4659      	mov	r1, fp
     5ee:	4798      	blx	r3
     5f0:	2800      	cmp	r0, #0
     5f2:	f2c0 8355 	blt.w	ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
     5f6:	3501      	adds	r5, #1
			break;
     5f8:	e210      	b.n	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
		} state = {
     5fa:	2218      	movs	r2, #24
     5fc:	2100      	movs	r1, #0
     5fe:	a80a      	add	r0, sp, #40	; 0x28
     600:	f007 f8d2 	bl	77a8 <memset>
	if (*sp == '%') {
     604:	f89a 3001 	ldrb.w	r3, [sl, #1]
     608:	2b25      	cmp	r3, #37	; 0x25
     60a:	d078      	beq.n	6fe <cbvprintf+0x136>
     60c:	2200      	movs	r2, #0
     60e:	4694      	mov	ip, r2
     610:	4616      	mov	r6, r2
     612:	4696      	mov	lr, r2
     614:	4610      	mov	r0, r2
     616:	4639      	mov	r1, r7
		switch (*sp) {
     618:	f817 3b01 	ldrb.w	r3, [r7], #1
     61c:	2b2b      	cmp	r3, #43	; 0x2b
     61e:	f000 809d 	beq.w	75c <cbvprintf+0x194>
     622:	f200 8094 	bhi.w	74e <cbvprintf+0x186>
     626:	2b20      	cmp	r3, #32
     628:	f000 809b 	beq.w	762 <cbvprintf+0x19a>
     62c:	2b23      	cmp	r3, #35	; 0x23
     62e:	f000 809a 	beq.w	766 <cbvprintf+0x19e>
     632:	b128      	cbz	r0, 640 <cbvprintf+0x78>
     634:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     638:	f040 0004 	orr.w	r0, r0, #4
     63c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     640:	f1be 0f00 	cmp.w	lr, #0
     644:	d005      	beq.n	652 <cbvprintf+0x8a>
     646:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     64a:	f040 0008 	orr.w	r0, r0, #8
     64e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     652:	b12e      	cbz	r6, 660 <cbvprintf+0x98>
     654:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     658:	f040 0010 	orr.w	r0, r0, #16
     65c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     660:	f1bc 0f00 	cmp.w	ip, #0
     664:	d005      	beq.n	672 <cbvprintf+0xaa>
     666:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     66a:	f040 0020 	orr.w	r0, r0, #32
     66e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     672:	b12a      	cbz	r2, 680 <cbvprintf+0xb8>
     674:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     678:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     67c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     680:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     684:	f002 0044 	and.w	r0, r2, #68	; 0x44
     688:	2844      	cmp	r0, #68	; 0x44
     68a:	d103      	bne.n	694 <cbvprintf+0xcc>
		conv->flag_zero = false;
     68c:	f36f 1286 	bfc	r2, #6, #1
     690:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     694:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     698:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     69a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     69e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     6a2:	d17b      	bne.n	79c <cbvprintf+0x1d4>
		conv->width_star = true;
     6a4:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     6a8:	f042 0201 	orr.w	r2, r2, #1
     6ac:	1c4b      	adds	r3, r1, #1
     6ae:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     6b2:	781a      	ldrb	r2, [r3, #0]
     6b4:	2a2e      	cmp	r2, #46	; 0x2e
     6b6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     6ba:	bf0c      	ite	eq
     6bc:	2101      	moveq	r1, #1
     6be:	2100      	movne	r1, #0
     6c0:	f361 0241 	bfi	r2, r1, #1, #1
     6c4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     6c8:	d174      	bne.n	7b4 <cbvprintf+0x1ec>
	if (*sp == '*') {
     6ca:	785a      	ldrb	r2, [r3, #1]
     6cc:	2a2a      	cmp	r2, #42	; 0x2a
     6ce:	d06a      	beq.n	7a6 <cbvprintf+0x1de>
     6d0:	3301      	adds	r3, #1
	size_t val = 0;
     6d2:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     6d4:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     6d6:	4618      	mov	r0, r3
     6d8:	f810 2b01 	ldrb.w	r2, [r0], #1
     6dc:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     6e0:	2f09      	cmp	r7, #9
     6e2:	f240 808e 	bls.w	802 <CONFIG_ISR_STACK_SIZE+0x2>
	conv->unsupported |= ((conv->prec_value < 0)
     6e6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     6ea:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     6ec:	f3c2 0040 	ubfx	r0, r2, #1, #1
     6f0:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     6f4:	f361 0241 	bfi	r2, r1, #1, #1
     6f8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     6fc:	e05a      	b.n	7b4 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
     6fe:	f10a 0702 	add.w	r7, sl, #2
     702:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     706:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     70a:	07d9      	lsls	r1, r3, #31
     70c:	f140 8149 	bpl.w	9a2 <CONFIG_ISR_STACK_SIZE+0x1a2>
			width = va_arg(ap, int);
     710:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     714:	f1b9 0f00 	cmp.w	r9, #0
     718:	da07      	bge.n	72a <cbvprintf+0x162>
				conv->flag_dash = true;
     71a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     71e:	f042 0204 	orr.w	r2, r2, #4
     722:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
     726:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
     72a:	075a      	lsls	r2, r3, #29
     72c:	f140 8142 	bpl.w	9b4 <CONFIG_ISR_STACK_SIZE+0x1b4>
			int arg = va_arg(ap, int);
     730:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     734:	f1b8 0f00 	cmp.w	r8, #0
     738:	f280 8141 	bge.w	9be <CONFIG_ISR_STACK_SIZE+0x1be>
				conv->prec_present = false;
     73c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     740:	f36f 0341 	bfc	r3, #1, #1
     744:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     748:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
     74c:	e137      	b.n	9be <CONFIG_ISR_STACK_SIZE+0x1be>
		switch (*sp) {
     74e:	2b2d      	cmp	r3, #45	; 0x2d
     750:	d00c      	beq.n	76c <cbvprintf+0x1a4>
     752:	2b30      	cmp	r3, #48	; 0x30
     754:	f47f af6d 	bne.w	632 <cbvprintf+0x6a>
			conv->flag_zero = true;
     758:	2201      	movs	r2, #1
	} while (loop);
     75a:	e75c      	b.n	616 <cbvprintf+0x4e>
			conv->flag_plus = true;
     75c:	f04f 0e01 	mov.w	lr, #1
     760:	e759      	b.n	616 <cbvprintf+0x4e>
			conv->flag_space = true;
     762:	2601      	movs	r6, #1
     764:	e757      	b.n	616 <cbvprintf+0x4e>
			conv->flag_hash = true;
     766:	f04f 0c01 	mov.w	ip, #1
     76a:	e754      	b.n	616 <cbvprintf+0x4e>
		switch (*sp) {
     76c:	2001      	movs	r0, #1
     76e:	e752      	b.n	616 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     770:	fb0c 0202 	mla	r2, ip, r2, r0
     774:	3a30      	subs	r2, #48	; 0x30
     776:	4633      	mov	r3, r6
     778:	461e      	mov	r6, r3
     77a:	f816 0b01 	ldrb.w	r0, [r6], #1
     77e:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     782:	2f09      	cmp	r7, #9
     784:	d9f4      	bls.n	770 <cbvprintf+0x1a8>
	if (sp != wp) {
     786:	4299      	cmp	r1, r3
     788:	d093      	beq.n	6b2 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     78a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     78e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     790:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     792:	f362 0141 	bfi	r1, r2, #1, #1
     796:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     79a:	e78a      	b.n	6b2 <cbvprintf+0xea>
     79c:	460b      	mov	r3, r1
	size_t val = 0;
     79e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     7a0:	f04f 0c0a 	mov.w	ip, #10
     7a4:	e7e8      	b.n	778 <cbvprintf+0x1b0>
		conv->prec_star = true;
     7a6:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     7aa:	f042 0204 	orr.w	r2, r2, #4
     7ae:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     7b2:	3302      	adds	r3, #2
	switch (*sp) {
     7b4:	461f      	mov	r7, r3
     7b6:	f817 2b01 	ldrb.w	r2, [r7], #1
     7ba:	2a6c      	cmp	r2, #108	; 0x6c
     7bc:	d041      	beq.n	842 <CONFIG_ISR_STACK_SIZE+0x42>
     7be:	d825      	bhi.n	80c <CONFIG_ISR_STACK_SIZE+0xc>
     7c0:	2a68      	cmp	r2, #104	; 0x68
     7c2:	d02b      	beq.n	81c <CONFIG_ISR_STACK_SIZE+0x1c>
     7c4:	2a6a      	cmp	r2, #106	; 0x6a
     7c6:	d046      	beq.n	856 <CONFIG_ISR_STACK_SIZE+0x56>
     7c8:	2a4c      	cmp	r2, #76	; 0x4c
     7ca:	d04c      	beq.n	866 <CONFIG_ISR_STACK_SIZE+0x66>
     7cc:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     7ce:	f817 2b01 	ldrb.w	r2, [r7], #1
     7d2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     7d6:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     7da:	2a78      	cmp	r2, #120	; 0x78
     7dc:	f200 80d9 	bhi.w	992 <CONFIG_ISR_STACK_SIZE+0x192>
     7e0:	2a57      	cmp	r2, #87	; 0x57
     7e2:	d84d      	bhi.n	880 <CONFIG_ISR_STACK_SIZE+0x80>
     7e4:	2a41      	cmp	r2, #65	; 0x41
     7e6:	d003      	beq.n	7f0 <cbvprintf+0x228>
     7e8:	3a45      	subs	r2, #69	; 0x45
     7ea:	2a02      	cmp	r2, #2
     7ec:	f200 80d1 	bhi.w	992 <CONFIG_ISR_STACK_SIZE+0x192>
		conv->specifier_cat = SPECIFIER_FP;
     7f0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     7f4:	2204      	movs	r2, #4
     7f6:	f362 0302 	bfi	r3, r2, #0, #3
     7fa:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     7fe:	2301      	movs	r3, #1
			break;
     800:	e09e      	b.n	940 <CONFIG_ISR_STACK_SIZE+0x140>
		val = 10U * val + *sp++ - '0';
     802:	fb06 2101 	mla	r1, r6, r1, r2
     806:	3930      	subs	r1, #48	; 0x30
     808:	4603      	mov	r3, r0
     80a:	e764      	b.n	6d6 <cbvprintf+0x10e>
	switch (*sp) {
     80c:	2a74      	cmp	r2, #116	; 0x74
     80e:	d026      	beq.n	85e <CONFIG_ISR_STACK_SIZE+0x5e>
     810:	2a7a      	cmp	r2, #122	; 0x7a
     812:	d1db      	bne.n	7cc <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
     814:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     818:	2206      	movs	r2, #6
     81a:	e00d      	b.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
		if (*++sp == 'h') {
     81c:	785a      	ldrb	r2, [r3, #1]
     81e:	2a68      	cmp	r2, #104	; 0x68
     820:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     824:	d106      	bne.n	834 <CONFIG_ISR_STACK_SIZE+0x34>
			conv->length_mod = LENGTH_HH;
     826:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     828:	f361 02c6 	bfi	r2, r1, #3, #4
     82c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     830:	1c9f      	adds	r7, r3, #2
     832:	e7cc      	b.n	7ce <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
     834:	4613      	mov	r3, r2
     836:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     838:	f362 03c6 	bfi	r3, r2, #3, #4
     83c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     840:	e7c5      	b.n	7ce <cbvprintf+0x206>
		if (*++sp == 'l') {
     842:	785a      	ldrb	r2, [r3, #1]
     844:	2a6c      	cmp	r2, #108	; 0x6c
     846:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     84a:	d101      	bne.n	850 <CONFIG_ISR_STACK_SIZE+0x50>
			conv->length_mod = LENGTH_LL;
     84c:	2104      	movs	r1, #4
     84e:	e7eb      	b.n	828 <CONFIG_ISR_STACK_SIZE+0x28>
			conv->length_mod = LENGTH_L;
     850:	4613      	mov	r3, r2
     852:	2203      	movs	r2, #3
     854:	e7f0      	b.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
		conv->length_mod = LENGTH_J;
     856:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     85a:	2205      	movs	r2, #5
     85c:	e7ec      	b.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
		conv->length_mod = LENGTH_T;
     85e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     862:	2207      	movs	r2, #7
     864:	e7e8      	b.n	838 <CONFIG_ISR_STACK_SIZE+0x38>
		conv->unsupported = true;
     866:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     86a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     86e:	f023 0302 	bic.w	r3, r3, #2
     872:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     876:	f043 0302 	orr.w	r3, r3, #2
     87a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     87e:	e7a6      	b.n	7ce <cbvprintf+0x206>
     880:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     884:	2920      	cmp	r1, #32
     886:	f200 8084 	bhi.w	992 <CONFIG_ISR_STACK_SIZE+0x192>
     88a:	a001      	add	r0, pc, #4	; (adr r0, 890 <CONFIG_ISR_STACK_SIZE+0x90>)
     88c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     890:	00000955 	.word	0x00000955
     894:	00000993 	.word	0x00000993
     898:	00000993 	.word	0x00000993
     89c:	00000993 	.word	0x00000993
     8a0:	00000993 	.word	0x00000993
     8a4:	00000993 	.word	0x00000993
     8a8:	00000993 	.word	0x00000993
     8ac:	00000993 	.word	0x00000993
     8b0:	00000993 	.word	0x00000993
     8b4:	000007f1 	.word	0x000007f1
     8b8:	00000993 	.word	0x00000993
     8bc:	00000955 	.word	0x00000955
     8c0:	00000915 	.word	0x00000915
     8c4:	000007f1 	.word	0x000007f1
     8c8:	000007f1 	.word	0x000007f1
     8cc:	000007f1 	.word	0x000007f1
     8d0:	00000993 	.word	0x00000993
     8d4:	00000915 	.word	0x00000915
     8d8:	00000993 	.word	0x00000993
     8dc:	00000993 	.word	0x00000993
     8e0:	00000993 	.word	0x00000993
     8e4:	00000993 	.word	0x00000993
     8e8:	0000095d 	.word	0x0000095d
     8ec:	00000955 	.word	0x00000955
     8f0:	00000979 	.word	0x00000979
     8f4:	00000993 	.word	0x00000993
     8f8:	00000993 	.word	0x00000993
     8fc:	00000979 	.word	0x00000979
     900:	00000993 	.word	0x00000993
     904:	00000955 	.word	0x00000955
     908:	00000993 	.word	0x00000993
     90c:	00000993 	.word	0x00000993
     910:	00000955 	.word	0x00000955
		conv->specifier_cat = SPECIFIER_SINT;
     914:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     918:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     91a:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     91e:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     922:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     924:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     928:	bf02      	ittt	eq
     92a:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     92e:	f041 0101 	orreq.w	r1, r1, #1
     932:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     936:	2a63      	cmp	r2, #99	; 0x63
     938:	d131      	bne.n	99e <CONFIG_ISR_STACK_SIZE+0x19e>
			unsupported = (conv->length_mod != LENGTH_NONE);
     93a:	3b00      	subs	r3, #0
     93c:	bf18      	it	ne
     93e:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     940:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     944:	f3c2 0140 	ubfx	r1, r2, #1, #1
     948:	430b      	orrs	r3, r1
     94a:	f363 0241 	bfi	r2, r3, #1, #1
     94e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     952:	e6d8      	b.n	706 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
     954:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     958:	2002      	movs	r0, #2
     95a:	e7de      	b.n	91a <CONFIG_ISR_STACK_SIZE+0x11a>
		conv->specifier_cat = SPECIFIER_PTR;
     95c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     960:	f003 0378 	and.w	r3, r3, #120	; 0x78
     964:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     968:	2103      	movs	r1, #3
     96a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     96e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     970:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     974:	4143      	adcs	r3, r0
     976:	e7e3      	b.n	940 <CONFIG_ISR_STACK_SIZE+0x140>
		conv->specifier_cat = SPECIFIER_PTR;
     978:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     97c:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
     97e:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     982:	f361 0202 	bfi	r2, r1, #0, #3
     986:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     98a:	bf14      	ite	ne
     98c:	2301      	movne	r3, #1
     98e:	2300      	moveq	r3, #0
     990:	e7d6      	b.n	940 <CONFIG_ISR_STACK_SIZE+0x140>
		conv->invalid = true;
     992:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     996:	f043 0301 	orr.w	r3, r3, #1
     99a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     99e:	2300      	movs	r3, #0
     9a0:	e7ce      	b.n	940 <CONFIG_ISR_STACK_SIZE+0x140>
		} else if (conv->width_present) {
     9a2:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     9a6:	2a00      	cmp	r2, #0
			width = conv->width_value;
     9a8:	bfb4      	ite	lt
     9aa:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
     9ae:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
     9b2:	e6ba      	b.n	72a <cbvprintf+0x162>
		} else if (conv->prec_present) {
     9b4:	079b      	lsls	r3, r3, #30
     9b6:	f57f aec7 	bpl.w	748 <cbvprintf+0x180>
			precision = conv->prec_value;
     9ba:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
     9be:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
     9c2:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     9c4:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     9c8:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
     9cc:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     9d0:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     9d2:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     9d6:	d136      	bne.n	a46 <CONFIG_ISR_STACK_SIZE+0x246>
			switch (length_mod) {
     9d8:	1ed3      	subs	r3, r2, #3
     9da:	2b04      	cmp	r3, #4
     9dc:	d820      	bhi.n	a20 <CONFIG_ISR_STACK_SIZE+0x220>
     9de:	e8df f003 	tbb	[pc, r3]
     9e2:	0703      	.short	0x0703
     9e4:	1f07      	.short	0x1f07
     9e6:	1f          	.byte	0x1f
     9e7:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     9e8:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
     9ec:	17c1      	asrs	r1, r0, #31
     9ee:	e004      	b.n	9fa <CONFIG_ISR_STACK_SIZE+0x1fa>
					(sint_value_type)va_arg(ap, intmax_t);
     9f0:	3407      	adds	r4, #7
     9f2:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     9f6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
     9fa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     9fe:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     a02:	f013 0603 	ands.w	r6, r3, #3
     a06:	d054      	beq.n	ab2 <CONFIG_ISR_STACK_SIZE+0x2b2>
			OUTS(sp, fp);
     a08:	9802      	ldr	r0, [sp, #8]
     a0a:	463b      	mov	r3, r7
     a0c:	4652      	mov	r2, sl
     a0e:	4659      	mov	r1, fp
     a10:	f006 fdf3 	bl	75fa <outs>
     a14:	2800      	cmp	r0, #0
     a16:	f2c0 8143 	blt.w	ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
     a1a:	4405      	add	r5, r0
			continue;
     a1c:	46ba      	mov	sl, r7
     a1e:	e5db      	b.n	5d8 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a20:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
     a24:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a26:	ea4f 71e0 	mov.w	r1, r0, asr #31
     a2a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     a2e:	d105      	bne.n	a3c <CONFIG_ISR_STACK_SIZE+0x23c>
				value->uint = (unsigned char)value->uint;
     a30:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     a34:	930a      	str	r3, [sp, #40]	; 0x28
     a36:	2300      	movs	r3, #0
     a38:	930b      	str	r3, [sp, #44]	; 0x2c
     a3a:	e7e0      	b.n	9fe <CONFIG_ISR_STACK_SIZE+0x1fe>
			} else if (length_mod == LENGTH_H) {
     a3c:	2a02      	cmp	r2, #2
     a3e:	d1de      	bne.n	9fe <CONFIG_ISR_STACK_SIZE+0x1fe>
				value->sint = (short)value->sint;
     a40:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
     a44:	e7d2      	b.n	9ec <CONFIG_ISR_STACK_SIZE+0x1ec>
		} else if (specifier_cat == SPECIFIER_UINT) {
     a46:	2b02      	cmp	r3, #2
     a48:	d123      	bne.n	a92 <CONFIG_ISR_STACK_SIZE+0x292>
			switch (length_mod) {
     a4a:	1ed3      	subs	r3, r2, #3
     a4c:	2b04      	cmp	r3, #4
     a4e:	d813      	bhi.n	a78 <CONFIG_ISR_STACK_SIZE+0x278>
     a50:	e8df f003 	tbb	[pc, r3]
     a54:	120a0a03 	.word	0x120a0a03
     a58:	12          	.byte	0x12
     a59:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
     a5a:	6820      	ldr	r0, [r4, #0]
     a5c:	900a      	str	r0, [sp, #40]	; 0x28
     a5e:	2100      	movs	r1, #0
     a60:	1d23      	adds	r3, r4, #4
     a62:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     a64:	461c      	mov	r4, r3
     a66:	e7ca      	b.n	9fe <CONFIG_ISR_STACK_SIZE+0x1fe>
					(uint_value_type)va_arg(ap,
     a68:	3407      	adds	r4, #7
     a6a:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
     a6e:	e8f3 0102 	ldrd	r0, r1, [r3], #8
     a72:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
     a76:	e7f5      	b.n	a64 <CONFIG_ISR_STACK_SIZE+0x264>
					(uint_value_type)va_arg(ap, size_t);
     a78:	f854 3b04 	ldr.w	r3, [r4], #4
     a7c:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     a7e:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
     a80:	f04f 0300 	mov.w	r3, #0
     a84:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     a86:	d0d3      	beq.n	a30 <CONFIG_ISR_STACK_SIZE+0x230>
			} else if (length_mod == LENGTH_H) {
     a88:	2a02      	cmp	r2, #2
     a8a:	d1b8      	bne.n	9fe <CONFIG_ISR_STACK_SIZE+0x1fe>
				value->uint = (unsigned short)value->uint;
     a8c:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     a90:	e7d0      	b.n	a34 <CONFIG_ISR_STACK_SIZE+0x234>
		} else if (specifier_cat == SPECIFIER_FP) {
     a92:	2b04      	cmp	r3, #4
     a94:	d107      	bne.n	aa6 <CONFIG_ISR_STACK_SIZE+0x2a6>
			if (length_mod == LENGTH_UPPER_L) {
     a96:	3407      	adds	r4, #7
     a98:	f024 0407 	bic.w	r4, r4, #7
     a9c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
     aa0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
     aa4:	e7ab      	b.n	9fe <CONFIG_ISR_STACK_SIZE+0x1fe>
		} else if (specifier_cat == SPECIFIER_PTR) {
     aa6:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     aa8:	bf04      	itt	eq
     aaa:	f854 3b04 	ldreq.w	r3, [r4], #4
     aae:	930a      	streq	r3, [sp, #40]	; 0x28
     ab0:	e7a5      	b.n	9fe <CONFIG_ISR_STACK_SIZE+0x1fe>
		switch (conv->specifier) {
     ab2:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     ab6:	2878      	cmp	r0, #120	; 0x78
     ab8:	d8b0      	bhi.n	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
     aba:	2862      	cmp	r0, #98	; 0x62
     abc:	d822      	bhi.n	b04 <CONFIG_ISR_STACK_SIZE+0x304>
     abe:	2825      	cmp	r0, #37	; 0x25
     ac0:	f43f ad93 	beq.w	5ea <cbvprintf+0x22>
     ac4:	2858      	cmp	r0, #88	; 0x58
     ac6:	d1a9      	bne.n	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
			bps = encode_uint(value->uint, conv, buf, bpe);
     ac8:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     acc:	9300      	str	r3, [sp, #0]
     ace:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     ad2:	ab04      	add	r3, sp, #16
     ad4:	aa0c      	add	r2, sp, #48	; 0x30
     ad6:	f006 fd45 	bl	7564 <encode_uint>
     ada:	4682      	mov	sl, r0
			if (precision >= 0) {
     adc:	f1b8 0f00 	cmp.w	r8, #0
     ae0:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     ae4:	db0c      	blt.n	b00 <CONFIG_ISR_STACK_SIZE+0x300>
				conv->flag_zero = false;
     ae6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     aea:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     aee:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     af2:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     af4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     af8:	d902      	bls.n	b00 <CONFIG_ISR_STACK_SIZE+0x300>
					conv->pad0_value = precision - (int)len;
     afa:	eba8 0303 	sub.w	r3, r8, r3
     afe:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     b00:	4680      	mov	r8, r0
     b02:	e03d      	b.n	b80 <CONFIG_ISR_STACK_SIZE+0x380>
     b04:	3863      	subs	r0, #99	; 0x63
     b06:	2815      	cmp	r0, #21
     b08:	d888      	bhi.n	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
     b0a:	a101      	add	r1, pc, #4	; (adr r1, b10 <CONFIG_ISR_STACK_SIZE+0x310>)
     b0c:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
     b10:	00000b91 	.word	0x00000b91
     b14:	00000bf5 	.word	0x00000bf5
     b18:	00000a1d 	.word	0x00000a1d
     b1c:	00000a1d 	.word	0x00000a1d
     b20:	00000a1d 	.word	0x00000a1d
     b24:	00000a1d 	.word	0x00000a1d
     b28:	00000bf5 	.word	0x00000bf5
     b2c:	00000a1d 	.word	0x00000a1d
     b30:	00000a1d 	.word	0x00000a1d
     b34:	00000a1d 	.word	0x00000a1d
     b38:	00000a1d 	.word	0x00000a1d
     b3c:	00000c53 	.word	0x00000c53
     b40:	00000c21 	.word	0x00000c21
     b44:	00000c25 	.word	0x00000c25
     b48:	00000a1d 	.word	0x00000a1d
     b4c:	00000a1d 	.word	0x00000a1d
     b50:	00000b69 	.word	0x00000b69
     b54:	00000a1d 	.word	0x00000a1d
     b58:	00000c21 	.word	0x00000c21
     b5c:	00000a1d 	.word	0x00000a1d
     b60:	00000a1d 	.word	0x00000a1d
     b64:	00000c21 	.word	0x00000c21
			if (precision >= 0) {
     b68:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
     b6c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
     b70:	db0a      	blt.n	b88 <CONFIG_ISR_STACK_SIZE+0x388>
				len = strnlen(bps, precision);
     b72:	4641      	mov	r1, r8
     b74:	4650      	mov	r0, sl
     b76:	f006 fe03 	bl	7780 <strnlen>
			bpe = bps + len;
     b7a:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
     b7e:	2600      	movs	r6, #0
		if (bps == NULL) {
     b80:	f1ba 0f00 	cmp.w	sl, #0
     b84:	d10c      	bne.n	ba0 <CONFIG_ISR_STACK_SIZE+0x3a0>
     b86:	e749      	b.n	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
				len = strlen(bps);
     b88:	4650      	mov	r0, sl
     b8a:	f006 fdf2 	bl	7772 <strlen>
     b8e:	e7f4      	b.n	b7a <CONFIG_ISR_STACK_SIZE+0x37a>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     b92:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
     b96:	2600      	movs	r6, #0
			bpe = buf + 1;
     b98:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
     b9c:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
     ba0:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
     ba4:	b106      	cbz	r6, ba8 <CONFIG_ISR_STACK_SIZE+0x3a8>
			nj_len += 1U;
     ba6:	3301      	adds	r3, #1
		if (conv->altform_0c) {
     ba8:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     bac:	06d0      	lsls	r0, r2, #27
     bae:	d56b      	bpl.n	c88 <CONFIG_ISR_STACK_SIZE+0x488>
			nj_len += 2U;
     bb0:	3302      	adds	r3, #2
		if (conv->pad_fp) {
     bb2:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
     bb4:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
     bb6:	bf48      	it	mi
     bb8:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
     bba:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
     bbc:	bf48      	it	mi
     bbe:	189b      	addmi	r3, r3, r2
		if (width > 0) {
     bc0:	f1b9 0f00 	cmp.w	r9, #0
     bc4:	dd79      	ble.n	cba <CONFIG_ISR_STACK_SIZE+0x4ba>
			if (!conv->flag_dash) {
     bc6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
     bca:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
     bce:	f3c2 0380 	ubfx	r3, r2, #2, #1
     bd2:	9303      	str	r3, [sp, #12]
     bd4:	0753      	lsls	r3, r2, #29
     bd6:	d470      	bmi.n	cba <CONFIG_ISR_STACK_SIZE+0x4ba>
				if (conv->flag_zero) {
     bd8:	0650      	lsls	r0, r2, #25
     bda:	d564      	bpl.n	ca6 <CONFIG_ISR_STACK_SIZE+0x4a6>
					if (sign != 0) {
     bdc:	b146      	cbz	r6, bf0 <CONFIG_ISR_STACK_SIZE+0x3f0>
						OUTC(sign);
     bde:	9b02      	ldr	r3, [sp, #8]
     be0:	4659      	mov	r1, fp
     be2:	4630      	mov	r0, r6
     be4:	4798      	blx	r3
     be6:	2800      	cmp	r0, #0
     be8:	db5a      	blt.n	ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
						sign = 0;
     bea:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
     bec:	3501      	adds	r5, #1
						sign = 0;
     bee:	461e      	mov	r6, r3
					pad = '0';
     bf0:	2330      	movs	r3, #48	; 0x30
     bf2:	e059      	b.n	ca8 <CONFIG_ISR_STACK_SIZE+0x4a8>
			if (conv->flag_plus) {
     bf4:	071e      	lsls	r6, r3, #28
     bf6:	d411      	bmi.n	c1c <CONFIG_ISR_STACK_SIZE+0x41c>
				sign = ' ';
     bf8:	f013 0610 	ands.w	r6, r3, #16
     bfc:	bf18      	it	ne
     bfe:	2620      	movne	r6, #32
			sint = value->sint;
     c00:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
     c04:	2a00      	cmp	r2, #0
     c06:	f173 0100 	sbcs.w	r1, r3, #0
     c0a:	f6bf af5d 	bge.w	ac8 <CONFIG_ISR_STACK_SIZE+0x2c8>
				value->uint = (uint_value_type)-sint;
     c0e:	4252      	negs	r2, r2
     c10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     c14:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
     c18:	262d      	movs	r6, #45	; 0x2d
     c1a:	e755      	b.n	ac8 <CONFIG_ISR_STACK_SIZE+0x2c8>
				sign = '+';
     c1c:	262b      	movs	r6, #43	; 0x2b
     c1e:	e7ef      	b.n	c00 <CONFIG_ISR_STACK_SIZE+0x400>
		switch (conv->specifier) {
     c20:	2600      	movs	r6, #0
     c22:	e751      	b.n	ac8 <CONFIG_ISR_STACK_SIZE+0x2c8>
			if (value->ptr != NULL) {
     c24:	980a      	ldr	r0, [sp, #40]	; 0x28
     c26:	b348      	cbz	r0, c7c <CONFIG_ISR_STACK_SIZE+0x47c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c28:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     c2c:	9300      	str	r3, [sp, #0]
     c2e:	aa0c      	add	r2, sp, #48	; 0x30
     c30:	ab04      	add	r3, sp, #16
     c32:	2100      	movs	r1, #0
     c34:	f006 fc96 	bl	7564 <encode_uint>
				conv->altform_0c = true;
     c38:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
     c3c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     c40:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     c44:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c48:	4682      	mov	sl, r0
				conv->altform_0c = true;
     c4a:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
     c4e:	2600      	movs	r6, #0
				goto prec_int_pad0;
     c50:	e744      	b.n	adc <CONFIG_ISR_STACK_SIZE+0x2dc>
				store_count(conv, value->ptr, count);
     c52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
     c54:	2a07      	cmp	r2, #7
     c56:	f63f aee1 	bhi.w	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
     c5a:	e8df f002 	tbb	[pc, r2]
     c5e:	040d      	.short	0x040d
     c60:	08080d06 	.word	0x08080d06
     c64:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
     c66:	701d      	strb	r5, [r3, #0]
		break;
     c68:	e6d8      	b.n	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
		*(short *)dp = (short)count;
     c6a:	801d      	strh	r5, [r3, #0]
		break;
     c6c:	e6d6      	b.n	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
		*(intmax_t *)dp = (intmax_t)count;
     c6e:	4628      	mov	r0, r5
     c70:	17e9      	asrs	r1, r5, #31
     c72:	e9c3 0100 	strd	r0, r1, [r3]
		break;
     c76:	e6d1      	b.n	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     c78:	601d      	str	r5, [r3, #0]
		break;
     c7a:	e6cf      	b.n	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
			bpe = bps + 5;
     c7c:	f8df 80c4 	ldr.w	r8, [pc, #196]	; d44 <CONFIG_ISR_STACK_SIZE+0x544>
     c80:	4606      	mov	r6, r0
			bps = "(nil)";
     c82:	f1a8 0a05 	sub.w	sl, r8, #5
     c86:	e78b      	b.n	ba0 <CONFIG_ISR_STACK_SIZE+0x3a0>
		} else if (conv->altform_0) {
     c88:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
     c8a:	bf48      	it	mi
     c8c:	3301      	addmi	r3, #1
     c8e:	e790      	b.n	bb2 <CONFIG_ISR_STACK_SIZE+0x3b2>
					OUTC(pad);
     c90:	4618      	mov	r0, r3
     c92:	9303      	str	r3, [sp, #12]
     c94:	4659      	mov	r1, fp
     c96:	9b02      	ldr	r3, [sp, #8]
     c98:	4798      	blx	r3
     c9a:	2800      	cmp	r0, #0
     c9c:	9b03      	ldr	r3, [sp, #12]
     c9e:	da04      	bge.n	caa <CONFIG_ISR_STACK_SIZE+0x4aa>
#undef OUTS
#undef OUTC
}
     ca0:	b011      	add	sp, #68	; 0x44
     ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     ca6:	2320      	movs	r3, #32
     ca8:	444d      	add	r5, r9
     caa:	464a      	mov	r2, r9
				while (width-- > 0) {
     cac:	2a00      	cmp	r2, #0
     cae:	eba5 0109 	sub.w	r1, r5, r9
     cb2:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
     cb6:	dceb      	bgt.n	c90 <CONFIG_ISR_STACK_SIZE+0x490>
     cb8:	460d      	mov	r5, r1
		if (sign != 0) {
     cba:	b136      	cbz	r6, cca <CONFIG_ISR_STACK_SIZE+0x4ca>
			OUTC(sign);
     cbc:	9b02      	ldr	r3, [sp, #8]
     cbe:	4659      	mov	r1, fp
     cc0:	4630      	mov	r0, r6
     cc2:	4798      	blx	r3
     cc4:	2800      	cmp	r0, #0
     cc6:	dbeb      	blt.n	ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
     cc8:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     cca:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     cce:	06d9      	lsls	r1, r3, #27
     cd0:	d401      	bmi.n	cd6 <CONFIG_ISR_STACK_SIZE+0x4d6>
     cd2:	071a      	lsls	r2, r3, #28
     cd4:	d506      	bpl.n	ce4 <CONFIG_ISR_STACK_SIZE+0x4e4>
				OUTC('0');
     cd6:	9b02      	ldr	r3, [sp, #8]
     cd8:	4659      	mov	r1, fp
     cda:	2030      	movs	r0, #48	; 0x30
     cdc:	4798      	blx	r3
     cde:	2800      	cmp	r0, #0
     ce0:	dbde      	blt.n	ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
     ce2:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     ce4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     ce8:	06db      	lsls	r3, r3, #27
     cea:	d507      	bpl.n	cfc <CONFIG_ISR_STACK_SIZE+0x4fc>
				OUTC(conv->specifier);
     cec:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     cf0:	9b02      	ldr	r3, [sp, #8]
     cf2:	4659      	mov	r1, fp
     cf4:	4798      	blx	r3
     cf6:	2800      	cmp	r0, #0
     cf8:	dbd2      	blt.n	ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
     cfa:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     cfc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
     cfe:	442e      	add	r6, r5
     d00:	1b73      	subs	r3, r6, r5
     d02:	2b00      	cmp	r3, #0
     d04:	dc16      	bgt.n	d34 <CONFIG_ISR_STACK_SIZE+0x534>
			OUTS(bps, bpe);
     d06:	9802      	ldr	r0, [sp, #8]
     d08:	4643      	mov	r3, r8
     d0a:	4652      	mov	r2, sl
     d0c:	4659      	mov	r1, fp
     d0e:	f006 fc74 	bl	75fa <outs>
     d12:	2800      	cmp	r0, #0
     d14:	dbc4      	blt.n	ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
     d16:	4405      	add	r5, r0
		while (width > 0) {
     d18:	44a9      	add	r9, r5
     d1a:	eba9 0305 	sub.w	r3, r9, r5
     d1e:	2b00      	cmp	r3, #0
     d20:	f77f ae7c 	ble.w	a1c <CONFIG_ISR_STACK_SIZE+0x21c>
			OUTC(' ');
     d24:	9b02      	ldr	r3, [sp, #8]
     d26:	4659      	mov	r1, fp
     d28:	2020      	movs	r0, #32
     d2a:	4798      	blx	r3
     d2c:	2800      	cmp	r0, #0
     d2e:	dbb7      	blt.n	ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
     d30:	3501      	adds	r5, #1
			--width;
     d32:	e7f2      	b.n	d1a <CONFIG_ISR_STACK_SIZE+0x51a>
				OUTC('0');
     d34:	9b02      	ldr	r3, [sp, #8]
     d36:	4659      	mov	r1, fp
     d38:	2030      	movs	r0, #48	; 0x30
     d3a:	4798      	blx	r3
     d3c:	2800      	cmp	r0, #0
     d3e:	dbaf      	blt.n	ca0 <CONFIG_ISR_STACK_SIZE+0x4a0>
     d40:	3501      	adds	r5, #1
     d42:	e7dd      	b.n	d00 <CONFIG_ISR_STACK_SIZE+0x500>
     d44:	000083b7 	.word	0x000083b7

00000d48 <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
     d48:	b538      	push	{r3, r4, r5, lr}
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
     d4a:	6844      	ldr	r4, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
     d4c:	6081      	str	r1, [r0, #8]

	return method & SYS_NOTIFY_METHOD_MASK;
     d4e:	f004 0403 	and.w	r4, r4, #3
	switch (method) {
     d52:	2c03      	cmp	r4, #3
{
     d54:	4605      	mov	r5, r0
	switch (method) {
     d56:	d002      	beq.n	d5e <sys_notify_finalize+0x16>
     d58:	b12c      	cbz	r4, d66 <sys_notify_finalize+0x1e>
     d5a:	2000      	movs	r0, #0
     d5c:	e000      	b.n	d60 <sys_notify_finalize+0x18>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
     d5e:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
     d60:	2300      	movs	r3, #0
     d62:	606b      	str	r3, [r5, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
     d64:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT_NO_MSG(false);
     d66:	4a05      	ldr	r2, [pc, #20]	; (d7c <sys_notify_finalize+0x34>)
     d68:	4905      	ldr	r1, [pc, #20]	; (d80 <sys_notify_finalize+0x38>)
     d6a:	4806      	ldr	r0, [pc, #24]	; (d84 <sys_notify_finalize+0x3c>)
     d6c:	2345      	movs	r3, #69	; 0x45
     d6e:	f006 fcc6 	bl	76fe <printk>
     d72:	4802      	ldr	r0, [pc, #8]	; (d7c <sys_notify_finalize+0x34>)
     d74:	2145      	movs	r1, #69	; 0x45
     d76:	f006 fbee 	bl	7556 <assert_post_action>
     d7a:	e7ee      	b.n	d5a <sys_notify_finalize+0x12>
     d7c:	000083b8 	.word	0x000083b8
     d80:	00008bcd 	.word	0x00008bcd
     d84:	000083db 	.word	0x000083db

00000d88 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
     d88:	4801      	ldr	r0, [pc, #4]	; (d90 <nrf_cc3xx_platform_abort_init+0x8>)
     d8a:	f006 ba43 	b.w	7214 <nrf_cc3xx_platform_set_abort>
     d8e:	bf00      	nop
     d90:	00008128 	.word	0x00008128

00000d94 <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
     d94:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
     d96:	b1d0      	cbz	r0, dce <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
     d98:	6843      	ldr	r3, [r0, #4]
     d9a:	2b04      	cmp	r3, #4
     d9c:	d111      	bne.n	dc2 <mutex_unlock_platform+0x2e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
     d9e:	2200      	movs	r2, #0
     da0:	6803      	ldr	r3, [r0, #0]
     da2:	f3bf 8f5b 	dmb	ish
     da6:	e853 1f00 	ldrex	r1, [r3]
     daa:	2901      	cmp	r1, #1
     dac:	d103      	bne.n	db6 <mutex_unlock_platform+0x22>
     dae:	e843 2000 	strex	r0, r2, [r3]
     db2:	2800      	cmp	r0, #0
     db4:	d1f7      	bne.n	da6 <mutex_unlock_platform+0x12>
     db6:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
     dba:	4807      	ldr	r0, [pc, #28]	; (dd8 <mutex_unlock_platform+0x44>)
     dbc:	bf08      	it	eq
     dbe:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
     dc0:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
     dc2:	b13b      	cbz	r3, dd4 <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
     dc4:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
     dc6:	f004 f917 	bl	4ff8 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
     dca:	2000      	movs	r0, #0
     dcc:	e7f8      	b.n	dc0 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
     dce:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
     dd2:	e7f5      	b.n	dc0 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
     dd4:	4801      	ldr	r0, [pc, #4]	; (ddc <mutex_unlock_platform+0x48>)
     dd6:	e7f3      	b.n	dc0 <mutex_unlock_platform+0x2c>
     dd8:	ffff8fe9 	.word	0xffff8fe9
     ddc:	ffff8fea 	.word	0xffff8fea

00000de0 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
     de0:	b510      	push	{r4, lr}
    if (mutex == NULL) {
     de2:	4604      	mov	r4, r0
     de4:	b918      	cbnz	r0, dee <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
     de6:	4b0d      	ldr	r3, [pc, #52]	; (e1c <mutex_free_platform+0x3c>)
     de8:	480d      	ldr	r0, [pc, #52]	; (e20 <mutex_free_platform+0x40>)
     dea:	685b      	ldr	r3, [r3, #4]
     dec:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
     dee:	6861      	ldr	r1, [r4, #4]
     df0:	2908      	cmp	r1, #8
     df2:	d00d      	beq.n	e10 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
     df4:	f031 0304 	bics.w	r3, r1, #4
     df8:	d00a      	beq.n	e10 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
     dfa:	f011 0102 	ands.w	r1, r1, #2
     dfe:	d008      	beq.n	e12 <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
     e00:	4808      	ldr	r0, [pc, #32]	; (e24 <mutex_free_platform+0x44>)
     e02:	4621      	mov	r1, r4
     e04:	f003 ff94 	bl	4d30 <k_mem_slab_free>
        mutex->mutex = NULL;
     e08:	2300      	movs	r3, #0
     e0a:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
     e0c:	2300      	movs	r3, #0
     e0e:	6063      	str	r3, [r4, #4]
}
     e10:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
     e12:	6820      	ldr	r0, [r4, #0]
     e14:	2214      	movs	r2, #20
     e16:	f006 fcc7 	bl	77a8 <memset>
     e1a:	e7f7      	b.n	e0c <mutex_free_platform+0x2c>
     e1c:	2000017c 	.word	0x2000017c
     e20:	000083f8 	.word	0x000083f8
     e24:	20000518 	.word	0x20000518

00000e28 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
     e28:	b510      	push	{r4, lr}
    if (mutex == NULL) {
     e2a:	4604      	mov	r4, r0
     e2c:	b918      	cbnz	r0, e36 <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
     e2e:	4b16      	ldr	r3, [pc, #88]	; (e88 <mutex_init_platform+0x60>)
     e30:	4816      	ldr	r0, [pc, #88]	; (e8c <mutex_init_platform+0x64>)
     e32:	685b      	ldr	r3, [r3, #4]
     e34:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
     e36:	6863      	ldr	r3, [r4, #4]
     e38:	2b04      	cmp	r3, #4
     e3a:	d023      	beq.n	e84 <mutex_init_platform+0x5c>
     e3c:	2b08      	cmp	r3, #8
     e3e:	d021      	beq.n	e84 <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
     e40:	b9cb      	cbnz	r3, e76 <mutex_init_platform+0x4e>
     e42:	6823      	ldr	r3, [r4, #0]
     e44:	b9bb      	cbnz	r3, e76 <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
     e46:	4812      	ldr	r0, [pc, #72]	; (e90 <mutex_init_platform+0x68>)
     e48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     e4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     e50:	4621      	mov	r1, r4
     e52:	f003 ff01 	bl	4c58 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
     e56:	b908      	cbnz	r0, e5c <mutex_init_platform+0x34>
     e58:	6823      	ldr	r3, [r4, #0]
     e5a:	b91b      	cbnz	r3, e64 <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
     e5c:	4b0a      	ldr	r3, [pc, #40]	; (e88 <mutex_init_platform+0x60>)
     e5e:	480d      	ldr	r0, [pc, #52]	; (e94 <mutex_init_platform+0x6c>)
     e60:	685b      	ldr	r3, [r3, #4]
     e62:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
     e64:	6820      	ldr	r0, [r4, #0]
     e66:	2214      	movs	r2, #20
     e68:	2100      	movs	r1, #0
     e6a:	f006 fc9d 	bl	77a8 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
     e6e:	6863      	ldr	r3, [r4, #4]
     e70:	f043 0302 	orr.w	r3, r3, #2
     e74:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
     e76:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
     e78:	f006 ff8a 	bl	7d90 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
     e7c:	6863      	ldr	r3, [r4, #4]
     e7e:	f043 0301 	orr.w	r3, r3, #1
     e82:	6063      	str	r3, [r4, #4]
}
     e84:	bd10      	pop	{r4, pc}
     e86:	bf00      	nop
     e88:	2000017c 	.word	0x2000017c
     e8c:	000083f8 	.word	0x000083f8
     e90:	20000518 	.word	0x20000518
     e94:	0000841e 	.word	0x0000841e

00000e98 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
     e98:	b508      	push	{r3, lr}
    if(mutex == NULL) {
     e9a:	b308      	cbz	r0, ee0 <mutex_lock_platform+0x48>
    switch (mutex->flags) {
     e9c:	6843      	ldr	r3, [r0, #4]
     e9e:	2b04      	cmp	r3, #4
     ea0:	d110      	bne.n	ec4 <mutex_lock_platform+0x2c>
     ea2:	2201      	movs	r2, #1
     ea4:	6803      	ldr	r3, [r0, #0]
     ea6:	f3bf 8f5b 	dmb	ish
     eaa:	e853 1f00 	ldrex	r1, [r3]
     eae:	2900      	cmp	r1, #0
     eb0:	d103      	bne.n	eba <mutex_lock_platform+0x22>
     eb2:	e843 2000 	strex	r0, r2, [r3]
     eb6:	2800      	cmp	r0, #0
     eb8:	d1f7      	bne.n	eaa <mutex_lock_platform+0x12>
     eba:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
     ebe:	d10b      	bne.n	ed8 <mutex_lock_platform+0x40>
     ec0:	2000      	movs	r0, #0
}
     ec2:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
     ec4:	b153      	cbz	r3, edc <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
     ec6:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
     ec8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
     ecc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
     ed0:	f003 ff92 	bl	4df8 <z_impl_k_mutex_lock>
        if (ret == 0) {
     ed4:	2800      	cmp	r0, #0
     ed6:	d0f3      	beq.n	ec0 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
     ed8:	4803      	ldr	r0, [pc, #12]	; (ee8 <mutex_lock_platform+0x50>)
     eda:	e7f2      	b.n	ec2 <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
     edc:	4803      	ldr	r0, [pc, #12]	; (eec <mutex_lock_platform+0x54>)
     ede:	e7f0      	b.n	ec2 <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
     ee0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
     ee4:	e7ed      	b.n	ec2 <mutex_lock_platform+0x2a>
     ee6:	bf00      	nop
     ee8:	ffff8fe9 	.word	0xffff8fe9
     eec:	ffff8fea 	.word	0xffff8fea

00000ef0 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
     ef0:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
     ef2:	4906      	ldr	r1, [pc, #24]	; (f0c <nrf_cc3xx_platform_mutex_init+0x1c>)
     ef4:	4806      	ldr	r0, [pc, #24]	; (f10 <nrf_cc3xx_platform_mutex_init+0x20>)
     ef6:	2340      	movs	r3, #64	; 0x40
     ef8:	2214      	movs	r2, #20
     efa:	f006 ff2d 	bl	7d58 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
     efe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
     f02:	4904      	ldr	r1, [pc, #16]	; (f14 <nrf_cc3xx_platform_mutex_init+0x24>)
     f04:	4804      	ldr	r0, [pc, #16]	; (f18 <nrf_cc3xx_platform_mutex_init+0x28>)
     f06:	f006 b9e7 	b.w	72d8 <nrf_cc3xx_platform_set_mutexes>
     f0a:	bf00      	nop
     f0c:	20000538 	.word	0x20000538
     f10:	20000518 	.word	0x20000518
     f14:	00008140 	.word	0x00008140
     f18:	00008130 	.word	0x00008130

00000f1c <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     f20:	f8b0 901c 	ldrh.w	r9, [r0, #28]
{
     f24:	b085      	sub	sp, #20
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     f26:	f019 0f08 	tst.w	r9, #8
{
     f2a:	4604      	mov	r4, r0
     f2c:	9203      	str	r2, [sp, #12]
	if (processing) {
     f2e:	d022      	beq.n	f76 <process_event+0x5a>
		if (evt == EVT_COMPLETE) {
     f30:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     f32:	bf0c      	ite	eq
     f34:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     f38:	f049 0920 	orrne.w	r9, r9, #32
     f3c:	f8a0 901c 	strh.w	r9, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
     f40:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
     f42:	4620      	mov	r0, r4
     f44:	f005 fca0 	bl	6888 <z_spin_unlock_valid>
     f48:	b968      	cbnz	r0, f66 <process_event+0x4a>
     f4a:	4a9f      	ldr	r2, [pc, #636]	; (11c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1c8>)
     f4c:	499f      	ldr	r1, [pc, #636]	; (11cc <CONFIG_FPROTECT_BLOCK_SIZE+0x1cc>)
     f4e:	48a0      	ldr	r0, [pc, #640]	; (11d0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1d0>)
     f50:	23ac      	movs	r3, #172	; 0xac
     f52:	f006 fbd4 	bl	76fe <printk>
     f56:	489f      	ldr	r0, [pc, #636]	; (11d4 <CONFIG_FPROTECT_BLOCK_SIZE+0x1d4>)
     f58:	4621      	mov	r1, r4
     f5a:	f006 fbd0 	bl	76fe <printk>
     f5e:	489a      	ldr	r0, [pc, #616]	; (11c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1c8>)
     f60:	21ac      	movs	r1, #172	; 0xac
     f62:	f006 faf8 	bl	7556 <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     f66:	9b03      	ldr	r3, [sp, #12]
     f68:	f383 8811 	msr	BASEPRI, r3
     f6c:	f3bf 8f6f 	isb	sy
}
     f70:	b005      	add	sp, #20
     f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
     f76:	4f98      	ldr	r7, [pc, #608]	; (11d8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1d8>)
     f78:	f8df 8254 	ldr.w	r8, [pc, #596]	; 11d0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1d0>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     f7c:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     f80:	2902      	cmp	r1, #2
     f82:	d106      	bne.n	f92 <process_event+0x76>
			evt = process_recheck(mgr);
     f84:	4620      	mov	r0, r4
     f86:	f006 fb64 	bl	7652 <process_recheck>
		if (evt == EVT_NOP) {
     f8a:	2800      	cmp	r0, #0
     f8c:	d0d8      	beq.n	f40 <process_event+0x24>
		if (evt == EVT_COMPLETE) {
     f8e:	2801      	cmp	r0, #1
     f90:	d168      	bne.n	1064 <CONFIG_FPROTECT_BLOCK_SIZE+0x64>
			res = mgr->last_res;
     f92:	f8d4 b018 	ldr.w	fp, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     f96:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
     f98:	f1bb 0f00 	cmp.w	fp, #0
     f9c:	da0a      	bge.n	fb4 <process_event+0x98>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
     f9e:	2600      	movs	r6, #0
		*clients = mgr->clients;
     fa0:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     fa2:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
     fa6:	e9c4 6600 	strd	r6, r6, [r4]
     faa:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     fae:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
     fb0:	9601      	str	r6, [sp, #4]
     fb2:	e027      	b.n	1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     fb4:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     fb8:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     fba:	2901      	cmp	r1, #1
     fbc:	d834      	bhi.n	1028 <CONFIG_FPROTECT_BLOCK_SIZE+0x28>
	list->head = NULL;
     fbe:	2100      	movs	r1, #0
     fc0:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
     fc4:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
     fc6:	6825      	ldr	r5, [r4, #0]
     fc8:	b29b      	uxth	r3, r3
	list->tail = NULL;
     fca:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     fce:	d10c      	bne.n	fea <process_event+0xce>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     fd0:	428d      	cmp	r5, r1
     fd2:	462a      	mov	r2, r5
     fd4:	bf38      	it	cc
     fd6:	460a      	movcc	r2, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     fd8:	b12a      	cbz	r2, fe6 <process_event+0xca>
				mgr->refs += 1U;
     fda:	8be1      	ldrh	r1, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
     fdc:	6812      	ldr	r2, [r2, #0]
     fde:	3101      	adds	r1, #1
     fe0:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     fe2:	2a00      	cmp	r2, #0
     fe4:	d1f8      	bne.n	fd8 <process_event+0xbc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     fe6:	f043 0302 	orr.w	r3, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     fea:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
     fec:	4620      	mov	r0, r4
     fee:	f006 fb30 	bl	7652 <process_recheck>
     ff2:	4606      	mov	r6, r0
     ff4:	2800      	cmp	r0, #0
     ff6:	d0db      	beq.n	fb0 <process_event+0x94>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     ff8:	8ba3      	ldrh	r3, [r4, #28]
     ffa:	f043 0320 	orr.w	r3, r3, #32
     ffe:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    1000:	2300      	movs	r3, #0
    1002:	9301      	str	r3, [sp, #4]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    1004:	8ba3      	ldrh	r3, [r4, #28]
    1006:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    100a:	454a      	cmp	r2, r9
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    100c:	9202      	str	r2, [sp, #8]
				   && !sys_slist_is_empty(&mgr->monitors);
    100e:	d003      	beq.n	1018 <CONFIG_FPROTECT_BLOCK_SIZE+0x18>
		if (do_monitors
    1010:	68a2      	ldr	r2, [r4, #8]
    1012:	2a00      	cmp	r2, #0
    1014:	f040 80f0 	bne.w	11f8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1f8>
		    || !sys_slist_is_empty(&clients)
    1018:	b91d      	cbnz	r5, 1022 <CONFIG_FPROTECT_BLOCK_SIZE+0x22>
		    || (transit != NULL)) {
    101a:	9a01      	ldr	r2, [sp, #4]
    101c:	2a00      	cmp	r2, #0
    101e:	f000 8136 	beq.w	128e <CONFIG_FPROTECT_BLOCK_SIZE+0x28e>
    1022:	f04f 0900 	mov.w	r9, #0
    1026:	e0e9      	b.n	11fc <CONFIG_FPROTECT_BLOCK_SIZE+0x1fc>
	} else if (state == ONOFF_STATE_TO_OFF) {
    1028:	2a04      	cmp	r2, #4
    102a:	d10e      	bne.n	104a <CONFIG_FPROTECT_BLOCK_SIZE+0x4a>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    102c:	f023 0307 	bic.w	r3, r3, #7
    1030:	b29a      	uxth	r2, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    1032:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    1034:	4620      	mov	r0, r4
    1036:	f006 fb0c 	bl	7652 <process_recheck>
    103a:	4605      	mov	r5, r0
    103c:	b118      	cbz	r0, 1046 <CONFIG_FPROTECT_BLOCK_SIZE+0x46>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    103e:	f042 0220 	orr.w	r2, r2, #32
    1042:	83a2      	strh	r2, [r4, #28]
		__ASSERT_NO_MSG(false);
    1044:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    1046:	9501      	str	r5, [sp, #4]
    1048:	e7dc      	b.n	1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>
		__ASSERT_NO_MSG(false);
    104a:	4640      	mov	r0, r8
    104c:	4963      	ldr	r1, [pc, #396]	; (11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>)
    104e:	f240 131b 	movw	r3, #283	; 0x11b
    1052:	463a      	mov	r2, r7
    1054:	f006 fb53 	bl	76fe <printk>
    1058:	f240 111b 	movw	r1, #283	; 0x11b
    105c:	4638      	mov	r0, r7
    105e:	f006 fa7a 	bl	7556 <assert_post_action>
    1062:	e7ef      	b.n	1044 <CONFIG_FPROTECT_BLOCK_SIZE+0x44>
		} else if (evt == EVT_START) {
    1064:	2803      	cmp	r0, #3
    1066:	d135      	bne.n	10d4 <CONFIG_FPROTECT_BLOCK_SIZE+0xd4>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    1068:	f1b9 0f00 	cmp.w	r9, #0
    106c:	d00b      	beq.n	1086 <CONFIG_FPROTECT_BLOCK_SIZE+0x86>
    106e:	495c      	ldr	r1, [pc, #368]	; (11e0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e0>)
    1070:	4640      	mov	r0, r8
    1072:	f44f 73ab 	mov.w	r3, #342	; 0x156
    1076:	463a      	mov	r2, r7
    1078:	f006 fb41 	bl	76fe <printk>
    107c:	f44f 71ab 	mov.w	r1, #342	; 0x156
    1080:	4638      	mov	r0, r7
    1082:	f006 fa68 	bl	7556 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    1086:	6823      	ldr	r3, [r4, #0]
    1088:	b95b      	cbnz	r3, 10a2 <CONFIG_FPROTECT_BLOCK_SIZE+0xa2>
    108a:	4956      	ldr	r1, [pc, #344]	; (11e4 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e4>)
    108c:	4640      	mov	r0, r8
    108e:	f240 1357 	movw	r3, #343	; 0x157
    1092:	463a      	mov	r2, r7
    1094:	f006 fb33 	bl	76fe <printk>
    1098:	f240 1157 	movw	r1, #343	; 0x157
    109c:	4638      	mov	r0, r7
    109e:	f006 fa5a 	bl	7556 <assert_post_action>
			transit = mgr->transitions->start;
    10a2:	6923      	ldr	r3, [r4, #16]
    10a4:	681b      	ldr	r3, [r3, #0]
    10a6:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    10a8:	b95b      	cbnz	r3, 10c2 <CONFIG_FPROTECT_BLOCK_SIZE+0xc2>
    10aa:	494f      	ldr	r1, [pc, #316]	; (11e8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e8>)
    10ac:	4640      	mov	r0, r8
    10ae:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    10b2:	463a      	mov	r2, r7
    10b4:	f006 fb23 	bl	76fe <printk>
    10b8:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    10bc:	4638      	mov	r0, r7
    10be:	f006 fa4a 	bl	7556 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    10c2:	8ba3      	ldrh	r3, [r4, #28]
    10c4:	f023 0307 	bic.w	r3, r3, #7
    10c8:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    10cc:	83a3      	strh	r3, [r4, #28]
}
    10ce:	2500      	movs	r5, #0
		res = 0;
    10d0:	46ab      	mov	fp, r5
}
    10d2:	e797      	b.n	1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>
		} else if (evt == EVT_STOP) {
    10d4:	2804      	cmp	r0, #4
    10d6:	d132      	bne.n	113e <CONFIG_FPROTECT_BLOCK_SIZE+0x13e>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    10d8:	f1b9 0f02 	cmp.w	r9, #2
    10dc:	d00b      	beq.n	10f6 <CONFIG_FPROTECT_BLOCK_SIZE+0xf6>
    10de:	4943      	ldr	r1, [pc, #268]	; (11ec <CONFIG_FPROTECT_BLOCK_SIZE+0x1ec>)
    10e0:	4640      	mov	r0, r8
    10e2:	f240 135d 	movw	r3, #349	; 0x15d
    10e6:	463a      	mov	r2, r7
    10e8:	f006 fb09 	bl	76fe <printk>
    10ec:	f240 115d 	movw	r1, #349	; 0x15d
    10f0:	4638      	mov	r0, r7
    10f2:	f006 fa30 	bl	7556 <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    10f6:	8be3      	ldrh	r3, [r4, #30]
    10f8:	b15b      	cbz	r3, 1112 <CONFIG_FPROTECT_BLOCK_SIZE+0x112>
    10fa:	493d      	ldr	r1, [pc, #244]	; (11f0 <CONFIG_FPROTECT_BLOCK_SIZE+0x1f0>)
    10fc:	4640      	mov	r0, r8
    10fe:	f44f 73af 	mov.w	r3, #350	; 0x15e
    1102:	463a      	mov	r2, r7
    1104:	f006 fafb 	bl	76fe <printk>
    1108:	f44f 71af 	mov.w	r1, #350	; 0x15e
    110c:	4638      	mov	r0, r7
    110e:	f006 fa22 	bl	7556 <assert_post_action>
			transit = mgr->transitions->stop;
    1112:	6923      	ldr	r3, [r4, #16]
    1114:	685b      	ldr	r3, [r3, #4]
    1116:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1118:	b95b      	cbnz	r3, 1132 <CONFIG_FPROTECT_BLOCK_SIZE+0x132>
    111a:	4933      	ldr	r1, [pc, #204]	; (11e8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e8>)
    111c:	4640      	mov	r0, r8
    111e:	f240 1361 	movw	r3, #353	; 0x161
    1122:	463a      	mov	r2, r7
    1124:	f006 faeb 	bl	76fe <printk>
    1128:	f240 1161 	movw	r1, #353	; 0x161
    112c:	4638      	mov	r0, r7
    112e:	f006 fa12 	bl	7556 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    1132:	8ba3      	ldrh	r3, [r4, #28]
    1134:	f023 0307 	bic.w	r3, r3, #7
    1138:	f043 0304 	orr.w	r3, r3, #4
    113c:	e7c6      	b.n	10cc <CONFIG_FPROTECT_BLOCK_SIZE+0xcc>
		} else if (evt == EVT_RESET) {
    113e:	2805      	cmp	r0, #5
    1140:	d132      	bne.n	11a8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1a8>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    1142:	f1b9 0f01 	cmp.w	r9, #1
    1146:	d00b      	beq.n	1160 <CONFIG_FPROTECT_BLOCK_SIZE+0x160>
    1148:	492a      	ldr	r1, [pc, #168]	; (11f4 <CONFIG_FPROTECT_BLOCK_SIZE+0x1f4>)
    114a:	4640      	mov	r0, r8
    114c:	f44f 73b2 	mov.w	r3, #356	; 0x164
    1150:	463a      	mov	r2, r7
    1152:	f006 fad4 	bl	76fe <printk>
    1156:	f44f 71b2 	mov.w	r1, #356	; 0x164
    115a:	4638      	mov	r0, r7
    115c:	f006 f9fb 	bl	7556 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    1160:	6823      	ldr	r3, [r4, #0]
    1162:	b95b      	cbnz	r3, 117c <CONFIG_FPROTECT_BLOCK_SIZE+0x17c>
    1164:	491f      	ldr	r1, [pc, #124]	; (11e4 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e4>)
    1166:	4640      	mov	r0, r8
    1168:	f240 1365 	movw	r3, #357	; 0x165
    116c:	463a      	mov	r2, r7
    116e:	f006 fac6 	bl	76fe <printk>
    1172:	f240 1165 	movw	r1, #357	; 0x165
    1176:	4638      	mov	r0, r7
    1178:	f006 f9ed 	bl	7556 <assert_post_action>
			transit = mgr->transitions->reset;
    117c:	6923      	ldr	r3, [r4, #16]
    117e:	689b      	ldr	r3, [r3, #8]
    1180:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    1182:	b95b      	cbnz	r3, 119c <CONFIG_FPROTECT_BLOCK_SIZE+0x19c>
    1184:	4918      	ldr	r1, [pc, #96]	; (11e8 <CONFIG_FPROTECT_BLOCK_SIZE+0x1e8>)
    1186:	4640      	mov	r0, r8
    1188:	f44f 73b4 	mov.w	r3, #360	; 0x168
    118c:	463a      	mov	r2, r7
    118e:	f006 fab6 	bl	76fe <printk>
    1192:	f44f 71b4 	mov.w	r1, #360	; 0x168
    1196:	4638      	mov	r0, r7
    1198:	f006 f9dd 	bl	7556 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    119c:	8ba3      	ldrh	r3, [r4, #28]
    119e:	f023 0307 	bic.w	r3, r3, #7
    11a2:	f043 0305 	orr.w	r3, r3, #5
    11a6:	e791      	b.n	10cc <CONFIG_FPROTECT_BLOCK_SIZE+0xcc>
			__ASSERT_NO_MSG(false);
    11a8:	490c      	ldr	r1, [pc, #48]	; (11dc <CONFIG_FPROTECT_BLOCK_SIZE+0x1dc>)
    11aa:	f240 136b 	movw	r3, #363	; 0x16b
    11ae:	463a      	mov	r2, r7
    11b0:	4640      	mov	r0, r8
    11b2:	f006 faa4 	bl	76fe <printk>
    11b6:	2500      	movs	r5, #0
    11b8:	f240 116b 	movw	r1, #363	; 0x16b
    11bc:	4638      	mov	r0, r7
    11be:	f006 f9ca 	bl	7556 <assert_post_action>
		onoff_transition_fn transit = NULL;
    11c2:	9501      	str	r5, [sp, #4]
    11c4:	e784      	b.n	10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>
    11c6:	bf00      	nop
    11c8:	000084ee 	.word	0x000084ee
    11cc:	00008514 	.word	0x00008514
    11d0:	000083db 	.word	0x000083db
    11d4:	0000852b 	.word	0x0000852b
    11d8:	0000844b 	.word	0x0000844b
    11dc:	00008bcd 	.word	0x00008bcd
    11e0:	0000846d 	.word	0x0000846d
    11e4:	00008479 	.word	0x00008479
    11e8:	0000849c 	.word	0x0000849c
    11ec:	000084b3 	.word	0x000084b3
    11f0:	000084c9 	.word	0x000084c9
    11f4:	000084d8 	.word	0x000084d8
				   && !sys_slist_is_empty(&mgr->monitors);
    11f8:	f04f 0901 	mov.w	r9, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    11fc:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    1200:	f104 0a14 	add.w	sl, r4, #20
			mgr->flags = flags;
    1204:	83a3      	strh	r3, [r4, #28]
    1206:	4650      	mov	r0, sl
    1208:	f005 fb3e 	bl	6888 <z_spin_unlock_valid>
    120c:	b968      	cbnz	r0, 122a <CONFIG_FPROTECT_BLOCK_SIZE+0x22a>
    120e:	4a3a      	ldr	r2, [pc, #232]	; (12f8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f8>)
    1210:	493a      	ldr	r1, [pc, #232]	; (12fc <CONFIG_FPROTECT_BLOCK_SIZE+0x2fc>)
    1212:	23ac      	movs	r3, #172	; 0xac
    1214:	4640      	mov	r0, r8
    1216:	f006 fa72 	bl	76fe <printk>
    121a:	4839      	ldr	r0, [pc, #228]	; (1300 <CONFIG_FPROTECT_BLOCK_SIZE+0x300>)
    121c:	4651      	mov	r1, sl
    121e:	f006 fa6e 	bl	76fe <printk>
    1222:	4835      	ldr	r0, [pc, #212]	; (12f8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f8>)
    1224:	21ac      	movs	r1, #172	; 0xac
    1226:	f006 f996 	bl	7556 <assert_post_action>
    122a:	9b03      	ldr	r3, [sp, #12]
    122c:	f383 8811 	msr	BASEPRI, r3
    1230:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    1234:	f1b9 0f00 	cmp.w	r9, #0
    1238:	d138      	bne.n	12ac <CONFIG_FPROTECT_BLOCK_SIZE+0x2ac>
	while (!sys_slist_is_empty(list)) {
    123a:	2d00      	cmp	r5, #0
    123c:	d14b      	bne.n	12d6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d6>
			if (transit != NULL) {
    123e:	9b01      	ldr	r3, [sp, #4]
    1240:	b113      	cbz	r3, 1248 <CONFIG_FPROTECT_BLOCK_SIZE+0x248>
				transit(mgr, transition_complete);
    1242:	4930      	ldr	r1, [pc, #192]	; (1304 <CONFIG_FPROTECT_BLOCK_SIZE+0x304>)
    1244:	4620      	mov	r0, r4
    1246:	4798      	blx	r3
	__asm__ volatile(
    1248:	f04f 0320 	mov.w	r3, #32
    124c:	f3ef 8b11 	mrs	fp, BASEPRI
    1250:	f383 8812 	msr	BASEPRI_MAX, r3
    1254:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1258:	4650      	mov	r0, sl
	k.key = arch_irq_lock();
    125a:	f8cd b00c 	str.w	fp, [sp, #12]
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    125e:	f005 fb05 	bl	686c <z_spin_lock_valid>
    1262:	b968      	cbnz	r0, 1280 <CONFIG_FPROTECT_BLOCK_SIZE+0x280>
    1264:	4a24      	ldr	r2, [pc, #144]	; (12f8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f8>)
    1266:	4928      	ldr	r1, [pc, #160]	; (1308 <CONFIG_FPROTECT_BLOCK_SIZE+0x308>)
    1268:	2381      	movs	r3, #129	; 0x81
    126a:	4640      	mov	r0, r8
    126c:	f006 fa47 	bl	76fe <printk>
    1270:	4826      	ldr	r0, [pc, #152]	; (130c <CONFIG_FPROTECT_BLOCK_SIZE+0x30c>)
    1272:	4651      	mov	r1, sl
    1274:	f006 fa43 	bl	76fe <printk>
    1278:	481f      	ldr	r0, [pc, #124]	; (12f8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f8>)
    127a:	2181      	movs	r1, #129	; 0x81
    127c:	f006 f96b 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    1280:	4650      	mov	r0, sl
    1282:	f005 fb11 	bl	68a8 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    1286:	8ba3      	ldrh	r3, [r4, #28]
    1288:	f023 0308 	bic.w	r3, r3, #8
    128c:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    128e:	8ba3      	ldrh	r3, [r4, #28]
    1290:	06da      	lsls	r2, r3, #27
    1292:	d528      	bpl.n	12e6 <CONFIG_FPROTECT_BLOCK_SIZE+0x2e6>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    1294:	f023 0310 	bic.w	r3, r3, #16
    1298:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    129a:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    129c:	f8b4 901c 	ldrh.w	r9, [r4, #28]
    12a0:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    12a4:	2900      	cmp	r1, #0
    12a6:	f47f ae6b 	bne.w	f80 <process_event+0x64>
out:
    12aa:	e649      	b.n	f40 <process_event+0x24>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    12ac:	68a1      	ldr	r1, [r4, #8]
    12ae:	2900      	cmp	r1, #0
    12b0:	d0c3      	beq.n	123a <CONFIG_FPROTECT_BLOCK_SIZE+0x23a>
	return node->next;
    12b2:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    12b4:	9a02      	ldr	r2, [sp, #8]
    12b6:	2b00      	cmp	r3, #0
    12b8:	bf38      	it	cc
    12ba:	2300      	movcc	r3, #0
    12bc:	4699      	mov	r9, r3
    12be:	684b      	ldr	r3, [r1, #4]
    12c0:	4620      	mov	r0, r4
    12c2:	461e      	mov	r6, r3
    12c4:	465b      	mov	r3, fp
    12c6:	47b0      	blx	r6
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    12c8:	f1b9 0f00 	cmp.w	r9, #0
    12cc:	d0b5      	beq.n	123a <CONFIG_FPROTECT_BLOCK_SIZE+0x23a>
    12ce:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    12d2:	4649      	mov	r1, r9
    12d4:	e7ee      	b.n	12b4 <CONFIG_FPROTECT_BLOCK_SIZE+0x2b4>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    12d6:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    12d8:	9a02      	ldr	r2, [sp, #8]
    12da:	682d      	ldr	r5, [r5, #0]
    12dc:	465b      	mov	r3, fp
    12de:	4620      	mov	r0, r4
    12e0:	f006 f9d3 	bl	768a <notify_one>
    12e4:	e7a9      	b.n	123a <CONFIG_FPROTECT_BLOCK_SIZE+0x23a>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    12e6:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    12ea:	bf1e      	ittt	ne
    12ec:	f023 0320 	bicne.w	r3, r3, #32
    12f0:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
    12f2:	2102      	movne	r1, #2
    12f4:	e7d2      	b.n	129c <CONFIG_FPROTECT_BLOCK_SIZE+0x29c>
    12f6:	bf00      	nop
    12f8:	000084ee 	.word	0x000084ee
    12fc:	00008514 	.word	0x00008514
    1300:	0000852b 	.word	0x0000852b
    1304:	00001311 	.word	0x00001311
    1308:	00008540 	.word	0x00008540
    130c:	00008555 	.word	0x00008555

00001310 <transition_complete>:
{
    1310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1312:	4604      	mov	r4, r0
    1314:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    1316:	f100 0614 	add.w	r6, r0, #20
    131a:	f04f 0320 	mov.w	r3, #32
    131e:	f3ef 8711 	mrs	r7, BASEPRI
    1322:	f383 8812 	msr	BASEPRI_MAX, r3
    1326:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    132a:	4630      	mov	r0, r6
    132c:	f005 fa9e 	bl	686c <z_spin_lock_valid>
    1330:	b968      	cbnz	r0, 134e <transition_complete+0x3e>
    1332:	4a0c      	ldr	r2, [pc, #48]	; (1364 <transition_complete+0x54>)
    1334:	490c      	ldr	r1, [pc, #48]	; (1368 <transition_complete+0x58>)
    1336:	480d      	ldr	r0, [pc, #52]	; (136c <transition_complete+0x5c>)
    1338:	2381      	movs	r3, #129	; 0x81
    133a:	f006 f9e0 	bl	76fe <printk>
    133e:	480c      	ldr	r0, [pc, #48]	; (1370 <transition_complete+0x60>)
    1340:	4631      	mov	r1, r6
    1342:	f006 f9dc 	bl	76fe <printk>
    1346:	4807      	ldr	r0, [pc, #28]	; (1364 <transition_complete+0x54>)
    1348:	2181      	movs	r1, #129	; 0x81
    134a:	f006 f904 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    134e:	4630      	mov	r0, r6
    1350:	f005 faaa 	bl	68a8 <z_spin_lock_set_owner>
	mgr->last_res = res;
    1354:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    1356:	463a      	mov	r2, r7
    1358:	4620      	mov	r0, r4
    135a:	2101      	movs	r1, #1
}
    135c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    1360:	f7ff bddc 	b.w	f1c <process_event>
    1364:	000084ee 	.word	0x000084ee
    1368:	00008540 	.word	0x00008540
    136c:	000083db 	.word	0x000083db
    1370:	00008555 	.word	0x00008555

00001374 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    1374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1378:	4604      	mov	r4, r0
    137a:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    137c:	f006 f99b 	bl	76b6 <validate_args>

	if (rv < 0) {
    1380:	1e05      	subs	r5, r0, #0
    1382:	db5e      	blt.n	1442 <onoff_request+0xce>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    1384:	f104 0914 	add.w	r9, r4, #20
    1388:	f04f 0320 	mov.w	r3, #32
    138c:	f3ef 8a11 	mrs	sl, BASEPRI
    1390:	f383 8812 	msr	BASEPRI_MAX, r3
    1394:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    1398:	4648      	mov	r0, r9
    139a:	f005 fa67 	bl	686c <z_spin_lock_valid>
    139e:	b968      	cbnz	r0, 13bc <onoff_request+0x48>
    13a0:	4a38      	ldr	r2, [pc, #224]	; (1484 <onoff_request+0x110>)
    13a2:	4939      	ldr	r1, [pc, #228]	; (1488 <onoff_request+0x114>)
    13a4:	4839      	ldr	r0, [pc, #228]	; (148c <onoff_request+0x118>)
    13a6:	2381      	movs	r3, #129	; 0x81
    13a8:	f006 f9a9 	bl	76fe <printk>
    13ac:	4838      	ldr	r0, [pc, #224]	; (1490 <onoff_request+0x11c>)
    13ae:	4649      	mov	r1, r9
    13b0:	f006 f9a5 	bl	76fe <printk>
    13b4:	4833      	ldr	r0, [pc, #204]	; (1484 <onoff_request+0x110>)
    13b6:	2181      	movs	r1, #129	; 0x81
    13b8:	f006 f8cd 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    13bc:	4648      	mov	r0, r9
    13be:	f005 fa73 	bl	68a8 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    13c2:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    13c4:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
    13c6:	f64f 71ff 	movw	r1, #65535	; 0xffff
    13ca:	428b      	cmp	r3, r1
    13cc:	f002 0607 	and.w	r6, r2, #7
    13d0:	d050      	beq.n	1474 <onoff_request+0x100>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    13d2:	2e02      	cmp	r6, #2
    13d4:	d124      	bne.n	1420 <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    13d6:	3301      	adds	r3, #1
    13d8:	83e3      	strh	r3, [r4, #30]
	rv = state;
    13da:	4635      	mov	r5, r6
		notify = true;
    13dc:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    13e0:	4648      	mov	r0, r9
    13e2:	f005 fa51 	bl	6888 <z_spin_unlock_valid>
    13e6:	b968      	cbnz	r0, 1404 <onoff_request+0x90>
    13e8:	4a26      	ldr	r2, [pc, #152]	; (1484 <onoff_request+0x110>)
    13ea:	492a      	ldr	r1, [pc, #168]	; (1494 <onoff_request+0x120>)
    13ec:	4827      	ldr	r0, [pc, #156]	; (148c <onoff_request+0x118>)
    13ee:	23ac      	movs	r3, #172	; 0xac
    13f0:	f006 f985 	bl	76fe <printk>
    13f4:	4828      	ldr	r0, [pc, #160]	; (1498 <onoff_request+0x124>)
    13f6:	4649      	mov	r1, r9
    13f8:	f006 f981 	bl	76fe <printk>
    13fc:	4821      	ldr	r0, [pc, #132]	; (1484 <onoff_request+0x110>)
    13fe:	21ac      	movs	r1, #172	; 0xac
    1400:	f006 f8a9 	bl	7556 <assert_post_action>
	__asm__ volatile(
    1404:	f38a 8811 	msr	BASEPRI, sl
    1408:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    140c:	f1b8 0f00 	cmp.w	r8, #0
    1410:	d017      	beq.n	1442 <onoff_request+0xce>
			notify_one(mgr, cli, state, 0);
    1412:	2300      	movs	r3, #0
    1414:	4632      	mov	r2, r6
    1416:	4639      	mov	r1, r7
    1418:	4620      	mov	r0, r4
    141a:	f006 f936 	bl	768a <notify_one>
    141e:	e010      	b.n	1442 <onoff_request+0xce>
	} else if ((state == ONOFF_STATE_OFF)
    1420:	0793      	lsls	r3, r2, #30
    1422:	d001      	beq.n	1428 <onoff_request+0xb4>
		   || (state == ONOFF_STATE_TO_ON)) {
    1424:	2e06      	cmp	r6, #6
    1426:	d10f      	bne.n	1448 <onoff_request+0xd4>
	parent->next = child;
    1428:	2300      	movs	r3, #0
    142a:	603b      	str	r3, [r7, #0]
Z_GENLIST_APPEND(slist, snode)
    142c:	6863      	ldr	r3, [r4, #4]
    142e:	b9f3      	cbnz	r3, 146e <onoff_request+0xfa>
	list->head = node;
    1430:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    1434:	4635      	mov	r5, r6
    1436:	b9fe      	cbnz	r6, 1478 <onoff_request+0x104>
		process_event(mgr, EVT_RECHECK, key);
    1438:	4652      	mov	r2, sl
    143a:	2102      	movs	r1, #2
    143c:	4620      	mov	r0, r4
    143e:	f7ff fd6d 	bl	f1c <process_event>
		}
	}

	return rv;
}
    1442:	4628      	mov	r0, r5
    1444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
    1448:	2e05      	cmp	r6, #5
    144a:	d018      	beq.n	147e <onoff_request+0x10a>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    144c:	2e01      	cmp	r6, #1
    144e:	d00b      	beq.n	1468 <onoff_request+0xf4>
    1450:	4912      	ldr	r1, [pc, #72]	; (149c <onoff_request+0x128>)
    1452:	480e      	ldr	r0, [pc, #56]	; (148c <onoff_request+0x118>)
    1454:	4a12      	ldr	r2, [pc, #72]	; (14a0 <onoff_request+0x12c>)
    1456:	f240 13c9 	movw	r3, #457	; 0x1c9
    145a:	f006 f950 	bl	76fe <printk>
    145e:	4810      	ldr	r0, [pc, #64]	; (14a0 <onoff_request+0x12c>)
    1460:	f240 11c9 	movw	r1, #457	; 0x1c9
    1464:	f006 f877 	bl	7556 <assert_post_action>
		rv = -EIO;
    1468:	f06f 0504 	mvn.w	r5, #4
    146c:	e004      	b.n	1478 <onoff_request+0x104>
	parent->next = child;
    146e:	601f      	str	r7, [r3, #0]
	list->tail = node;
    1470:	6067      	str	r7, [r4, #4]
}
    1472:	e7df      	b.n	1434 <onoff_request+0xc0>
		rv = -EAGAIN;
    1474:	f06f 050a 	mvn.w	r5, #10
    1478:	f04f 0800 	mov.w	r8, #0
    147c:	e7b0      	b.n	13e0 <onoff_request+0x6c>
		rv = -ENOTSUP;
    147e:	f06f 0585 	mvn.w	r5, #133	; 0x85
    1482:	e7f9      	b.n	1478 <onoff_request+0x104>
    1484:	000084ee 	.word	0x000084ee
    1488:	00008540 	.word	0x00008540
    148c:	000083db 	.word	0x000083db
    1490:	00008555 	.word	0x00008555
    1494:	00008514 	.word	0x00008514
    1498:	0000852b 	.word	0x0000852b
    149c:	000084d8 	.word	0x000084d8
    14a0:	0000844b 	.word	0x0000844b

000014a4 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    14a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    14a8:	4605      	mov	r5, r0
	__asm__ volatile(
    14aa:	f04f 0320 	mov.w	r3, #32
    14ae:	f3ef 8611 	mrs	r6, BASEPRI
    14b2:	f383 8812 	msr	BASEPRI_MAX, r3
    14b6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    14ba:	4823      	ldr	r0, [pc, #140]	; (1548 <pm_state_notify+0xa4>)
    14bc:	f005 f9d6 	bl	686c <z_spin_lock_valid>
    14c0:	b968      	cbnz	r0, 14de <pm_state_notify+0x3a>
    14c2:	4a22      	ldr	r2, [pc, #136]	; (154c <pm_state_notify+0xa8>)
    14c4:	4922      	ldr	r1, [pc, #136]	; (1550 <pm_state_notify+0xac>)
    14c6:	4823      	ldr	r0, [pc, #140]	; (1554 <pm_state_notify+0xb0>)
    14c8:	2381      	movs	r3, #129	; 0x81
    14ca:	f006 f918 	bl	76fe <printk>
    14ce:	491e      	ldr	r1, [pc, #120]	; (1548 <pm_state_notify+0xa4>)
    14d0:	4821      	ldr	r0, [pc, #132]	; (1558 <pm_state_notify+0xb4>)
    14d2:	f006 f914 	bl	76fe <printk>
    14d6:	481d      	ldr	r0, [pc, #116]	; (154c <pm_state_notify+0xa8>)
    14d8:	2181      	movs	r1, #129	; 0x81
    14da:	f006 f83c 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    14de:	481a      	ldr	r0, [pc, #104]	; (1548 <pm_state_notify+0xa4>)
    14e0:	f005 f9e2 	bl	68a8 <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    14e4:	4b1d      	ldr	r3, [pc, #116]	; (155c <pm_state_notify+0xb8>)
    14e6:	681c      	ldr	r4, [r3, #0]
    14e8:	2c00      	cmp	r4, #0
    14ea:	bf38      	it	cc
    14ec:	2400      	movcc	r4, #0
    14ee:	b19c      	cbz	r4, 1518 <pm_state_notify+0x74>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
    14f0:	4f1b      	ldr	r7, [pc, #108]	; (1560 <pm_state_notify+0xbc>)
    14f2:	f8df 8078 	ldr.w	r8, [pc, #120]	; 156c <pm_state_notify+0xc8>
    14f6:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    14fa:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    14fe:	2d00      	cmp	r5, #0
    1500:	bf08      	it	eq
    1502:	4613      	moveq	r3, r2
		if (callback) {
    1504:	b12b      	cbz	r3, 1512 <pm_state_notify+0x6e>
			callback(z_power_states[_current_cpu->id].state);
    1506:	f898 2014 	ldrb.w	r2, [r8, #20]
    150a:	fb09 f202 	mul.w	r2, r9, r2
    150e:	5cb8      	ldrb	r0, [r7, r2]
    1510:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    1512:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1514:	2c00      	cmp	r4, #0
    1516:	d1f0      	bne.n	14fa <pm_state_notify+0x56>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    1518:	480b      	ldr	r0, [pc, #44]	; (1548 <pm_state_notify+0xa4>)
    151a:	f005 f9b5 	bl	6888 <z_spin_unlock_valid>
    151e:	b968      	cbnz	r0, 153c <pm_state_notify+0x98>
    1520:	4a0a      	ldr	r2, [pc, #40]	; (154c <pm_state_notify+0xa8>)
    1522:	4910      	ldr	r1, [pc, #64]	; (1564 <pm_state_notify+0xc0>)
    1524:	480b      	ldr	r0, [pc, #44]	; (1554 <pm_state_notify+0xb0>)
    1526:	23ac      	movs	r3, #172	; 0xac
    1528:	f006 f8e9 	bl	76fe <printk>
    152c:	4906      	ldr	r1, [pc, #24]	; (1548 <pm_state_notify+0xa4>)
    152e:	480e      	ldr	r0, [pc, #56]	; (1568 <pm_state_notify+0xc4>)
    1530:	f006 f8e5 	bl	76fe <printk>
    1534:	4805      	ldr	r0, [pc, #20]	; (154c <pm_state_notify+0xa8>)
    1536:	21ac      	movs	r1, #172	; 0xac
    1538:	f006 f80d 	bl	7556 <assert_post_action>
	__asm__ volatile(
    153c:	f386 8811 	msr	BASEPRI, r6
    1540:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    1544:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    1548:	20000a38 	.word	0x20000a38
    154c:	000084ee 	.word	0x000084ee
    1550:	00008540 	.word	0x00008540
    1554:	000083db 	.word	0x000083db
    1558:	00008555 	.word	0x00008555
    155c:	20000a3c 	.word	0x20000a3c
    1560:	20000a48 	.word	0x20000a48
    1564:	00008514 	.word	0x00008514
    1568:	0000852b 	.word	0x0000852b
    156c:	20000bc8 	.word	0x20000bc8

00001570 <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1570:	f000 031f 	and.w	r3, r0, #31
    1574:	2201      	movs	r2, #1
    1576:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1578:	4b0a      	ldr	r3, [pc, #40]	; (15a4 <atomic_test_and_set_bit.constprop.0+0x34>)
    157a:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    157e:	0940      	lsrs	r0, r0, #5
    1580:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    1584:	e850 3f00 	ldrex	r3, [r0]
    1588:	ea43 0102 	orr.w	r1, r3, r2
    158c:	e840 1c00 	strex	ip, r1, [r0]
    1590:	f1bc 0f00 	cmp.w	ip, #0
    1594:	d1f6      	bne.n	1584 <atomic_test_and_set_bit.constprop.0+0x14>
    1596:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
    159a:	421a      	tst	r2, r3
}
    159c:	bf14      	ite	ne
    159e:	2001      	movne	r0, #1
    15a0:	2000      	moveq	r0, #0
    15a2:	4770      	bx	lr
    15a4:	20000a54 	.word	0x20000a54

000015a8 <pm_system_resume>:

void pm_system_resume(void)
{
    15a8:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    15aa:	4b1d      	ldr	r3, [pc, #116]	; (1620 <pm_system_resume+0x78>)
    15ac:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    15ae:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    15b2:	f005 031f 	and.w	r3, r5, #31
    15b6:	2201      	movs	r2, #1
    15b8:	409a      	lsls	r2, r3
    15ba:	4b1a      	ldr	r3, [pc, #104]	; (1624 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    15bc:	0969      	lsrs	r1, r5, #5
{
    15be:	b085      	sub	sp, #20
    15c0:	43d0      	mvns	r0, r2
    15c2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    15c6:	e853 1f00 	ldrex	r1, [r3]
    15ca:	ea01 0400 	and.w	r4, r1, r0
    15ce:	e843 4c00 	strex	ip, r4, [r3]
    15d2:	f1bc 0f00 	cmp.w	ip, #0
    15d6:	d1f6      	bne.n	15c6 <pm_system_resume+0x1e>
    15d8:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    15dc:	4211      	tst	r1, r2
    15de:	d017      	beq.n	1610 <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
    15e0:	4c11      	ldr	r4, [pc, #68]	; (1628 <pm_system_resume+0x80>)
    15e2:	220c      	movs	r2, #12
    15e4:	fb02 4205 	mla	r2, r2, r5, r4
    15e8:	ca07      	ldmia	r2, {r0, r1, r2}
    15ea:	ab01      	add	r3, sp, #4
    15ec:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    15f0:	4a0e      	ldr	r2, [pc, #56]	; (162c <pm_system_resume+0x84>)
    15f2:	b17a      	cbz	r2, 1614 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    15f4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    15f8:	f006 f8f2 	bl	77e0 <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    15fc:	2000      	movs	r0, #0
    15fe:	f7ff ff51 	bl	14a4 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1602:	230c      	movs	r3, #12
    1604:	436b      	muls	r3, r5
    1606:	2200      	movs	r2, #0
    1608:	18e1      	adds	r1, r4, r3
    160a:	50e2      	str	r2, [r4, r3]
    160c:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
    1610:	b005      	add	sp, #20
    1612:	bd30      	pop	{r4, r5, pc}
    1614:	f382 8811 	msr	BASEPRI, r2
    1618:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    161c:	e7ee      	b.n	15fc <pm_system_resume+0x54>
    161e:	bf00      	nop
    1620:	20000bc8 	.word	0x20000bc8
    1624:	20000a44 	.word	0x20000a44
    1628:	20000a48 	.word	0x20000a48
    162c:	000077e1 	.word	0x000077e1

00001630 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    1630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    1634:	4b37      	ldr	r3, [pc, #220]	; (1714 <pm_system_suspend+0xe4>)
    1636:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 172c <pm_system_suspend+0xfc>
    163a:	7d1c      	ldrb	r4, [r3, #20]
{
    163c:	b088      	sub	sp, #32
    163e:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    1640:	4620      	mov	r0, r4
    1642:	f7ff ff95 	bl	1570 <atomic_test_and_set_bit.constprop.0>
    1646:	b960      	cbnz	r0, 1662 <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    1648:	466e      	mov	r6, sp
    164a:	463a      	mov	r2, r7
    164c:	4621      	mov	r1, r4
    164e:	4630      	mov	r0, r6
    1650:	f006 f862 	bl	7718 <pm_policy_next_state>
    1654:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    1658:	250c      	movs	r5, #12
    165a:	fb05 8504 	mla	r5, r5, r4, r8
    165e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    1662:	230c      	movs	r3, #12
    1664:	4363      	muls	r3, r4
    1666:	eb08 0203 	add.w	r2, r8, r3
    166a:	f818 0003 	ldrb.w	r0, [r8, r3]
    166e:	0965      	lsrs	r5, r4, #5
    1670:	f004 061f 	and.w	r6, r4, #31
    1674:	b3c8      	cbz	r0, 16ea <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    1676:	1c7b      	adds	r3, r7, #1
    1678:	d00f      	beq.n	169a <pm_system_suspend+0x6a>
			return (uint32_t)((t * to_hz + off) / from_hz);
    167a:	f8d2 e008 	ldr.w	lr, [r2, #8]
    167e:	4826      	ldr	r0, [pc, #152]	; (1718 <pm_system_suspend+0xe8>)
    1680:	4a26      	ldr	r2, [pc, #152]	; (171c <pm_system_suspend+0xec>)
    1682:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    1686:	2100      	movs	r1, #0
    1688:	2300      	movs	r3, #0
    168a:	fbec 010e 	umlal	r0, r1, ip, lr
    168e:	f7fe fd37 	bl	100 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    1692:	2101      	movs	r1, #1
    1694:	1a38      	subs	r0, r7, r0
    1696:	f005 fac9 	bl	6c2c <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    169a:	f003 fe7d 	bl	5398 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    169e:	2001      	movs	r0, #1
    16a0:	f7ff ff00 	bl	14a4 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    16a4:	f3bf 8f5b 	dmb	ish
    16a8:	4b1d      	ldr	r3, [pc, #116]	; (1720 <pm_system_suspend+0xf0>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    16aa:	2201      	movs	r2, #1
    16ac:	40b2      	lsls	r2, r6
    16ae:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    16b2:	e853 1f00 	ldrex	r1, [r3]
    16b6:	4311      	orrs	r1, r2
    16b8:	e843 1000 	strex	r0, r1, [r3]
    16bc:	2800      	cmp	r0, #0
    16be:	d1f8      	bne.n	16b2 <pm_system_suspend+0x82>
    16c0:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    16c4:	230c      	movs	r3, #12
    16c6:	fb03 8404 	mla	r4, r3, r4, r8
    16ca:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    16ce:	ab05      	add	r3, sp, #20
    16d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    16d4:	4a13      	ldr	r2, [pc, #76]	; (1724 <pm_system_suspend+0xf4>)
    16d6:	b11a      	cbz	r2, 16e0 <pm_system_suspend+0xb0>
		pm_power_state_set(info);
    16d8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    16dc:	f006 f86d 	bl	77ba <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    16e0:	f7ff ff62 	bl	15a8 <pm_system_resume>
	k_sched_unlock();
    16e4:	f004 fb50 	bl	5d88 <k_sched_unlock>
	bool ret = true;
    16e8:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    16ea:	4a0f      	ldr	r2, [pc, #60]	; (1728 <pm_system_suspend+0xf8>)
    16ec:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    16f0:	2301      	movs	r3, #1
    16f2:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    16f4:	43db      	mvns	r3, r3
    16f6:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    16fa:	e855 2f00 	ldrex	r2, [r5]
    16fe:	401a      	ands	r2, r3
    1700:	e845 2100 	strex	r1, r2, [r5]
    1704:	2900      	cmp	r1, #0
    1706:	d1f8      	bne.n	16fa <pm_system_suspend+0xca>
    1708:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    170c:	b008      	add	sp, #32
    170e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1712:	bf00      	nop
    1714:	20000bc8 	.word	0x20000bc8
    1718:	000f423f 	.word	0x000f423f
    171c:	000f4240 	.word	0x000f4240
    1720:	20000a44 	.word	0x20000a44
    1724:	000077bb 	.word	0x000077bb
    1728:	20000a54 	.word	0x20000a54
    172c:	20000a48 	.word	0x20000a48

00001730 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    1730:	680b      	ldr	r3, [r1, #0]
    1732:	3301      	adds	r3, #1
    1734:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    1736:	4b01      	ldr	r3, [pc, #4]	; (173c <char_out+0xc>)
    1738:	681b      	ldr	r3, [r3, #0]
    173a:	4718      	bx	r3
    173c:	200000c0 	.word	0x200000c0

00001740 <__printk_hook_install>:
	_char_out = fn;
    1740:	4b01      	ldr	r3, [pc, #4]	; (1748 <__printk_hook_install+0x8>)
    1742:	6018      	str	r0, [r3, #0]
}
    1744:	4770      	bx	lr
    1746:	bf00      	nop
    1748:	200000c0 	.word	0x200000c0

0000174c <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    174c:	b507      	push	{r0, r1, r2, lr}
    174e:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    1750:	2100      	movs	r1, #0
{
    1752:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    1754:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    1756:	4803      	ldr	r0, [pc, #12]	; (1764 <vprintk+0x18>)
    1758:	a901      	add	r1, sp, #4
    175a:	f7fe ff35 	bl	5c8 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    175e:	b003      	add	sp, #12
    1760:	f85d fb04 	ldr.w	pc, [sp], #4
    1764:	00001731 	.word	0x00001731

00001768 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    1768:	b508      	push	{r3, lr}
	__asm__ volatile(
    176a:	f04f 0220 	mov.w	r2, #32
    176e:	f3ef 8311 	mrs	r3, BASEPRI
    1772:	f382 8812 	msr	BASEPRI_MAX, r2
    1776:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    177a:	f000 fca1 	bl	20c0 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    177e:	4803      	ldr	r0, [pc, #12]	; (178c <sys_reboot+0x24>)
    1780:	f005 ffbd 	bl	76fe <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    1784:	f000 f80a 	bl	179c <arch_cpu_idle>
    1788:	e7fc      	b.n	1784 <sys_reboot+0x1c>
    178a:	bf00      	nop
    178c:	0000856d 	.word	0x0000856d

00001790 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1790:	4901      	ldr	r1, [pc, #4]	; (1798 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1792:	2210      	movs	r2, #16
	str	r2, [r1]
    1794:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    1796:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1798:	e000ed10 	.word	0xe000ed10

0000179c <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    179c:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    179e:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    17a0:	f380 8811 	msr	BASEPRI, r0
	isb
    17a4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    17a8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    17ac:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    17ae:	b662      	cpsie	i
	isb
    17b0:	f3bf 8f6f 	isb	sy

	bx	lr
    17b4:	4770      	bx	lr
    17b6:	bf00      	nop

000017b8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    17b8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    17ba:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    17bc:	f381 8811 	msr	BASEPRI, r1

	wfe
    17c0:	bf20      	wfe

	msr	BASEPRI, r0
    17c2:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    17c6:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    17c8:	4770      	bx	lr
    17ca:	bf00      	nop

000017cc <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    17cc:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    17ce:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    17d0:	4a0b      	ldr	r2, [pc, #44]	; (1800 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    17d2:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    17d4:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    17d6:	bf1e      	ittt	ne
	movne	r1, #0
    17d8:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    17da:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    17dc:	f006 fab5 	blne	7d4a <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    17e0:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    17e2:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    17e6:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    17ea:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    17ee:	4905      	ldr	r1, [pc, #20]	; (1804 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    17f0:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    17f2:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    17f4:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    17f6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    17fa:	4903      	ldr	r1, [pc, #12]	; (1808 <_isr_wrapper+0x3c>)
	bx r1
    17fc:	4708      	bx	r1
    17fe:	0000      	.short	0x0000
	ldr r2, =_kernel
    1800:	20000bc8 	.word	0x20000bc8
	ldr r1, =_sw_isr_table
    1804:	00007f74 	.word	0x00007f74
	ldr r1, =z_arm_int_exit
    1808:	00001a31 	.word	0x00001a31

0000180c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    180c:	bf30      	wfi
    b z_SysNmiOnReset
    180e:	f7ff bffd 	b.w	180c <z_SysNmiOnReset>
    1812:	bf00      	nop

00001814 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1814:	4912      	ldr	r1, [pc, #72]	; (1860 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    1816:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    1818:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    181c:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    181e:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1822:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1826:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    1828:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    182c:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1830:	4f0c      	ldr	r7, [pc, #48]	; (1864 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1832:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    1836:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    1838:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    183a:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    183c:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    183e:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1840:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    1842:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1846:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1848:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    184a:	f000 fae7 	bl	1e1c <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    184e:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    1852:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1856:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    185a:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    185e:	4770      	bx	lr
    ldr r1, =_kernel
    1860:	20000bc8 	.word	0x20000bc8
    ldr v4, =_SCS_ICSR
    1864:	e000ed04 	.word	0xe000ed04

00001868 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1868:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    186c:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    186e:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    1872:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1876:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1878:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    187c:	2902      	cmp	r1, #2
    beq _oops
    187e:	d0ff      	beq.n	1880 <_oops>

00001880 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1880:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    1882:	f005 ff5a 	bl	773a <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1886:	bd01      	pop	{r0, pc}

00001888 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    1888:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    188a:	2b00      	cmp	r3, #0
    188c:	db08      	blt.n	18a0 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    188e:	2201      	movs	r2, #1
    1890:	f000 001f 	and.w	r0, r0, #31
    1894:	fa02 f000 	lsl.w	r0, r2, r0
    1898:	095b      	lsrs	r3, r3, #5
    189a:	4a02      	ldr	r2, [pc, #8]	; (18a4 <arch_irq_enable+0x1c>)
    189c:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    18a0:	4770      	bx	lr
    18a2:	bf00      	nop
    18a4:	e000e100 	.word	0xe000e100

000018a8 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    18a8:	4b05      	ldr	r3, [pc, #20]	; (18c0 <arch_irq_is_enabled+0x18>)
    18aa:	0942      	lsrs	r2, r0, #5
    18ac:	f000 001f 	and.w	r0, r0, #31
    18b0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    18b4:	2301      	movs	r3, #1
    18b6:	fa03 f000 	lsl.w	r0, r3, r0
}
    18ba:	4010      	ands	r0, r2
    18bc:	4770      	bx	lr
    18be:	bf00      	nop
    18c0:	e000e100 	.word	0xe000e100

000018c4 <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    18c4:	b570      	push	{r4, r5, r6, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    18c6:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    18c8:	2c07      	cmp	r4, #7
{
    18ca:	4605      	mov	r5, r0
    18cc:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    18ce:	d90f      	bls.n	18f0 <z_arm_irq_priority_set+0x2c>
    18d0:	4a11      	ldr	r2, [pc, #68]	; (1918 <z_arm_irq_priority_set+0x54>)
    18d2:	4912      	ldr	r1, [pc, #72]	; (191c <z_arm_irq_priority_set+0x58>)
    18d4:	4812      	ldr	r0, [pc, #72]	; (1920 <z_arm_irq_priority_set+0x5c>)
    18d6:	2359      	movs	r3, #89	; 0x59
    18d8:	f005 ff11 	bl	76fe <printk>
    18dc:	4811      	ldr	r0, [pc, #68]	; (1924 <z_arm_irq_priority_set+0x60>)
    18de:	4631      	mov	r1, r6
    18e0:	2307      	movs	r3, #7
    18e2:	462a      	mov	r2, r5
    18e4:	f005 ff0b 	bl	76fe <printk>
    18e8:	480b      	ldr	r0, [pc, #44]	; (1918 <z_arm_irq_priority_set+0x54>)
    18ea:	2159      	movs	r1, #89	; 0x59
    18ec:	f005 fe33 	bl	7556 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    18f0:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    18f2:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    18f4:	bfac      	ite	ge
    18f6:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    18fa:	4b0b      	ldrlt	r3, [pc, #44]	; (1928 <z_arm_irq_priority_set+0x64>)
    18fc:	ea4f 1444 	mov.w	r4, r4, lsl #5
    1900:	bfb8      	it	lt
    1902:	f005 050f 	andlt.w	r5, r5, #15
    1906:	b2e4      	uxtb	r4, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1908:	bfaa      	itet	ge
    190a:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    190e:	555c      	strblt	r4, [r3, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1910:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
}
    1914:	bd70      	pop	{r4, r5, r6, pc}
    1916:	bf00      	nop
    1918:	00008596 	.word	0x00008596
    191c:	000085cc 	.word	0x000085cc
    1920:	000083db 	.word	0x000083db
    1924:	000085e7 	.word	0x000085e7
    1928:	e000ed14 	.word	0xe000ed14

0000192c <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    192c:	4a0b      	ldr	r2, [pc, #44]	; (195c <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    192e:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1930:	4b0b      	ldr	r3, [pc, #44]	; (1960 <z_arm_prep_c+0x34>)
    1932:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    1936:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1938:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    193c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1940:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1944:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1948:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    194c:	f003 f8cc 	bl	4ae8 <z_bss_zero>
	z_data_copy();
    1950:	f005 fbec 	bl	712c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1954:	f000 f9f6 	bl	1d44 <z_arm_interrupt_init>
	z_cstart();
    1958:	f003 f8d0 	bl	4afc <z_cstart>
    195c:	00000000 	.word	0x00000000
    1960:	e000ed00 	.word	0xe000ed00

00001964 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    1964:	4a09      	ldr	r2, [pc, #36]	; (198c <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    1966:	490a      	ldr	r1, [pc, #40]	; (1990 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    1968:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    196a:	6809      	ldr	r1, [r1, #0]
    196c:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    196e:	4909      	ldr	r1, [pc, #36]	; (1994 <arch_swap+0x30>)
	_current->arch.basepri = key;
    1970:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1972:	684b      	ldr	r3, [r1, #4]
    1974:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1978:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    197a:	2300      	movs	r3, #0
    197c:	f383 8811 	msr	BASEPRI, r3
    1980:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1984:	6893      	ldr	r3, [r2, #8]
}
    1986:	6f98      	ldr	r0, [r3, #120]	; 0x78
    1988:	4770      	bx	lr
    198a:	bf00      	nop
    198c:	20000bc8 	.word	0x20000bc8
    1990:	0000829c 	.word	0x0000829c
    1994:	e000ed00 	.word	0xe000ed00

00001998 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1998:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    199c:	9b00      	ldr	r3, [sp, #0]
    199e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    19a2:	490a      	ldr	r1, [pc, #40]	; (19cc <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    19a4:	9b01      	ldr	r3, [sp, #4]
    19a6:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    19aa:	9b02      	ldr	r3, [sp, #8]
    19ac:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    19b0:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    19b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    19b8:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    19bc:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    19c0:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    19c2:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    19c4:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    19c6:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    19c8:	4770      	bx	lr
    19ca:	bf00      	nop
    19cc:	00007723 	.word	0x00007723

000019d0 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    19d0:	4a0b      	ldr	r2, [pc, #44]	; (1a00 <z_check_thread_stack_fail+0x30>)
{
    19d2:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    19d4:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    19d6:	b190      	cbz	r0, 19fe <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    19d8:	f113 0f16 	cmn.w	r3, #22
    19dc:	6e40      	ldr	r0, [r0, #100]	; 0x64
    19de:	d005      	beq.n	19ec <z_check_thread_stack_fail+0x1c>
    19e0:	f1a0 0220 	sub.w	r2, r0, #32
    19e4:	429a      	cmp	r2, r3
    19e6:	d806      	bhi.n	19f6 <z_check_thread_stack_fail+0x26>
    19e8:	4283      	cmp	r3, r0
    19ea:	d204      	bcs.n	19f6 <z_check_thread_stack_fail+0x26>
    19ec:	4281      	cmp	r1, r0
    19ee:	bf2c      	ite	cs
    19f0:	2100      	movcs	r1, #0
    19f2:	2101      	movcc	r1, #1
    19f4:	e000      	b.n	19f8 <z_check_thread_stack_fail+0x28>
    19f6:	2100      	movs	r1, #0
    19f8:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    19fa:	bf08      	it	eq
    19fc:	2000      	moveq	r0, #0
}
    19fe:	4770      	bx	lr
    1a00:	20000bc8 	.word	0x20000bc8

00001a04 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1a04:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    1a06:	4b09      	ldr	r3, [pc, #36]	; (1a2c <arch_switch_to_main_thread+0x28>)
    1a08:	6098      	str	r0, [r3, #8]
{
    1a0a:	460d      	mov	r5, r1
    1a0c:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    1a0e:	f000 fa05 	bl	1e1c <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1a12:	4620      	mov	r0, r4
    1a14:	f385 8809 	msr	PSP, r5
    1a18:	2100      	movs	r1, #0
    1a1a:	b663      	cpsie	if
    1a1c:	f381 8811 	msr	BASEPRI, r1
    1a20:	f3bf 8f6f 	isb	sy
    1a24:	2200      	movs	r2, #0
    1a26:	2300      	movs	r3, #0
    1a28:	f005 fe7b 	bl	7722 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    1a2c:	20000bc8 	.word	0x20000bc8

00001a30 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1a30:	4b04      	ldr	r3, [pc, #16]	; (1a44 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1a32:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1a34:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    1a36:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    1a38:	d003      	beq.n	1a42 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    1a3a:	4903      	ldr	r1, [pc, #12]	; (1a48 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1a3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1a40:	600a      	str	r2, [r1, #0]

00001a42 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1a42:	4770      	bx	lr
	ldr r3, =_kernel
    1a44:	20000bc8 	.word	0x20000bc8
	ldr r1, =_SCS_ICSR
    1a48:	e000ed04 	.word	0xe000ed04

00001a4c <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1a4c:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1a50:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1a54:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    1a56:	4672      	mov	r2, lr
	bl z_arm_fault
    1a58:	f000 f8ae 	bl	1bb8 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1a5c:	bd01      	pop	{r0, pc}
    1a5e:	bf00      	nop

00001a60 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    1a60:	2000      	movs	r0, #0
    msr CONTROL, r0
    1a62:	f380 8814 	msr	CONTROL, r0
    isb
    1a66:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1a6a:	f006 f9f1 	bl	7e50 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    1a6e:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    1a70:	490d      	ldr	r1, [pc, #52]	; (1aa8 <__start+0x48>)
    str r0, [r1]
    1a72:	6008      	str	r0, [r1, #0]
    dsb
    1a74:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1a78:	480c      	ldr	r0, [pc, #48]	; (1aac <__start+0x4c>)
    msr msp, r0
    1a7a:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    1a7e:	f000 f97d 	bl	1d7c <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1a82:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1a84:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1a88:	4809      	ldr	r0, [pc, #36]	; (1ab0 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1a8a:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    1a8e:	1840      	adds	r0, r0, r1
    msr PSP, r0
    1a90:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1a94:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1a98:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1a9a:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1a9c:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1aa0:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1aa4:	f7ff ff42 	bl	192c <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1aa8:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1aac:	20002260 	.word	0x20002260
    ldr r0, =z_interrupt_stacks
    1ab0:	200023e0 	.word	0x200023e0

00001ab4 <mem_manage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1ab4:	4b23      	ldr	r3, [pc, #140]	; (1b44 <mem_manage_fault+0x90>)
{
    1ab6:	b570      	push	{r4, r5, r6, lr}
    1ab8:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1aba:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1abc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1abe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    1ac0:	4604      	mov	r4, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1ac2:	0790      	lsls	r0, r2, #30
    1ac4:	d51a      	bpl.n	1afc <mem_manage_fault+0x48>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1ac6:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1ac8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1aca:	0612      	lsls	r2, r2, #24
    1acc:	d516      	bpl.n	1afc <mem_manage_fault+0x48>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    1ace:	b119      	cbz	r1, 1ad8 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1ad0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1ad2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1ad6:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1ad8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1ada:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1adc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1ade:	06d6      	lsls	r6, r2, #27
    1ae0:	d40f      	bmi.n	1b02 <mem_manage_fault+0x4e>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1ae4:	0799      	lsls	r1, r3, #30
    1ae6:	d40c      	bmi.n	1b02 <mem_manage_fault+0x4e>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1ae8:	2400      	movs	r4, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1aea:	4a16      	ldr	r2, [pc, #88]	; (1b44 <mem_manage_fault+0x90>)
    1aec:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1aee:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    1af2:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    1af4:	2300      	movs	r3, #0
    1af6:	702b      	strb	r3, [r5, #0]

	return reason;
}
    1af8:	4620      	mov	r0, r4
    1afa:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    1afc:	f06f 0015 	mvn.w	r0, #21
    1b00:	e7ea      	b.n	1ad8 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    1b02:	4e10      	ldr	r6, [pc, #64]	; (1b44 <mem_manage_fault+0x90>)
    1b04:	6873      	ldr	r3, [r6, #4]
    1b06:	051a      	lsls	r2, r3, #20
    1b08:	d5ee      	bpl.n	1ae8 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1b0a:	4621      	mov	r1, r4
    1b0c:	f7ff ff60 	bl	19d0 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    1b10:	4604      	mov	r4, r0
    1b12:	b118      	cbz	r0, 1b1c <mem_manage_fault+0x68>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    1b14:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1b18:	2402      	movs	r4, #2
    1b1a:	e7e6      	b.n	1aea <mem_manage_fault+0x36>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    1b1c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1b1e:	06db      	lsls	r3, r3, #27
    1b20:	d5e2      	bpl.n	1ae8 <mem_manage_fault+0x34>
    1b22:	4a09      	ldr	r2, [pc, #36]	; (1b48 <mem_manage_fault+0x94>)
    1b24:	4909      	ldr	r1, [pc, #36]	; (1b4c <mem_manage_fault+0x98>)
    1b26:	480a      	ldr	r0, [pc, #40]	; (1b50 <mem_manage_fault+0x9c>)
    1b28:	f240 1349 	movw	r3, #329	; 0x149
    1b2c:	f005 fde7 	bl	76fe <printk>
    1b30:	4808      	ldr	r0, [pc, #32]	; (1b54 <mem_manage_fault+0xa0>)
    1b32:	f005 fde4 	bl	76fe <printk>
    1b36:	4804      	ldr	r0, [pc, #16]	; (1b48 <mem_manage_fault+0x94>)
    1b38:	f240 1149 	movw	r1, #329	; 0x149
    1b3c:	f005 fd0b 	bl	7556 <assert_post_action>
    1b40:	e7d3      	b.n	1aea <mem_manage_fault+0x36>
    1b42:	bf00      	nop
    1b44:	e000ed00 	.word	0xe000ed00
    1b48:	00008627 	.word	0x00008627
    1b4c:	00008661 	.word	0x00008661
    1b50:	000083db 	.word	0x000083db
    1b54:	000086ab 	.word	0x000086ab

00001b58 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1b58:	4b0d      	ldr	r3, [pc, #52]	; (1b90 <bus_fault.isra.0+0x38>)
    1b5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1b5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1b5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1b60:	0592      	lsls	r2, r2, #22
    1b62:	d508      	bpl.n	1b76 <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1b64:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1b66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1b68:	0412      	lsls	r2, r2, #16
    1b6a:	d504      	bpl.n	1b76 <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    1b6c:	b118      	cbz	r0, 1b76 <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1b6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1b70:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1b74:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1b76:	4b06      	ldr	r3, [pc, #24]	; (1b90 <bus_fault.isra.0+0x38>)
    1b78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    1b7a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1b7c:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1b7e:	bf58      	it	pl
    1b80:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1b82:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1b84:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1b86:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    1b8a:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    1b8c:	7008      	strb	r0, [r1, #0]

	return reason;
}
    1b8e:	4770      	bx	lr
    1b90:	e000ed00 	.word	0xe000ed00

00001b94 <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1b94:	4b07      	ldr	r3, [pc, #28]	; (1bb4 <usage_fault.isra.0+0x20>)
    1b96:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1b98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1b9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1b9c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    1b9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    1ba0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    1ba2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1ba4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1ba8:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1bac:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    1bae:	2000      	movs	r0, #0
    1bb0:	4770      	bx	lr
    1bb2:	bf00      	nop
    1bb4:	e000ed00 	.word	0xe000ed00

00001bb8 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1bb8:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1bba:	4b54      	ldr	r3, [pc, #336]	; (1d0c <z_arm_fault+0x154>)
    1bbc:	685c      	ldr	r4, [r3, #4]
{
    1bbe:	b08a      	sub	sp, #40	; 0x28
    1bc0:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1bc2:	f3c4 0408 	ubfx	r4, r4, #0, #9
    1bc6:	2600      	movs	r6, #0
    1bc8:	f386 8811 	msr	BASEPRI, r6
    1bcc:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1bd0:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    1bd4:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    1bd8:	d108      	bne.n	1bec <z_arm_fault+0x34>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    1bda:	f002 030c 	and.w	r3, r2, #12
    1bde:	2b08      	cmp	r3, #8
    1be0:	d004      	beq.n	1bec <z_arm_fault+0x34>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1be2:	0712      	lsls	r2, r2, #28
			ptr_esf = (z_arch_esf_t *)msp;
    1be4:	bf5c      	itt	pl
    1be6:	4605      	movpl	r5, r0
			*nested_exc = true;
    1be8:	2601      	movpl	r6, #1

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    1bea:	b97d      	cbnz	r5, 1c0c <z_arm_fault+0x54>
    1bec:	4a48      	ldr	r2, [pc, #288]	; (1d10 <z_arm_fault+0x158>)
    1bee:	4949      	ldr	r1, [pc, #292]	; (1d14 <z_arm_fault+0x15c>)
    1bf0:	4849      	ldr	r0, [pc, #292]	; (1d18 <z_arm_fault+0x160>)
    1bf2:	f240 33f2 	movw	r3, #1010	; 0x3f2
    1bf6:	f005 fd82 	bl	76fe <printk>
    1bfa:	4848      	ldr	r0, [pc, #288]	; (1d1c <z_arm_fault+0x164>)
    1bfc:	f005 fd7f 	bl	76fe <printk>
    1c00:	4843      	ldr	r0, [pc, #268]	; (1d10 <z_arm_fault+0x158>)
    1c02:	f240 31f2 	movw	r1, #1010	; 0x3f2
    1c06:	f005 fca6 	bl	7556 <assert_post_action>
    1c0a:	2500      	movs	r5, #0
	*recoverable = false;
    1c0c:	2300      	movs	r3, #0
    1c0e:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    1c12:	1ee3      	subs	r3, r4, #3
    1c14:	2b03      	cmp	r3, #3
    1c16:	d872      	bhi.n	1cfe <z_arm_fault+0x146>
    1c18:	e8df f003 	tbb	[pc, r3]
    1c1c:	496d6902 	.word	0x496d6902
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1c20:	4b3a      	ldr	r3, [pc, #232]	; (1d0c <z_arm_fault+0x154>)
    1c22:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    1c24:	f014 0402 	ands.w	r4, r4, #2
    1c28:	d169      	bne.n	1cfe <z_arm_fault+0x146>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1c2c:	2a00      	cmp	r2, #0
    1c2e:	db18      	blt.n	1c62 <z_arm_fault+0xaa>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1c32:	005b      	lsls	r3, r3, #1
    1c34:	d54e      	bpl.n	1cd4 <z_arm_fault+0x11c>
	uint16_t fault_insn = *(ret_addr - 1);
    1c36:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1c38:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    1c3c:	f64d 7302 	movw	r3, #57090	; 0xdf02
    1c40:	429a      	cmp	r2, r3
    1c42:	d00d      	beq.n	1c60 <z_arm_fault+0xa8>
		} else if (SCB_MMFSR != 0) {
    1c44:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1c48:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    1c4c:	781b      	ldrb	r3, [r3, #0]
    1c4e:	b30b      	cbz	r3, 1c94 <z_arm_fault+0xdc>
			reason = mem_manage_fault(esf, 1, recoverable);
    1c50:	f10d 0207 	add.w	r2, sp, #7
    1c54:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    1c56:	4628      	mov	r0, r5
    1c58:	f7ff ff2c 	bl	1ab4 <mem_manage_fault>
		reason = usage_fault(esf);
    1c5c:	4604      	mov	r4, r0
		break;
    1c5e:	e000      	b.n	1c62 <z_arm_fault+0xaa>
			reason = esf->basic.r0;
    1c60:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    1c62:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1c66:	b99b      	cbnz	r3, 1c90 <z_arm_fault+0xd8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1c68:	2220      	movs	r2, #32
    1c6a:	4629      	mov	r1, r5
    1c6c:	a802      	add	r0, sp, #8
    1c6e:	f005 fd90 	bl	7792 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    1c72:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1c74:	2e00      	cmp	r6, #0
    1c76:	d044      	beq.n	1d02 <z_arm_fault+0x14a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1c78:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1c7c:	b922      	cbnz	r2, 1c88 <z_arm_fault+0xd0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    1c7e:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1c82:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1c86:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1c88:	a902      	add	r1, sp, #8
    1c8a:	4620      	mov	r0, r4
    1c8c:	f005 fd53 	bl	7736 <z_arm_fatal_error>
}
    1c90:	b00a      	add	sp, #40	; 0x28
    1c92:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    1c94:	4b22      	ldr	r3, [pc, #136]	; (1d20 <z_arm_fault+0x168>)
    1c96:	781b      	ldrb	r3, [r3, #0]
    1c98:	b12b      	cbz	r3, 1ca6 <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    1c9a:	f10d 0107 	add.w	r1, sp, #7
    1c9e:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    1ca0:	f7ff ff5a 	bl	1b58 <bus_fault.isra.0>
    1ca4:	e7da      	b.n	1c5c <z_arm_fault+0xa4>
		} else if (SCB_UFSR != 0) {
    1ca6:	4b1f      	ldr	r3, [pc, #124]	; (1d24 <z_arm_fault+0x16c>)
    1ca8:	881b      	ldrh	r3, [r3, #0]
    1caa:	b29b      	uxth	r3, r3
    1cac:	b113      	cbz	r3, 1cb4 <z_arm_fault+0xfc>
		reason = usage_fault(esf);
    1cae:	f7ff ff71 	bl	1b94 <usage_fault.isra.0>
    1cb2:	e7d3      	b.n	1c5c <z_arm_fault+0xa4>
			__ASSERT(0,
    1cb4:	491c      	ldr	r1, [pc, #112]	; (1d28 <z_arm_fault+0x170>)
    1cb6:	4a16      	ldr	r2, [pc, #88]	; (1d10 <z_arm_fault+0x158>)
    1cb8:	4817      	ldr	r0, [pc, #92]	; (1d18 <z_arm_fault+0x160>)
    1cba:	f240 23c3 	movw	r3, #707	; 0x2c3
    1cbe:	f005 fd1e 	bl	76fe <printk>
    1cc2:	481a      	ldr	r0, [pc, #104]	; (1d2c <z_arm_fault+0x174>)
    1cc4:	f005 fd1b 	bl	76fe <printk>
    1cc8:	f240 21c3 	movw	r1, #707	; 0x2c3
		__ASSERT(0,
    1ccc:	4810      	ldr	r0, [pc, #64]	; (1d10 <z_arm_fault+0x158>)
    1cce:	f005 fc42 	bl	7556 <assert_post_action>
    1cd2:	e7c6      	b.n	1c62 <z_arm_fault+0xaa>
    1cd4:	4914      	ldr	r1, [pc, #80]	; (1d28 <z_arm_fault+0x170>)
    1cd6:	4a0e      	ldr	r2, [pc, #56]	; (1d10 <z_arm_fault+0x158>)
    1cd8:	480f      	ldr	r0, [pc, #60]	; (1d18 <z_arm_fault+0x160>)
    1cda:	f240 23c7 	movw	r3, #711	; 0x2c7
    1cde:	f005 fd0e 	bl	76fe <printk>
    1ce2:	4813      	ldr	r0, [pc, #76]	; (1d30 <z_arm_fault+0x178>)
    1ce4:	f005 fd0b 	bl	76fe <printk>
    1ce8:	f240 21c7 	movw	r1, #711	; 0x2c7
    1cec:	e7ee      	b.n	1ccc <z_arm_fault+0x114>
		reason = mem_manage_fault(esf, 0, recoverable);
    1cee:	f10d 0207 	add.w	r2, sp, #7
    1cf2:	2100      	movs	r1, #0
    1cf4:	e7af      	b.n	1c56 <z_arm_fault+0x9e>
		reason = bus_fault(esf, 0, recoverable);
    1cf6:	f10d 0107 	add.w	r1, sp, #7
    1cfa:	2000      	movs	r0, #0
    1cfc:	e7d0      	b.n	1ca0 <z_arm_fault+0xe8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1cfe:	2400      	movs	r4, #0
    1d00:	e7af      	b.n	1c62 <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1d02:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1d06:	f023 0301 	bic.w	r3, r3, #1
    1d0a:	e7bc      	b.n	1c86 <z_arm_fault+0xce>
    1d0c:	e000ed00 	.word	0xe000ed00
    1d10:	00008627 	.word	0x00008627
    1d14:	000086ce 	.word	0x000086ce
    1d18:	000083db 	.word	0x000083db
    1d1c:	000086e1 	.word	0x000086e1
    1d20:	e000ed29 	.word	0xe000ed29
    1d24:	e000ed2a 	.word	0xe000ed2a
    1d28:	00008bcd 	.word	0x00008bcd
    1d2c:	0000871f 	.word	0x0000871f
    1d30:	00008743 	.word	0x00008743

00001d34 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1d34:	4a02      	ldr	r2, [pc, #8]	; (1d40 <z_arm_fault_init+0xc>)
    1d36:	6953      	ldr	r3, [r2, #20]
    1d38:	f043 0310 	orr.w	r3, r3, #16
    1d3c:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    1d3e:	4770      	bx	lr
    1d40:	e000ed00 	.word	0xe000ed00

00001d44 <z_arm_interrupt_init>:
    1d44:	4804      	ldr	r0, [pc, #16]	; (1d58 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1d46:	2300      	movs	r3, #0
    1d48:	2120      	movs	r1, #32
    1d4a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    1d4c:	3301      	adds	r3, #1
    1d4e:	2b30      	cmp	r3, #48	; 0x30
    1d50:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1d54:	d1f9      	bne.n	1d4a <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1d56:	4770      	bx	lr
    1d58:	e000e100 	.word	0xe000e100

00001d5c <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1d5c:	4a06      	ldr	r2, [pc, #24]	; (1d78 <z_arm_clear_arm_mpu_config+0x1c>)
    1d5e:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    1d60:	2300      	movs	r3, #0
	int num_regions =
    1d62:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    1d66:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    1d68:	428b      	cmp	r3, r1
    1d6a:	d100      	bne.n	1d6e <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    1d6c:	4770      	bx	lr
  MPU->RNR = rnr;
    1d6e:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    1d70:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    1d72:	3301      	adds	r3, #1
    1d74:	e7f8      	b.n	1d68 <z_arm_clear_arm_mpu_config+0xc>
    1d76:	bf00      	nop
    1d78:	e000ed90 	.word	0xe000ed90

00001d7c <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    1d7c:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    1d7e:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1d80:	2300      	movs	r3, #0
    1d82:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1d86:	f7ff ffe9 	bl	1d5c <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    1d8a:	4b14      	ldr	r3, [pc, #80]	; (1ddc <z_arm_init_arch_hw_at_boot+0x60>)
    1d8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    1d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    1d94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    1d98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    1d9c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    1da0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    1da4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    1da8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    1dac:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1db0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    1db4:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    1db8:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    1dbc:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    1dc0:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    1dc4:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    1dc8:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    1dcc:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    1dd0:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    1dd2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1dd6:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    1dda:	bd08      	pop	{r3, pc}
    1ddc:	e000e100 	.word	0xe000e100

00001de0 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    1de0:	4b06      	ldr	r3, [pc, #24]	; (1dfc <z_impl_k_thread_abort+0x1c>)
    1de2:	689b      	ldr	r3, [r3, #8]
    1de4:	4283      	cmp	r3, r0
    1de6:	d107      	bne.n	1df8 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1de8:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1dec:	b123      	cbz	r3, 1df8 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1dee:	4a04      	ldr	r2, [pc, #16]	; (1e00 <z_impl_k_thread_abort+0x20>)
    1df0:	6853      	ldr	r3, [r2, #4]
    1df2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1df6:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    1df8:	f004 ba7a 	b.w	62f0 <z_thread_abort>
    1dfc:	20000bc8 	.word	0x20000bc8
    1e00:	e000ed00 	.word	0xe000ed00

00001e04 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1e04:	4b02      	ldr	r3, [pc, #8]	; (1e10 <z_arm_configure_static_mpu_regions+0xc>)
    1e06:	4a03      	ldr	r2, [pc, #12]	; (1e14 <z_arm_configure_static_mpu_regions+0x10>)
    1e08:	4803      	ldr	r0, [pc, #12]	; (1e18 <z_arm_configure_static_mpu_regions+0x14>)
    1e0a:	2101      	movs	r1, #1
    1e0c:	f000 b868 	b.w	1ee0 <arm_core_mpu_configure_static_mpu_regions>
    1e10:	20040000 	.word	0x20040000
    1e14:	20000000 	.word	0x20000000
    1e18:	00008154 	.word	0x00008154

00001e1c <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    1e1c:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    1e1e:	4b05      	ldr	r3, [pc, #20]	; (1e34 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    1e20:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    1e22:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    1e24:	4a04      	ldr	r2, [pc, #16]	; (1e38 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    1e26:	2120      	movs	r1, #32
    1e28:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    1e2c:	4618      	mov	r0, r3
    1e2e:	2101      	movs	r1, #1
    1e30:	f000 b87e 	b.w	1f30 <arm_core_mpu_configure_dynamic_mpu_regions>
    1e34:	20000a58 	.word	0x20000a58
    1e38:	150b0000 	.word	0x150b0000

00001e3c <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    1e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    1e3e:	4f1e      	ldr	r7, [pc, #120]	; (1eb8 <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    1e40:	2600      	movs	r6, #0
    1e42:	428e      	cmp	r6, r1
    1e44:	db01      	blt.n	1e4a <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    1e46:	4610      	mov	r0, r2
    1e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    1e4a:	6844      	ldr	r4, [r0, #4]
    1e4c:	b384      	cbz	r4, 1eb0 <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    1e4e:	b153      	cbz	r3, 1e66 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    1e50:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    1e54:	ea14 0f0c 	tst.w	r4, ip
    1e58:	d118      	bne.n	1e8c <mpu_configure_regions+0x50>
		&&
    1e5a:	2c1f      	cmp	r4, #31
    1e5c:	d916      	bls.n	1e8c <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    1e5e:	6805      	ldr	r5, [r0, #0]
		&&
    1e60:	ea1c 0f05 	tst.w	ip, r5
    1e64:	d112      	bne.n	1e8c <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    1e66:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    1e68:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    1e6a:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    1e6e:	b2d2      	uxtb	r2, r2
    1e70:	d90f      	bls.n	1e92 <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    1e72:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    1e76:	d80e      	bhi.n	1e96 <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    1e78:	3c01      	subs	r4, #1
    1e7a:	fab4 f484 	clz	r4, r4
    1e7e:	f1c4 041f 	rsb	r4, r4, #31
    1e82:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    1e84:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1e86:	ea4c 0404 	orr.w	r4, ip, r4
    1e8a:	d906      	bls.n	1e9a <mpu_configure_regions+0x5e>
			return -EINVAL;
    1e8c:	f06f 0215 	mvn.w	r2, #21
    1e90:	e7d9      	b.n	1e46 <mpu_configure_regions+0xa>
		return REGION_32B;
    1e92:	2408      	movs	r4, #8
    1e94:	e7f6      	b.n	1e84 <mpu_configure_regions+0x48>
		return REGION_4G;
    1e96:	243e      	movs	r4, #62	; 0x3e
    1e98:	e7f4      	b.n	1e84 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1e9a:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    1e9e:	4315      	orrs	r5, r2
    1ea0:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1ea4:	f044 0401 	orr.w	r4, r4, #1
    1ea8:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1eaa:	60fd      	str	r5, [r7, #12]
		reg_index++;
    1eac:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1eae:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    1eb0:	3601      	adds	r6, #1
    1eb2:	300c      	adds	r0, #12
    1eb4:	e7c5      	b.n	1e42 <mpu_configure_regions+0x6>
    1eb6:	bf00      	nop
    1eb8:	e000ed90 	.word	0xe000ed90

00001ebc <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1ebc:	4b03      	ldr	r3, [pc, #12]	; (1ecc <arm_core_mpu_enable+0x10>)
    1ebe:	2205      	movs	r2, #5
    1ec0:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    1ec2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1ec6:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1eca:	4770      	bx	lr
    1ecc:	e000ed90 	.word	0xe000ed90

00001ed0 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1ed0:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1ed4:	4b01      	ldr	r3, [pc, #4]	; (1edc <arm_core_mpu_disable+0xc>)
    1ed6:	2200      	movs	r2, #0
    1ed8:	605a      	str	r2, [r3, #4]
}
    1eda:	4770      	bx	lr
    1edc:	e000ed90 	.word	0xe000ed90

00001ee0 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    1ee0:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    1ee2:	4d0e      	ldr	r5, [pc, #56]	; (1f1c <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    1ee4:	2301      	movs	r3, #1
    1ee6:	782a      	ldrb	r2, [r5, #0]
    1ee8:	460c      	mov	r4, r1
    1eea:	f7ff ffa7 	bl	1e3c <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1eee:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    1ef0:	3016      	adds	r0, #22
    1ef2:	d111      	bne.n	1f18 <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    1ef4:	f240 1311 	movw	r3, #273	; 0x111
    1ef8:	4a09      	ldr	r2, [pc, #36]	; (1f20 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    1efa:	490a      	ldr	r1, [pc, #40]	; (1f24 <arm_core_mpu_configure_static_mpu_regions+0x44>)
    1efc:	480a      	ldr	r0, [pc, #40]	; (1f28 <arm_core_mpu_configure_static_mpu_regions+0x48>)
    1efe:	f005 fbfe 	bl	76fe <printk>
    1f02:	4621      	mov	r1, r4
    1f04:	4809      	ldr	r0, [pc, #36]	; (1f2c <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    1f06:	f005 fbfa 	bl	76fe <printk>
			regions_num);
	}
}
    1f0a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    1f0e:	4804      	ldr	r0, [pc, #16]	; (1f20 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    1f10:	f240 1111 	movw	r1, #273	; 0x111
    1f14:	f005 bb1f 	b.w	7556 <assert_post_action>
}
    1f18:	bd38      	pop	{r3, r4, r5, pc}
    1f1a:	bf00      	nop
    1f1c:	20000c2c 	.word	0x20000c2c
    1f20:	00008773 	.word	0x00008773
    1f24:	00008bcd 	.word	0x00008bcd
    1f28:	000083db 	.word	0x000083db
    1f2c:	000087aa 	.word	0x000087aa

00001f30 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    1f30:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    1f32:	4a12      	ldr	r2, [pc, #72]	; (1f7c <arm_core_mpu_configure_dynamic_mpu_regions+0x4c>)
    1f34:	2300      	movs	r3, #0
    1f36:	7812      	ldrb	r2, [r2, #0]
    1f38:	460c      	mov	r4, r1
    1f3a:	f7ff ff7f 	bl	1e3c <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    1f3e:	f110 0f16 	cmn.w	r0, #22
    1f42:	d008      	beq.n	1f56 <arm_core_mpu_configure_dynamic_mpu_regions+0x26>
  MPU->RNR = rnr;
    1f44:	4b0e      	ldr	r3, [pc, #56]	; (1f80 <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)
  MPU->RASR = 0U;
    1f46:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1f48:	2807      	cmp	r0, #7
    1f4a:	dd00      	ble.n	1f4e <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    1f4c:	bd10      	pop	{r4, pc}
  MPU->RNR = rnr;
    1f4e:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    1f50:	611a      	str	r2, [r3, #16]
    1f52:	3001      	adds	r0, #1
    1f54:	e7f8      	b.n	1f48 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    1f56:	4a0b      	ldr	r2, [pc, #44]	; (1f84 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    1f58:	490b      	ldr	r1, [pc, #44]	; (1f88 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    1f5a:	480c      	ldr	r0, [pc, #48]	; (1f8c <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    1f5c:	f44f 7398 	mov.w	r3, #304	; 0x130
    1f60:	f005 fbcd 	bl	76fe <printk>
    1f64:	4621      	mov	r1, r4
    1f66:	480a      	ldr	r0, [pc, #40]	; (1f90 <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    1f68:	f005 fbc9 	bl	76fe <printk>
}
    1f6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    1f70:	4804      	ldr	r0, [pc, #16]	; (1f84 <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    1f72:	f44f 7198 	mov.w	r1, #304	; 0x130
    1f76:	f005 baee 	b.w	7556 <assert_post_action>
    1f7a:	bf00      	nop
    1f7c:	20000c2c 	.word	0x20000c2c
    1f80:	e000ed90 	.word	0xe000ed90
    1f84:	00008773 	.word	0x00008773
    1f88:	00008bcd 	.word	0x00008bcd
    1f8c:	000083db 	.word	0x000083db
    1f90:	000087d6 	.word	0x000087d6

00001f94 <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1f94:	4925      	ldr	r1, [pc, #148]	; (202c <z_arm_mpu_init+0x98>)
{
    1f96:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    1f98:	680c      	ldr	r4, [r1, #0]
    1f9a:	2c08      	cmp	r4, #8
    1f9c:	d913      	bls.n	1fc6 <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    1f9e:	f44f 73a4 	mov.w	r3, #328	; 0x148
    1fa2:	4a23      	ldr	r2, [pc, #140]	; (2030 <z_arm_mpu_init+0x9c>)
    1fa4:	4923      	ldr	r1, [pc, #140]	; (2034 <z_arm_mpu_init+0xa0>)
    1fa6:	4824      	ldr	r0, [pc, #144]	; (2038 <z_arm_mpu_init+0xa4>)
    1fa8:	f005 fba9 	bl	76fe <printk>
    1fac:	4823      	ldr	r0, [pc, #140]	; (203c <z_arm_mpu_init+0xa8>)
    1fae:	2208      	movs	r2, #8
    1fb0:	4621      	mov	r1, r4
    1fb2:	f005 fba4 	bl	76fe <printk>
    1fb6:	481e      	ldr	r0, [pc, #120]	; (2030 <z_arm_mpu_init+0x9c>)
    1fb8:	f44f 71a4 	mov.w	r1, #328	; 0x148
    1fbc:	f005 facb 	bl	7556 <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    1fc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    1fc4:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    1fc6:	f7ff ff83 	bl	1ed0 <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1fca:	6848      	ldr	r0, [r1, #4]
    1fcc:	491c      	ldr	r1, [pc, #112]	; (2040 <z_arm_mpu_init+0xac>)
    1fce:	2200      	movs	r2, #0
    1fd0:	4294      	cmp	r4, r2
    1fd2:	f100 000c 	add.w	r0, r0, #12
    1fd6:	d119      	bne.n	200c <z_arm_mpu_init+0x78>
	static_regions_num = mpu_config.num_regions;
    1fd8:	4b1a      	ldr	r3, [pc, #104]	; (2044 <z_arm_mpu_init+0xb0>)
    1fda:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    1fdc:	f7ff ff6e 	bl	1ebc <arm_core_mpu_enable>
	__ASSERT(
    1fe0:	680b      	ldr	r3, [r1, #0]
    1fe2:	f3c3 2307 	ubfx	r3, r3, #8, #8
    1fe6:	2b08      	cmp	r3, #8
    1fe8:	d00e      	beq.n	2008 <z_arm_mpu_init+0x74>
    1fea:	4917      	ldr	r1, [pc, #92]	; (2048 <z_arm_mpu_init+0xb4>)
    1fec:	4a10      	ldr	r2, [pc, #64]	; (2030 <z_arm_mpu_init+0x9c>)
    1fee:	4812      	ldr	r0, [pc, #72]	; (2038 <z_arm_mpu_init+0xa4>)
    1ff0:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    1ff4:	f005 fb83 	bl	76fe <printk>
    1ff8:	4814      	ldr	r0, [pc, #80]	; (204c <z_arm_mpu_init+0xb8>)
    1ffa:	f005 fb80 	bl	76fe <printk>
    1ffe:	480c      	ldr	r0, [pc, #48]	; (2030 <z_arm_mpu_init+0x9c>)
    2000:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    2004:	f005 faa7 	bl	7556 <assert_post_action>
	return 0;
    2008:	2000      	movs	r0, #0
    200a:	e7db      	b.n	1fc4 <z_arm_mpu_init+0x30>
    200c:	608a      	str	r2, [r1, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    200e:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    2012:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    2016:	4313      	orrs	r3, r2
    2018:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    201c:	60cb      	str	r3, [r1, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    201e:	f850 3c04 	ldr.w	r3, [r0, #-4]
    2022:	f043 0301 	orr.w	r3, r3, #1
    2026:	610b      	str	r3, [r1, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    2028:	3201      	adds	r2, #1
    202a:	e7d1      	b.n	1fd0 <z_arm_mpu_init+0x3c>
    202c:	00008160 	.word	0x00008160
    2030:	00008773 	.word	0x00008773
    2034:	00008bcd 	.word	0x00008bcd
    2038:	000083db 	.word	0x000083db
    203c:	00008803 	.word	0x00008803
    2040:	e000ed90 	.word	0xe000ed90
    2044:	20000c2c 	.word	0x20000c2c
    2048:	00008837 	.word	0x00008837
    204c:	00008887 	.word	0x00008887

00002050 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    2050:	4b01      	ldr	r3, [pc, #4]	; (2058 <__stdout_hook_install+0x8>)
    2052:	6018      	str	r0, [r3, #0]
}
    2054:	4770      	bx	lr
    2056:	bf00      	nop
    2058:	200000c4 	.word	0x200000c4

0000205c <nordicsemi_nrf52_init>:
	__asm__ volatile(
    205c:	f04f 0320 	mov.w	r3, #32
    2060:	f3ef 8111 	mrs	r1, BASEPRI
    2064:	f383 8812 	msr	BASEPRI_MAX, r3
    2068:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    206c:	4a0f      	ldr	r2, [pc, #60]	; (20ac <nordicsemi_nrf52_init+0x50>)
    206e:	2301      	movs	r3, #1
    2070:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    2074:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2078:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    207c:	4a0c      	ldr	r2, [pc, #48]	; (20b0 <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    207e:	6812      	ldr	r2, [r2, #0]
    2080:	2a08      	cmp	r2, #8
    2082:	d108      	bne.n	2096 <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2084:	4a0b      	ldr	r2, [pc, #44]	; (20b4 <nordicsemi_nrf52_init+0x58>)
    2086:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    2088:	2a05      	cmp	r2, #5
    208a:	d804      	bhi.n	2096 <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    208c:	480a      	ldr	r0, [pc, #40]	; (20b8 <nordicsemi_nrf52_init+0x5c>)
    208e:	5c82      	ldrb	r2, [r0, r2]
    2090:	b10a      	cbz	r2, 2096 <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    2092:	4a0a      	ldr	r2, [pc, #40]	; (20bc <nordicsemi_nrf52_init+0x60>)
    2094:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    2096:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    209a:	2201      	movs	r2, #1
    209c:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    20a0:	f381 8811 	msr	BASEPRI, r1
    20a4:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    20a8:	2000      	movs	r0, #0
    20aa:	4770      	bx	lr
    20ac:	4001e000 	.word	0x4001e000
    20b0:	10000130 	.word	0x10000130
    20b4:	10000134 	.word	0x10000134
    20b8:	000088b7 	.word	0x000088b7
    20bc:	40000638 	.word	0x40000638

000020c0 <sys_arch_reboot>:
    *p_gpregret = val;
    20c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    20c4:	b2c0      	uxtb	r0, r0
    20c6:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    20ca:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    20ce:	4905      	ldr	r1, [pc, #20]	; (20e4 <sys_arch_reboot+0x24>)
    20d0:	4b05      	ldr	r3, [pc, #20]	; (20e8 <sys_arch_reboot+0x28>)
    20d2:	68ca      	ldr	r2, [r1, #12]
    20d4:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    20d8:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    20da:	60cb      	str	r3, [r1, #12]
    20dc:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    20e0:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    20e2:	e7fd      	b.n	20e0 <sys_arch_reboot+0x20>
    20e4:	e000ed00 	.word	0xe000ed00
    20e8:	05fa0004 	.word	0x05fa0004

000020ec <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    20ec:	b120      	cbz	r0, 20f8 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    20ee:	4b03      	ldr	r3, [pc, #12]	; (20fc <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    20f0:	0180      	lsls	r0, r0, #6
    20f2:	f043 0301 	orr.w	r3, r3, #1
    20f6:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    20f8:	4770      	bx	lr
    20fa:	bf00      	nop
    20fc:	00008120 	.word	0x00008120

00002100 <adc_context_start_sampling.isra.0>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
    2100:	4a05      	ldr	r2, [pc, #20]	; (2118 <adc_context_start_sampling.isra.0+0x18>)
    2102:	2301      	movs	r3, #1
    2104:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
    2108:	b108      	cbz	r0, 210e <adc_context_start_sampling.isra.0+0xe>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    210a:	60d3      	str	r3, [r2, #12]
}
    210c:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    210e:	6013      	str	r3, [r2, #0]
    2110:	4a02      	ldr	r2, [pc, #8]	; (211c <adc_context_start_sampling.isra.0+0x1c>)
    2112:	6013      	str	r3, [r2, #0]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    2114:	4770      	bx	lr
    2116:	bf00      	nop
    2118:	40007000 	.word	0x40007000
    211c:	40007004 	.word	0x40007004

00002120 <adc_nrfx_channel_setup>:
	uint8_t channel_id = channel_cfg->channel_id;
    2120:	7908      	ldrb	r0, [r1, #4]
{
    2122:	b570      	push	{r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
    2124:	f000 041f 	and.w	r4, r0, #31
	if (channel_id >= SAADC_CH_NUM) {
    2128:	2c07      	cmp	r4, #7
    212a:	d81f      	bhi.n	216c <adc_nrfx_channel_setup+0x4c>
	switch (channel_cfg->gain) {
    212c:	780b      	ldrb	r3, [r1, #0]
    212e:	2b09      	cmp	r3, #9
    2130:	d81c      	bhi.n	216c <adc_nrfx_channel_setup+0x4c>
    2132:	e8df f003 	tbb	[pc, r3]
    2136:	0606      	.short	0x0606
    2138:	1b060606 	.word	0x1b060606
    213c:	201b1e05 	.word	0x201b1e05
		config.gain = NRF_SAADC_GAIN1;
    2140:	2305      	movs	r3, #5
	switch (channel_cfg->reference) {
    2142:	784a      	ldrb	r2, [r1, #1]
    2144:	2a03      	cmp	r2, #3
    2146:	d018      	beq.n	217a <adc_nrfx_channel_setup+0x5a>
    2148:	2a04      	cmp	r2, #4
    214a:	d10f      	bne.n	216c <adc_nrfx_channel_setup+0x4c>
    214c:	2500      	movs	r5, #0
	switch (channel_cfg->acquisition_time) {
    214e:	884a      	ldrh	r2, [r1, #2]
    2150:	f244 060a 	movw	r6, #16394	; 0x400a
    2154:	42b2      	cmp	r2, r6
    2156:	d044      	beq.n	21e2 <adc_nrfx_channel_setup+0xc2>
    2158:	d811      	bhi.n	217e <adc_nrfx_channel_setup+0x5e>
    215a:	f244 0603 	movw	r6, #16387	; 0x4003
    215e:	42b2      	cmp	r2, r6
    2160:	d03b      	beq.n	21da <adc_nrfx_channel_setup+0xba>
    2162:	f244 0605 	movw	r6, #16389	; 0x4005
    2166:	42b2      	cmp	r2, r6
    2168:	d039      	beq.n	21de <adc_nrfx_channel_setup+0xbe>
    216a:	b3d2      	cbz	r2, 21e2 <adc_nrfx_channel_setup+0xc2>
    216c:	f06f 0015 	mvn.w	r0, #21
    2170:	e032      	b.n	21d8 <adc_nrfx_channel_setup+0xb8>
		config.gain = NRF_SAADC_GAIN2;
    2172:	2306      	movs	r3, #6
		break;
    2174:	e7e5      	b.n	2142 <adc_nrfx_channel_setup+0x22>
		config.gain = NRF_SAADC_GAIN4;
    2176:	2307      	movs	r3, #7
		break;
    2178:	e7e3      	b.n	2142 <adc_nrfx_channel_setup+0x22>
		config.reference = NRF_SAADC_REFERENCE_VDD4;
    217a:	2501      	movs	r5, #1
    217c:	e7e7      	b.n	214e <adc_nrfx_channel_setup+0x2e>
	switch (channel_cfg->acquisition_time) {
    217e:	f244 0614 	movw	r6, #16404	; 0x4014
    2182:	42b2      	cmp	r2, r6
    2184:	d02f      	beq.n	21e6 <adc_nrfx_channel_setup+0xc6>
    2186:	f244 0628 	movw	r6, #16424	; 0x4028
    218a:	42b2      	cmp	r2, r6
    218c:	d02d      	beq.n	21ea <adc_nrfx_channel_setup+0xca>
    218e:	f244 060f 	movw	r6, #16399	; 0x400f
    2192:	42b2      	cmp	r2, r6
    2194:	d1ea      	bne.n	216c <adc_nrfx_channel_setup+0x4c>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
    2196:	2203      	movs	r2, #3
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    2198:	f3c0 1040 	ubfx	r0, r0, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
    219c:	021b      	lsls	r3, r3, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    219e:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
    21a2:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    21a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    p_reg->CH[channel].CONFIG =
    21aa:	0122      	lsls	r2, r4, #4
    21ac:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    21b0:	f502 42e0 	add.w	r2, r2, #28672	; 0x7000
    p_reg->CH[channel].PSELP = pselp;
    21b4:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
    21b6:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
    21ba:	0123      	lsls	r3, r4, #4
    21bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    21c0:	f503 43e0 	add.w	r3, r3, #28672	; 0x7000
    21c4:	798a      	ldrb	r2, [r1, #6]
    21c6:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
    21ca:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
    21ce:	4b08      	ldr	r3, [pc, #32]	; (21f0 <adc_nrfx_channel_setup+0xd0>)
    21d0:	441c      	add	r4, r3
    21d2:	794b      	ldrb	r3, [r1, #5]
    21d4:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
}
    21d8:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->acquisition_time) {
    21da:	2200      	movs	r2, #0
    21dc:	e7dc      	b.n	2198 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_5US;
    21de:	2201      	movs	r2, #1
    21e0:	e7da      	b.n	2198 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
    21e2:	2202      	movs	r2, #2
    21e4:	e7d8      	b.n	2198 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
    21e6:	2204      	movs	r2, #4
    21e8:	e7d6      	b.n	2198 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
    21ea:	2205      	movs	r2, #5
    21ec:	e7d4      	b.n	2198 <adc_nrfx_channel_setup+0x78>
    21ee:	bf00      	nop
    21f0:	20000000 	.word	0x20000000

000021f4 <saadc_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    21f4:	4b2d      	ldr	r3, [pc, #180]	; (22ac <saadc_irq_handler+0xb8>)
    21f6:	681a      	ldr	r2, [r3, #0]
	return error;
}
#endif /* CONFIG_ADC_ASYNC */

static void saadc_irq_handler(const struct device *dev)
{
    21f8:	b510      	push	{r4, lr}
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
    21fa:	2a00      	cmp	r2, #0
    21fc:	d048      	beq.n	2290 <saadc_irq_handler+0x9c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    21fe:	2200      	movs	r2, #0
    2200:	601a      	str	r2, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    2202:	681b      	ldr	r3, [r3, #0]
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
    2204:	4c2a      	ldr	r4, [pc, #168]	; (22b0 <saadc_irq_handler+0xbc>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2206:	4b2b      	ldr	r3, [pc, #172]	; (22b4 <saadc_irq_handler+0xc0>)
    2208:	2101      	movs	r1, #1
    220a:	6019      	str	r1, [r3, #0]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
    220c:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    2210:	6e63      	ldr	r3, [r4, #100]	; 0x64
    2212:	b3c3      	cbz	r3, 2286 <saadc_irq_handler+0x92>
		adc_sequence_callback callback = ctx->options.callback;
    2214:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
    2216:	b143      	cbz	r3, 222a <saadc_irq_handler+0x36>
			action = callback(dev,
    2218:	f8b4 2088 	ldrh.w	r2, [r4, #136]	; 0x88
    221c:	f104 0164 	add.w	r1, r4, #100	; 0x64
    2220:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
    2222:	2801      	cmp	r0, #1
    2224:	d014      	beq.n	2250 <saadc_irq_handler+0x5c>
    2226:	2802      	cmp	r0, #2
    2228:	d028      	beq.n	227c <saadc_irq_handler+0x88>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
    222a:	f8b4 3088 	ldrh.w	r3, [r4, #136]	; 0x88
    222e:	f8b4 2084 	ldrh.w	r2, [r4, #132]	; 0x84
    2232:	429a      	cmp	r2, r3
    2234:	d922      	bls.n	227c <saadc_irq_handler+0x88>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
    2236:	3301      	adds	r3, #1
    2238:	f8a4 3088 	strh.w	r3, [r4, #136]	; 0x88
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
    223c:	4b1e      	ldr	r3, [pc, #120]	; (22b8 <saadc_irq_handler+0xc4>)
    223e:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
    2242:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
    2246:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
    2248:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    224c:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
    2250:	6fa3      	ldr	r3, [r4, #120]	; 0x78
    2252:	b92b      	cbnz	r3, 2260 <saadc_irq_handler+0x6c>
				adc_context_start_sampling(ctx);
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
				adc_context_start_sampling(ctx);
    2254:	f894 0076 	ldrb.w	r0, [r4, #118]	; 0x76
		 */
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_STOP);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    2258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    225c:	f7ff bf50 	b.w	2100 <adc_context_start_sampling.isra.0>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    2260:	f3bf 8f5b 	dmb	ish
    2264:	e854 3f00 	ldrex	r3, [r4]
    2268:	1e5a      	subs	r2, r3, #1
    226a:	e844 2100 	strex	r1, r2, [r4]
    226e:	2900      	cmp	r1, #0
    2270:	d1f8      	bne.n	2264 <saadc_irq_handler+0x70>
    2272:	f3bf 8f5b 	dmb	ish
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
    2276:	2b01      	cmp	r3, #1
    2278:	dcec      	bgt.n	2254 <saadc_irq_handler+0x60>
    227a:	bd10      	pop	{r4, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
    227c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
    227e:	b113      	cbz	r3, 2286 <saadc_irq_handler+0x92>
	z_impl_k_timer_stop(timer);
    2280:	480e      	ldr	r0, [pc, #56]	; (22bc <saadc_irq_handler+0xc8>)
    2282:	f005 fdc8 	bl	7e16 <z_impl_k_timer_stop>
	z_impl_k_sem_give(sem);
    2286:	480e      	ldr	r0, [pc, #56]	; (22c0 <saadc_irq_handler+0xcc>)
    2288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    228c:	f004 b8e4 	b.w	6458 <z_impl_k_sem_give>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2290:	4b0c      	ldr	r3, [pc, #48]	; (22c4 <saadc_irq_handler+0xd0>)
    2292:	6819      	ldr	r1, [r3, #0]
	} else if (nrf_saadc_event_check(NRF_SAADC,
    2294:	2900      	cmp	r1, #0
    2296:	d0f0      	beq.n	227a <saadc_irq_handler+0x86>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2298:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    229a:	4a06      	ldr	r2, [pc, #24]	; (22b4 <saadc_irq_handler+0xc0>)
    229c:	681b      	ldr	r3, [r3, #0]
    229e:	2301      	movs	r3, #1
    22a0:	6013      	str	r3, [r2, #0]
    22a2:	f842 3c08 	str.w	r3, [r2, #-8]
    22a6:	f842 3c04 	str.w	r3, [r2, #-4]
}
    22aa:	e7e6      	b.n	227a <saadc_irq_handler+0x86>
    22ac:	40007104 	.word	0x40007104
    22b0:	20000000 	.word	0x20000000
    22b4:	40007008 	.word	0x40007008
    22b8:	40007000 	.word	0x40007000
    22bc:	20000008 	.word	0x20000008
    22c0:	20000050 	.word	0x20000050
    22c4:	40007110 	.word	0x40007110

000022c8 <adc_nrfx_read>:
{
    22c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    22ca:	460d      	mov	r5, r1
	return z_impl_k_sem_take(sem, timeout);
    22cc:	485d      	ldr	r0, [pc, #372]	; (2444 <adc_nrfx_read+0x17c>)
    22ce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    22d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    22d6:	f004 f8fd 	bl	64d4 <z_impl_k_sem_take>
	uint32_t selected_channels = sequence->channels;
    22da:	6868      	ldr	r0, [r5, #4]
	if (!selected_channels ||
    22dc:	b910      	cbnz	r0, 22e4 <adc_nrfx_read+0x1c>
	error = set_resolution(sequence);
    22de:	f06f 0415 	mvn.w	r4, #21
    22e2:	e097      	b.n	2414 <adc_nrfx_read+0x14c>
	if (!selected_channels ||
    22e4:	f030 02ff 	bics.w	r2, r0, #255	; 0xff
    22e8:	d1f9      	bne.n	22de <adc_nrfx_read+0x16>
    p_reg->CH[channel].PSELP = pselp;
    22ea:	4c57      	ldr	r4, [pc, #348]	; (2448 <adc_nrfx_read+0x180>)
			if (m_data.positive_inputs[channel_id] == 0U) {
    22ec:	4f57      	ldr	r7, [pc, #348]	; (244c <adc_nrfx_read+0x184>)
	active_channels = 0U;
    22ee:	4611      	mov	r1, r2
		if (selected_channels & BIT(channel_id)) {
    22f0:	fa20 f302 	lsr.w	r3, r0, r2
    22f4:	f013 0301 	ands.w	r3, r3, #1
    22f8:	d032      	beq.n	2360 <adc_nrfx_read+0x98>
			if (m_data.positive_inputs[channel_id] == 0U) {
    22fa:	18bb      	adds	r3, r7, r2
    22fc:	f893 c090 	ldrb.w	ip, [r3, #144]	; 0x90
    2300:	f1bc 0f00 	cmp.w	ip, #0
    2304:	d0eb      	beq.n	22de <adc_nrfx_read+0x16>

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
    2306:	eb04 1e02 	add.w	lr, r4, r2, lsl #4
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
    230a:	7c6e      	ldrb	r6, [r5, #17]
    230c:	f8de 3518 	ldr.w	r3, [lr, #1304]	; 0x518
    2310:	3e00      	subs	r6, #0
    2312:	bf18      	it	ne
    2314:	2601      	movne	r6, #1
    2316:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    231a:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
    231e:	f8ce 3518 	str.w	r3, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
    2322:	f102 0351 	add.w	r3, r2, #81	; 0x51
    2326:	011b      	lsls	r3, r3, #4
			++active_channels;
    2328:	3101      	adds	r1, #1
    232a:	f844 c003 	str.w	ip, [r4, r3]
    232e:	b2c9      	uxtb	r1, r1
	} while (++channel_id < SAADC_CH_NUM);
    2330:	3201      	adds	r2, #1
    2332:	2a08      	cmp	r2, #8
    2334:	d1dc      	bne.n	22f0 <adc_nrfx_read+0x28>
	switch (sequence->resolution) {
    2336:	7c2b      	ldrb	r3, [r5, #16]
    2338:	3b08      	subs	r3, #8
    233a:	2b06      	cmp	r3, #6
    233c:	d8cf      	bhi.n	22de <adc_nrfx_read+0x16>
    233e:	a201      	add	r2, pc, #4	; (adr r2, 2344 <adc_nrfx_read+0x7c>)
    2340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2344:	00002429 	.word	0x00002429
    2348:	000022df 	.word	0x000022df
    234c:	0000236b 	.word	0x0000236b
    2350:	000022df 	.word	0x000022df
    2354:	00002421 	.word	0x00002421
    2358:	000022df 	.word	0x000022df
    235c:	00002425 	.word	0x00002425
    2360:	f102 0651 	add.w	r6, r2, #81	; 0x51
    2364:	0136      	lsls	r6, r6, #4
    2366:	51a3      	str	r3, [r4, r6]
}
    2368:	e7e2      	b.n	2330 <adc_nrfx_read+0x68>
	error = set_resolution(sequence);
    236a:	2201      	movs	r2, #1
    p_reg->RESOLUTION = resolution;
    236c:	4b36      	ldr	r3, [pc, #216]	; (2448 <adc_nrfx_read+0x180>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    236e:	2901      	cmp	r1, #1
    2370:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
	error = set_oversampling(sequence, active_channels);
    2374:	7c6a      	ldrb	r2, [r5, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    2376:	d959      	bls.n	242c <adc_nrfx_read+0x164>
    2378:	2a00      	cmp	r2, #0
    237a:	d1b0      	bne.n	22de <adc_nrfx_read+0x16>
    p_reg->OVERSAMPLE = oversample;
    237c:	f8c3 25f4 	str.w	r2, [r3, #1524]	; 0x5f4
	if (sequence->options) {
    2380:	682a      	ldr	r2, [r5, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
    2382:	004b      	lsls	r3, r1, #1
	if (sequence->options) {
    2384:	b112      	cbz	r2, 238c <adc_nrfx_read+0xc4>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
    2386:	8992      	ldrh	r2, [r2, #12]
    2388:	fb02 3303 	mla	r3, r2, r3, r3
	if (sequence->buffer_size < needed_buffer_size) {
    238c:	68ea      	ldr	r2, [r5, #12]
    238e:	429a      	cmp	r2, r3
    2390:	d354      	bcc.n	243c <adc_nrfx_read+0x174>
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    2392:	4b2d      	ldr	r3, [pc, #180]	; (2448 <adc_nrfx_read+0x180>)
    2394:	68aa      	ldr	r2, [r5, #8]
    2396:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
	ctx->sequence = *sequence;
    239a:	462f      	mov	r7, r5
    p_reg->RESULT.MAXCNT = size;
    239c:	f8c3 1630 	str.w	r1, [r3, #1584]	; 0x630
    23a0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    23a2:	4c2a      	ldr	r4, [pc, #168]	; (244c <adc_nrfx_read+0x184>)
    23a4:	f104 0664 	add.w	r6, r4, #100	; 0x64
    23a8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    23aa:	683b      	ldr	r3, [r7, #0]
    23ac:	6033      	str	r3, [r6, #0]
	if (sequence->options) {
    23ae:	682b      	ldr	r3, [r5, #0]
	ctx->status = 0;
    23b0:	2600      	movs	r6, #0
    23b2:	6626      	str	r6, [r4, #96]	; 0x60
	if (sequence->options) {
    23b4:	2b00      	cmp	r3, #0
    23b6:	d03c      	beq.n	2432 <adc_nrfx_read+0x16a>
		ctx->options = *sequence->options;
    23b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    23ba:	f104 0578 	add.w	r5, r4, #120	; 0x78
    23be:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
    23c2:	6665      	str	r5, [r4, #100]	; 0x64
		ctx->sampling_index = 0U;
    23c4:	f8a4 6088 	strh.w	r6, [r4, #136]	; 0x88
		if (ctx->options.interval_us != 0U) {
    23c8:	b398      	cbz	r0, 2432 <adc_nrfx_read+0x16a>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    23ca:	f3bf 8f5b 	dmb	ish
    23ce:	e854 3f00 	ldrex	r3, [r4]
    23d2:	e844 6200 	strex	r2, r6, [r4]
    23d6:	2a00      	cmp	r2, #0
    23d8:	d1f9      	bne.n	23ce <adc_nrfx_read+0x106>
    23da:	f3bf 8f5b 	dmb	ish
			return (t * to_hz + off) / from_hz;
    23de:	481c      	ldr	r0, [pc, #112]	; (2450 <adc_nrfx_read+0x188>)
    23e0:	6fa6      	ldr	r6, [r4, #120]	; 0x78
    23e2:	4a1c      	ldr	r2, [pc, #112]	; (2454 <adc_nrfx_read+0x18c>)
    23e4:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    23e8:	2100      	movs	r1, #0
    23ea:	2300      	movs	r3, #0
    23ec:	fbe5 0106 	umlal	r0, r1, r5, r6
    23f0:	f7fd fe86 	bl	100 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
    23f4:	2200      	movs	r2, #0
    23f6:	e9cd 0100 	strd	r0, r1, [sp]
    23fa:	2300      	movs	r3, #0
    23fc:	f104 0008 	add.w	r0, r4, #8
    2400:	f004 fe34 	bl	706c <z_impl_k_timer_start>
	return z_impl_k_sem_take(sem, timeout);
    2404:	4814      	ldr	r0, [pc, #80]	; (2458 <adc_nrfx_read+0x190>)
    2406:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    240a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    240e:	f004 f861 	bl	64d4 <z_impl_k_sem_take>
	return ctx->status;
    2412:	6e24      	ldr	r4, [r4, #96]	; 0x60
	z_impl_k_sem_give(sem);
    2414:	480b      	ldr	r0, [pc, #44]	; (2444 <adc_nrfx_read+0x17c>)
    2416:	f004 f81f 	bl	6458 <z_impl_k_sem_give>
}
    241a:	4620      	mov	r0, r4
    241c:	b003      	add	sp, #12
    241e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
    2420:	2202      	movs	r2, #2
		break;
    2422:	e7a3      	b.n	236c <adc_nrfx_read+0xa4>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
    2424:	2203      	movs	r2, #3
		break;
    2426:	e7a1      	b.n	236c <adc_nrfx_read+0xa4>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
    2428:	2200      	movs	r2, #0
    242a:	e79f      	b.n	236c <adc_nrfx_read+0xa4>
	switch (sequence->oversampling) {
    242c:	2a08      	cmp	r2, #8
    242e:	d9a5      	bls.n	237c <adc_nrfx_read+0xb4>
    2430:	e755      	b.n	22de <adc_nrfx_read+0x16>
	adc_context_start_sampling(ctx);
    2432:	f894 0076 	ldrb.w	r0, [r4, #118]	; 0x76
    2436:	f7ff fe63 	bl	2100 <adc_context_start_sampling.isra.0>
    243a:	e7e3      	b.n	2404 <adc_nrfx_read+0x13c>
		return -ENOMEM;
    243c:	f06f 040b 	mvn.w	r4, #11
    2440:	e7e8      	b.n	2414 <adc_nrfx_read+0x14c>
    2442:	bf00      	nop
    2444:	20000040 	.word	0x20000040
    2448:	40007000 	.word	0x40007000
    244c:	20000000 	.word	0x20000000
    2450:	000f423f 	.word	0x000f423f
    2454:	000f4240 	.word	0x000f4240
    2458:	20000050 	.word	0x20000050

0000245c <init_saadc>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    245c:	4b0d      	ldr	r3, [pc, #52]	; (2494 <init_saadc+0x38>)

static int init_saadc(const struct device *dev)
{
    245e:	b510      	push	{r4, lr}
    2460:	2400      	movs	r4, #0
    2462:	601c      	str	r4, [r3, #0]
    2464:	681b      	ldr	r3, [r3, #0]
    2466:	4b0c      	ldr	r3, [pc, #48]	; (2498 <init_saadc+0x3c>)
    2468:	601c      	str	r4, [r3, #0]
    246a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    246c:	4b0b      	ldr	r3, [pc, #44]	; (249c <init_saadc+0x40>)
    246e:	2212      	movs	r2, #18
    2470:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
    2474:	2007      	movs	r0, #7
    2476:	f7ff fa07 	bl	1888 <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    247a:	4622      	mov	r2, r4
    247c:	2101      	movs	r1, #1
    247e:	2007      	movs	r0, #7
    2480:	f7ff fa20 	bl	18c4 <z_arm_irq_priority_set>
		/* coverity[OVERRUN] */
		return (unsigned int) arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_COUNT_GET);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_count_get(sem);
    2484:	4806      	ldr	r0, [pc, #24]	; (24a0 <init_saadc+0x44>)
	if (!k_sem_count_get(&ctx->lock)) {
    2486:	6c83      	ldr	r3, [r0, #72]	; 0x48
    2488:	b913      	cbnz	r3, 2490 <init_saadc+0x34>
	z_impl_k_sem_give(sem);
    248a:	3040      	adds	r0, #64	; 0x40
    248c:	f003 ffe4 	bl	6458 <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
    2490:	2000      	movs	r0, #0
    2492:	bd10      	pop	{r4, pc}
    2494:	40007104 	.word	0x40007104
    2498:	40007110 	.word	0x40007110
    249c:	40007000 	.word	0x40007000
    24a0:	20000000 	.word	0x20000000

000024a4 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    24a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    24a8:	4c10      	ldr	r4, [pc, #64]	; (24ec <onoff_start+0x48>)
    24aa:	1b07      	subs	r7, r0, r4
    24ac:	f3c7 1747 	ubfx	r7, r7, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    24b0:	f04f 080c 	mov.w	r8, #12
    24b4:	fb08 f807 	mul.w	r8, r8, r7
{
    24b8:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    24ba:	f108 0048 	add.w	r0, r8, #72	; 0x48
{
    24be:	460d      	mov	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    24c0:	4420      	add	r0, r4
    24c2:	2140      	movs	r1, #64	; 0x40
    24c4:	f005 f9ae 	bl	7824 <set_starting_state>
	if (err < 0) {
    24c8:	1e01      	subs	r1, r0, #0
    24ca:	db09      	blt.n	24e0 <onoff_start+0x3c>
	subdata->cb = cb;
    24cc:	4b08      	ldr	r3, [pc, #32]	; (24f0 <onoff_start+0x4c>)
    24ce:	4444      	add	r4, r8
	subdata->user_data = user_data;
    24d0:	e9c4 3510 	strd	r3, r5, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    24d4:	4b07      	ldr	r3, [pc, #28]	; (24f4 <onoff_start+0x50>)
    24d6:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    24da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    24de:	4718      	bx	r3
		notify(mgr, err);
    24e0:	4630      	mov	r0, r6
    24e2:	462b      	mov	r3, r5
}
    24e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    24e8:	4718      	bx	r3
    24ea:	bf00      	nop
    24ec:	20000a74 	.word	0x20000a74
    24f0:	00007887 	.word	0x00007887
    24f4:	000081a4 	.word	0x000081a4

000024f8 <get_status>:
{
    24f8:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    24fa:	b2cc      	uxtb	r4, r1
    24fc:	2c01      	cmp	r4, #1
{
    24fe:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2500:	d909      	bls.n	2516 <get_status+0x1e>
    2502:	4909      	ldr	r1, [pc, #36]	; (2528 <get_status+0x30>)
    2504:	4809      	ldr	r0, [pc, #36]	; (252c <get_status+0x34>)
    2506:	4a0a      	ldr	r2, [pc, #40]	; (2530 <get_status+0x38>)
    2508:	2379      	movs	r3, #121	; 0x79
    250a:	f005 f8f8 	bl	76fe <printk>
    250e:	4808      	ldr	r0, [pc, #32]	; (2530 <get_status+0x38>)
    2510:	2179      	movs	r1, #121	; 0x79
    2512:	f005 f820 	bl	7556 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    2516:	692b      	ldr	r3, [r5, #16]
    2518:	210c      	movs	r1, #12
    251a:	fb04 3401 	mla	r4, r4, r1, r3
    251e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    2520:	f000 0007 	and.w	r0, r0, #7
    2524:	bd38      	pop	{r3, r4, r5, pc}
    2526:	bf00      	nop
    2528:	00008900 	.word	0x00008900
    252c:	000083db 	.word	0x000083db
    2530:	000088c3 	.word	0x000088c3

00002534 <stop>:
{
    2534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2536:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2538:	2c01      	cmp	r4, #1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    253a:	6907      	ldr	r7, [r0, #16]
{
    253c:	4605      	mov	r5, r0
    253e:	4616      	mov	r6, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    2540:	d90b      	bls.n	255a <stop+0x26>
    2542:	4918      	ldr	r1, [pc, #96]	; (25a4 <stop+0x70>)
    2544:	4818      	ldr	r0, [pc, #96]	; (25a8 <stop+0x74>)
    2546:	4a19      	ldr	r2, [pc, #100]	; (25ac <stop+0x78>)
    2548:	f240 134d 	movw	r3, #333	; 0x14d
    254c:	f005 f8d7 	bl	76fe <printk>
    2550:	4816      	ldr	r0, [pc, #88]	; (25ac <stop+0x78>)
    2552:	f240 114d 	movw	r1, #333	; 0x14d
    2556:	f004 fffe 	bl	7556 <assert_post_action>
	__asm__ volatile(
    255a:	f04f 0320 	mov.w	r3, #32
    255e:	f3ef 8211 	mrs	r2, BASEPRI
    2562:	f383 8812 	msr	BASEPRI_MAX, r3
    2566:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    256a:	230c      	movs	r3, #12
    256c:	fb03 7104 	mla	r1, r3, r4, r7
    2570:	6c89      	ldr	r1, [r1, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    2572:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    2576:	d001      	beq.n	257c <stop+0x48>
    2578:	428e      	cmp	r6, r1
    257a:	d110      	bne.n	259e <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    257c:	fb03 7304 	mla	r3, r3, r4, r7
    2580:	2101      	movs	r1, #1
    2582:	6499      	str	r1, [r3, #72]	; 0x48
	int err = 0;
    2584:	2000      	movs	r0, #0
	__asm__ volatile(
    2586:	f382 8811 	msr	BASEPRI, r2
    258a:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    258e:	b928      	cbnz	r0, 259c <stop+0x68>
	get_sub_config(dev, type)->stop();
    2590:	6869      	ldr	r1, [r5, #4]
    2592:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    2596:	6863      	ldr	r3, [r4, #4]
    2598:	4798      	blx	r3
	return 0;
    259a:	2000      	movs	r0, #0
}
    259c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    259e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    25a2:	e7f0      	b.n	2586 <stop+0x52>
    25a4:	00008900 	.word	0x00008900
    25a8:	000083db 	.word	0x000083db
    25ac:	000088c3 	.word	0x000088c3

000025b0 <onoff_stop>:
{
    25b0:	b570      	push	{r4, r5, r6, lr}
    25b2:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    25b4:	4906      	ldr	r1, [pc, #24]	; (25d0 <onoff_stop+0x20>)
    25b6:	1a41      	subs	r1, r0, r1
{
    25b8:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    25ba:	1149      	asrs	r1, r1, #5
    25bc:	4805      	ldr	r0, [pc, #20]	; (25d4 <onoff_stop+0x24>)
    25be:	2240      	movs	r2, #64	; 0x40
    25c0:	f7ff ffb8 	bl	2534 <stop>
	notify(mgr, res);
    25c4:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    25c6:	4601      	mov	r1, r0
	notify(mgr, res);
    25c8:	4620      	mov	r0, r4
}
    25ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    25ce:	4718      	bx	r3
    25d0:	20000a74 	.word	0x20000a74
    25d4:	00007ecc 	.word	0x00007ecc

000025d8 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    25d8:	2200      	movs	r2, #0
{
    25da:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    25dc:	2101      	movs	r1, #1
{
    25de:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    25e0:	4610      	mov	r0, r2
    25e2:	f7ff f96f 	bl	18c4 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    25e6:	2000      	movs	r0, #0
    25e8:	f7ff f94e 	bl	1888 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    25ec:	480f      	ldr	r0, [pc, #60]	; (262c <clk_init+0x54>)
    25ee:	f001 f8bf 	bl	3770 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    25f2:	4b0f      	ldr	r3, [pc, #60]	; (2630 <clk_init+0x58>)
    25f4:	4298      	cmp	r0, r3
    25f6:	d115      	bne.n	2624 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    25f8:	f001 f8de 	bl	37b8 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    25fc:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    25fe:	490d      	ldr	r1, [pc, #52]	; (2634 <clk_init+0x5c>)
    2600:	4630      	mov	r0, r6
    2602:	f005 f867 	bl	76d4 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    2606:	2800      	cmp	r0, #0
    2608:	db0b      	blt.n	2622 <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    260a:	2501      	movs	r5, #1
    260c:	64b5      	str	r5, [r6, #72]	; 0x48
						get_sub_data(dev, i);
    260e:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    2610:	4908      	ldr	r1, [pc, #32]	; (2634 <clk_init+0x5c>)
    2612:	f104 0020 	add.w	r0, r4, #32
    2616:	f005 f85d 	bl	76d4 <onoff_manager_init>
		if (err < 0) {
    261a:	2800      	cmp	r0, #0
    261c:	db01      	blt.n	2622 <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    261e:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    2620:	2000      	movs	r0, #0
}
    2622:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    2624:	f06f 0004 	mvn.w	r0, #4
    2628:	e7fb      	b.n	2622 <clk_init+0x4a>
    262a:	bf00      	nop
    262c:	0000266d 	.word	0x0000266d
    2630:	0bad0000 	.word	0x0bad0000
    2634:	000081b4 	.word	0x000081b4

00002638 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    2638:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    263a:	230c      	movs	r3, #12
    263c:	4809      	ldr	r0, [pc, #36]	; (2664 <clkstarted_handle.constprop.0+0x2c>)
    263e:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    2640:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    2642:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    2644:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    2648:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    264a:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    264c:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    264e:	4418      	add	r0, r3
    2650:	f005 f906 	bl	7860 <set_on_state>
	if (callback) {
    2654:	b12d      	cbz	r5, 2662 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    2656:	4632      	mov	r2, r6
    2658:	462b      	mov	r3, r5
    265a:	4803      	ldr	r0, [pc, #12]	; (2668 <clkstarted_handle.constprop.0+0x30>)
}
    265c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    2660:	4718      	bx	r3
}
    2662:	bd70      	pop	{r4, r5, r6, pc}
    2664:	20000a74 	.word	0x20000a74
    2668:	00007ecc 	.word	0x00007ecc

0000266c <clock_event_handler>:
	switch (event) {
    266c:	2801      	cmp	r0, #1
{
    266e:	b508      	push	{r3, lr}
	switch (event) {
    2670:	d006      	beq.n	2680 <clock_event_handler+0x14>
    2672:	2803      	cmp	r0, #3
    2674:	d008      	beq.n	2688 <clock_event_handler+0x1c>
    2676:	b9a8      	cbnz	r0, 26a4 <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    2678:	4b10      	ldr	r3, [pc, #64]	; (26bc <clock_event_handler+0x50>)
    267a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    267c:	075b      	lsls	r3, r3, #29
    267e:	d11b      	bne.n	26b8 <clock_event_handler+0x4c>
}
    2680:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    2684:	f7ff bfd8 	b.w	2638 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    2688:	490d      	ldr	r1, [pc, #52]	; (26c0 <clock_event_handler+0x54>)
    268a:	4a0e      	ldr	r2, [pc, #56]	; (26c4 <clock_event_handler+0x58>)
    268c:	480e      	ldr	r0, [pc, #56]	; (26c8 <clock_event_handler+0x5c>)
    268e:	f240 235e 	movw	r3, #606	; 0x25e
    2692:	f005 f834 	bl	76fe <printk>
    2696:	f240 215e 	movw	r1, #606	; 0x25e
}
    269a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    269e:	4809      	ldr	r0, [pc, #36]	; (26c4 <clock_event_handler+0x58>)
    26a0:	f004 bf59 	b.w	7556 <assert_post_action>
    26a4:	4906      	ldr	r1, [pc, #24]	; (26c0 <clock_event_handler+0x54>)
    26a6:	4a07      	ldr	r2, [pc, #28]	; (26c4 <clock_event_handler+0x58>)
    26a8:	4807      	ldr	r0, [pc, #28]	; (26c8 <clock_event_handler+0x5c>)
    26aa:	f240 2362 	movw	r3, #610	; 0x262
    26ae:	f005 f826 	bl	76fe <printk>
    26b2:	f240 2162 	movw	r1, #610	; 0x262
    26b6:	e7f0      	b.n	269a <clock_event_handler+0x2e>
}
    26b8:	bd08      	pop	{r3, pc}
    26ba:	bf00      	nop
    26bc:	20000a74 	.word	0x20000a74
    26c0:	00008bcd 	.word	0x00008bcd
    26c4:	000088c3 	.word	0x000088c3
    26c8:	000083db 	.word	0x000083db

000026cc <generic_hfclk_start>:
{
    26cc:	b508      	push	{r3, lr}
	__asm__ volatile(
    26ce:	f04f 0320 	mov.w	r3, #32
    26d2:	f3ef 8111 	mrs	r1, BASEPRI
    26d6:	f383 8812 	msr	BASEPRI_MAX, r3
    26da:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    26de:	4a12      	ldr	r2, [pc, #72]	; (2728 <generic_hfclk_start+0x5c>)
    26e0:	6813      	ldr	r3, [r2, #0]
    26e2:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    26e6:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    26ea:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    26ec:	d00c      	beq.n	2708 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    26ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    26f2:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    26f6:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    26fa:	f013 0301 	ands.w	r3, r3, #1
    26fe:	d003      	beq.n	2708 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    2700:	480a      	ldr	r0, [pc, #40]	; (272c <generic_hfclk_start+0x60>)
    2702:	f005 f8ad 	bl	7860 <set_on_state>
			already_started = true;
    2706:	2301      	movs	r3, #1
	__asm__ volatile(
    2708:	f381 8811 	msr	BASEPRI, r1
    270c:	f3bf 8f6f 	isb	sy
	if (already_started) {
    2710:	b123      	cbz	r3, 271c <generic_hfclk_start+0x50>
}
    2712:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    2716:	2000      	movs	r0, #0
    2718:	f7ff bf8e 	b.w	2638 <clkstarted_handle.constprop.0>
}
    271c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    2720:	2001      	movs	r0, #1
    2722:	f001 b869 	b.w	37f8 <nrfx_clock_start>
    2726:	bf00      	nop
    2728:	20000acc 	.word	0x20000acc
    272c:	20000abc 	.word	0x20000abc

00002730 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2730:	4b09      	ldr	r3, [pc, #36]	; (2758 <generic_hfclk_stop+0x28>)
    2732:	f3bf 8f5b 	dmb	ish
    2736:	e853 2f00 	ldrex	r2, [r3]
    273a:	f022 0102 	bic.w	r1, r2, #2
    273e:	e843 1000 	strex	r0, r1, [r3]
    2742:	2800      	cmp	r0, #0
    2744:	d1f7      	bne.n	2736 <generic_hfclk_stop+0x6>
    2746:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    274a:	07d3      	lsls	r3, r2, #31
    274c:	d402      	bmi.n	2754 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    274e:	2001      	movs	r0, #1
    2750:	f001 b8a6 	b.w	38a0 <nrfx_clock_stop>
}
    2754:	4770      	bx	lr
    2756:	bf00      	nop
    2758:	20000acc 	.word	0x20000acc

0000275c <api_blocking_start>:
{
    275c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    275e:	2200      	movs	r2, #0
    2760:	2301      	movs	r3, #1
    2762:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2766:	4a09      	ldr	r2, [pc, #36]	; (278c <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    2768:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    276c:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    276e:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    2772:	f005 f89a 	bl	78aa <api_start>
	if (err < 0) {
    2776:	2800      	cmp	r0, #0
    2778:	db05      	blt.n	2786 <api_blocking_start+0x2a>
	return z_impl_k_sem_take(sem, timeout);
    277a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    277e:	2300      	movs	r3, #0
    2780:	4668      	mov	r0, sp
    2782:	f003 fea7 	bl	64d4 <z_impl_k_sem_take>
}
    2786:	b005      	add	sp, #20
    2788:	f85d fb04 	ldr.w	pc, [sp], #4
    278c:	000078a5 	.word	0x000078a5

00002790 <z_nrf_clock_control_lf_on>:
{
    2790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    2794:	4949      	ldr	r1, [pc, #292]	; (28bc <z_nrf_clock_control_lf_on+0x12c>)
    2796:	f3bf 8f5b 	dmb	ish
    279a:	4605      	mov	r5, r0
    279c:	2201      	movs	r2, #1
    279e:	e851 3f00 	ldrex	r3, [r1]
    27a2:	e841 2000 	strex	r0, r2, [r1]
    27a6:	2800      	cmp	r0, #0
    27a8:	d1f9      	bne.n	279e <z_nrf_clock_control_lf_on+0xe>
    27aa:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    27ae:	b9a3      	cbnz	r3, 27da <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    27b0:	4943      	ldr	r1, [pc, #268]	; (28c0 <z_nrf_clock_control_lf_on+0x130>)
		err = onoff_request(mgr, &cli);
    27b2:	4844      	ldr	r0, [pc, #272]	; (28c4 <z_nrf_clock_control_lf_on+0x134>)
    27b4:	604b      	str	r3, [r1, #4]
    27b6:	60cb      	str	r3, [r1, #12]
    27b8:	608a      	str	r2, [r1, #8]
    27ba:	f7fe fddb 	bl	1374 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    27be:	2800      	cmp	r0, #0
    27c0:	da0b      	bge.n	27da <z_nrf_clock_control_lf_on+0x4a>
    27c2:	4941      	ldr	r1, [pc, #260]	; (28c8 <z_nrf_clock_control_lf_on+0x138>)
    27c4:	4841      	ldr	r0, [pc, #260]	; (28cc <z_nrf_clock_control_lf_on+0x13c>)
    27c6:	4a42      	ldr	r2, [pc, #264]	; (28d0 <z_nrf_clock_control_lf_on+0x140>)
    27c8:	f44f 7308 	mov.w	r3, #544	; 0x220
    27cc:	f004 ff97 	bl	76fe <printk>
    27d0:	483f      	ldr	r0, [pc, #252]	; (28d0 <z_nrf_clock_control_lf_on+0x140>)
    27d2:	f44f 7108 	mov.w	r1, #544	; 0x220
    27d6:	f004 febe 	bl	7556 <assert_post_action>
	switch (start_mode) {
    27da:	b3ad      	cbz	r5, 2848 <z_nrf_clock_control_lf_on+0xb8>
    27dc:	1e6b      	subs	r3, r5, #1
    27de:	2b01      	cmp	r3, #1
    27e0:	d856      	bhi.n	2890 <z_nrf_clock_control_lf_on+0x100>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    27e2:	2d01      	cmp	r5, #1
    27e4:	d107      	bne.n	27f6 <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    27e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    27ea:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    27ee:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    27f2:	2b01      	cmp	r3, #1
    27f4:	d028      	beq.n	2848 <z_nrf_clock_control_lf_on+0xb8>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    27f6:	f005 fafe 	bl	7df6 <k_is_in_isr>
    27fa:	4604      	mov	r4, r0
    27fc:	b918      	cbnz	r0, 2806 <z_nrf_clock_control_lf_on+0x76>
	return !z_sys_post_kernel;
    27fe:	4b35      	ldr	r3, [pc, #212]	; (28d4 <z_nrf_clock_control_lf_on+0x144>)
	int key = isr_mode ? irq_lock() : 0;
    2800:	781b      	ldrb	r3, [r3, #0]
    2802:	2b00      	cmp	r3, #0
    2804:	d152      	bne.n	28ac <z_nrf_clock_control_lf_on+0x11c>
	__asm__ volatile(
    2806:	f04f 0320 	mov.w	r3, #32
    280a:	f3ef 8611 	mrs	r6, BASEPRI
    280e:	f383 8812 	msr	BASEPRI_MAX, r3
    2812:	f3bf 8f6f 	isb	sy
    2816:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2818:	4f2f      	ldr	r7, [pc, #188]	; (28d8 <z_nrf_clock_control_lf_on+0x148>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    281a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 28e0 <z_nrf_clock_control_lf_on+0x150>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    281e:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 28e4 <z_nrf_clock_control_lf_on+0x154>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2822:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2826:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    282a:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    282e:	03d2      	lsls	r2, r2, #15
    2830:	d50c      	bpl.n	284c <z_nrf_clock_control_lf_on+0xbc>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    2832:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    2836:	2b01      	cmp	r3, #1
    2838:	d001      	beq.n	283e <z_nrf_clock_control_lf_on+0xae>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    283a:	2d01      	cmp	r5, #1
    283c:	d106      	bne.n	284c <z_nrf_clock_control_lf_on+0xbc>
	if (isr_mode) {
    283e:	b30c      	cbz	r4, 2884 <z_nrf_clock_control_lf_on+0xf4>
	__asm__ volatile(
    2840:	f386 8811 	msr	BASEPRI, r6
    2844:	f3bf 8f6f 	isb	sy
}
    2848:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    284c:	b1ac      	cbz	r4, 287a <z_nrf_clock_control_lf_on+0xea>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    284e:	4630      	mov	r0, r6
    2850:	f7fe ffb2 	bl	17b8 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    2854:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2858:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    285c:	2b00      	cmp	r3, #0
    285e:	d1e0      	bne.n	2822 <z_nrf_clock_control_lf_on+0x92>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2860:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    2862:	2900      	cmp	r1, #0
    2864:	d0dd      	beq.n	2822 <z_nrf_clock_control_lf_on+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2866:	603b      	str	r3, [r7, #0]
    2868:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    286a:	2301      	movs	r3, #1
    286c:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    2870:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2874:	f8c9 3000 	str.w	r3, [r9]
}
    2878:	e7d3      	b.n	2822 <z_nrf_clock_control_lf_on+0x92>
	return z_impl_k_sleep(timeout);
    287a:	2100      	movs	r1, #0
    287c:	2021      	movs	r0, #33	; 0x21
    287e:	f003 fcf9 	bl	6274 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    2882:	e7e7      	b.n	2854 <z_nrf_clock_control_lf_on+0xc4>
    p_reg->INTENSET = mask;
    2884:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2888:	2202      	movs	r2, #2
    288a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    288e:	e7db      	b.n	2848 <z_nrf_clock_control_lf_on+0xb8>
		__ASSERT_NO_MSG(false);
    2890:	4912      	ldr	r1, [pc, #72]	; (28dc <z_nrf_clock_control_lf_on+0x14c>)
    2892:	480e      	ldr	r0, [pc, #56]	; (28cc <z_nrf_clock_control_lf_on+0x13c>)
    2894:	4a0e      	ldr	r2, [pc, #56]	; (28d0 <z_nrf_clock_control_lf_on+0x140>)
    2896:	f240 2332 	movw	r3, #562	; 0x232
    289a:	f004 ff30 	bl	76fe <printk>
}
    289e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		__ASSERT_NO_MSG(false);
    28a2:	480b      	ldr	r0, [pc, #44]	; (28d0 <z_nrf_clock_control_lf_on+0x140>)
    28a4:	f240 2132 	movw	r1, #562	; 0x232
    28a8:	f004 be55 	b.w	7556 <assert_post_action>
    p_reg->INTENCLR = mask;
    28ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    28b0:	2202      	movs	r2, #2
    28b2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    28b6:	4606      	mov	r6, r0
}
    28b8:	e7ae      	b.n	2818 <z_nrf_clock_control_lf_on+0x88>
    28ba:	bf00      	nop
    28bc:	20000ad0 	.word	0x20000ad0
    28c0:	20000a64 	.word	0x20000a64
    28c4:	20000a94 	.word	0x20000a94
    28c8:	00008924 	.word	0x00008924
    28cc:	000083db 	.word	0x000083db
    28d0:	000088c3 	.word	0x000088c3
    28d4:	2000103d 	.word	0x2000103d
    28d8:	40000104 	.word	0x40000104
    28dc:	00008bcd 	.word	0x00008bcd
    28e0:	e000e100 	.word	0xe000e100
    28e4:	40000008 	.word	0x40000008

000028e8 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    28e8:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    28ea:	4b08      	ldr	r3, [pc, #32]	; (290c <uart_console_init+0x24>)
    28ec:	4808      	ldr	r0, [pc, #32]	; (2910 <uart_console_init+0x28>)
    28ee:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    28f0:	f005 fa21 	bl	7d36 <z_device_ready>
    28f4:	b138      	cbz	r0, 2906 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    28f6:	4807      	ldr	r0, [pc, #28]	; (2914 <uart_console_init+0x2c>)
    28f8:	f7ff fbaa 	bl	2050 <__stdout_hook_install>
	__printk_hook_install(console_out);
    28fc:	4805      	ldr	r0, [pc, #20]	; (2914 <uart_console_init+0x2c>)
    28fe:	f7fe ff1f 	bl	1740 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    2902:	2000      	movs	r0, #0
}
    2904:	bd08      	pop	{r3, pc}
		return -ENODEV;
    2906:	f06f 0012 	mvn.w	r0, #18
    290a:	e7fb      	b.n	2904 <uart_console_init+0x1c>
    290c:	20000ad4 	.word	0x20000ad4
    2910:	00007f2c 	.word	0x00007f2c
    2914:	00002919 	.word	0x00002919

00002918 <console_out>:
	if ('\n' == c) {
    2918:	280a      	cmp	r0, #10
{
    291a:	b538      	push	{r3, r4, r5, lr}
    291c:	4d07      	ldr	r5, [pc, #28]	; (293c <console_out+0x24>)
    291e:	4604      	mov	r4, r0
	if ('\n' == c) {
    2920:	d104      	bne.n	292c <console_out+0x14>
    2922:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    2924:	6883      	ldr	r3, [r0, #8]
    2926:	210d      	movs	r1, #13
    2928:	685b      	ldr	r3, [r3, #4]
    292a:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    292c:	6828      	ldr	r0, [r5, #0]
    292e:	6883      	ldr	r3, [r0, #8]
    2930:	b2e1      	uxtb	r1, r4
    2932:	685b      	ldr	r3, [r3, #4]
    2934:	4798      	blx	r3
}
    2936:	4620      	mov	r0, r4
    2938:	bd38      	pop	{r3, r4, r5, pc}
    293a:	bf00      	nop
    293c:	20000ad4 	.word	0x20000ad4

00002940 <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    2940:	b570      	push	{r4, r5, r6, lr}
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    2942:	6905      	ldr	r5, [r0, #16]
{
    2944:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    2946:	460c      	mov	r4, r1
    2948:	b961      	cbnz	r1, 2964 <gpio_nrfx_manage_callback+0x24>
    294a:	4922      	ldr	r1, [pc, #136]	; (29d4 <gpio_nrfx_manage_callback+0x94>)
    294c:	4a22      	ldr	r2, [pc, #136]	; (29d8 <gpio_nrfx_manage_callback+0x98>)
    294e:	4823      	ldr	r0, [pc, #140]	; (29dc <gpio_nrfx_manage_callback+0x9c>)
    2950:	2324      	movs	r3, #36	; 0x24
    2952:	f004 fed4 	bl	76fe <printk>
    2956:	4822      	ldr	r0, [pc, #136]	; (29e0 <gpio_nrfx_manage_callback+0xa0>)
    2958:	f004 fed1 	bl	76fe <printk>
    295c:	481e      	ldr	r0, [pc, #120]	; (29d8 <gpio_nrfx_manage_callback+0x98>)
    295e:	2124      	movs	r1, #36	; 0x24
    2960:	f004 fdf9 	bl	7556 <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    2964:	6863      	ldr	r3, [r4, #4]
    2966:	b963      	cbnz	r3, 2982 <gpio_nrfx_manage_callback+0x42>
    2968:	491e      	ldr	r1, [pc, #120]	; (29e4 <gpio_nrfx_manage_callback+0xa4>)
    296a:	4a1b      	ldr	r2, [pc, #108]	; (29d8 <gpio_nrfx_manage_callback+0x98>)
    296c:	481b      	ldr	r0, [pc, #108]	; (29dc <gpio_nrfx_manage_callback+0x9c>)
    296e:	2325      	movs	r3, #37	; 0x25
    2970:	f004 fec5 	bl	76fe <printk>
    2974:	481c      	ldr	r0, [pc, #112]	; (29e8 <gpio_nrfx_manage_callback+0xa8>)
    2976:	f004 fec2 	bl	76fe <printk>
    297a:	4817      	ldr	r0, [pc, #92]	; (29d8 <gpio_nrfx_manage_callback+0x98>)
    297c:	2125      	movs	r1, #37	; 0x25
    297e:	f004 fdea 	bl	7556 <assert_post_action>
Z_GENLIST_IS_EMPTY(slist)
    2982:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    2984:	b15b      	cbz	r3, 299e <gpio_nrfx_manage_callback+0x5e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    2986:	2200      	movs	r2, #0
    2988:	429c      	cmp	r4, r3
    298a:	d113      	bne.n	29b4 <gpio_nrfx_manage_callback+0x74>
Z_GENLIST_REMOVE(slist, snode)
    298c:	6823      	ldr	r3, [r4, #0]
    298e:	b95a      	cbnz	r2, 29a8 <gpio_nrfx_manage_callback+0x68>
    2990:	68aa      	ldr	r2, [r5, #8]
	list->head = node;
    2992:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    2994:	4294      	cmp	r4, r2
    2996:	d100      	bne.n	299a <gpio_nrfx_manage_callback+0x5a>
	list->tail = node;
    2998:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    299a:	2300      	movs	r3, #0
    299c:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    299e:	b976      	cbnz	r6, 29be <gpio_nrfx_manage_callback+0x7e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    29a0:	2000      	movs	r0, #0
				     callback, set);
}
    29a2:	bd70      	pop	{r4, r5, r6, pc}
    29a4:	460b      	mov	r3, r1
    29a6:	e7ef      	b.n	2988 <gpio_nrfx_manage_callback+0x48>
    29a8:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    29aa:	68ab      	ldr	r3, [r5, #8]
    29ac:	429c      	cmp	r4, r3
	list->tail = node;
    29ae:	bf08      	it	eq
    29b0:	60aa      	streq	r2, [r5, #8]
}
    29b2:	e7f2      	b.n	299a <gpio_nrfx_manage_callback+0x5a>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    29b4:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    29b6:	461a      	mov	r2, r3
    29b8:	2900      	cmp	r1, #0
    29ba:	d1f3      	bne.n	29a4 <gpio_nrfx_manage_callback+0x64>
			if (!set) {
    29bc:	b13e      	cbz	r6, 29ce <gpio_nrfx_manage_callback+0x8e>
Z_GENLIST_PREPEND(slist, snode)
    29be:	686b      	ldr	r3, [r5, #4]
	parent->next = child;
    29c0:	6023      	str	r3, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
    29c2:	68a8      	ldr	r0, [r5, #8]
	list->head = node;
    29c4:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    29c6:	2800      	cmp	r0, #0
    29c8:	d1ea      	bne.n	29a0 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    29ca:	60ac      	str	r4, [r5, #8]
}
    29cc:	e7e9      	b.n	29a2 <gpio_nrfx_manage_callback+0x62>
				return -EINVAL;
    29ce:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    29d2:	e7e6      	b.n	29a2 <gpio_nrfx_manage_callback+0x62>
    29d4:	00008960 	.word	0x00008960
    29d8:	00008933 	.word	0x00008933
    29dc:	000083db 	.word	0x000083db
    29e0:	00008969 	.word	0x00008969
    29e4:	00008978 	.word	0x00008978
    29e8:	0000898a 	.word	0x0000898a

000029ec <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    29ec:	0943      	lsrs	r3, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    29ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    29f2:	d003      	beq.n	29fc <nrfx_gpio_handler+0x10>
    29f4:	2b01      	cmp	r3, #1
    29f6:	d036      	beq.n	2a66 <nrfx_gpio_handler+0x7a>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    29f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    29fc:	4f1b      	ldr	r7, [pc, #108]	; (2a6c <nrfx_gpio_handler+0x80>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    29fe:	693b      	ldr	r3, [r7, #16]
    2a00:	685c      	ldr	r4, [r3, #4]
    2a02:	2c00      	cmp	r4, #0
    2a04:	d0f8      	beq.n	29f8 <nrfx_gpio_handler+0xc>
    2a06:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    2a08:	f8df 806c 	ldr.w	r8, [pc, #108]	; 2a78 <nrfx_gpio_handler+0x8c>
    2a0c:	f8df 906c 	ldr.w	r9, [pc, #108]	; 2a7c <nrfx_gpio_handler+0x90>
    2a10:	f8df a06c 	ldr.w	sl, [pc, #108]	; 2a80 <nrfx_gpio_handler+0x94>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    2a14:	f000 001f 	and.w	r0, r0, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    2a18:	2601      	movs	r6, #1
    2a1a:	2d00      	cmp	r5, #0
    2a1c:	fa06 f600 	lsl.w	r6, r6, r0
	return node->next;
    2a20:	bf38      	it	cc
    2a22:	2500      	movcc	r5, #0
		if (cb->pin_mask & pins) {
    2a24:	68a3      	ldr	r3, [r4, #8]
    2a26:	421e      	tst	r6, r3
    2a28:	d014      	beq.n	2a54 <nrfx_gpio_handler+0x68>
			__ASSERT(cb->handler, "No callback handler!");
    2a2a:	6863      	ldr	r3, [r4, #4]
    2a2c:	b963      	cbnz	r3, 2a48 <nrfx_gpio_handler+0x5c>
    2a2e:	4649      	mov	r1, r9
    2a30:	2345      	movs	r3, #69	; 0x45
    2a32:	4642      	mov	r2, r8
    2a34:	4650      	mov	r0, sl
    2a36:	f004 fe62 	bl	76fe <printk>
    2a3a:	480d      	ldr	r0, [pc, #52]	; (2a70 <nrfx_gpio_handler+0x84>)
    2a3c:	f004 fe5f 	bl	76fe <printk>
    2a40:	2145      	movs	r1, #69	; 0x45
    2a42:	4640      	mov	r0, r8
    2a44:	f004 fd87 	bl	7556 <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    2a48:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    2a4c:	4621      	mov	r1, r4
    2a4e:	4032      	ands	r2, r6
    2a50:	4638      	mov	r0, r7
    2a52:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    2a54:	2d00      	cmp	r5, #0
    2a56:	d0cf      	beq.n	29f8 <nrfx_gpio_handler+0xc>
    2a58:	682b      	ldr	r3, [r5, #0]
    2a5a:	2b00      	cmp	r3, #0
    2a5c:	bf38      	it	cc
    2a5e:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    2a60:	462c      	mov	r4, r5
    2a62:	461d      	mov	r5, r3
    2a64:	e7de      	b.n	2a24 <nrfx_gpio_handler+0x38>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    2a66:	4f03      	ldr	r7, [pc, #12]	; (2a74 <nrfx_gpio_handler+0x88>)
    2a68:	e7c9      	b.n	29fe <nrfx_gpio_handler+0x12>
    2a6a:	bf00      	nop
    2a6c:	00007ee4 	.word	0x00007ee4
    2a70:	0000898a 	.word	0x0000898a
    2a74:	00007efc 	.word	0x00007efc
    2a78:	00008933 	.word	0x00008933
    2a7c:	000089a1 	.word	0x000089a1
    2a80:	000083db 	.word	0x000083db

00002a84 <gpio_nrfx_pin_interrupt_configure>:
{
    2a84:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2a86:	6840      	ldr	r0, [r0, #4]
    2a88:	7b05      	ldrb	r5, [r0, #12]
    2a8a:	f001 041f 	and.w	r4, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    2a8e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    2a92:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    2a96:	f04f 0500 	mov.w	r5, #0
    2a9a:	d104      	bne.n	2aa6 <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    2a9c:	4620      	mov	r0, r4
    2a9e:	f001 fa97 	bl	3fd0 <nrfx_gpiote_trigger_disable>
	return 0;
    2aa2:	2000      	movs	r0, #0
    2aa4:	e054      	b.n	2b50 <gpio_nrfx_pin_interrupt_configure+0xcc>
	if (mode == GPIO_INT_MODE_LEVEL) {
    2aa6:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    2aaa:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    2aae:	d151      	bne.n	2b54 <gpio_nrfx_pin_interrupt_configure+0xd0>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    2ab0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    2ab4:	bf0c      	ite	eq
    2ab6:	2304      	moveq	r3, #4
    2ab8:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    2aba:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2abe:	6883      	ldr	r3, [r0, #8]
    2ac0:	fa23 f101 	lsr.w	r1, r3, r1
    2ac4:	f011 0101 	ands.w	r1, r1, #1
    2ac8:	d155      	bne.n	2b76 <gpio_nrfx_pin_interrupt_configure+0xf2>
    2aca:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    2ace:	d152      	bne.n	2b76 <gpio_nrfx_pin_interrupt_configure+0xf2>
    switch (port)
    2ad0:	0966      	lsrs	r6, r4, #5
    2ad2:	d04a      	beq.n	2b6a <gpio_nrfx_pin_interrupt_configure+0xe6>
            mask = P1_FEATURE_PINS_PRESENT;
    2ad4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2ad8:	2e01      	cmp	r6, #1
    2ada:	bf08      	it	eq
    2adc:	4619      	moveq	r1, r3
    pin_number &= 0x1F;
    2ade:	f004 051f 	and.w	r5, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    2ae2:	40e9      	lsrs	r1, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    2ae4:	07ca      	lsls	r2, r1, #31
    2ae6:	d40b      	bmi.n	2b00 <gpio_nrfx_pin_interrupt_configure+0x7c>
    2ae8:	492b      	ldr	r1, [pc, #172]	; (2b98 <gpio_nrfx_pin_interrupt_configure+0x114>)
    2aea:	482c      	ldr	r0, [pc, #176]	; (2b9c <gpio_nrfx_pin_interrupt_configure+0x118>)
    2aec:	4a2c      	ldr	r2, [pc, #176]	; (2ba0 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    2aee:	f240 2329 	movw	r3, #553	; 0x229
    2af2:	f004 fe04 	bl	76fe <printk>
    2af6:	482a      	ldr	r0, [pc, #168]	; (2ba0 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    2af8:	f240 2129 	movw	r1, #553	; 0x229
    2afc:	f004 fd2b 	bl	7556 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2b00:	b16e      	cbz	r6, 2b1e <gpio_nrfx_pin_interrupt_configure+0x9a>
    2b02:	2e01      	cmp	r6, #1
    2b04:	d034      	beq.n	2b70 <gpio_nrfx_pin_interrupt_configure+0xec>
            NRFX_ASSERT(0);
    2b06:	4927      	ldr	r1, [pc, #156]	; (2ba4 <gpio_nrfx_pin_interrupt_configure+0x120>)
    2b08:	4824      	ldr	r0, [pc, #144]	; (2b9c <gpio_nrfx_pin_interrupt_configure+0x118>)
    2b0a:	4a25      	ldr	r2, [pc, #148]	; (2ba0 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    2b0c:	f240 232e 	movw	r3, #558	; 0x22e
    2b10:	f004 fdf5 	bl	76fe <printk>
    2b14:	4822      	ldr	r0, [pc, #136]	; (2ba0 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    2b16:	f240 212e 	movw	r1, #558	; 0x22e
    2b1a:	f004 fd1c 	bl	7556 <assert_post_action>
        case 0: return NRF_P0;
    2b1e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2b22:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    2b26:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    2b2a:	07db      	lsls	r3, r3, #31
    2b2c:	d423      	bmi.n	2b76 <gpio_nrfx_pin_interrupt_configure+0xf2>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    2b2e:	f10d 0507 	add.w	r5, sp, #7
    2b32:	4629      	mov	r1, r5
    2b34:	4620      	mov	r0, r4
    2b36:	f001 f975 	bl	3e24 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    2b3a:	4b1b      	ldr	r3, [pc, #108]	; (2ba8 <gpio_nrfx_pin_interrupt_configure+0x124>)
    2b3c:	4298      	cmp	r0, r3
    2b3e:	d119      	bne.n	2b74 <gpio_nrfx_pin_interrupt_configure+0xf0>
			err = nrfx_gpiote_channel_alloc(&ch);
    2b40:	4628      	mov	r0, r5
    2b42:	f001 f9cf 	bl	3ee4 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    2b46:	4b19      	ldr	r3, [pc, #100]	; (2bac <gpio_nrfx_pin_interrupt_configure+0x128>)
    2b48:	4298      	cmp	r0, r3
    2b4a:	d013      	beq.n	2b74 <gpio_nrfx_pin_interrupt_configure+0xf0>
				return -ENOMEM;
    2b4c:	f06f 000b 	mvn.w	r0, #11
}
    2b50:	b004      	add	sp, #16
    2b52:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    2b54:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    2b58:	d005      	beq.n	2b66 <gpio_nrfx_pin_interrupt_configure+0xe2>
    2b5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    2b5e:	bf0c      	ite	eq
    2b60:	2302      	moveq	r3, #2
    2b62:	2301      	movne	r3, #1
    2b64:	e7a9      	b.n	2aba <gpio_nrfx_pin_interrupt_configure+0x36>
    2b66:	2303      	movs	r3, #3
    2b68:	e7a7      	b.n	2aba <gpio_nrfx_pin_interrupt_configure+0x36>
            mask = P0_FEATURE_PINS_PRESENT;
    2b6a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    2b6e:	e7b6      	b.n	2ade <gpio_nrfx_pin_interrupt_configure+0x5a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2b70:	4b0f      	ldr	r3, [pc, #60]	; (2bb0 <gpio_nrfx_pin_interrupt_configure+0x12c>)
    2b72:	e7d6      	b.n	2b22 <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    2b74:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2b76:	2300      	movs	r3, #0
    2b78:	4619      	mov	r1, r3
    2b7a:	aa02      	add	r2, sp, #8
    2b7c:	4620      	mov	r0, r4
    2b7e:	f001 f833 	bl	3be8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2b82:	4b0a      	ldr	r3, [pc, #40]	; (2bac <gpio_nrfx_pin_interrupt_configure+0x128>)
    2b84:	4298      	cmp	r0, r3
    2b86:	d104      	bne.n	2b92 <gpio_nrfx_pin_interrupt_configure+0x10e>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    2b88:	2101      	movs	r1, #1
    2b8a:	4620      	mov	r0, r4
    2b8c:	f001 f9b0 	bl	3ef0 <nrfx_gpiote_trigger_enable>
    2b90:	e787      	b.n	2aa2 <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EIO;
    2b92:	f06f 0004 	mvn.w	r0, #4
    2b96:	e7db      	b.n	2b50 <gpio_nrfx_pin_interrupt_configure+0xcc>
    2b98:	000089e0 	.word	0x000089e0
    2b9c:	000083db 	.word	0x000083db
    2ba0:	000089ad 	.word	0x000089ad
    2ba4:	00008bcd 	.word	0x00008bcd
    2ba8:	0bad0004 	.word	0x0bad0004
    2bac:	0bad0000 	.word	0x0bad0000
    2bb0:	50000300 	.word	0x50000300

00002bb4 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    2bb4:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    2bb6:	f001 f985 	bl	3ec4 <nrfx_gpiote_is_init>
    2bba:	4604      	mov	r4, r0
    2bbc:	b968      	cbnz	r0, 2bda <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    2bbe:	f001 f959 	bl	3e74 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    2bc2:	4b08      	ldr	r3, [pc, #32]	; (2be4 <gpio_nrfx_init+0x30>)
    2bc4:	4298      	cmp	r0, r3
    2bc6:	d10a      	bne.n	2bde <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    2bc8:	4807      	ldr	r0, [pc, #28]	; (2be8 <gpio_nrfx_init+0x34>)
    2bca:	4621      	mov	r1, r4
    2bcc:	f001 f924 	bl	3e18 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    2bd0:	4622      	mov	r2, r4
    2bd2:	2105      	movs	r1, #5
    2bd4:	2006      	movs	r0, #6
    2bd6:	f7fe fe75 	bl	18c4 <z_arm_irq_priority_set>
		return 0;
    2bda:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    2bdc:	bd10      	pop	{r4, pc}
		return -EIO;
    2bde:	f06f 0004 	mvn.w	r0, #4
    2be2:	e7fb      	b.n	2bdc <gpio_nrfx_init+0x28>
    2be4:	0bad0000 	.word	0x0bad0000
    2be8:	000029ed 	.word	0x000029ed

00002bec <gpio_nrfx_pin_configure>:
{
    2bec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    2bf0:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2bf2:	7b3b      	ldrb	r3, [r7, #12]
    2bf4:	f001 051f 	and.w	r5, r1, #31
{
    2bf8:	b085      	sub	sp, #20
    2bfa:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    2bfc:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    2c00:	4614      	mov	r4, r2
    2c02:	b9ca      	cbnz	r2, 2c38 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    2c04:	a902      	add	r1, sp, #8
    2c06:	4628      	mov	r0, r5
    2c08:	f001 f90c 	bl	3e24 <nrfx_gpiote_channel_get>
    2c0c:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    2c0e:	4628      	mov	r0, r5
    2c10:	f001 fa00 	bl	4014 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    2c14:	4b48      	ldr	r3, [pc, #288]	; (2d38 <gpio_nrfx_pin_configure+0x14c>)
    2c16:	4298      	cmp	r0, r3
    2c18:	d004      	beq.n	2c24 <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    2c1a:	f06f 0004 	mvn.w	r0, #4
}
    2c1e:	b005      	add	sp, #20
    2c20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    2c24:	4284      	cmp	r4, r0
    2c26:	d105      	bne.n	2c34 <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    2c28:	f89d 0008 	ldrb.w	r0, [sp, #8]
    2c2c:	f001 f954 	bl	3ed8 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    2c30:	42a0      	cmp	r0, r4
    2c32:	d1f2      	bne.n	2c1a <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2c34:	2000      	movs	r0, #0
    2c36:	e7f2      	b.n	2c1e <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    2c38:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    2c3c:	f10d 0103 	add.w	r1, sp, #3
    2c40:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    2c42:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    2c46:	f001 f8ed 	bl	3e24 <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2c4a:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    2c4c:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2c4e:	aa02      	add	r2, sp, #8
    2c50:	4649      	mov	r1, r9
    2c52:	4628      	mov	r0, r5
    2c54:	f000 ffc8 	bl	3be8 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    2c58:	4b37      	ldr	r3, [pc, #220]	; (2d38 <gpio_nrfx_pin_configure+0x14c>)
    2c5a:	4298      	cmp	r0, r3
    2c5c:	d002      	beq.n	2c64 <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    2c5e:	f06f 0015 	mvn.w	r0, #21
    2c62:	e7dc      	b.n	2c1e <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    2c64:	4580      	cmp	r8, r0
    2c66:	d103      	bne.n	2c70 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    2c68:	f89d 0003 	ldrb.w	r0, [sp, #3]
    2c6c:	f001 f934 	bl	3ed8 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    2c70:	05a3      	lsls	r3, r4, #22
    2c72:	d54e      	bpl.n	2d12 <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    2c74:	4b31      	ldr	r3, [pc, #196]	; (2d3c <gpio_nrfx_pin_configure+0x150>)
    2c76:	4a32      	ldr	r2, [pc, #200]	; (2d40 <gpio_nrfx_pin_configure+0x154>)
    2c78:	4023      	ands	r3, r4
    2c7a:	4293      	cmp	r3, r2
    2c7c:	d03a      	beq.n	2cf4 <gpio_nrfx_pin_configure+0x108>
    2c7e:	d80c      	bhi.n	2c9a <gpio_nrfx_pin_configure+0xae>
    2c80:	2b06      	cmp	r3, #6
    2c82:	d014      	beq.n	2cae <gpio_nrfx_pin_configure+0xc2>
    2c84:	d804      	bhi.n	2c90 <gpio_nrfx_pin_configure+0xa4>
    2c86:	b193      	cbz	r3, 2cae <gpio_nrfx_pin_configure+0xc2>
    2c88:	2b02      	cmp	r3, #2
    2c8a:	d1e8      	bne.n	2c5e <gpio_nrfx_pin_configure+0x72>
    2c8c:	2304      	movs	r3, #4
    2c8e:	e00e      	b.n	2cae <gpio_nrfx_pin_configure+0xc2>
    2c90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2c94:	d1e3      	bne.n	2c5e <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    2c96:	2301      	movs	r3, #1
    2c98:	e009      	b.n	2cae <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    2c9a:	4a2a      	ldr	r2, [pc, #168]	; (2d44 <gpio_nrfx_pin_configure+0x158>)
    2c9c:	4293      	cmp	r3, r2
    2c9e:	d02b      	beq.n	2cf8 <gpio_nrfx_pin_configure+0x10c>
    2ca0:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    2ca4:	d02a      	beq.n	2cfc <gpio_nrfx_pin_configure+0x110>
    2ca6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    2caa:	d1d8      	bne.n	2c5e <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    2cac:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    2cae:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    2cb2:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    2cb6:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    2cba:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    2cbc:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    2cc0:	bf54      	ite	pl
    2cc2:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    2cc6:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2cc8:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    2cca:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    2cce:	d517      	bpl.n	2d00 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    2cd0:	687b      	ldr	r3, [r7, #4]
    2cd2:	2101      	movs	r1, #1
    2cd4:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    2cd8:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    2cdc:	2200      	movs	r2, #0
    2cde:	a901      	add	r1, sp, #4
    2ce0:	4628      	mov	r0, r5
    2ce2:	f001 f829 	bl	3d38 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2ce6:	4b14      	ldr	r3, [pc, #80]	; (2d38 <gpio_nrfx_pin_configure+0x14c>)
    2ce8:	4298      	cmp	r0, r3
    2cea:	bf14      	ite	ne
    2cec:	f06f 0015 	mvnne.w	r0, #21
    2cf0:	2000      	moveq	r0, #0
    2cf2:	e794      	b.n	2c1e <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    2cf4:	2307      	movs	r3, #7
    2cf6:	e7da      	b.n	2cae <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    2cf8:	2305      	movs	r3, #5
    2cfa:	e7d8      	b.n	2cae <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    2cfc:	2303      	movs	r3, #3
    2cfe:	e7d6      	b.n	2cae <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    2d00:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    2d02:	bf41      	itttt	mi
    2d04:	687b      	ldrmi	r3, [r7, #4]
    2d06:	2101      	movmi	r1, #1
    2d08:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    2d0c:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    2d10:	e7e4      	b.n	2cdc <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    2d12:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2d14:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    2d18:	bf54      	ite	pl
    2d1a:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    2d1e:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2d20:	461a      	mov	r2, r3
    2d22:	a901      	add	r1, sp, #4
    2d24:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    2d26:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2d2a:	f000 ff5d 	bl	3be8 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2d2e:	4b02      	ldr	r3, [pc, #8]	; (2d38 <gpio_nrfx_pin_configure+0x14c>)
    2d30:	4298      	cmp	r0, r3
    2d32:	f43f af7f 	beq.w	2c34 <gpio_nrfx_pin_configure+0x48>
    2d36:	e792      	b.n	2c5e <gpio_nrfx_pin_configure+0x72>
    2d38:	0bad0000 	.word	0x0bad0000
    2d3c:	00f00006 	.word	0x00f00006
    2d40:	00100006 	.word	0x00100006
    2d44:	00400002 	.word	0x00400002

00002d48 <pwm_nrfx_get_cycles_per_sec>:
{
	/* TODO: Since this function might be removed, we will always return
	 * 16MHz from this function and handle the conversion with prescaler,
	 * etc, in the pin set function. See issue #6958.
	 */
	*cycles = 16ul * 1000ul * 1000ul;
    2d48:	4802      	ldr	r0, [pc, #8]	; (2d54 <pwm_nrfx_get_cycles_per_sec+0xc>)
    2d4a:	2100      	movs	r1, #0
    2d4c:	e9c2 0100 	strd	r0, r1, [r2]

	return 0;
}
    2d50:	2000      	movs	r0, #0
    2d52:	4770      	bx	lr
    2d54:	00f42400 	.word	0x00f42400

00002d58 <pwm_nrfx_init>:
	.pin_set = pwm_nrfx_pin_set,
	.get_cycles_per_sec = pwm_nrfx_get_cycles_per_sec,
};

static int pwm_nrfx_init(const struct device *dev)
{
    2d58:	4602      	mov	r2, r0
	const struct pwm_nrfx_config *config = dev->config;
    2d5a:	6840      	ldr	r0, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;

	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    2d5c:	6912      	ldr	r2, [r2, #16]
{
    2d5e:	b538      	push	{r3, r4, r5, lr}
    2d60:	f100 0308 	add.w	r3, r0, #8
    2d64:	3204      	adds	r2, #4
    2d66:	f100 040c 	add.w	r4, r0, #12
    2d6a:	4619      	mov	r1, r3
		bool inverted = config->initial_config.output_pins[i] & NRFX_PWM_PIN_INVERTED;
		uint16_t value = (inverted)?(PWM_NRFX_CH_VALUE_INVERTED):(PWM_NRFX_CH_VALUE_NORMAL);
    2d6c:	f913 5b01 	ldrsb.w	r5, [r3], #1
    2d70:	2d00      	cmp	r5, #0
    2d72:	bfb4      	ite	lt
    2d74:	2500      	movlt	r5, #0
    2d76:	f44f 4500 	movge.w	r5, #32768	; 0x8000
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    2d7a:	42a3      	cmp	r3, r4

		data->current[i] = value;
    2d7c:	f822 5b02 	strh.w	r5, [r2], #2
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    2d80:	d1f4      	bne.n	2d6c <pwm_nrfx_init+0x14>
	};

	nrfx_err_t result = nrfx_pwm_init(&config->pwm,
    2d82:	2300      	movs	r3, #0
    2d84:	461a      	mov	r2, r3
    2d86:	f001 fb07 	bl	4398 <nrfx_pwm_init>
					  &config->initial_config,
					  NULL,
					  NULL);
	if (result != NRFX_SUCCESS) {
    2d8a:	4b03      	ldr	r3, [pc, #12]	; (2d98 <pwm_nrfx_init+0x40>)
		LOG_ERR("Failed to initialize device: %s", dev->name);
		return -EBUSY;
    2d8c:	4298      	cmp	r0, r3
	}

	return 0;
}
    2d8e:	bf14      	ite	ne
    2d90:	f06f 000f 	mvnne.w	r0, #15
    2d94:	2000      	moveq	r0, #0
    2d96:	bd38      	pop	{r3, r4, r5, pc}
    2d98:	0bad0000 	.word	0x0bad0000

00002d9c <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    2d9c:	6802      	ldr	r2, [r0, #0]
    switch (port)
    2d9e:	0953      	lsrs	r3, r2, #5
{
    2da0:	b510      	push	{r4, lr}
    2da2:	4604      	mov	r4, r0
    switch (port)
    2da4:	d02c      	beq.n	2e00 <nrf_gpio_pin_port_decode+0x64>
    2da6:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    2da8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2dac:	bf18      	it	ne
    2dae:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    2db0:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    2db4:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    2db6:	07db      	lsls	r3, r3, #31
    2db8:	d40b      	bmi.n	2dd2 <nrf_gpio_pin_port_decode+0x36>
    2dba:	4914      	ldr	r1, [pc, #80]	; (2e0c <nrf_gpio_pin_port_decode+0x70>)
    2dbc:	4814      	ldr	r0, [pc, #80]	; (2e10 <nrf_gpio_pin_port_decode+0x74>)
    2dbe:	4a15      	ldr	r2, [pc, #84]	; (2e14 <nrf_gpio_pin_port_decode+0x78>)
    2dc0:	f240 2329 	movw	r3, #553	; 0x229
    2dc4:	f004 fc9b 	bl	76fe <printk>
    2dc8:	4812      	ldr	r0, [pc, #72]	; (2e14 <nrf_gpio_pin_port_decode+0x78>)
    2dca:	f240 2129 	movw	r1, #553	; 0x229
    2dce:	f004 fbc2 	bl	7556 <assert_post_action>
    uint32_t pin_number = *p_pin;
    2dd2:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    2dd4:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2dd8:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    2dda:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2ddc:	d00d      	beq.n	2dfa <nrf_gpio_pin_port_decode+0x5e>
    2dde:	2b01      	cmp	r3, #1
    2de0:	d011      	beq.n	2e06 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    2de2:	490d      	ldr	r1, [pc, #52]	; (2e18 <nrf_gpio_pin_port_decode+0x7c>)
    2de4:	480a      	ldr	r0, [pc, #40]	; (2e10 <nrf_gpio_pin_port_decode+0x74>)
    2de6:	4a0b      	ldr	r2, [pc, #44]	; (2e14 <nrf_gpio_pin_port_decode+0x78>)
    2de8:	f240 232e 	movw	r3, #558	; 0x22e
    2dec:	f004 fc87 	bl	76fe <printk>
    2df0:	4808      	ldr	r0, [pc, #32]	; (2e14 <nrf_gpio_pin_port_decode+0x78>)
    2df2:	f240 212e 	movw	r1, #558	; 0x22e
    2df6:	f004 fbae 	bl	7556 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2dfa:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    2dfe:	bd10      	pop	{r4, pc}
    switch (port)
    2e00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2e04:	e7d4      	b.n	2db0 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    2e06:	4805      	ldr	r0, [pc, #20]	; (2e1c <nrf_gpio_pin_port_decode+0x80>)
    2e08:	e7f9      	b.n	2dfe <nrf_gpio_pin_port_decode+0x62>
    2e0a:	bf00      	nop
    2e0c:	000089e0 	.word	0x000089e0
    2e10:	000083db 	.word	0x000083db
    2e14:	000089ad 	.word	0x000089ad
    2e18:	00008bcd 	.word	0x00008bcd
    2e1c:	50000300 	.word	0x50000300

00002e20 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    2e20:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    2e22:	794b      	ldrb	r3, [r1, #5]
    2e24:	2b01      	cmp	r3, #1
    2e26:	d026      	beq.n	2e76 <uarte_nrfx_configure+0x56>
    2e28:	2b03      	cmp	r3, #3
    2e2a:	d121      	bne.n	2e70 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    2e2c:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    2e2e:	798b      	ldrb	r3, [r1, #6]
    2e30:	2b03      	cmp	r3, #3
    2e32:	d11d      	bne.n	2e70 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    2e34:	79cc      	ldrb	r4, [r1, #7]
    2e36:	b10c      	cbz	r4, 2e3c <uarte_nrfx_configure+0x1c>
    2e38:	2c01      	cmp	r4, #1
    2e3a:	d119      	bne.n	2e70 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    2e3c:	790a      	ldrb	r2, [r1, #4]
    2e3e:	b112      	cbz	r2, 2e46 <uarte_nrfx_configure+0x26>
    2e40:	2a02      	cmp	r2, #2
    2e42:	d115      	bne.n	2e70 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    2e44:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    2e46:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    2e48:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    2e4a:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    2e4e:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    2e50:	d065      	beq.n	2f1e <uarte_nrfx_configure+0xfe>
    2e52:	d82d      	bhi.n	2eb0 <uarte_nrfx_configure+0x90>
    2e54:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    2e58:	d064      	beq.n	2f24 <uarte_nrfx_configure+0x104>
    2e5a:	d816      	bhi.n	2e8a <uarte_nrfx_configure+0x6a>
    2e5c:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    2e60:	d062      	beq.n	2f28 <uarte_nrfx_configure+0x108>
    2e62:	d80a      	bhi.n	2e7a <uarte_nrfx_configure+0x5a>
    2e64:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    2e68:	d061      	beq.n	2f2e <uarte_nrfx_configure+0x10e>
    2e6a:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    2e6e:	d061      	beq.n	2f34 <uarte_nrfx_configure+0x114>
    2e70:	f06f 0085 	mvn.w	r0, #133	; 0x85
    2e74:	e052      	b.n	2f1c <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    2e76:	2600      	movs	r6, #0
    2e78:	e7d9      	b.n	2e2e <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    2e7a:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    2e7e:	d05c      	beq.n	2f3a <uarte_nrfx_configure+0x11a>
    2e80:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    2e84:	d1f4      	bne.n	2e70 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2e86:	4b37      	ldr	r3, [pc, #220]	; (2f64 <uarte_nrfx_configure+0x144>)
    2e88:	e03c      	b.n	2f04 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2e8a:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    2e8e:	d057      	beq.n	2f40 <uarte_nrfx_configure+0x120>
    2e90:	d807      	bhi.n	2ea2 <uarte_nrfx_configure+0x82>
    2e92:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    2e96:	d055      	beq.n	2f44 <uarte_nrfx_configure+0x124>
    2e98:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    2e9c:	d1e8      	bne.n	2e70 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2e9e:	4b32      	ldr	r3, [pc, #200]	; (2f68 <uarte_nrfx_configure+0x148>)
    2ea0:	e030      	b.n	2f04 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2ea2:	f647 2712 	movw	r7, #31250	; 0x7a12
    2ea6:	42bb      	cmp	r3, r7
    2ea8:	d1e2      	bne.n	2e70 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2eaa:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2eae:	e029      	b.n	2f04 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2eb0:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    2eb4:	d048      	beq.n	2f48 <uarte_nrfx_configure+0x128>
    2eb6:	d813      	bhi.n	2ee0 <uarte_nrfx_configure+0xc0>
    2eb8:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    2ebc:	d047      	beq.n	2f4e <uarte_nrfx_configure+0x12e>
    2ebe:	d809      	bhi.n	2ed4 <uarte_nrfx_configure+0xb4>
    2ec0:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    2ec4:	42bb      	cmp	r3, r7
    2ec6:	d044      	beq.n	2f52 <uarte_nrfx_configure+0x132>
    2ec8:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    2ecc:	d1d0      	bne.n	2e70 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2ece:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2ed2:	e017      	b.n	2f04 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2ed4:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    2ed8:	d1ca      	bne.n	2e70 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2eda:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2ede:	e011      	b.n	2f04 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2ee0:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    2ee4:	d038      	beq.n	2f58 <uarte_nrfx_configure+0x138>
    2ee6:	d808      	bhi.n	2efa <uarte_nrfx_configure+0xda>
    2ee8:	4f20      	ldr	r7, [pc, #128]	; (2f6c <uarte_nrfx_configure+0x14c>)
    2eea:	42bb      	cmp	r3, r7
    2eec:	d037      	beq.n	2f5e <uarte_nrfx_configure+0x13e>
    2eee:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    2ef2:	d1bd      	bne.n	2e70 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2ef4:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    2ef8:	e004      	b.n	2f04 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2efa:	4f1d      	ldr	r7, [pc, #116]	; (2f70 <uarte_nrfx_configure+0x150>)
    2efc:	42bb      	cmp	r3, r7
    2efe:	d1b7      	bne.n	2e70 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    2f00:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2f04:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    2f08:	6903      	ldr	r3, [r0, #16]
    2f0a:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    2f0c:	4334      	orrs	r4, r6
    2f0e:	4322      	orrs	r2, r4
    2f10:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    2f12:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    2f16:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    2f1a:	2000      	movs	r0, #0
}
    2f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2f1e:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2f22:	e7ef      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2f24:	4b13      	ldr	r3, [pc, #76]	; (2f74 <uarte_nrfx_configure+0x154>)
    2f26:	e7ed      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2f28:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2f2c:	e7ea      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    2f2e:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2f32:	e7e7      	b.n	2f04 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    2f34:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    2f38:	e7e4      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2f3a:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2f3e:	e7e1      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2f40:	4b0d      	ldr	r3, [pc, #52]	; (2f78 <uarte_nrfx_configure+0x158>)
    2f42:	e7df      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2f44:	4b0d      	ldr	r3, [pc, #52]	; (2f7c <uarte_nrfx_configure+0x15c>)
    2f46:	e7dd      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2f48:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2f4c:	e7da      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2f4e:	4b0c      	ldr	r3, [pc, #48]	; (2f80 <uarte_nrfx_configure+0x160>)
    2f50:	e7d8      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2f52:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2f56:	e7d5      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2f58:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2f5c:	e7d2      	b.n	2f04 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2f5e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2f62:	e7cf      	b.n	2f04 <uarte_nrfx_configure+0xe4>
    2f64:	0013b000 	.word	0x0013b000
    2f68:	004ea000 	.word	0x004ea000
    2f6c:	0003d090 	.word	0x0003d090
    2f70:	000f4240 	.word	0x000f4240
    2f74:	00275000 	.word	0x00275000
    2f78:	0075c000 	.word	0x0075c000
    2f7c:	003af000 	.word	0x003af000
    2f80:	013a9000 	.word	0x013a9000

00002f84 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    2f84:	6802      	ldr	r2, [r0, #0]
    switch (port)
    2f86:	0953      	lsrs	r3, r2, #5
{
    2f88:	b510      	push	{r4, lr}
    2f8a:	4604      	mov	r4, r0
    switch (port)
    2f8c:	d02c      	beq.n	2fe8 <nrf_gpio_pin_port_decode+0x64>
    2f8e:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    2f90:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2f94:	bf18      	it	ne
    2f96:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    2f98:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    2f9c:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    2f9e:	07db      	lsls	r3, r3, #31
    2fa0:	d40b      	bmi.n	2fba <nrf_gpio_pin_port_decode+0x36>
    2fa2:	4914      	ldr	r1, [pc, #80]	; (2ff4 <nrf_gpio_pin_port_decode+0x70>)
    2fa4:	4814      	ldr	r0, [pc, #80]	; (2ff8 <nrf_gpio_pin_port_decode+0x74>)
    2fa6:	4a15      	ldr	r2, [pc, #84]	; (2ffc <nrf_gpio_pin_port_decode+0x78>)
    2fa8:	f240 2329 	movw	r3, #553	; 0x229
    2fac:	f004 fba7 	bl	76fe <printk>
    2fb0:	4812      	ldr	r0, [pc, #72]	; (2ffc <nrf_gpio_pin_port_decode+0x78>)
    2fb2:	f240 2129 	movw	r1, #553	; 0x229
    2fb6:	f004 face 	bl	7556 <assert_post_action>
    uint32_t pin_number = *p_pin;
    2fba:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    2fbc:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2fc0:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    2fc2:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2fc4:	d00d      	beq.n	2fe2 <nrf_gpio_pin_port_decode+0x5e>
    2fc6:	2b01      	cmp	r3, #1
    2fc8:	d011      	beq.n	2fee <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    2fca:	490d      	ldr	r1, [pc, #52]	; (3000 <nrf_gpio_pin_port_decode+0x7c>)
    2fcc:	480a      	ldr	r0, [pc, #40]	; (2ff8 <nrf_gpio_pin_port_decode+0x74>)
    2fce:	4a0b      	ldr	r2, [pc, #44]	; (2ffc <nrf_gpio_pin_port_decode+0x78>)
    2fd0:	f240 232e 	movw	r3, #558	; 0x22e
    2fd4:	f004 fb93 	bl	76fe <printk>
    2fd8:	4808      	ldr	r0, [pc, #32]	; (2ffc <nrf_gpio_pin_port_decode+0x78>)
    2fda:	f240 212e 	movw	r1, #558	; 0x22e
    2fde:	f004 faba 	bl	7556 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2fe2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    2fe6:	bd10      	pop	{r4, pc}
    switch (port)
    2fe8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2fec:	e7d4      	b.n	2f98 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    2fee:	4805      	ldr	r0, [pc, #20]	; (3004 <nrf_gpio_pin_port_decode+0x80>)
    2ff0:	e7f9      	b.n	2fe6 <nrf_gpio_pin_port_decode+0x62>
    2ff2:	bf00      	nop
    2ff4:	000089e0 	.word	0x000089e0
    2ff8:	000083db 	.word	0x000083db
    2ffc:	000089ad 	.word	0x000089ad
    3000:	00008bcd 	.word	0x00008bcd
    3004:	50000300 	.word	0x50000300

00003008 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    3008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    300a:	6906      	ldr	r6, [r0, #16]
{
    300c:	4605      	mov	r5, r0
    300e:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    3010:	f004 fef1 	bl	7df6 <k_is_in_isr>
    3014:	b910      	cbnz	r0, 301c <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    3016:	4b2c      	ldr	r3, [pc, #176]	; (30c8 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    3018:	781b      	ldrb	r3, [r3, #0]
    301a:	b983      	cbnz	r3, 303e <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    301c:	f04f 0320 	mov.w	r3, #32
    3020:	f3ef 8411 	mrs	r4, BASEPRI
    3024:	f383 8812 	msr	BASEPRI_MAX, r3
    3028:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    302c:	4628      	mov	r0, r5
    302e:	f004 fd94 	bl	7b5a <is_tx_ready>
    3032:	bb28      	cbnz	r0, 3080 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    3034:	f384 8811 	msr	BASEPRI, r4
    3038:	f3bf 8f6f 	isb	sy
}
    303c:	e7ee      	b.n	301c <uarte_nrfx_poll_out+0x14>
{
    303e:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    3040:	4628      	mov	r0, r5
    3042:	f004 fd8a 	bl	7b5a <is_tx_ready>
    3046:	b970      	cbnz	r0, 3066 <uarte_nrfx_poll_out+0x5e>
    3048:	2001      	movs	r0, #1
    304a:	f004 fdd8 	bl	7bfe <nrfx_busy_wait>
    304e:	3c01      	subs	r4, #1
    3050:	d1f6      	bne.n	3040 <uarte_nrfx_poll_out+0x38>
    3052:	2100      	movs	r1, #0
    3054:	2021      	movs	r0, #33	; 0x21
    3056:	f003 f90d 	bl	6274 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    305a:	e7f0      	b.n	303e <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    305c:	f384 8811 	msr	BASEPRI, r4
    3060:	f3bf 8f6f 	isb	sy
}
    3064:	e7f5      	b.n	3052 <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    3066:	f04f 0320 	mov.w	r3, #32
    306a:	f3ef 8411 	mrs	r4, BASEPRI
    306e:	f383 8812 	msr	BASEPRI_MAX, r3
    3072:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    3076:	4628      	mov	r0, r5
    3078:	f004 fd6f 	bl	7b5a <is_tx_ready>
    307c:	2800      	cmp	r0, #0
    307e:	d0ed      	beq.n	305c <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    3080:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    3084:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    3086:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    3088:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    308a:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    308e:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3092:	2200      	movs	r2, #0
    3094:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    3098:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    309c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    30a0:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    30a4:	684a      	ldr	r2, [r1, #4]
    30a6:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    30a8:	bf41      	itttt	mi
    30aa:	2208      	movmi	r2, #8
    30ac:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    30b0:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    30b4:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    30b8:	2201      	movs	r2, #1
    30ba:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    30bc:	f384 8811 	msr	BASEPRI, r4
    30c0:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    30c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    30c6:	bf00      	nop
    30c8:	2000103d 	.word	0x2000103d

000030cc <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    30cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    30d0:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    30d4:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    30d6:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    30da:	2300      	movs	r3, #0
    30dc:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    30e0:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    30e2:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    30e4:	68eb      	ldr	r3, [r5, #12]
static int uarte_instance_init(const struct device *dev,
    30e6:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    30e8:	1c58      	adds	r0, r3, #1
    30ea:	d013      	beq.n	3114 <uarte_instance_init.isra.0+0x48>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    30ec:	a801      	add	r0, sp, #4
    30ee:	9301      	str	r3, [sp, #4]
    30f0:	f7ff ff48 	bl	2f84 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    30f4:	9a01      	ldr	r2, [sp, #4]
    30f6:	2301      	movs	r3, #1
    30f8:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    30fa:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    30fe:	68eb      	ldr	r3, [r5, #12]
    3100:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3102:	a801      	add	r0, sp, #4
    3104:	f7ff ff3e 	bl	2f84 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3108:	9b01      	ldr	r3, [sp, #4]
    310a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    310e:	2203      	movs	r2, #3
    3110:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    3114:	692b      	ldr	r3, [r5, #16]
    3116:	1c59      	adds	r1, r3, #1
    3118:	d011      	beq.n	313e <uarte_instance_init.isra.0+0x72>
			nrf_gpio_cfg_input(cfg->rx_pin,
    311a:	7f2a      	ldrb	r2, [r5, #28]
    311c:	9301      	str	r3, [sp, #4]
    311e:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3120:	a801      	add	r0, sp, #4
    3122:	bf14      	ite	ne
    3124:	f04f 0903 	movne.w	r9, #3
    3128:	f04f 0900 	moveq.w	r9, #0
    312c:	f7ff ff2a 	bl	2f84 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3130:	9b01      	ldr	r3, [sp, #4]
    3132:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3136:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    313a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    313e:	696b      	ldr	r3, [r5, #20]
    3140:	1c5a      	adds	r2, r3, #1
    3142:	d013      	beq.n	316c <uarte_instance_init.isra.0+0xa0>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3144:	a801      	add	r0, sp, #4
    3146:	9301      	str	r3, [sp, #4]
    3148:	f7ff ff1c 	bl	2f84 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    314c:	9a01      	ldr	r2, [sp, #4]
    314e:	2301      	movs	r3, #1
    3150:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    3152:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    3156:	696b      	ldr	r3, [r5, #20]
    3158:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    315a:	a801      	add	r0, sp, #4
    315c:	f7ff ff12 	bl	2f84 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3160:	9b01      	ldr	r3, [sp, #4]
    3162:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3166:	2203      	movs	r2, #3
    3168:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    316c:	69ab      	ldr	r3, [r5, #24]
    316e:	1c58      	adds	r0, r3, #1
    3170:	d011      	beq.n	3196 <uarte_instance_init.isra.0+0xca>
			nrf_gpio_cfg_input(cfg->cts_pin,
    3172:	7f6a      	ldrb	r2, [r5, #29]
    3174:	9301      	str	r3, [sp, #4]
    3176:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3178:	a801      	add	r0, sp, #4
    317a:	bf14      	ite	ne
    317c:	f04f 0903 	movne.w	r9, #3
    3180:	f04f 0900 	moveq.w	r9, #0
    3184:	f7ff fefe 	bl	2f84 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3188:	9b01      	ldr	r3, [sp, #4]
    318a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    318e:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    3192:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    3196:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    319a:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    319c:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    31a0:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    31a4:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    31a8:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    31ac:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    31ae:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    31b2:	3104      	adds	r1, #4
    31b4:	4630      	mov	r0, r6
    31b6:	f7ff fe33 	bl	2e20 <uarte_nrfx_configure>
	if (err) {
    31ba:	4605      	mov	r5, r0
    31bc:	2800      	cmp	r0, #0
    31be:	d146      	bne.n	324e <uarte_instance_init.isra.0+0x182>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    31c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    31c4:	0799      	lsls	r1, r3, #30
    31c6:	d519      	bpl.n	31fc <uarte_instance_init.isra.0+0x130>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    31c8:	f107 0012 	add.w	r0, r7, #18
    31cc:	f001 f820 	bl	4210 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    31d0:	4b22      	ldr	r3, [pc, #136]	; (325c <uarte_instance_init.isra.0+0x190>)
    31d2:	4298      	cmp	r0, r3
    31d4:	d13f      	bne.n	3256 <uarte_instance_init.isra.0+0x18a>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    31d6:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    31d8:	00c3      	lsls	r3, r0, #3
    31da:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    31de:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    31e2:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    31e6:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    31ea:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    31ee:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    31f2:	4a1b      	ldr	r2, [pc, #108]	; (3260 <uarte_instance_init.isra.0+0x194>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    31f4:	2301      	movs	r3, #1
    31f6:	4083      	lsls	r3, r0
    31f8:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    31fc:	2308      	movs	r3, #8
    31fe:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    3202:	f898 3008 	ldrb.w	r3, [r8, #8]
    3206:	b95b      	cbnz	r3, 3220 <uarte_instance_init.isra.0+0x154>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3208:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    320c:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    3210:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    3214:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    3218:	2301      	movs	r3, #1
    321a:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    321e:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    3220:	f8d8 3004 	ldr.w	r3, [r8, #4]
    3224:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    3226:	bf5c      	itt	pl
    3228:	f44f 7280 	movpl.w	r2, #256	; 0x100
    322c:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    3230:	06db      	lsls	r3, r3, #27
    3232:	bf44      	itt	mi
    3234:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    3238:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    323c:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    323e:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    3240:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    3244:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3248:	2301      	movs	r3, #1
    324a:	60a3      	str	r3, [r4, #8]
    324c:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    324e:	4628      	mov	r0, r5
    3250:	b003      	add	sp, #12
    3252:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    3256:	f06f 0504 	mvn.w	r5, #4
    325a:	e7f8      	b.n	324e <uarte_instance_init.isra.0+0x182>
    325c:	0bad0000 	.word	0x0bad0000
    3260:	4001f000 	.word	0x4001f000

00003264 <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3264:	4919      	ldr	r1, [pc, #100]	; (32cc <sys_clock_timeout_handler+0x68>)
{
    3266:	b570      	push	{r4, r5, r6, lr}
    3268:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    326a:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    326e:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    3270:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    3274:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    3278:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    327a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    327e:	f04f 0500 	mov.w	r5, #0
    3282:	d20a      	bcs.n	329a <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    3284:	4b12      	ldr	r3, [pc, #72]	; (32d0 <sys_clock_timeout_handler+0x6c>)
    3286:	6819      	ldr	r1, [r3, #0]
    3288:	060a      	lsls	r2, r1, #24
    328a:	0a0b      	lsrs	r3, r1, #8
    328c:	1992      	adds	r2, r2, r6
    328e:	4911      	ldr	r1, [pc, #68]	; (32d4 <sys_clock_timeout_handler+0x70>)
    3290:	f143 0300 	adc.w	r3, r3, #0
    3294:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    3298:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    329a:	f003 fd17 	bl	6ccc <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    329e:	00a3      	lsls	r3, r4, #2
    32a0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    32a4:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    32a8:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    32ac:	42b2      	cmp	r2, r6
    32ae:	d10b      	bne.n	32c8 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    32b0:	b91d      	cbnz	r5, 32ba <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    32b2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    32b6:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    32ba:	4b07      	ldr	r3, [pc, #28]	; (32d8 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    32bc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    32c0:	fa00 f404 	lsl.w	r4, r0, r4
    32c4:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    32c8:	bd70      	pop	{r4, r5, r6, pc}
    32ca:	bf00      	nop
    32cc:	200003e0 	.word	0x200003e0
    32d0:	20000b08 	.word	0x20000b08
    32d4:	200003c8 	.word	0x200003c8
    32d8:	40011000 	.word	0x40011000

000032dc <compare_int_lock>:
{
    32dc:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    32de:	2301      	movs	r3, #1
    32e0:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    32e2:	4a11      	ldr	r2, [pc, #68]	; (3328 <compare_int_lock+0x4c>)
    32e4:	f3bf 8f5b 	dmb	ish
    32e8:	43dc      	mvns	r4, r3
    32ea:	e852 1f00 	ldrex	r1, [r2]
    32ee:	ea01 0c04 	and.w	ip, r1, r4
    32f2:	e842 ce00 	strex	lr, ip, [r2]
    32f6:	f1be 0f00 	cmp.w	lr, #0
    32fa:	d1f6      	bne.n	32ea <compare_int_lock+0xe>
    32fc:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3300:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    3304:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    3308:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    330c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    3310:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    3314:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3318:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    331c:	420b      	tst	r3, r1
}
    331e:	bf14      	ite	ne
    3320:	2001      	movne	r0, #1
    3322:	2000      	moveq	r0, #0
    3324:	bd10      	pop	{r4, pc}
    3326:	bf00      	nop
    3328:	20000b04 	.word	0x20000b04

0000332c <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    332c:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    332e:	4a12      	ldr	r2, [pc, #72]	; (3378 <compare_int_unlock.part.0+0x4c>)
    3330:	f3bf 8f5b 	dmb	ish
    3334:	4083      	lsls	r3, r0
    3336:	e852 1f00 	ldrex	r1, [r2]
    333a:	4319      	orrs	r1, r3
    333c:	e842 1c00 	strex	ip, r1, [r2]
    3340:	f1bc 0f00 	cmp.w	ip, #0
    3344:	d1f7      	bne.n	3336 <compare_int_unlock.part.0+0xa>
    3346:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    334a:	4a0c      	ldr	r2, [pc, #48]	; (337c <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    334c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    3350:	4083      	lsls	r3, r0
    3352:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    3356:	4b0a      	ldr	r3, [pc, #40]	; (3380 <compare_int_unlock.part.0+0x54>)
    3358:	f3bf 8f5b 	dmb	ish
    335c:	681b      	ldr	r3, [r3, #0]
    335e:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    3362:	fa23 f000 	lsr.w	r0, r3, r0
    3366:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3368:	bf42      	ittt	mi
    336a:	4b06      	ldrmi	r3, [pc, #24]	; (3384 <compare_int_unlock.part.0+0x58>)
    336c:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    3370:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    3374:	4770      	bx	lr
    3376:	bf00      	nop
    3378:	20000b04 	.word	0x20000b04
    337c:	40011000 	.word	0x40011000
    3380:	20000b00 	.word	0x20000b00
    3384:	e000e100 	.word	0xe000e100

00003388 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    3388:	4b0d      	ldr	r3, [pc, #52]	; (33c0 <z_nrf_rtc_timer_read+0x38>)
    338a:	681b      	ldr	r3, [r3, #0]
    338c:	0a19      	lsrs	r1, r3, #8
    338e:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    3390:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    3394:	4b0b      	ldr	r3, [pc, #44]	; (33c4 <z_nrf_rtc_timer_read+0x3c>)
    3396:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    339a:	18c0      	adds	r0, r0, r3
    339c:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    33a0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    33a4:	d20a      	bcs.n	33bc <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    33a6:	4b08      	ldr	r3, [pc, #32]	; (33c8 <z_nrf_rtc_timer_read+0x40>)
    33a8:	e9d3 2300 	ldrd	r2, r3, [r3]
    33ac:	4299      	cmp	r1, r3
    33ae:	bf08      	it	eq
    33b0:	4290      	cmpeq	r0, r2
    33b2:	d203      	bcs.n	33bc <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    33b4:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    33b8:	f141 0100 	adc.w	r1, r1, #0
}
    33bc:	4770      	bx	lr
    33be:	bf00      	nop
    33c0:	20000b08 	.word	0x20000b08
    33c4:	40011000 	.word	0x40011000
    33c8:	200003c8 	.word	0x200003c8

000033cc <compare_set>:
{
    33cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    33d0:	b085      	sub	sp, #20
    33d2:	4616      	mov	r6, r2
    33d4:	461f      	mov	r7, r3
    33d6:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    33d8:	f7ff ff80 	bl	32dc <compare_int_lock>
    33dc:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    33de:	f7ff ffd3 	bl	3388 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    33e2:	42b9      	cmp	r1, r7
    33e4:	bf08      	it	eq
    33e6:	42b0      	cmpeq	r0, r6
    33e8:	d27f      	bcs.n	34ea <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    33ea:	ebb6 0800 	subs.w	r8, r6, r0
    33ee:	eb67 0901 	sbc.w	r9, r7, r1
    33f2:	2300      	movs	r3, #0
    33f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    33f8:	454b      	cmp	r3, r9
    33fa:	bf08      	it	eq
    33fc:	4542      	cmpeq	r2, r8
    33fe:	f0c0 8085 	bcc.w	350c <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    3402:	4b44      	ldr	r3, [pc, #272]	; (3514 <compare_set+0x148>)
    3404:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    3408:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    340c:	429f      	cmp	r7, r3
    340e:	bf08      	it	eq
    3410:	4296      	cmpeq	r6, r2
    3412:	d054      	beq.n	34be <compare_set+0xf2>
    3414:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3418:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    341c:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    3420:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3424:	fa0b f205 	lsl.w	r2, fp, r5
    3428:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    342c:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3430:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    3434:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    3436:	4a38      	ldr	r2, [pc, #224]	; (3518 <compare_set+0x14c>)
    return p_reg->CC[ch];
    3438:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    343c:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3440:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    3444:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    3448:	461c      	mov	r4, r3
    344a:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    344c:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    3450:	eba0 000a 	sub.w	r0, r0, sl
    3454:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3458:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    345c:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    345e:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    3462:	d105      	bne.n	3470 <compare_set+0xa4>
    3464:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    3466:	2013      	movs	r0, #19
    3468:	f004 fcd1 	bl	7e0e <z_impl_k_busy_wait>
    346c:	4a2a      	ldr	r2, [pc, #168]	; (3518 <compare_set+0x14c>)
    346e:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    3470:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    3472:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    3476:	eba4 000c 	sub.w	r0, r4, ip
    347a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    347e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    3482:	bf88      	it	hi
    3484:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    3486:	2000      	movs	r0, #0
    3488:	f8c8 0000 	str.w	r0, [r8]
    348c:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    3490:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    3494:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    3498:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    349c:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    34a0:	4582      	cmp	sl, r0
    34a2:	d006      	beq.n	34b2 <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    34a4:	1a20      	subs	r0, r4, r0
    34a6:	3802      	subs	r0, #2
    34a8:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    34ac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    34b0:	d819      	bhi.n	34e6 <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    34b2:	1ae4      	subs	r4, r4, r3
    34b4:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    34b8:	1932      	adds	r2, r6, r4
    34ba:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    34be:	4c15      	ldr	r4, [pc, #84]	; (3514 <compare_set+0x148>)
    34c0:	0129      	lsls	r1, r5, #4
    34c2:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    34c6:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    34ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    34cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    34ce:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    34d0:	6043      	str	r3, [r0, #4]
	return ret;
    34d2:	2400      	movs	r4, #0
	if (key) {
    34d4:	9b01      	ldr	r3, [sp, #4]
    34d6:	b113      	cbz	r3, 34de <compare_set+0x112>
    34d8:	4628      	mov	r0, r5
    34da:	f7ff ff27 	bl	332c <compare_int_unlock.part.0>
}
    34de:	4620      	mov	r0, r4
    34e0:	b005      	add	sp, #20
    34e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    34e6:	4620      	mov	r0, r4
    34e8:	e7b0      	b.n	344c <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    34ea:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    34ec:	4a0b      	ldr	r2, [pc, #44]	; (351c <compare_set+0x150>)
    34ee:	f3bf 8f5b 	dmb	ish
    34f2:	40ab      	lsls	r3, r5
    34f4:	e852 1f00 	ldrex	r1, [r2]
    34f8:	4319      	orrs	r1, r3
    34fa:	e842 1000 	strex	r0, r1, [r2]
    34fe:	2800      	cmp	r0, #0
    3500:	d1f8      	bne.n	34f4 <compare_set+0x128>
    3502:	f3bf 8f5b 	dmb	ish
    3506:	4632      	mov	r2, r6
    3508:	463b      	mov	r3, r7
    350a:	e7d8      	b.n	34be <compare_set+0xf2>
			return -EINVAL;
    350c:	f06f 0415 	mvn.w	r4, #21
    3510:	e7e0      	b.n	34d4 <compare_set+0x108>
    3512:	bf00      	nop
    3514:	200003d0 	.word	0x200003d0
    3518:	40011000 	.word	0x40011000
    351c:	20000b00 	.word	0x20000b00

00003520 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    3520:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    3522:	4b19      	ldr	r3, [pc, #100]	; (3588 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    3524:	4d19      	ldr	r5, [pc, #100]	; (358c <sys_clock_driver_init+0x6c>)
    3526:	2400      	movs	r4, #0
    3528:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    352c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    3530:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    3534:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    3538:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    353c:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3540:	4b13      	ldr	r3, [pc, #76]	; (3590 <sys_clock_driver_init+0x70>)
    3542:	2602      	movs	r6, #2
    3544:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    3548:	2101      	movs	r1, #1
    354a:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    354e:	2011      	movs	r0, #17
    3550:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    3554:	4622      	mov	r2, r4
    3556:	f7fe f9b5 	bl	18c4 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    355a:	2011      	movs	r0, #17
    355c:	f7fe f994 	bl	1888 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    3560:	4a0c      	ldr	r2, [pc, #48]	; (3594 <sys_clock_driver_init+0x74>)
    3562:	2301      	movs	r3, #1
    3564:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    3566:	4a0c      	ldr	r2, [pc, #48]	; (3598 <sys_clock_driver_init+0x78>)
    3568:	602b      	str	r3, [r5, #0]
    356a:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    356c:	4b0b      	ldr	r3, [pc, #44]	; (359c <sys_clock_driver_init+0x7c>)
    356e:	4a0c      	ldr	r2, [pc, #48]	; (35a0 <sys_clock_driver_init+0x80>)
    3570:	9300      	str	r3, [sp, #0]
    3572:	9401      	str	r4, [sp, #4]
    3574:	2300      	movs	r3, #0
    3576:	4620      	mov	r0, r4
    3578:	f7ff ff28 	bl	33cc <compare_set>

	z_nrf_clock_control_lf_on(mode);
    357c:	4630      	mov	r0, r6
    357e:	f7ff f907 	bl	2790 <z_nrf_clock_control_lf_on>

	return 0;
}
    3582:	4620      	mov	r0, r4
    3584:	b002      	add	sp, #8
    3586:	bd70      	pop	{r4, r5, r6, pc}
    3588:	200003d0 	.word	0x200003d0
    358c:	40011000 	.word	0x40011000
    3590:	e000e100 	.word	0xe000e100
    3594:	40011008 	.word	0x40011008
    3598:	20000b04 	.word	0x20000b04
    359c:	00003265 	.word	0x00003265
    35a0:	007fffff 	.word	0x007fffff

000035a4 <rtc_nrf_isr>:
{
    35a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    35a8:	4c34      	ldr	r4, [pc, #208]	; (367c <rtc_nrf_isr+0xd8>)
    35aa:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    35ae:	079a      	lsls	r2, r3, #30
    35b0:	d509      	bpl.n	35c6 <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    35b2:	4b33      	ldr	r3, [pc, #204]	; (3680 <rtc_nrf_isr+0xdc>)
    35b4:	681a      	ldr	r2, [r3, #0]
    35b6:	b132      	cbz	r2, 35c6 <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    35b8:	2200      	movs	r2, #0
    35ba:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    35bc:	4a31      	ldr	r2, [pc, #196]	; (3684 <rtc_nrf_isr+0xe0>)
    35be:	681b      	ldr	r3, [r3, #0]
    35c0:	6813      	ldr	r3, [r2, #0]
    35c2:	3301      	adds	r3, #1
    35c4:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    35c6:	f04f 0320 	mov.w	r3, #32
    35ca:	f3ef 8211 	mrs	r2, BASEPRI
    35ce:	f383 8812 	msr	BASEPRI_MAX, r3
    35d2:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    35d6:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    35da:	03db      	lsls	r3, r3, #15
    35dc:	d512      	bpl.n	3604 <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    35de:	f3bf 8f5b 	dmb	ish
    35e2:	4b29      	ldr	r3, [pc, #164]	; (3688 <rtc_nrf_isr+0xe4>)
    35e4:	e853 1f00 	ldrex	r1, [r3]
    35e8:	f021 0001 	bic.w	r0, r1, #1
    35ec:	e843 0600 	strex	r6, r0, [r3]
    35f0:	2e00      	cmp	r6, #0
    35f2:	d1f7      	bne.n	35e4 <rtc_nrf_isr+0x40>
    35f4:	f3bf 8f5b 	dmb	ish
    35f8:	4b24      	ldr	r3, [pc, #144]	; (368c <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    35fa:	2900      	cmp	r1, #0
    35fc:	d136      	bne.n	366c <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    35fe:	6819      	ldr	r1, [r3, #0]
		if (result) {
    3600:	2900      	cmp	r1, #0
    3602:	d133      	bne.n	366c <rtc_nrf_isr+0xc8>
{
    3604:	2300      	movs	r3, #0
	__asm__ volatile(
    3606:	f382 8811 	msr	BASEPRI, r2
    360a:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    360e:	b353      	cbz	r3, 3666 <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    3610:	f7ff feba 	bl	3388 <z_nrf_rtc_timer_read>
    3614:	4606      	mov	r6, r0
	__asm__ volatile(
    3616:	f04f 0320 	mov.w	r3, #32
    361a:	f3ef 8011 	mrs	r0, BASEPRI
    361e:	f383 8812 	msr	BASEPRI_MAX, r3
    3622:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    3626:	4b1a      	ldr	r3, [pc, #104]	; (3690 <rtc_nrf_isr+0xec>)
    3628:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    362c:	4549      	cmp	r1, r9
    362e:	bf08      	it	eq
    3630:	4546      	cmpeq	r6, r8
    3632:	f04f 0200 	mov.w	r2, #0
    3636:	d31e      	bcc.n	3676 <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3638:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    363c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
			user_context = cc_data[chan].user_context;
    3640:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    3644:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    3648:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    364a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    364e:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    3652:	f380 8811 	msr	BASEPRI, r0
    3656:	f3bf 8f6f 	isb	sy
		if (handler) {
    365a:	b121      	cbz	r1, 3666 <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    365c:	9500      	str	r5, [sp, #0]
    365e:	4642      	mov	r2, r8
    3660:	464b      	mov	r3, r9
    3662:	2000      	movs	r0, #0
    3664:	4788      	blx	r1
}
    3666:	b003      	add	sp, #12
    3668:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    366c:	2100      	movs	r1, #0
    366e:	6019      	str	r1, [r3, #0]
    3670:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    3672:	2301      	movs	r3, #1
}
    3674:	e7c7      	b.n	3606 <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    3676:	4611      	mov	r1, r2
    3678:	e7eb      	b.n	3652 <rtc_nrf_isr+0xae>
    367a:	bf00      	nop
    367c:	40011000 	.word	0x40011000
    3680:	40011104 	.word	0x40011104
    3684:	20000b08 	.word	0x20000b08
    3688:	20000b00 	.word	0x20000b00
    368c:	40011140 	.word	0x40011140
    3690:	200003d0 	.word	0x200003d0

00003694 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3694:	4b14      	ldr	r3, [pc, #80]	; (36e8 <sys_clock_set_timeout+0x54>)
{
    3696:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    3698:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    369c:	bf08      	it	eq
    369e:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    36a0:	1e44      	subs	r4, r0, #1
    36a2:	2c00      	cmp	r4, #0
    36a4:	dd1e      	ble.n	36e4 <sys_clock_set_timeout+0x50>
    36a6:	429c      	cmp	r4, r3
    36a8:	bfa8      	it	ge
    36aa:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    36ac:	f7ff fe6c 	bl	3388 <z_nrf_rtc_timer_read>
    36b0:	4b0e      	ldr	r3, [pc, #56]	; (36ec <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    36b2:	490f      	ldr	r1, [pc, #60]	; (36f0 <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    36b4:	e9d3 2300 	ldrd	r2, r3, [r3]
    36b8:	1a80      	subs	r0, r0, r2
		ticks = 0;
    36ba:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    36be:	bf28      	it	cs
    36c0:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    36c2:	3001      	adds	r0, #1
    36c4:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    36c6:	4808      	ldr	r0, [pc, #32]	; (36e8 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    36c8:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    36ca:	4284      	cmp	r4, r0
    36cc:	bf28      	it	cs
    36ce:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    36d0:	1912      	adds	r2, r2, r4
    36d2:	f04f 0000 	mov.w	r0, #0
    36d6:	9001      	str	r0, [sp, #4]
    36d8:	f143 0300 	adc.w	r3, r3, #0
    36dc:	f7ff fe76 	bl	33cc <compare_set>
}
    36e0:	b002      	add	sp, #8
    36e2:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    36e4:	2400      	movs	r4, #0
    36e6:	e7e1      	b.n	36ac <sys_clock_set_timeout+0x18>
    36e8:	007fffff 	.word	0x007fffff
    36ec:	200003e0 	.word	0x200003e0
    36f0:	00003265 	.word	0x00003265

000036f4 <sys_clock_elapsed>:
{
    36f4:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    36f6:	f7ff fe47 	bl	3388 <z_nrf_rtc_timer_read>
    36fa:	4b02      	ldr	r3, [pc, #8]	; (3704 <sys_clock_elapsed+0x10>)
    36fc:	681b      	ldr	r3, [r3, #0]
}
    36fe:	1ac0      	subs	r0, r0, r3
    3700:	bd08      	pop	{r3, pc}
    3702:	bf00      	nop
    3704:	200003e0 	.word	0x200003e0

00003708 <nrf_clock_is_running.constprop.0>:
NRF_STATIC_INLINE bool nrf_clock_is_running(NRF_CLOCK_Type const * p_reg,
    3708:	b508      	push	{r3, lr}
    switch (domain)
    370a:	b178      	cbz	r0, 372c <nrf_clock_is_running.constprop.0+0x24>
    370c:	2801      	cmp	r0, #1
    370e:	d01c      	beq.n	374a <nrf_clock_is_running.constprop.0+0x42>
            NRFX_ASSERT(0);
    3710:	4a14      	ldr	r2, [pc, #80]	; (3764 <nrf_clock_is_running.constprop.0+0x5c>)
    3712:	4915      	ldr	r1, [pc, #84]	; (3768 <nrf_clock_is_running.constprop.0+0x60>)
    3714:	4815      	ldr	r0, [pc, #84]	; (376c <nrf_clock_is_running.constprop.0+0x64>)
    3716:	f44f 734f 	mov.w	r3, #828	; 0x33c
    371a:	f003 fff0 	bl	76fe <printk>
    371e:	4811      	ldr	r0, [pc, #68]	; (3764 <nrf_clock_is_running.constprop.0+0x5c>)
    3720:	f44f 714f 	mov.w	r1, #828	; 0x33c
    3724:	f003 ff17 	bl	7556 <assert_post_action>
            return false;
    3728:	2000      	movs	r0, #0
    372a:	e00d      	b.n	3748 <nrf_clock_is_running.constprop.0+0x40>
            if (p_clk_src != NULL)
    372c:	b131      	cbz	r1, 373c <nrf_clock_is_running.constprop.0+0x34>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    372e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3732:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3736:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    373a:	600b      	str	r3, [r1, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    373c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3740:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3744:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
    3748:	bd08      	pop	{r3, pc}
            if (p_clk_src != NULL)
    374a:	b131      	cbz	r1, 375a <nrf_clock_is_running.constprop.0+0x52>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    374c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3750:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    3754:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    3758:	700b      	strb	r3, [r1, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    375a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    375e:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    3762:	e7ef      	b.n	3744 <nrf_clock_is_running.constprop.0+0x3c>
    3764:	00008a25 	.word	0x00008a25
    3768:	00008bcd 	.word	0x00008bcd
    376c:	000083db 	.word	0x000083db

00003770 <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    3770:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    3772:	4604      	mov	r4, r0
    3774:	b948      	cbnz	r0, 378a <nrfx_clock_init+0x1a>
    3776:	490a      	ldr	r1, [pc, #40]	; (37a0 <nrfx_clock_init+0x30>)
    3778:	480a      	ldr	r0, [pc, #40]	; (37a4 <nrfx_clock_init+0x34>)
    377a:	4a0b      	ldr	r2, [pc, #44]	; (37a8 <nrfx_clock_init+0x38>)
    377c:	23bd      	movs	r3, #189	; 0xbd
    377e:	f003 ffbe 	bl	76fe <printk>
    3782:	4809      	ldr	r0, [pc, #36]	; (37a8 <nrfx_clock_init+0x38>)
    3784:	21bd      	movs	r1, #189	; 0xbd
    3786:	f003 fee6 	bl	7556 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    378a:	4b08      	ldr	r3, [pc, #32]	; (37ac <nrfx_clock_init+0x3c>)
    378c:	791a      	ldrb	r2, [r3, #4]
    378e:	b922      	cbnz	r2, 379a <nrfx_clock_init+0x2a>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    3790:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    3792:	4807      	ldr	r0, [pc, #28]	; (37b0 <nrfx_clock_init+0x40>)
        m_clock_cb.event_handler = event_handler;
    3794:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    3796:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3798:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    379a:	4806      	ldr	r0, [pc, #24]	; (37b4 <nrfx_clock_init+0x44>)
    return err_code;
    379c:	e7fc      	b.n	3798 <nrfx_clock_init+0x28>
    379e:	bf00      	nop
    37a0:	00008a96 	.word	0x00008a96
    37a4:	000083db 	.word	0x000083db
    37a8:	00008a59 	.word	0x00008a59
    37ac:	20000b0c 	.word	0x20000b0c
    37b0:	0bad0000 	.word	0x0bad0000
    37b4:	0bad000c 	.word	0x0bad000c

000037b8 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    37b8:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    37ba:	4b0b      	ldr	r3, [pc, #44]	; (37e8 <nrfx_clock_enable+0x30>)
    37bc:	791b      	ldrb	r3, [r3, #4]
    37be:	b94b      	cbnz	r3, 37d4 <nrfx_clock_enable+0x1c>
    37c0:	490a      	ldr	r1, [pc, #40]	; (37ec <nrfx_clock_enable+0x34>)
    37c2:	480b      	ldr	r0, [pc, #44]	; (37f0 <nrfx_clock_enable+0x38>)
    37c4:	4a0b      	ldr	r2, [pc, #44]	; (37f4 <nrfx_clock_enable+0x3c>)
    37c6:	23d6      	movs	r3, #214	; 0xd6
    37c8:	f003 ff99 	bl	76fe <printk>
    37cc:	4809      	ldr	r0, [pc, #36]	; (37f4 <nrfx_clock_enable+0x3c>)
    37ce:	21d6      	movs	r1, #214	; 0xd6
    37d0:	f003 fec1 	bl	7556 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    37d4:	2000      	movs	r0, #0
    37d6:	f7fe f867 	bl	18a8 <arch_irq_is_enabled>
    37da:	b918      	cbnz	r0, 37e4 <nrfx_clock_enable+0x2c>
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    37dc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    37e0:	f7fe b852 	b.w	1888 <arch_irq_enable>
    37e4:	bd08      	pop	{r3, pc}
    37e6:	bf00      	nop
    37e8:	20000b0c 	.word	0x20000b0c
    37ec:	00008aa4 	.word	0x00008aa4
    37f0:	000083db 	.word	0x000083db
    37f4:	00008a59 	.word	0x00008a59

000037f8 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    37f8:	4b22      	ldr	r3, [pc, #136]	; (3884 <nrfx_clock_start+0x8c>)
    37fa:	791b      	ldrb	r3, [r3, #4]
{
    37fc:	b513      	push	{r0, r1, r4, lr}
    37fe:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    3800:	b95b      	cbnz	r3, 381a <nrfx_clock_start+0x22>
    3802:	4921      	ldr	r1, [pc, #132]	; (3888 <nrfx_clock_start+0x90>)
    3804:	4821      	ldr	r0, [pc, #132]	; (388c <nrfx_clock_start+0x94>)
    3806:	4a22      	ldr	r2, [pc, #136]	; (3890 <nrfx_clock_start+0x98>)
    3808:	f44f 7389 	mov.w	r3, #274	; 0x112
    380c:	f003 ff77 	bl	76fe <printk>
    3810:	481f      	ldr	r0, [pc, #124]	; (3890 <nrfx_clock_start+0x98>)
    3812:	f44f 7189 	mov.w	r1, #274	; 0x112
    3816:	f003 fe9e 	bl	7556 <assert_post_action>
    switch (domain)
    381a:	b174      	cbz	r4, 383a <nrfx_clock_start+0x42>
    381c:	2c01      	cmp	r4, #1
    381e:	d027      	beq.n	3870 <nrfx_clock_start+0x78>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    3820:	4a1b      	ldr	r2, [pc, #108]	; (3890 <nrfx_clock_start+0x98>)
    3822:	491c      	ldr	r1, [pc, #112]	; (3894 <nrfx_clock_start+0x9c>)
    3824:	4819      	ldr	r0, [pc, #100]	; (388c <nrfx_clock_start+0x94>)
    3826:	f44f 73a2 	mov.w	r3, #324	; 0x144
    382a:	f003 ff68 	bl	76fe <printk>
    382e:	4818      	ldr	r0, [pc, #96]	; (3890 <nrfx_clock_start+0x98>)
    3830:	f44f 71a2 	mov.w	r1, #324	; 0x144
    3834:	f003 fe8f 	bl	7556 <assert_post_action>
            break;
    }
}
    3838:	e016      	b.n	3868 <nrfx_clock_start+0x70>
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    383a:	a901      	add	r1, sp, #4
    383c:	4620      	mov	r0, r4
    383e:	f7ff ff63 	bl	3708 <nrf_clock_is_running.constprop.0>
    3842:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3846:	b188      	cbz	r0, 386c <nrfx_clock_start+0x74>
    3848:	9a01      	ldr	r2, [sp, #4]
    384a:	2a01      	cmp	r2, #1
    384c:	d10e      	bne.n	386c <nrfx_clock_start+0x74>
    p_reg->LFCLKSRC = (uint32_t)(source);
    384e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3852:	4b11      	ldr	r3, [pc, #68]	; (3898 <nrfx_clock_start+0xa0>)
    3854:	2200      	movs	r2, #0
    3856:	601a      	str	r2, [r3, #0]
    3858:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    385a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    385e:	2202      	movs	r2, #2
    3860:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3864:	2201      	movs	r2, #1
    3866:	609a      	str	r2, [r3, #8]
}
    3868:	b002      	add	sp, #8
    386a:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    386c:	2200      	movs	r2, #0
    386e:	e7ee      	b.n	384e <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3870:	4b0a      	ldr	r3, [pc, #40]	; (389c <nrfx_clock_start+0xa4>)
    3872:	2200      	movs	r2, #0
    3874:	601a      	str	r2, [r3, #0]
    3876:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3878:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    387c:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3880:	601c      	str	r4, [r3, #0]
}
    3882:	e7f1      	b.n	3868 <nrfx_clock_start+0x70>
    3884:	20000b0c 	.word	0x20000b0c
    3888:	00008aa4 	.word	0x00008aa4
    388c:	000083db 	.word	0x000083db
    3890:	00008a59 	.word	0x00008a59
    3894:	00008bcd 	.word	0x00008bcd
    3898:	40000104 	.word	0x40000104
    389c:	40000100 	.word	0x40000100

000038a0 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    38a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    38a2:	4d2f      	ldr	r5, [pc, #188]	; (3960 <nrfx_clock_stop+0xc0>)
    38a4:	792a      	ldrb	r2, [r5, #4]
{
    38a6:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    38a8:	b95a      	cbnz	r2, 38c2 <nrfx_clock_stop+0x22>
    38aa:	492e      	ldr	r1, [pc, #184]	; (3964 <nrfx_clock_stop+0xc4>)
    38ac:	482e      	ldr	r0, [pc, #184]	; (3968 <nrfx_clock_stop+0xc8>)
    38ae:	4a2f      	ldr	r2, [pc, #188]	; (396c <nrfx_clock_stop+0xcc>)
    38b0:	f240 134b 	movw	r3, #331	; 0x14b
    38b4:	f003 ff23 	bl	76fe <printk>
    38b8:	482c      	ldr	r0, [pc, #176]	; (396c <nrfx_clock_stop+0xcc>)
    38ba:	f240 114b 	movw	r1, #331	; 0x14b
    38be:	f003 fe4a 	bl	7556 <assert_post_action>
    switch (domain)
    38c2:	b17c      	cbz	r4, 38e4 <nrfx_clock_stop+0x44>
    38c4:	2c01      	cmp	r4, #1
    38c6:	d028      	beq.n	391a <nrfx_clock_stop+0x7a>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    38c8:	4929      	ldr	r1, [pc, #164]	; (3970 <nrfx_clock_stop+0xd0>)
    38ca:	4827      	ldr	r0, [pc, #156]	; (3968 <nrfx_clock_stop+0xc8>)
    38cc:	4a27      	ldr	r2, [pc, #156]	; (396c <nrfx_clock_stop+0xcc>)
    38ce:	f240 1367 	movw	r3, #359	; 0x167
    38d2:	f003 ff14 	bl	76fe <printk>
    38d6:	4825      	ldr	r0, [pc, #148]	; (396c <nrfx_clock_stop+0xcc>)
    38d8:	f240 1167 	movw	r1, #359	; 0x167
    38dc:	f003 fe3b 	bl	7556 <assert_post_action>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    38e0:	b003      	add	sp, #12
    38e2:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    38e4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    38e8:	2202      	movs	r2, #2
    38ea:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    38ee:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
    38f2:	f503 7382 	add.w	r3, r3, #260	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    38f6:	2201      	movs	r2, #1
    38f8:	681b      	ldr	r3, [r3, #0]
    38fa:	4b1e      	ldr	r3, [pc, #120]	; (3974 <nrfx_clock_stop+0xd4>)
    38fc:	f242 7410 	movw	r4, #10000	; 0x2710
    3900:	601a      	str	r2, [r3, #0]
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    3902:	2100      	movs	r1, #0
    3904:	4608      	mov	r0, r1
    3906:	f7ff feff 	bl	3708 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    390a:	2800      	cmp	r0, #0
    390c:	d0e8      	beq.n	38e0 <nrfx_clock_stop+0x40>
    390e:	2001      	movs	r0, #1
    3910:	f004 f975 	bl	7bfe <nrfx_busy_wait>
    3914:	3c01      	subs	r4, #1
    3916:	d1f4      	bne.n	3902 <nrfx_clock_stop+0x62>
    3918:	e7e2      	b.n	38e0 <nrfx_clock_stop+0x40>
    p_reg->INTENCLR = mask;
    391a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    391e:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    3920:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3924:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3928:	f503 7380 	add.w	r3, r3, #256	; 0x100
    392c:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    392e:	4b12      	ldr	r3, [pc, #72]	; (3978 <nrfx_clock_stop+0xd8>)
    3930:	601c      	str	r4, [r3, #0]
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    3932:	f88d 4007 	strb.w	r4, [sp, #7]
    3936:	f242 7410 	movw	r4, #10000	; 0x2710
    393a:	f10d 0107 	add.w	r1, sp, #7
    393e:	2001      	movs	r0, #1
    3940:	f7ff fee2 	bl	3708 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    3944:	b910      	cbnz	r0, 394c <nrfx_clock_stop+0xac>
            m_clock_cb.hfclk_started = false;
    3946:	2300      	movs	r3, #0
    3948:	716b      	strb	r3, [r5, #5]
    394a:	e7c9      	b.n	38e0 <nrfx_clock_stop+0x40>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    394c:	f89d 0007 	ldrb.w	r0, [sp, #7]
    3950:	2801      	cmp	r0, #1
    3952:	d1f8      	bne.n	3946 <nrfx_clock_stop+0xa6>
    3954:	f004 f953 	bl	7bfe <nrfx_busy_wait>
    3958:	3c01      	subs	r4, #1
    395a:	d1ee      	bne.n	393a <nrfx_clock_stop+0x9a>
    395c:	e7f3      	b.n	3946 <nrfx_clock_stop+0xa6>
    395e:	bf00      	nop
    3960:	20000b0c 	.word	0x20000b0c
    3964:	00008aa4 	.word	0x00008aa4
    3968:	000083db 	.word	0x000083db
    396c:	00008a59 	.word	0x00008a59
    3970:	00008bcd 	.word	0x00008bcd
    3974:	4000000c 	.word	0x4000000c
    3978:	40000004 	.word	0x40000004

0000397c <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    397c:	4b16      	ldr	r3, [pc, #88]	; (39d8 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    397e:	b507      	push	{r0, r1, r2, lr}
    3980:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    3982:	b16a      	cbz	r2, 39a0 <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3984:	2200      	movs	r2, #0
    3986:	601a      	str	r2, [r3, #0]
    3988:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    398a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    398e:	2201      	movs	r2, #1
    3990:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3994:	4b11      	ldr	r3, [pc, #68]	; (39dc <nrfx_power_clock_irq_handler+0x60>)
    3996:	7958      	ldrb	r0, [r3, #5]
    3998:	b910      	cbnz	r0, 39a0 <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    399a:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    399c:	681b      	ldr	r3, [r3, #0]
    399e:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    39a0:	4b0f      	ldr	r3, [pc, #60]	; (39e0 <nrfx_power_clock_irq_handler+0x64>)
    39a2:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    39a4:	b16a      	cbz	r2, 39c2 <nrfx_power_clock_irq_handler+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    39a6:	2000      	movs	r0, #0
    39a8:	6018      	str	r0, [r3, #0]
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
    39aa:	a901      	add	r1, sp, #4
    39ac:	681b      	ldr	r3, [r3, #0]
    39ae:	f7ff feab 	bl	3708 <nrf_clock_is_running.constprop.0>
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    39b2:	9a01      	ldr	r2, [sp, #4]
    39b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39b8:	b932      	cbnz	r2, 39c8 <nrfx_power_clock_irq_handler+0x4c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    39ba:	2201      	movs	r2, #1
    39bc:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    39c0:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    39c2:	b003      	add	sp, #12
    39c4:	f85d fb04 	ldr.w	pc, [sp], #4
    p_reg->INTENCLR = mask;
    39c8:	2202      	movs	r2, #2
    39ca:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    39ce:	4b03      	ldr	r3, [pc, #12]	; (39dc <nrfx_power_clock_irq_handler+0x60>)
    39d0:	2001      	movs	r0, #1
    39d2:	681b      	ldr	r3, [r3, #0]
    39d4:	4798      	blx	r3
}
    39d6:	e7f4      	b.n	39c2 <nrfx_power_clock_irq_handler+0x46>
    39d8:	40000100 	.word	0x40000100
    39dc:	20000b0c 	.word	0x20000b0c
    39e0:	40000104 	.word	0x40000104

000039e4 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    39e4:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    39e6:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    39e8:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    39ea:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    39ee:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    39f0:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    39f4:	d014      	beq.n	3a20 <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    39f6:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    39fa:	fa05 f204 	lsl.w	r2, r5, r4
    39fe:	ea23 0202 	bic.w	r2, r3, r2
    3a02:	e850 6f00 	ldrex	r6, [r0]
    3a06:	429e      	cmp	r6, r3
    3a08:	d104      	bne.n	3a14 <nrfx_flag32_alloc+0x30>
    3a0a:	e840 2c00 	strex	ip, r2, [r0]
    3a0e:	f1bc 0f00 	cmp.w	ip, #0
    3a12:	d1f6      	bne.n	3a02 <nrfx_flag32_alloc+0x1e>
    3a14:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3a18:	d1e6      	bne.n	39e8 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    3a1a:	4802      	ldr	r0, [pc, #8]	; (3a24 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    3a1c:	700c      	strb	r4, [r1, #0]
}
    3a1e:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    3a20:	4801      	ldr	r0, [pc, #4]	; (3a28 <nrfx_flag32_alloc+0x44>)
    3a22:	e7fc      	b.n	3a1e <nrfx_flag32_alloc+0x3a>
    3a24:	0bad0000 	.word	0x0bad0000
    3a28:	0bad0002 	.word	0x0bad0002

00003a2c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    3a2c:	6803      	ldr	r3, [r0, #0]
    3a2e:	40cb      	lsrs	r3, r1
    3a30:	07db      	lsls	r3, r3, #31
{
    3a32:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    3a34:	d415      	bmi.n	3a62 <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    3a36:	2301      	movs	r3, #1
    3a38:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    3a3c:	6803      	ldr	r3, [r0, #0]
    3a3e:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    3a42:	ea41 0203 	orr.w	r2, r1, r3
    3a46:	e850 4f00 	ldrex	r4, [r0]
    3a4a:	429c      	cmp	r4, r3
    3a4c:	d104      	bne.n	3a58 <nrfx_flag32_free+0x2c>
    3a4e:	e840 2c00 	strex	ip, r2, [r0]
    3a52:	f1bc 0f00 	cmp.w	ip, #0
    3a56:	d1f6      	bne.n	3a46 <nrfx_flag32_free+0x1a>
    3a58:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3a5c:	d1ee      	bne.n	3a3c <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    3a5e:	4802      	ldr	r0, [pc, #8]	; (3a68 <nrfx_flag32_free+0x3c>)
}
    3a60:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3a62:	4802      	ldr	r0, [pc, #8]	; (3a6c <nrfx_flag32_free+0x40>)
    3a64:	e7fc      	b.n	3a60 <nrfx_flag32_free+0x34>
    3a66:	bf00      	nop
    3a68:	0bad0000 	.word	0x0bad0000
    3a6c:	0bad0004 	.word	0x0bad0004

00003a70 <pin_is_task_output>:
 *
 * @return True if pin is task output.
 */
static bool pin_is_task_output(uint32_t pin)
{
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    3a70:	4b05      	ldr	r3, [pc, #20]	; (3a88 <pin_is_task_output+0x18>)
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3a72:	3008      	adds	r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    3a74:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    3a78:	f000 0022 	and.w	r0, r0, #34	; 0x22
}
    3a7c:	f1a0 0322 	sub.w	r3, r0, #34	; 0x22
    3a80:	4258      	negs	r0, r3
    3a82:	4158      	adcs	r0, r3
    3a84:	4770      	bx	lr
    3a86:	bf00      	nop
    3a88:	200000f0 	.word	0x200000f0

00003a8c <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    3a8c:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3a8e:	f100 0308 	add.w	r3, r0, #8
    3a92:	4c0c      	ldr	r4, [pc, #48]	; (3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>)
    3a94:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    3a98:	05da      	lsls	r2, r3, #23
{
    3a9a:	4605      	mov	r5, r0
    3a9c:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3a9e:	d507      	bpl.n	3ab0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x18>
    3aa0:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    3aa4:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    3aa8:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    3aac:	6852      	ldr	r2, [r2, #4]
    3aae:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    3ab0:	68a3      	ldr	r3, [r4, #8]
    3ab2:	b12b      	cbz	r3, 3ac0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x28>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3ab4:	68e2      	ldr	r2, [r4, #12]
    3ab6:	4631      	mov	r1, r6
    3ab8:	4628      	mov	r0, r5
    }
}
    3aba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    3abe:	4718      	bx	r3
}
    3ac0:	bd70      	pop	{r4, r5, r6, pc}
    3ac2:	bf00      	nop
    3ac4:	200000f0 	.word	0x200000f0

00003ac8 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3ac8:	4b19      	ldr	r3, [pc, #100]	; (3b30 <release_handler+0x68>)
    3aca:	3008      	adds	r0, #8
{
    3acc:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3ace:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    3ad2:	05d1      	lsls	r1, r2, #23
    3ad4:	d51d      	bpl.n	3b12 <release_handler+0x4a>
    3ad6:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    3ada:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    3ade:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3ae2:	f103 0410 	add.w	r4, r3, #16
    3ae6:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    3ae8:	f834 2b02 	ldrh.w	r2, [r4], #2
    3aec:	f412 7f80 	tst.w	r2, #256	; 0x100
    3af0:	d003      	beq.n	3afa <release_handler+0x32>
    3af2:	f3c2 2243 	ubfx	r2, r2, #9, #4
    3af6:	4291      	cmp	r1, r2
    3af8:	d00b      	beq.n	3b12 <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3afa:	3001      	adds	r0, #1
    3afc:	2830      	cmp	r0, #48	; 0x30
    3afe:	d1f3      	bne.n	3ae8 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    3b00:	2200      	movs	r2, #0
    3b02:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    3b06:	480b      	ldr	r0, [pc, #44]	; (3b34 <release_handler+0x6c>)
    3b08:	f7ff ff90 	bl	3a2c <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    3b0c:	4b0a      	ldr	r3, [pc, #40]	; (3b38 <release_handler+0x70>)
    3b0e:	4298      	cmp	r0, r3
    3b10:	d100      	bne.n	3b14 <release_handler+0x4c>
}
    3b12:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    3b14:	4909      	ldr	r1, [pc, #36]	; (3b3c <release_handler+0x74>)
    3b16:	480a      	ldr	r0, [pc, #40]	; (3b40 <release_handler+0x78>)
    3b18:	4a0a      	ldr	r2, [pc, #40]	; (3b44 <release_handler+0x7c>)
    3b1a:	f44f 7399 	mov.w	r3, #306	; 0x132
    3b1e:	f003 fdee 	bl	76fe <printk>
}
    3b22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    3b26:	4807      	ldr	r0, [pc, #28]	; (3b44 <release_handler+0x7c>)
    3b28:	f44f 7199 	mov.w	r1, #306	; 0x132
    3b2c:	f003 bd13 	b.w	7556 <assert_post_action>
    3b30:	200000f0 	.word	0x200000f0
    3b34:	20000164 	.word	0x20000164
    3b38:	0bad0000 	.word	0x0bad0000
    3b3c:	00008b26 	.word	0x00008b26
    3b40:	000083db 	.word	0x000083db
    3b44:	00008ac2 	.word	0x00008ac2

00003b48 <pin_handler_trigger_uninit>:
{
    3b48:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3b4a:	4c0a      	ldr	r4, [pc, #40]	; (3b74 <pin_handler_trigger_uninit+0x2c>)
    3b4c:	f100 0508 	add.w	r5, r0, #8
    3b50:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    3b54:	069a      	lsls	r2, r3, #26
    3b56:	d506      	bpl.n	3b66 <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    3b58:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    3b5a:	4a07      	ldr	r2, [pc, #28]	; (3b78 <pin_handler_trigger_uninit+0x30>)
    3b5c:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    3b60:	2100      	movs	r1, #0
    3b62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    3b66:	f7ff ffaf 	bl	3ac8 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    3b6a:	2300      	movs	r3, #0
    3b6c:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    3b70:	bd38      	pop	{r3, r4, r5, pc}
    3b72:	bf00      	nop
    3b74:	200000f0 	.word	0x200000f0
    3b78:	40006000 	.word	0x40006000

00003b7c <nrf_gpio_pin_port_decode>:
{
    3b7c:	b510      	push	{r4, lr}
    3b7e:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3b80:	6800      	ldr	r0, [r0, #0]
    3b82:	f004 f83e 	bl	7c02 <nrf_gpio_pin_present_check>
    3b86:	b958      	cbnz	r0, 3ba0 <nrf_gpio_pin_port_decode+0x24>
    3b88:	4912      	ldr	r1, [pc, #72]	; (3bd4 <nrf_gpio_pin_port_decode+0x58>)
    3b8a:	4813      	ldr	r0, [pc, #76]	; (3bd8 <nrf_gpio_pin_port_decode+0x5c>)
    3b8c:	4a13      	ldr	r2, [pc, #76]	; (3bdc <nrf_gpio_pin_port_decode+0x60>)
    3b8e:	f240 2329 	movw	r3, #553	; 0x229
    3b92:	f003 fdb4 	bl	76fe <printk>
    3b96:	4811      	ldr	r0, [pc, #68]	; (3bdc <nrf_gpio_pin_port_decode+0x60>)
    3b98:	f240 2129 	movw	r1, #553	; 0x229
    3b9c:	f003 fcdb 	bl	7556 <assert_post_action>
    uint32_t pin_number = *p_pin;
    3ba0:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    3ba2:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3ba6:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    3ba8:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3baa:	d00d      	beq.n	3bc8 <nrf_gpio_pin_port_decode+0x4c>
    3bac:	2b01      	cmp	r3, #1
    3bae:	d00e      	beq.n	3bce <nrf_gpio_pin_port_decode+0x52>
            NRFX_ASSERT(0);
    3bb0:	490b      	ldr	r1, [pc, #44]	; (3be0 <nrf_gpio_pin_port_decode+0x64>)
    3bb2:	4809      	ldr	r0, [pc, #36]	; (3bd8 <nrf_gpio_pin_port_decode+0x5c>)
    3bb4:	4a09      	ldr	r2, [pc, #36]	; (3bdc <nrf_gpio_pin_port_decode+0x60>)
    3bb6:	f240 232e 	movw	r3, #558	; 0x22e
    3bba:	f003 fda0 	bl	76fe <printk>
    3bbe:	4807      	ldr	r0, [pc, #28]	; (3bdc <nrf_gpio_pin_port_decode+0x60>)
    3bc0:	f240 212e 	movw	r1, #558	; 0x22e
    3bc4:	f003 fcc7 	bl	7556 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3bc8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    3bcc:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    3bce:	4805      	ldr	r0, [pc, #20]	; (3be4 <nrf_gpio_pin_port_decode+0x68>)
    3bd0:	e7fc      	b.n	3bcc <nrf_gpio_pin_port_decode+0x50>
    3bd2:	bf00      	nop
    3bd4:	000089e0 	.word	0x000089e0
    3bd8:	000083db 	.word	0x000083db
    3bdc:	000089ad 	.word	0x000089ad
    3be0:	00008bcd 	.word	0x00008bcd
    3be4:	50000300 	.word	0x50000300

00003be8 <nrfx_gpiote_input_configure>:
{
    3be8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bea:	4604      	mov	r4, r0
    3bec:	b085      	sub	sp, #20
    3bee:	4617      	mov	r7, r2
    3bf0:	461d      	mov	r5, r3
    if (p_input_config)
    3bf2:	b1f1      	cbz	r1, 3c32 <nrfx_gpiote_input_configure+0x4a>
        if (pin_is_task_output(pin))
    3bf4:	f7ff ff3c 	bl	3a70 <pin_is_task_output>
    3bf8:	b110      	cbz	r0, 3c00 <nrfx_gpiote_input_configure+0x18>
                return NRFX_ERROR_INVALID_PARAM;
    3bfa:	484a      	ldr	r0, [pc, #296]	; (3d24 <nrfx_gpiote_input_configure+0x13c>)
}
    3bfc:	b005      	add	sp, #20
    3bfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    3c00:	460b      	mov	r3, r1
    3c02:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    3c06:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    3c0a:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    3c0e:	f10d 020f 	add.w	r2, sp, #15
    3c12:	f10d 010e 	add.w	r1, sp, #14
    3c16:	4620      	mov	r0, r4
    3c18:	f004 f808 	bl	7c2c <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3c1c:	4a42      	ldr	r2, [pc, #264]	; (3d28 <nrfx_gpiote_input_configure+0x140>)
    3c1e:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3c22:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3c26:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3c2a:	f043 0301 	orr.w	r3, r3, #1
    3c2e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    3c32:	b197      	cbz	r7, 3c5a <nrfx_gpiote_input_configure+0x72>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3c34:	4b3c      	ldr	r3, [pc, #240]	; (3d28 <nrfx_gpiote_input_configure+0x140>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    3c36:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    3c38:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3c3a:	f104 0008 	add.w	r0, r4, #8
    3c3e:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    3c42:	078f      	lsls	r7, r1, #30
    3c44:	d50c      	bpl.n	3c60 <nrfx_gpiote_input_configure+0x78>
            if (use_evt)
    3c46:	2a00      	cmp	r2, #0
    3c48:	d1d7      	bne.n	3bfa <nrfx_gpiote_input_configure+0x12>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3c4a:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    3c4e:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    3c52:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    3c56:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    3c5a:	bbcd      	cbnz	r5, 3cd0 <nrfx_gpiote_input_configure+0xe8>
    return NRFX_SUCCESS;
    3c5c:	4833      	ldr	r0, [pc, #204]	; (3d2c <nrfx_gpiote_input_configure+0x144>)
    3c5e:	e7cd      	b.n	3bfc <nrfx_gpiote_input_configure+0x14>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    3c60:	f021 0120 	bic.w	r1, r1, #32
    3c64:	04c9      	lsls	r1, r1, #19
    3c66:	0cc9      	lsrs	r1, r1, #19
    3c68:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    3c6c:	2a00      	cmp	r2, #0
    3c6e:	d0ec      	beq.n	3c4a <nrfx_gpiote_input_configure+0x62>
                if (!edge)
    3c70:	2e03      	cmp	r6, #3
    3c72:	d8c2      	bhi.n	3bfa <nrfx_gpiote_input_configure+0x12>
                uint8_t ch = *p_trigger_config->p_in_channel;
    3c74:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    3c76:	b92e      	cbnz	r6, 3c84 <nrfx_gpiote_input_configure+0x9c>
    3c78:	4a2d      	ldr	r2, [pc, #180]	; (3d30 <nrfx_gpiote_input_configure+0x148>)
    3c7a:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    3c7e:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    3c82:	e7e2      	b.n	3c4a <nrfx_gpiote_input_configure+0x62>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3c84:	00ba      	lsls	r2, r7, #2
    3c86:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3c8a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3c8e:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    3c92:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    3c96:	f02c 0c03 	bic.w	ip, ip, #3
    3c9a:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    3c9e:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    3ca2:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    3ca6:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    3caa:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3cae:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    3cb2:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    3cb6:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    3cba:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    3cbe:	ea4c 0c0e 	orr.w	ip, ip, lr
    3cc2:	f041 0120 	orr.w	r1, r1, #32
    3cc6:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    3cca:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    3cce:	e7bc      	b.n	3c4a <nrfx_gpiote_input_configure+0x62>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    3cd0:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    3cd4:	4620      	mov	r0, r4
    3cd6:	f7ff fef7 	bl	3ac8 <release_handler>
    if (!handler)
    3cda:	2e00      	cmp	r6, #0
    3cdc:	d0be      	beq.n	3c5c <nrfx_gpiote_input_configure+0x74>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    3cde:	4d12      	ldr	r5, [pc, #72]	; (3d28 <nrfx_gpiote_input_configure+0x140>)
    3ce0:	682b      	ldr	r3, [r5, #0]
    3ce2:	429e      	cmp	r6, r3
    3ce4:	d104      	bne.n	3cf0 <nrfx_gpiote_input_configure+0x108>
    3ce6:	686b      	ldr	r3, [r5, #4]
    3ce8:	429f      	cmp	r7, r3
    3cea:	d101      	bne.n	3cf0 <nrfx_gpiote_input_configure+0x108>
    3cec:	2200      	movs	r2, #0
    3cee:	e00a      	b.n	3d06 <nrfx_gpiote_input_configure+0x11e>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    3cf0:	4810      	ldr	r0, [pc, #64]	; (3d34 <nrfx_gpiote_input_configure+0x14c>)
    3cf2:	f10d 010f 	add.w	r1, sp, #15
    3cf6:	f7ff fe75 	bl	39e4 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    3cfa:	4b0c      	ldr	r3, [pc, #48]	; (3d2c <nrfx_gpiote_input_configure+0x144>)
    3cfc:	4298      	cmp	r0, r3
    3cfe:	f47f af7d 	bne.w	3bfc <nrfx_gpiote_input_configure+0x14>
        handler_id = (int32_t)id;
    3d02:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    3d06:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    3d0a:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3d0e:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    3d10:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3d12:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    3d16:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    3d1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3d1e:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    3d22:	e79b      	b.n	3c5c <nrfx_gpiote_input_configure+0x74>
    3d24:	0bad0004 	.word	0x0bad0004
    3d28:	200000f0 	.word	0x200000f0
    3d2c:	0bad0000 	.word	0x0bad0000
    3d30:	40006000 	.word	0x40006000
    3d34:	20000164 	.word	0x20000164

00003d38 <nrfx_gpiote_output_configure>:
{
    3d38:	b5f0      	push	{r4, r5, r6, r7, lr}
    3d3a:	4604      	mov	r4, r0
    3d3c:	b085      	sub	sp, #20
    3d3e:	4615      	mov	r5, r2
    if (p_config)
    3d40:	b309      	cbz	r1, 3d86 <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3d42:	f100 0708 	add.w	r7, r0, #8
    3d46:	4e31      	ldr	r6, [pc, #196]	; (3e0c <nrfx_gpiote_output_configure+0xd4>)
    3d48:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3d4c:	0798      	lsls	r0, r3, #30
    3d4e:	d401      	bmi.n	3d54 <nrfx_gpiote_output_configure+0x1c>
    3d50:	069a      	lsls	r2, r3, #26
    3d52:	d458      	bmi.n	3e06 <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3d54:	f013 0f1c 	tst.w	r3, #28
    3d58:	d002      	beq.n	3d60 <nrfx_gpiote_output_configure+0x28>
    3d5a:	784b      	ldrb	r3, [r1, #1]
    3d5c:	2b01      	cmp	r3, #1
    3d5e:	d052      	beq.n	3e06 <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    3d60:	2301      	movs	r3, #1
    3d62:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    3d66:	2300      	movs	r3, #0
    3d68:	e9cd 1300 	strd	r1, r3, [sp]
    3d6c:	1c4a      	adds	r2, r1, #1
    3d6e:	1c8b      	adds	r3, r1, #2
    3d70:	4620      	mov	r0, r4
    3d72:	f10d 010f 	add.w	r1, sp, #15
    3d76:	f003 ff59 	bl	7c2c <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3d7a:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    3d7e:	f043 0303 	orr.w	r3, r3, #3
    3d82:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    3d86:	b915      	cbnz	r5, 3d8e <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    3d88:	4821      	ldr	r0, [pc, #132]	; (3e10 <nrfx_gpiote_output_configure+0xd8>)
}
    3d8a:	b005      	add	sp, #20
    3d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3d8e:	4e1f      	ldr	r6, [pc, #124]	; (3e0c <nrfx_gpiote_output_configure+0xd4>)
    3d90:	f104 0708 	add.w	r7, r4, #8
    3d94:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    3d98:	0783      	lsls	r3, r0, #30
    3d9a:	d534      	bpl.n	3e06 <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    3d9c:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    3da0:	4661      	mov	r1, ip
    3da2:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3da4:	f020 0020 	bic.w	r0, r0, #32
    3da8:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    3dac:	04c0      	lsls	r0, r0, #19
    3dae:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    3db2:	0cc0      	lsrs	r0, r0, #19
    3db4:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3db8:	2300      	movs	r3, #0
    3dba:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3dbe:	786a      	ldrb	r2, [r5, #1]
    3dc0:	2a00      	cmp	r2, #0
    3dc2:	d0e1      	beq.n	3d88 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    3dc4:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3dc8:	78ad      	ldrb	r5, [r5, #2]
    3dca:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    3dce:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    3dd2:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3dd6:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    3dda:	0223      	lsls	r3, r4, #8
    3ddc:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3de0:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3de2:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3de6:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3dea:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3dec:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3dee:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3df2:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3df6:	432b      	orrs	r3, r5
    3df8:	f040 0020 	orr.w	r0, r0, #32
    3dfc:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    3e00:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    3e04:	e7c0      	b.n	3d88 <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    3e06:	4803      	ldr	r0, [pc, #12]	; (3e14 <nrfx_gpiote_output_configure+0xdc>)
    3e08:	e7bf      	b.n	3d8a <nrfx_gpiote_output_configure+0x52>
    3e0a:	bf00      	nop
    3e0c:	200000f0 	.word	0x200000f0
    3e10:	0bad0000 	.word	0x0bad0000
    3e14:	0bad0004 	.word	0x0bad0004

00003e18 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3e18:	4b01      	ldr	r3, [pc, #4]	; (3e20 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    3e1a:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    3e1e:	4770      	bx	lr
    3e20:	200000f0 	.word	0x200000f0

00003e24 <nrfx_gpiote_channel_get>:
{
    3e24:	b538      	push	{r3, r4, r5, lr}
    3e26:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    3e28:	460d      	mov	r5, r1
    3e2a:	b959      	cbnz	r1, 3e44 <nrfx_gpiote_channel_get+0x20>
    3e2c:	490b      	ldr	r1, [pc, #44]	; (3e5c <nrfx_gpiote_channel_get+0x38>)
    3e2e:	480c      	ldr	r0, [pc, #48]	; (3e60 <nrfx_gpiote_channel_get+0x3c>)
    3e30:	4a0c      	ldr	r2, [pc, #48]	; (3e64 <nrfx_gpiote_channel_get+0x40>)
    3e32:	f240 2335 	movw	r3, #565	; 0x235
    3e36:	f003 fc62 	bl	76fe <printk>
    3e3a:	480a      	ldr	r0, [pc, #40]	; (3e64 <nrfx_gpiote_channel_get+0x40>)
    3e3c:	f240 2135 	movw	r1, #565	; 0x235
    3e40:	f003 fb89 	bl	7556 <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3e44:	3408      	adds	r4, #8
    3e46:	4b08      	ldr	r3, [pc, #32]	; (3e68 <nrfx_gpiote_channel_get+0x44>)
    3e48:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin))
    3e4c:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3e4e:	bf43      	ittte	mi
    3e50:	0b5b      	lsrmi	r3, r3, #13
    3e52:	702b      	strbmi	r3, [r5, #0]
        return NRFX_SUCCESS;
    3e54:	4805      	ldrmi	r0, [pc, #20]	; (3e6c <nrfx_gpiote_channel_get+0x48>)
        return NRFX_ERROR_INVALID_PARAM;
    3e56:	4806      	ldrpl	r0, [pc, #24]	; (3e70 <nrfx_gpiote_channel_get+0x4c>)
}
    3e58:	bd38      	pop	{r3, r4, r5, pc}
    3e5a:	bf00      	nop
    3e5c:	00008b3a 	.word	0x00008b3a
    3e60:	000083db 	.word	0x000083db
    3e64:	00008ac2 	.word	0x00008ac2
    3e68:	200000f0 	.word	0x200000f0
    3e6c:	0bad0000 	.word	0x0bad0000
    3e70:	0bad0004 	.word	0x0bad0004

00003e74 <nrfx_gpiote_init>:
{
    3e74:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3e76:	4c0e      	ldr	r4, [pc, #56]	; (3eb0 <nrfx_gpiote_init+0x3c>)
    3e78:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    3e7c:	b9b5      	cbnz	r5, 3eac <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    3e7e:	2260      	movs	r2, #96	; 0x60
    3e80:	4629      	mov	r1, r5
    3e82:	f104 0010 	add.w	r0, r4, #16
    3e86:	f003 fc8f 	bl	77a8 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    3e8a:	2006      	movs	r0, #6
    3e8c:	f7fd fcfc 	bl	1888 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3e90:	4b08      	ldr	r3, [pc, #32]	; (3eb4 <nrfx_gpiote_init+0x40>)
    return err_code;
    3e92:	4809      	ldr	r0, [pc, #36]	; (3eb8 <nrfx_gpiote_init+0x44>)
    3e94:	601d      	str	r5, [r3, #0]
    3e96:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3e98:	4b08      	ldr	r3, [pc, #32]	; (3ebc <nrfx_gpiote_init+0x48>)
    3e9a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3e9e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3ea2:	2301      	movs	r3, #1
    3ea4:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    3ea8:	6763      	str	r3, [r4, #116]	; 0x74
}
    3eaa:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    3eac:	4804      	ldr	r0, [pc, #16]	; (3ec0 <nrfx_gpiote_init+0x4c>)
    3eae:	e7fc      	b.n	3eaa <nrfx_gpiote_init+0x36>
    3eb0:	200000f0 	.word	0x200000f0
    3eb4:	4000617c 	.word	0x4000617c
    3eb8:	0bad0000 	.word	0x0bad0000
    3ebc:	40006000 	.word	0x40006000
    3ec0:	0bad0005 	.word	0x0bad0005

00003ec4 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3ec4:	4b03      	ldr	r3, [pc, #12]	; (3ed4 <nrfx_gpiote_is_init+0x10>)
    3ec6:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    3eca:	3800      	subs	r0, #0
    3ecc:	bf18      	it	ne
    3ece:	2001      	movne	r0, #1
    3ed0:	4770      	bx	lr
    3ed2:	bf00      	nop
    3ed4:	200000f0 	.word	0x200000f0

00003ed8 <nrfx_gpiote_channel_free>:
{
    3ed8:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3eda:	4801      	ldr	r0, [pc, #4]	; (3ee0 <nrfx_gpiote_channel_free+0x8>)
    3edc:	f7ff bda6 	b.w	3a2c <nrfx_flag32_free>
    3ee0:	20000160 	.word	0x20000160

00003ee4 <nrfx_gpiote_channel_alloc>:
{
    3ee4:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    3ee6:	4801      	ldr	r0, [pc, #4]	; (3eec <nrfx_gpiote_channel_alloc+0x8>)
    3ee8:	f7ff bd7c 	b.w	39e4 <nrfx_flag32_alloc>
    3eec:	20000160 	.word	0x20000160

00003ef0 <nrfx_gpiote_trigger_enable>:
{
    3ef0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    3ef2:	4d31      	ldr	r5, [pc, #196]	; (3fb8 <nrfx_gpiote_trigger_enable+0xc8>)
    3ef4:	f100 0708 	add.w	r7, r0, #8
{
    3ef8:	4604      	mov	r4, r0
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    3efa:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    NRFX_ASSERT(pin_has_trigger(pin));
    3efe:	f013 0f1c 	tst.w	r3, #28
{
    3f02:	460e      	mov	r6, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    3f04:	d10b      	bne.n	3f1e <nrfx_gpiote_trigger_enable+0x2e>
    3f06:	492d      	ldr	r1, [pc, #180]	; (3fbc <nrfx_gpiote_trigger_enable+0xcc>)
    3f08:	482d      	ldr	r0, [pc, #180]	; (3fc0 <nrfx_gpiote_trigger_enable+0xd0>)
    3f0a:	4a2e      	ldr	r2, [pc, #184]	; (3fc4 <nrfx_gpiote_trigger_enable+0xd4>)
    3f0c:	f240 33df 	movw	r3, #991	; 0x3df
    3f10:	f003 fbf5 	bl	76fe <printk>
    3f14:	482b      	ldr	r0, [pc, #172]	; (3fc4 <nrfx_gpiote_trigger_enable+0xd4>)
    3f16:	f240 31df 	movw	r1, #991	; 0x3df
    3f1a:	f003 fb1c 	bl	7556 <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3f1e:	f835 0017 	ldrh.w	r0, [r5, r7, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3f22:	0683      	lsls	r3, r0, #26
    3f24:	d51f      	bpl.n	3f66 <nrfx_gpiote_trigger_enable+0x76>
    3f26:	f010 0302 	ands.w	r3, r0, #2
    3f2a:	d11c      	bne.n	3f66 <nrfx_gpiote_trigger_enable+0x76>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3f2c:	0b41      	lsrs	r1, r0, #13
        nrf_gpiote_event_clear(NRF_GPIOTE, nrf_gpiote_in_event_get(ch));
    3f2e:	4608      	mov	r0, r1
    3f30:	f003 fe78 	bl	7c24 <nrf_gpiote_in_event_get>
    return ((uint32_t)p_reg + event);
    3f34:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    3f38:	f500 40c0 	add.w	r0, r0, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3f3c:	6003      	str	r3, [r0, #0]
    3f3e:	6803      	ldr	r3, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3f40:	008b      	lsls	r3, r1, #2
    3f42:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3f46:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3f4a:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    3f4e:	f042 0201 	orr.w	r2, r2, #1
    3f52:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
        if (int_enable)
    3f56:	b126      	cbz	r6, 3f62 <nrfx_gpiote_trigger_enable+0x72>
    p_reg->INTENSET = mask;
    3f58:	4a1b      	ldr	r2, [pc, #108]	; (3fc8 <nrfx_gpiote_trigger_enable+0xd8>)
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    3f5a:	2301      	movs	r3, #1
    3f5c:	408b      	lsls	r3, r1
    3f5e:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    3f62:	b003      	add	sp, #12
    3f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    3f66:	b95e      	cbnz	r6, 3f80 <nrfx_gpiote_trigger_enable+0x90>
    3f68:	4918      	ldr	r1, [pc, #96]	; (3fcc <nrfx_gpiote_trigger_enable+0xdc>)
    3f6a:	4815      	ldr	r0, [pc, #84]	; (3fc0 <nrfx_gpiote_trigger_enable+0xd0>)
    3f6c:	4a15      	ldr	r2, [pc, #84]	; (3fc4 <nrfx_gpiote_trigger_enable+0xd4>)
    3f6e:	f240 33ee 	movw	r3, #1006	; 0x3ee
    3f72:	f003 fbc4 	bl	76fe <printk>
    3f76:	4813      	ldr	r0, [pc, #76]	; (3fc4 <nrfx_gpiote_trigger_enable+0xd4>)
    3f78:	f240 31ee 	movw	r1, #1006	; 0x3ee
    3f7c:	f003 faeb 	bl	7556 <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3f80:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    3f84:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    3f88:	2b04      	cmp	r3, #4
    3f8a:	d010      	beq.n	3fae <nrfx_gpiote_trigger_enable+0xbe>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3f8c:	2b05      	cmp	r3, #5
    3f8e:	d010      	beq.n	3fb2 <nrfx_gpiote_trigger_enable+0xc2>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3f90:	a801      	add	r0, sp, #4
    3f92:	9401      	str	r4, [sp, #4]
    3f94:	f7ff fdf2 	bl	3b7c <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3f98:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    3f9a:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3f9e:	40d9      	lsrs	r1, r3
    3fa0:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3fa4:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    3fa6:	4620      	mov	r0, r4
    3fa8:	f003 fe8b 	bl	7cc2 <nrf_gpio_cfg_sense_set>
}
    3fac:	e7d9      	b.n	3f62 <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3fae:	2103      	movs	r1, #3
    3fb0:	e7f9      	b.n	3fa6 <nrfx_gpiote_trigger_enable+0xb6>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3fb2:	2102      	movs	r1, #2
    3fb4:	e7f7      	b.n	3fa6 <nrfx_gpiote_trigger_enable+0xb6>
    3fb6:	bf00      	nop
    3fb8:	200000f0 	.word	0x200000f0
    3fbc:	00008b44 	.word	0x00008b44
    3fc0:	000083db 	.word	0x000083db
    3fc4:	00008ac2 	.word	0x00008ac2
    3fc8:	40006000 	.word	0x40006000
    3fcc:	00008b59 	.word	0x00008b59

00003fd0 <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    3fd0:	4b0e      	ldr	r3, [pc, #56]	; (400c <nrfx_gpiote_trigger_disable+0x3c>)
    3fd2:	f100 0208 	add.w	r2, r0, #8
    3fd6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3fda:	0699      	lsls	r1, r3, #26
    3fdc:	d513      	bpl.n	4006 <nrfx_gpiote_trigger_disable+0x36>
    3fde:	079a      	lsls	r2, r3, #30
    3fe0:	d411      	bmi.n	4006 <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3fe2:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3fe4:	2201      	movs	r2, #1
    3fe6:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    3fe8:	009b      	lsls	r3, r3, #2
    3fea:	4909      	ldr	r1, [pc, #36]	; (4010 <nrfx_gpiote_trigger_disable+0x40>)
    3fec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3ff0:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    3ff4:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3ff8:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    3ffc:	f022 0203 	bic.w	r2, r2, #3
    4000:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    4004:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    4006:	2100      	movs	r1, #0
    4008:	f003 be5b 	b.w	7cc2 <nrf_gpio_cfg_sense_set>
    400c:	200000f0 	.word	0x200000f0
    4010:	40006000 	.word	0x40006000

00004014 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    4014:	4b0e      	ldr	r3, [pc, #56]	; (4050 <nrfx_gpiote_pin_uninit+0x3c>)
    4016:	f100 0208 	add.w	r2, r0, #8
{
    401a:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    401c:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    4020:	07db      	lsls	r3, r3, #31
{
    4022:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    4024:	d511      	bpl.n	404a <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    4026:	f7ff ffd3 	bl	3fd0 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    402a:	4620      	mov	r0, r4
    402c:	f7ff fd8c 	bl	3b48 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4030:	a801      	add	r0, sp, #4
    4032:	9401      	str	r4, [sp, #4]
    4034:	f7ff fda2 	bl	3b7c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4038:	9b01      	ldr	r3, [sp, #4]
    403a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    403e:	2202      	movs	r2, #2
    4040:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    4044:	4803      	ldr	r0, [pc, #12]	; (4054 <nrfx_gpiote_pin_uninit+0x40>)
}
    4046:	b002      	add	sp, #8
    4048:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    404a:	4803      	ldr	r0, [pc, #12]	; (4058 <nrfx_gpiote_pin_uninit+0x44>)
    404c:	e7fb      	b.n	4046 <nrfx_gpiote_pin_uninit+0x32>
    404e:	bf00      	nop
    4050:	200000f0 	.word	0x200000f0
    4054:	0bad0000 	.word	0x0bad0000
    4058:	0bad0004 	.word	0x0bad0004

0000405c <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    405c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4060:	4b65      	ldr	r3, [pc, #404]	; (41f8 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
    4062:	4866      	ldr	r0, [pc, #408]	; (41fc <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4064:	4966      	ldr	r1, [pc, #408]	; (4200 <nrfx_gpiote_irq_handler+0x1a4>)
    uint32_t status = 0;
    4066:	2500      	movs	r5, #0
{
    4068:	b089      	sub	sp, #36	; 0x24
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    406a:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    406c:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    406e:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    4070:	b136      	cbz	r6, 4080 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    4072:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    4076:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4078:	bf1e      	ittt	ne
    407a:	601c      	strne	r4, [r3, #0]
    407c:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    407e:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    4080:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4082:	428b      	cmp	r3, r1
        mask <<= 1;
    4084:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    4088:	d1f1      	bne.n	406e <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    408a:	4f5e      	ldr	r7, [pc, #376]	; (4204 <nrfx_gpiote_irq_handler+0x1a8>)
    408c:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    408e:	b37b      	cbz	r3, 40f0 <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    4090:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    4094:	4e5c      	ldr	r6, [pc, #368]	; (4208 <nrfx_gpiote_irq_handler+0x1ac>)
    4096:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    409a:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    409c:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    40a0:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    40a4:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    40a6:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    40aa:	9601      	str	r6, [sp, #4]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    40ac:	f10d 0918 	add.w	r9, sp, #24
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    40b0:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    40b4:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    40b8:	f8d9 3000 	ldr.w	r3, [r9]
    40bc:	b9f3      	cbnz	r3, 40fc <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    40be:	f108 0820 	add.w	r8, r8, #32
    40c2:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    40c6:	f109 0904 	add.w	r9, r9, #4
    40ca:	d1f5      	bne.n	40b8 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    40cc:	603b      	str	r3, [r7, #0]
    40ce:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    40d0:	9901      	ldr	r1, [sp, #4]
        *p_masks = gpio_regs[i]->LATCH;
    40d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    40d6:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    40da:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    40dc:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    40e0:	9b01      	ldr	r3, [sp, #4]
    40e2:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    40e6:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    40e8:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    40ec:	4313      	orrs	r3, r2
    40ee:	d1dd      	bne.n	40ac <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    40f0:	2401      	movs	r4, #1
    while (mask)
    40f2:	2d00      	cmp	r5, #0
    40f4:	d168      	bne.n	41c8 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    40f6:	b009      	add	sp, #36	; 0x24
    40f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    40fc:	fa93 f3a3 	rbit	r3, r3
    4100:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    4104:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    4108:	f106 0208 	add.w	r2, r6, #8
    410c:	4b3f      	ldr	r3, [pc, #252]	; (420c <nrfx_gpiote_irq_handler+0x1b0>)
    410e:	9605      	str	r6, [sp, #20]
    4110:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    4114:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    4118:	08f4      	lsrs	r4, r6, #3
    411a:	9302      	str	r3, [sp, #8]
    411c:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    411e:	ab06      	add	r3, sp, #24
    bit = BITMASK_RELBIT_GET(bit);
    4120:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    4124:	fa0b fc00 	lsl.w	ip, fp, r0
    4128:	5d18      	ldrb	r0, [r3, r4]
    412a:	ea20 000c 	bic.w	r0, r0, ip
    412e:	5518      	strb	r0, [r3, r4]
    4130:	0891      	lsrs	r1, r2, #2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4132:	a805      	add	r0, sp, #20
    4134:	9103      	str	r1, [sp, #12]
    4136:	f7ff fd21 	bl	3b7c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    413a:	9c05      	ldr	r4, [sp, #20]
    if (is_level(trigger))
    413c:	9903      	ldr	r1, [sp, #12]
    413e:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    4142:	074b      	lsls	r3, r1, #29
    4144:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    4148:	f3c4 4401 	ubfx	r4, r4, #16, #2
    414c:	d523      	bpl.n	4196 <nrfx_gpiote_irq_handler+0x13a>
        call_handler(pin, trigger);
    414e:	4651      	mov	r1, sl
    4150:	4630      	mov	r0, r6
    4152:	f7ff fc9b 	bl	3a8c <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4156:	a805      	add	r0, sp, #20
    4158:	9605      	str	r6, [sp, #20]
    415a:	f7ff fd0f 	bl	3b7c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    415e:	9a05      	ldr	r2, [sp, #20]
    4160:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    4164:	b2e4      	uxtb	r4, r4
    4166:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    416a:	f3c2 4201 	ubfx	r2, r2, #16, #2
    416e:	4294      	cmp	r4, r2
    4170:	d107      	bne.n	4182 <nrfx_gpiote_irq_handler+0x126>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    4172:	2100      	movs	r1, #0
    4174:	4630      	mov	r0, r6
    4176:	f003 fda4 	bl	7cc2 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    417a:	4621      	mov	r1, r4
    417c:	4630      	mov	r0, r6
    417e:	f003 fda0 	bl	7cc2 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4182:	a805      	add	r0, sp, #20
    4184:	9605      	str	r6, [sp, #20]
    4186:	f7ff fcf9 	bl	3b7c <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    418a:	9b05      	ldr	r3, [sp, #20]
    418c:	fa0b f303 	lsl.w	r3, fp, r3
    4190:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    4194:	e790      	b.n	40b8 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    4196:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    4198:	bf0c      	ite	eq
    419a:	2103      	moveq	r1, #3
    419c:	2102      	movne	r1, #2
    419e:	4630      	mov	r0, r6
    41a0:	f003 fd8f 	bl	7cc2 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    41a4:	9b02      	ldr	r3, [sp, #8]
    41a6:	2b03      	cmp	r3, #3
    41a8:	d004      	beq.n	41b4 <nrfx_gpiote_irq_handler+0x158>
    41aa:	2c02      	cmp	r4, #2
    41ac:	d107      	bne.n	41be <nrfx_gpiote_irq_handler+0x162>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    41ae:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    41b2:	d1e6      	bne.n	4182 <nrfx_gpiote_irq_handler+0x126>
            call_handler(pin, trigger);
    41b4:	4651      	mov	r1, sl
    41b6:	4630      	mov	r0, r6
    41b8:	f7ff fc68 	bl	3a8c <call_handler>
    41bc:	e7e1      	b.n	4182 <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    41be:	2c03      	cmp	r4, #3
    41c0:	d1df      	bne.n	4182 <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    41c2:	f1ba 0f02 	cmp.w	sl, #2
    41c6:	e7f4      	b.n	41b2 <nrfx_gpiote_irq_handler+0x156>
        uint32_t ch = NRF_CTZ(mask);
    41c8:	fa95 f3a5 	rbit	r3, r5
    41cc:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    41d0:	fa04 f203 	lsl.w	r2, r4, r3
    41d4:	009b      	lsls	r3, r3, #2
    41d6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    41da:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    41de:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    41e2:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    41e6:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    41ea:	f3c0 2005 	ubfx	r0, r0, #8, #6
    41ee:	f3c1 4101 	ubfx	r1, r1, #16, #2
    41f2:	f7ff fc4b 	bl	3a8c <call_handler>
    41f6:	e77c      	b.n	40f2 <nrfx_gpiote_irq_handler+0x96>
    41f8:	40006100 	.word	0x40006100
    41fc:	40006000 	.word	0x40006000
    4200:	40006120 	.word	0x40006120
    4204:	4000617c 	.word	0x4000617c
    4208:	50000300 	.word	0x50000300
    420c:	200000f0 	.word	0x200000f0

00004210 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    4210:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    4212:	4801      	ldr	r0, [pc, #4]	; (4218 <nrfx_ppi_channel_alloc+0x8>)
    4214:	f7ff bbe6 	b.w	39e4 <nrfx_flag32_alloc>
    4218:	2000016c 	.word	0x2000016c

0000421c <nrf_pwm_sequence_set>:
}

NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
                                            uint8_t                    seq_id,
                                            nrf_pwm_sequence_t const * p_seq)
{
    421c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4220:	4604      	mov	r4, r0
    4222:	460e      	mov	r6, r1
    NRFX_ASSERT(p_seq != NULL);
    4224:	4615      	mov	r5, r2
    4226:	b95a      	cbnz	r2, 4240 <nrf_pwm_sequence_set+0x24>
    4228:	4932      	ldr	r1, [pc, #200]	; (42f4 <nrf_pwm_sequence_set+0xd8>)
    422a:	4833      	ldr	r0, [pc, #204]	; (42f8 <nrf_pwm_sequence_set+0xdc>)
    422c:	4a33      	ldr	r2, [pc, #204]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    422e:	f240 23a7 	movw	r3, #679	; 0x2a7
    4232:	f003 fa64 	bl	76fe <printk>
    4236:	4831      	ldr	r0, [pc, #196]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    4238:	f240 21a7 	movw	r1, #679	; 0x2a7
    423c:	f003 f98b 	bl	7556 <assert_post_action>

    nrf_pwm_seq_ptr_set(      p_reg, seq_id, p_seq->values.p_raw);
    4240:	682f      	ldr	r7, [r5, #0]
NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
                                           uint8_t          seq_id,
                                           uint16_t const * p_values)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(p_values != NULL);
    4242:	b95f      	cbnz	r7, 425c <nrf_pwm_sequence_set+0x40>
    4244:	492e      	ldr	r1, [pc, #184]	; (4300 <nrf_pwm_sequence_set+0xe4>)
    4246:	482c      	ldr	r0, [pc, #176]	; (42f8 <nrf_pwm_sequence_set+0xdc>)
    4248:	4a2c      	ldr	r2, [pc, #176]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    424a:	f44f 732d 	mov.w	r3, #692	; 0x2b4
    424e:	f003 fa56 	bl	76fe <printk>
    4252:	482a      	ldr	r0, [pc, #168]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    4254:	f44f 712d 	mov.w	r1, #692	; 0x2b4
    4258:	f003 f97d 	bl	7556 <assert_post_action>
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    425c:	eb04 1846 	add.w	r8, r4, r6, lsl #5
    4260:	f8c8 7520 	str.w	r7, [r8, #1312]	; 0x520
    nrf_pwm_seq_cnt_set(      p_reg, seq_id, p_seq->length);
    4264:	88af      	ldrh	r7, [r5, #4]
NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
                                           uint8_t        seq_id,
                                           uint16_t       length)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(length != 0);
    4266:	2f00      	cmp	r7, #0
    4268:	d138      	bne.n	42dc <nrf_pwm_sequence_set+0xc0>
    426a:	4926      	ldr	r1, [pc, #152]	; (4304 <nrf_pwm_sequence_set+0xe8>)
    426c:	4a23      	ldr	r2, [pc, #140]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    426e:	4822      	ldr	r0, [pc, #136]	; (42f8 <nrf_pwm_sequence_set+0xdc>)
    4270:	f240 23bd 	movw	r3, #701	; 0x2bd
    4274:	f003 fa43 	bl	76fe <printk>
    4278:	f240 21bd 	movw	r1, #701	; 0x2bd
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    427c:	481f      	ldr	r0, [pc, #124]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    427e:	f003 f96a 	bl	7556 <assert_post_action>
    p_reg->SEQ[seq_id].CNT = length;
    4282:	f8c8 7524 	str.w	r7, [r8, #1316]	; 0x524
    nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
    4286:	68af      	ldr	r7, [r5, #8]
NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
                                               uint8_t        seq_id,
                                               uint32_t       refresh)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(refresh <= PWM_SEQ_REFRESH_CNT_Msk);
    4288:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
    428c:	d30b      	bcc.n	42a6 <nrf_pwm_sequence_set+0x8a>
    428e:	491e      	ldr	r1, [pc, #120]	; (4308 <nrf_pwm_sequence_set+0xec>)
    4290:	4819      	ldr	r0, [pc, #100]	; (42f8 <nrf_pwm_sequence_set+0xdc>)
    4292:	4a1a      	ldr	r2, [pc, #104]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    4294:	f240 23c7 	movw	r3, #711	; 0x2c7
    4298:	f003 fa31 	bl	76fe <printk>
    429c:	4817      	ldr	r0, [pc, #92]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    429e:	f240 21c7 	movw	r1, #711	; 0x2c7
    42a2:	f003 f958 	bl	7556 <assert_post_action>
    nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
    42a6:	68ed      	ldr	r5, [r5, #12]
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    42a8:	ea4f 1846 	mov.w	r8, r6, lsl #5
    42ac:	eb04 1646 	add.w	r6, r4, r6, lsl #5
NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
                                                 uint8_t        seq_id,
                                                 uint32_t       end_delay)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    42b0:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    42b4:	f8c6 7528 	str.w	r7, [r6, #1320]	; 0x528
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    42b8:	d30b      	bcc.n	42d2 <nrf_pwm_sequence_set+0xb6>
    42ba:	4914      	ldr	r1, [pc, #80]	; (430c <nrf_pwm_sequence_set+0xf0>)
    42bc:	480e      	ldr	r0, [pc, #56]	; (42f8 <nrf_pwm_sequence_set+0xdc>)
    42be:	4a0f      	ldr	r2, [pc, #60]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    42c0:	f44f 7334 	mov.w	r3, #720	; 0x2d0
    42c4:	f003 fa1b 	bl	76fe <printk>
    42c8:	480c      	ldr	r0, [pc, #48]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    42ca:	f44f 7134 	mov.w	r1, #720	; 0x2d0
    42ce:	f003 f942 	bl	7556 <assert_post_action>
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    42d2:	4444      	add	r4, r8
    42d4:	f8c4 552c 	str.w	r5, [r4, #1324]	; 0x52c
}
    42d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    42dc:	043b      	lsls	r3, r7, #16
    42de:	d5d0      	bpl.n	4282 <nrf_pwm_sequence_set+0x66>
    42e0:	490b      	ldr	r1, [pc, #44]	; (4310 <nrf_pwm_sequence_set+0xf4>)
    42e2:	4a06      	ldr	r2, [pc, #24]	; (42fc <nrf_pwm_sequence_set+0xe0>)
    42e4:	4804      	ldr	r0, [pc, #16]	; (42f8 <nrf_pwm_sequence_set+0xdc>)
    42e6:	f240 23be 	movw	r3, #702	; 0x2be
    42ea:	f003 fa08 	bl	76fe <printk>
    42ee:	f240 21be 	movw	r1, #702	; 0x2be
    42f2:	e7c3      	b.n	427c <nrf_pwm_sequence_set+0x60>
    42f4:	00008b96 	.word	0x00008b96
    42f8:	000083db 	.word	0x000083db
    42fc:	00008b64 	.word	0x00008b64
    4300:	00008bab 	.word	0x00008bab
    4304:	00008bc3 	.word	0x00008bc3
    4308:	00008bed 	.word	0x00008bed
    430c:	00008c0e 	.word	0x00008c0e
    4310:	00008bcf 	.word	0x00008bcf

00004314 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4314:	6802      	ldr	r2, [r0, #0]
    switch (port)
    4316:	0953      	lsrs	r3, r2, #5
{
    4318:	b510      	push	{r4, lr}
    431a:	4604      	mov	r4, r0
    switch (port)
    431c:	d02c      	beq.n	4378 <nrf_gpio_pin_port_decode+0x64>
    431e:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    4320:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4324:	bf18      	it	ne
    4326:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    4328:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    432c:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    432e:	07db      	lsls	r3, r3, #31
    4330:	d40b      	bmi.n	434a <nrf_gpio_pin_port_decode+0x36>
    4332:	4914      	ldr	r1, [pc, #80]	; (4384 <nrf_gpio_pin_port_decode+0x70>)
    4334:	4814      	ldr	r0, [pc, #80]	; (4388 <nrf_gpio_pin_port_decode+0x74>)
    4336:	4a15      	ldr	r2, [pc, #84]	; (438c <nrf_gpio_pin_port_decode+0x78>)
    4338:	f240 2329 	movw	r3, #553	; 0x229
    433c:	f003 f9df 	bl	76fe <printk>
    4340:	4812      	ldr	r0, [pc, #72]	; (438c <nrf_gpio_pin_port_decode+0x78>)
    4342:	f240 2129 	movw	r1, #553	; 0x229
    4346:	f003 f906 	bl	7556 <assert_post_action>
    uint32_t pin_number = *p_pin;
    434a:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    434c:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4350:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    4352:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4354:	d00d      	beq.n	4372 <nrf_gpio_pin_port_decode+0x5e>
    4356:	2b01      	cmp	r3, #1
    4358:	d011      	beq.n	437e <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    435a:	490d      	ldr	r1, [pc, #52]	; (4390 <nrf_gpio_pin_port_decode+0x7c>)
    435c:	480a      	ldr	r0, [pc, #40]	; (4388 <nrf_gpio_pin_port_decode+0x74>)
    435e:	4a0b      	ldr	r2, [pc, #44]	; (438c <nrf_gpio_pin_port_decode+0x78>)
    4360:	f240 232e 	movw	r3, #558	; 0x22e
    4364:	f003 f9cb 	bl	76fe <printk>
    4368:	4808      	ldr	r0, [pc, #32]	; (438c <nrf_gpio_pin_port_decode+0x78>)
    436a:	f240 212e 	movw	r1, #558	; 0x22e
    436e:	f003 f8f2 	bl	7556 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4372:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    4376:	bd10      	pop	{r4, pc}
    switch (port)
    4378:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    437c:	e7d4      	b.n	4328 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    437e:	4805      	ldr	r0, [pc, #20]	; (4394 <nrf_gpio_pin_port_decode+0x80>)
    4380:	e7f9      	b.n	4376 <nrf_gpio_pin_port_decode+0x62>
    4382:	bf00      	nop
    4384:	000089e0 	.word	0x000089e0
    4388:	000083db 	.word	0x000083db
    438c:	000089ad 	.word	0x000089ad
    4390:	00008bcd 	.word	0x00008bcd
    4394:	50000300 	.word	0x50000300

00004398 <nrfx_pwm_init>:

nrfx_err_t nrfx_pwm_init(nrfx_pwm_t const *        p_instance,
                         nrfx_pwm_config_t const * p_config,
                         nrfx_pwm_handler_t        handler,
                         void *                    p_context)
{
    4398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    439c:	4606      	mov	r6, r0
    439e:	b087      	sub	sp, #28
    43a0:	4691      	mov	r9, r2
    43a2:	4698      	mov	r8, r3
    NRFX_ASSERT(p_config);
    43a4:	460c      	mov	r4, r1
    43a6:	b949      	cbnz	r1, 43bc <nrfx_pwm_init+0x24>
    43a8:	4959      	ldr	r1, [pc, #356]	; (4510 <nrfx_pwm_init+0x178>)
    43aa:	485a      	ldr	r0, [pc, #360]	; (4514 <nrfx_pwm_init+0x17c>)
    43ac:	4a5a      	ldr	r2, [pc, #360]	; (4518 <nrfx_pwm_init+0x180>)
    43ae:	238c      	movs	r3, #140	; 0x8c
    43b0:	f003 f9a5 	bl	76fe <printk>
    43b4:	4858      	ldr	r0, [pc, #352]	; (4518 <nrfx_pwm_init+0x180>)
    43b6:	218c      	movs	r1, #140	; 0x8c
    43b8:	f003 f8cd 	bl	7556 <assert_post_action>

    nrfx_err_t err_code;

    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    43bc:	7937      	ldrb	r7, [r6, #4]

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    43be:	4d57      	ldr	r5, [pc, #348]	; (451c <nrfx_pwm_init+0x184>)
    43c0:	210c      	movs	r1, #12
    43c2:	4379      	muls	r1, r7
    43c4:	186b      	adds	r3, r5, r1
    43c6:	7a1a      	ldrb	r2, [r3, #8]
    43c8:	2a00      	cmp	r2, #0
    43ca:	f040 809f 	bne.w	450c <nrfx_pwm_init+0x174>
        return err_code;
    }

    p_cb->handler = handler;
    p_cb->p_context = p_context;
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    43ce:	7b22      	ldrb	r2, [r4, #12]
    p_cb->handler = handler;
    43d0:	f845 9001 	str.w	r9, [r5, r1]
    p_cb->p_context = p_context;
    43d4:	f8c3 8004 	str.w	r8, [r3, #4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    43d8:	729a      	strb	r2, [r3, #10]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    43da:	2a00      	cmp	r2, #0
    43dc:	d04d      	beq.n	447a <nrfx_pwm_init+0xe2>
    43de:	7b63      	ldrb	r3, [r4, #13]
    43e0:	2b00      	cmp	r3, #0
    43e2:	d04a      	beq.n	447a <nrfx_pwm_init+0xe2>

    configure_pins(p_instance, p_config);

    nrf_pwm_enable(p_instance->p_registers);
    43e4:	f8d6 8000 	ldr.w	r8, [r6]
    nrf_pwm_configure(p_instance->p_registers,
    43e8:	f8b4 9008 	ldrh.w	r9, [r4, #8]
    p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
    43ec:	2301      	movs	r3, #1
    43ee:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500
    NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);
    43f2:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
    43f6:	f894 b005 	ldrb.w	fp, [r4, #5]
    43fa:	f894 a006 	ldrb.w	sl, [r4, #6]
    43fe:	2b00      	cmp	r3, #0
    4400:	da0b      	bge.n	441a <nrfx_pwm_init+0x82>
    4402:	4947      	ldr	r1, [pc, #284]	; (4520 <nrfx_pwm_init+0x188>)
    4404:	4843      	ldr	r0, [pc, #268]	; (4514 <nrfx_pwm_init+0x17c>)
    4406:	4a47      	ldr	r2, [pc, #284]	; (4524 <nrfx_pwm_init+0x18c>)
    4408:	f44f 7327 	mov.w	r3, #668	; 0x29c
    440c:	f003 f977 	bl	76fe <printk>
    4410:	4844      	ldr	r0, [pc, #272]	; (4524 <nrfx_pwm_init+0x18c>)
    4412:	f44f 7127 	mov.w	r1, #668	; 0x29c
    4416:	f003 f89e 	bl	7556 <assert_post_action>
    p_reg->PRESCALER  = base_clock;
    441a:	f8c8 b50c 	str.w	fp, [r8, #1292]	; 0x50c
        p_config->base_clock, p_config->count_mode, p_config->top_value);
    nrf_pwm_decoder_set(p_instance->p_registers,
    441e:	6830      	ldr	r0, [r6, #0]
    p_reg->MODE       = mode;
    4420:	f8c8 a504 	str.w	sl, [r8, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    4424:	f8c8 9508 	str.w	r9, [r8, #1288]	; 0x508

NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
                                           nrf_pwm_dec_load_t dec_load,
                                           nrf_pwm_dec_step_t dec_step)
{
    p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
    4428:	8963      	ldrh	r3, [r4, #10]
    442a:	f8c0 3510 	str.w	r3, [r0, #1296]	; 0x510
    p_reg->SHORTS = mask;
    442e:	2300      	movs	r3, #0
    4430:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_reg->INTEN = mask;
    4434:	f8c0 3300 	str.w	r3, [r0, #768]	; 0x300
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4438:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    443c:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    4440:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
    4444:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
    4448:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    444c:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
    4450:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    4454:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    // handler is not used.
#if defined(USE_DMA_ISSUE_WORKAROUND)
    NRFX_IRQ_PRIORITY_SET(DMA_ISSUE_EGU_IRQn, p_config->irq_priority);
    NRFX_IRQ_ENABLE(DMA_ISSUE_EGU_IRQn);
#else
    if (p_cb->handler)
    4458:	230c      	movs	r3, #12
    445a:	437b      	muls	r3, r7
    445c:	58eb      	ldr	r3, [r5, r3]
    445e:	b11b      	cbz	r3, 4468 <nrfx_pwm_init+0xd0>
#endif
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_registers),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    4460:	f340 3007 	sbfx	r0, r0, #12, #8
    4464:	f7fd fa10 	bl	1888 <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4468:	230c      	movs	r3, #12
    446a:	fb03 5507 	mla	r5, r3, r7, r5

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    446e:	482e      	ldr	r0, [pc, #184]	; (4528 <nrfx_pwm_init+0x190>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    4470:	2301      	movs	r3, #1
    4472:	722b      	strb	r3, [r5, #8]
}
    4474:	b007      	add	sp, #28
    4476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    447a:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
    447e:	f10d 0808 	add.w	r8, sp, #8
    4482:	f104 0a03 	add.w	sl, r4, #3
        uint8_t output_pin = p_config->output_pins[i];
    4486:	f819 2f01 	ldrb.w	r2, [r9, #1]!
        if (output_pin != NRFX_PWM_PIN_NOT_USED)
    448a:	2aff      	cmp	r2, #255	; 0xff
    448c:	d039      	beq.n	4502 <nrfx_pwm_init+0x16a>
            if (!p_config->skip_gpio_cfg)
    448e:	7b21      	ldrb	r1, [r4, #12]
            out_pins[i]   = output_pin & ~NRFX_PWM_PIN_INVERTED;
    4490:	f022 0b80 	bic.w	fp, r2, #128	; 0x80
    4494:	f8c8 b000 	str.w	fp, [r8]
            if (!p_config->skip_gpio_cfg)
    4498:	b9b1      	cbnz	r1, 44c8 <nrfx_pwm_init+0x130>
    if (value == 0)
    449a:	0613      	lsls	r3, r2, #24
    449c:	f8cd b004 	str.w	fp, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    44a0:	a801      	add	r0, sp, #4
    if (value == 0)
    44a2:	d426      	bmi.n	44f2 <nrfx_pwm_init+0x15a>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    44a4:	f7ff ff36 	bl	4314 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    44a8:	9901      	ldr	r1, [sp, #4]
    44aa:	2201      	movs	r2, #1
    44ac:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    44ae:	f8c0 250c 	str.w	r2, [r0, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    44b2:	a801      	add	r0, sp, #4
    44b4:	f8cd b004 	str.w	fp, [sp, #4]
    44b8:	f7ff ff2c 	bl	4314 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    44bc:	9b01      	ldr	r3, [sp, #4]
    44be:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    44c2:	2203      	movs	r2, #3
    44c4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    44c8:	45d1      	cmp	r9, sl
    44ca:	f108 0804 	add.w	r8, r8, #4
    44ce:	d1da      	bne.n	4486 <nrfx_pwm_init+0xee>
    if (!p_config->skip_psel_cfg)
    44d0:	7b63      	ldrb	r3, [r4, #13]
    44d2:	2b00      	cmp	r3, #0
    44d4:	d186      	bne.n	43e4 <nrfx_pwm_init+0x4c>
    44d6:	6833      	ldr	r3, [r6, #0]
        p_reg->PSEL.OUT[i] = out_pins[i];
    44d8:	9a02      	ldr	r2, [sp, #8]
    44da:	f8c3 2560 	str.w	r2, [r3, #1376]	; 0x560
    44de:	9a03      	ldr	r2, [sp, #12]
    44e0:	f8c3 2564 	str.w	r2, [r3, #1380]	; 0x564
    44e4:	9a04      	ldr	r2, [sp, #16]
    44e6:	f8c3 2568 	str.w	r2, [r3, #1384]	; 0x568
    44ea:	9a05      	ldr	r2, [sp, #20]
    44ec:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    44f0:	e778      	b.n	43e4 <nrfx_pwm_init+0x4c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    44f2:	f7ff ff0f 	bl	4314 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    44f6:	9901      	ldr	r1, [sp, #4]
    44f8:	2201      	movs	r2, #1
    44fa:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    44fc:	f8c0 2508 	str.w	r2, [r0, #1288]	; 0x508
    4500:	e7d7      	b.n	44b2 <nrfx_pwm_init+0x11a>
            out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
    4502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4506:	f8c8 3000 	str.w	r3, [r8]
    450a:	e7dd      	b.n	44c8 <nrfx_pwm_init+0x130>
        return err_code;
    450c:	4807      	ldr	r0, [pc, #28]	; (452c <nrfx_pwm_init+0x194>)
    450e:	e7b1      	b.n	4474 <nrfx_pwm_init+0xdc>
    4510:	00008c6c 	.word	0x00008c6c
    4514:	000083db 	.word	0x000083db
    4518:	00008c31 	.word	0x00008c31
    451c:	20000b14 	.word	0x20000b14
    4520:	00008c75 	.word	0x00008c75
    4524:	00008b64 	.word	0x00008b64
    4528:	0bad0000 	.word	0x0bad0000
    452c:	0bad0005 	.word	0x0bad0005

00004530 <nrfx_pwm_simple_playback>:

uint32_t nrfx_pwm_simple_playback(nrfx_pwm_t const *         p_instance,
                                  nrf_pwm_sequence_t const * p_sequence,
                                  uint16_t                   playback_count,
                                  uint32_t                   flags)
{
    4530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4534:	4698      	mov	r8, r3
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    4536:	7903      	ldrb	r3, [r0, #4]
{
    4538:	4614      	mov	r4, r2
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    453a:	4a31      	ldr	r2, [pc, #196]	; (4600 <nrfx_pwm_simple_playback+0xd0>)
{
    453c:	460e      	mov	r6, r1
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    453e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    4542:	eb02 0781 	add.w	r7, r2, r1, lsl #2
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    4546:	210c      	movs	r1, #12
    4548:	fb01 2303 	mla	r3, r1, r3, r2
{
    454c:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    454e:	7a1b      	ldrb	r3, [r3, #8]
    4550:	b95b      	cbnz	r3, 456a <nrfx_pwm_simple_playback+0x3a>
    4552:	492c      	ldr	r1, [pc, #176]	; (4604 <nrfx_pwm_simple_playback+0xd4>)
    4554:	482c      	ldr	r0, [pc, #176]	; (4608 <nrfx_pwm_simple_playback+0xd8>)
    4556:	4a2d      	ldr	r2, [pc, #180]	; (460c <nrfx_pwm_simple_playback+0xdc>)
    4558:	f44f 7396 	mov.w	r3, #300	; 0x12c
    455c:	f003 f8cf 	bl	76fe <printk>
    4560:	482a      	ldr	r0, [pc, #168]	; (460c <nrfx_pwm_simple_playback+0xdc>)
    4562:	f44f 7196 	mov.w	r1, #300	; 0x12c
    4566:	f002 fff6 	bl	7556 <assert_post_action>
    NRFX_ASSERT(playback_count > 0);
    456a:	b95c      	cbnz	r4, 4584 <nrfx_pwm_simple_playback+0x54>
    456c:	4928      	ldr	r1, [pc, #160]	; (4610 <nrfx_pwm_simple_playback+0xe0>)
    456e:	4826      	ldr	r0, [pc, #152]	; (4608 <nrfx_pwm_simple_playback+0xd8>)
    4570:	4a26      	ldr	r2, [pc, #152]	; (460c <nrfx_pwm_simple_playback+0xdc>)
    4572:	f240 132d 	movw	r3, #301	; 0x12d
    4576:	f003 f8c2 	bl	76fe <printk>
    457a:	4824      	ldr	r0, [pc, #144]	; (460c <nrfx_pwm_simple_playback+0xdc>)
    457c:	f240 112d 	movw	r1, #301	; 0x12d
    4580:	f002 ffe9 	bl	7556 <assert_post_action>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    4584:	6833      	ldr	r3, [r6, #0]
    4586:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    NRFX_ASSERT(nrfx_is_in_ram(p_sequence->values.p_raw));
    458a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    458e:	d00b      	beq.n	45a8 <nrfx_pwm_simple_playback+0x78>
    4590:	4920      	ldr	r1, [pc, #128]	; (4614 <nrfx_pwm_simple_playback+0xe4>)
    4592:	481d      	ldr	r0, [pc, #116]	; (4608 <nrfx_pwm_simple_playback+0xd8>)
    4594:	4a1d      	ldr	r2, [pc, #116]	; (460c <nrfx_pwm_simple_playback+0xdc>)
    4596:	f44f 7397 	mov.w	r3, #302	; 0x12e
    459a:	f003 f8b0 	bl	76fe <printk>
    459e:	481b      	ldr	r0, [pc, #108]	; (460c <nrfx_pwm_simple_playback+0xdc>)
    45a0:	f44f 7197 	mov.w	r1, #302	; 0x12e
    45a4:	f002 ffd7 	bl	7556 <assert_post_action>

    // To take advantage of the looping mechanism, we need to use both sequences
    // (single sequence can be played back only once).
    nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
    45a8:	6828      	ldr	r0, [r5, #0]
    45aa:	4632      	mov	r2, r6
    45ac:	2100      	movs	r1, #0
    45ae:	f7ff fe35 	bl	421c <nrf_pwm_sequence_set>
    nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
    45b2:	6828      	ldr	r0, [r5, #0]
    45b4:	4632      	mov	r2, r6
    45b6:	2101      	movs	r1, #1
    45b8:	f7ff fe30 	bl	421c <nrf_pwm_sequence_set>
    bool odd = (playback_count & 1);
    nrf_pwm_loop_set(p_instance->p_registers,
    45bc:	6828      	ldr	r0, [r5, #0]
    45be:	f004 0301 	and.w	r3, r4, #1
}

NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
                                        uint16_t       loop_count)
{
    p_reg->LOOP = loop_count;
    45c2:	eb03 0454 	add.w	r4, r3, r4, lsr #1
        (playback_count / 2) + (odd ? 1 : 0));

    uint32_t shorts_mask;
    if (flags & NRFX_PWM_FLAG_STOP)
    45c6:	f018 0f01 	tst.w	r8, #1
    45ca:	f8c0 4514 	str.w	r4, [r0, #1300]	; 0x514
    45ce:	d114      	bne.n	45fa <nrfx_pwm_simple_playback+0xca>
    {
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    }
    else if (flags & NRFX_PWM_FLAG_LOOP)
    45d0:	f018 0202 	ands.w	r2, r8, #2
    45d4:	d003      	beq.n	45de <nrfx_pwm_simple_playback+0xae>
    {
        shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
                          : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
    45d6:	2b00      	cmp	r3, #0
    45d8:	bf14      	ite	ne
    45da:	2208      	movne	r2, #8
    45dc:	2204      	moveq	r2, #4
                  __func__,
                  p_sequence->length);
    NRFX_LOG_DEBUG("Sequence data:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_sequence->values.p_raw,
                           p_sequence->length * sizeof(uint16_t));
    return start_playback(p_instance, p_cb, flags,
    45de:	2b00      	cmp	r3, #0
    p_reg->SHORTS = mask;
    45e0:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
    45e4:	4639      	mov	r1, r7
    45e6:	fa5f f288 	uxtb.w	r2, r8
    45ea:	bf18      	it	ne
    45ec:	230c      	movne	r3, #12
        odd ? NRF_PWM_TASK_SEQSTART1 : NRF_PWM_TASK_SEQSTART0);
}
    45ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return start_playback(p_instance, p_cb, flags,
    45f2:	bf08      	it	eq
    45f4:	2308      	moveq	r3, #8
    45f6:	f003 bb73 	b.w	7ce0 <start_playback.isra.0>
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    45fa:	2210      	movs	r2, #16
    45fc:	e7ef      	b.n	45de <nrfx_pwm_simple_playback+0xae>
    45fe:	bf00      	nop
    4600:	20000b14 	.word	0x20000b14
    4604:	00008c96 	.word	0x00008c96
    4608:	000083db 	.word	0x000083db
    460c:	00008c31 	.word	0x00008c31
    4610:	00008cc2 	.word	0x00008cc2
    4614:	00008cd5 	.word	0x00008cd5

00004618 <nrfx_pwm_is_stopped>:
    return ret_val;
}


bool nrfx_pwm_is_stopped(nrfx_pwm_t const * p_instance)
{
    4618:	b570      	push	{r4, r5, r6, lr}
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    461a:	4e12      	ldr	r6, [pc, #72]	; (4664 <nrfx_pwm_is_stopped+0x4c>)
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    461c:	7904      	ldrb	r4, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    461e:	220c      	movs	r2, #12
    4620:	fb02 6204 	mla	r2, r2, r4, r6
{
    4624:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    4626:	7a12      	ldrb	r2, [r2, #8]
    4628:	b95a      	cbnz	r2, 4642 <nrfx_pwm_is_stopped+0x2a>
    462a:	490f      	ldr	r1, [pc, #60]	; (4668 <nrfx_pwm_is_stopped+0x50>)
    462c:	480f      	ldr	r0, [pc, #60]	; (466c <nrfx_pwm_is_stopped+0x54>)
    462e:	4a10      	ldr	r2, [pc, #64]	; (4670 <nrfx_pwm_is_stopped+0x58>)
    4630:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
    4634:	f003 f863 	bl	76fe <printk>
    4638:	480d      	ldr	r0, [pc, #52]	; (4670 <nrfx_pwm_is_stopped+0x58>)
    463a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    463e:	f002 ff8a 	bl	7556 <assert_post_action>

    bool ret_val = false;

    // If the event handler is used (interrupts are enabled), the state will
    // be changed in interrupt handler when the STOPPED event occurs.
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    4642:	230c      	movs	r3, #12
    {
        ret_val = true;
    }
    // If interrupts are disabled, we must check the STOPPED event here.
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    4644:	682a      	ldr	r2, [r5, #0]
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    4646:	fb03 6404 	mla	r4, r3, r4, r6
    464a:	7a23      	ldrb	r3, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    464c:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
    4650:	b2db      	uxtb	r3, r3
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    4652:	b91a      	cbnz	r2, 465c <nrfx_pwm_is_stopped+0x44>
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    4654:	1e98      	subs	r0, r3, #2
    4656:	bf18      	it	ne
    4658:	2001      	movne	r0, #1
        ret_val = true;
    }

    NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
    return ret_val;
}
    465a:	bd70      	pop	{r4, r5, r6, pc}
        p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    465c:	2001      	movs	r0, #1
    465e:	7220      	strb	r0, [r4, #8]
        ret_val = true;
    4660:	e7fb      	b.n	465a <nrfx_pwm_is_stopped+0x42>
    4662:	bf00      	nop
    4664:	20000b14 	.word	0x20000b14
    4668:	00008c96 	.word	0x00008c96
    466c:	000083db 	.word	0x000083db
    4670:	00008c31 	.word	0x00008c31

00004674 <nrfx_pwm_stop>:
{
    4674:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    4676:	4a14      	ldr	r2, [pc, #80]	; (46c8 <nrfx_pwm_stop+0x54>)
    4678:	7903      	ldrb	r3, [r0, #4]
{
    467a:	460d      	mov	r5, r1
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    467c:	210c      	movs	r1, #12
    467e:	fb01 2303 	mla	r3, r1, r3, r2
{
    4682:	4604      	mov	r4, r0
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    4684:	7a1b      	ldrb	r3, [r3, #8]
    4686:	b95b      	cbnz	r3, 46a0 <nrfx_pwm_stop+0x2c>
    4688:	4910      	ldr	r1, [pc, #64]	; (46cc <nrfx_pwm_stop+0x58>)
    468a:	4811      	ldr	r0, [pc, #68]	; (46d0 <nrfx_pwm_stop+0x5c>)
    468c:	4a11      	ldr	r2, [pc, #68]	; (46d4 <nrfx_pwm_stop+0x60>)
    468e:	f240 1385 	movw	r3, #389	; 0x185
    4692:	f003 f834 	bl	76fe <printk>
    4696:	480f      	ldr	r0, [pc, #60]	; (46d4 <nrfx_pwm_stop+0x60>)
    4698:	f240 1185 	movw	r1, #389	; 0x185
    469c:	f002 ff5b 	bl	7556 <assert_post_action>
    nrf_pwm_shorts_set(p_instance->p_registers, 0);
    46a0:	6823      	ldr	r3, [r4, #0]
    p_reg->SHORTS = mask;
    46a2:	2200      	movs	r2, #0
    46a4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    46a8:	2201      	movs	r2, #1
    46aa:	605a      	str	r2, [r3, #4]
    if (nrfx_pwm_is_stopped(p_instance))
    46ac:	4620      	mov	r0, r4
    46ae:	f7ff ffb3 	bl	4618 <nrfx_pwm_is_stopped>
    46b2:	b938      	cbnz	r0, 46c4 <nrfx_pwm_stop+0x50>
            if (nrfx_pwm_is_stopped(p_instance))
    46b4:	4620      	mov	r0, r4
    46b6:	f7ff ffaf 	bl	4618 <nrfx_pwm_is_stopped>
    46ba:	b918      	cbnz	r0, 46c4 <nrfx_pwm_stop+0x50>
        } while (wait_until_stopped);
    46bc:	2d00      	cmp	r5, #0
    46be:	d1f9      	bne.n	46b4 <nrfx_pwm_stop+0x40>
}
    46c0:	4628      	mov	r0, r5
    46c2:	bd38      	pop	{r3, r4, r5, pc}
        ret_val = true;
    46c4:	2501      	movs	r5, #1
    46c6:	e7fb      	b.n	46c0 <nrfx_pwm_stop+0x4c>
    46c8:	20000b14 	.word	0x20000b14
    46cc:	00008cfe 	.word	0x00008cfe
    46d0:	000083db 	.word	0x000083db
    46d4:	00008c31 	.word	0x00008c31

000046d8 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    46d8:	4b03      	ldr	r3, [pc, #12]	; (46e8 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    46da:	6818      	ldr	r0, [r3, #0]
}
    46dc:	f1a0 0308 	sub.w	r3, r0, #8
    46e0:	4258      	negs	r0, r3
    46e2:	4158      	adcs	r0, r3
    46e4:	4770      	bx	lr
    46e6:	bf00      	nop
    46e8:	10000130 	.word	0x10000130

000046ec <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    46ec:	4b06      	ldr	r3, [pc, #24]	; (4708 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    46ee:	681b      	ldr	r3, [r3, #0]
    46f0:	2b08      	cmp	r3, #8
    46f2:	d106      	bne.n	4702 <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    46f4:	4b05      	ldr	r3, [pc, #20]	; (470c <nrf52_errata_103+0x20>)
    46f6:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    46f8:	2b05      	cmp	r3, #5
    46fa:	d802      	bhi.n	4702 <nrf52_errata_103+0x16>
    46fc:	4a04      	ldr	r2, [pc, #16]	; (4710 <nrf52_errata_103+0x24>)
    46fe:	5cd0      	ldrb	r0, [r2, r3]
    4700:	4770      	bx	lr
        return false;
    4702:	2000      	movs	r0, #0
}
    4704:	4770      	bx	lr
    4706:	bf00      	nop
    4708:	10000130 	.word	0x10000130
    470c:	10000134 	.word	0x10000134
    4710:	00008d49 	.word	0x00008d49

00004714 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    4714:	4a02      	ldr	r2, [pc, #8]	; (4720 <nvmc_wait+0xc>)
    4716:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    471a:	2b00      	cmp	r3, #0
    471c:	d0fb      	beq.n	4716 <nvmc_wait+0x2>
}
    471e:	4770      	bx	lr
    4720:	4001e000 	.word	0x4001e000

00004724 <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    4724:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    4726:	f7ff ffd7 	bl	46d8 <nrf52_errata_136>
    472a:	b140      	cbz	r0, 473e <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    472c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4730:	2200      	movs	r2, #0
    4732:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    4736:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    473a:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    473e:	f7ff ffcb 	bl	46d8 <nrf52_errata_136>
    4742:	2800      	cmp	r0, #0
    4744:	d046      	beq.n	47d4 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    4746:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    474a:	4b5b      	ldr	r3, [pc, #364]	; (48b8 <SystemInit+0x194>)
    474c:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    4750:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    4754:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    4758:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    475c:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    4760:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    4764:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    4768:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    476c:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    4770:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    4774:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    4778:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    477c:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    4780:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    4784:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    4788:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    478c:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    4790:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    4794:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    4798:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    479c:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    47a0:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    47a4:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    47a8:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    47ac:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    47b0:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    47b4:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    47b8:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    47bc:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    47c0:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    47c4:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    47c8:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    47cc:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    47d0:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    47d4:	f7ff ff8a 	bl	46ec <nrf52_errata_103>
    47d8:	b110      	cbz	r0, 47e0 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    47da:	4b38      	ldr	r3, [pc, #224]	; (48bc <SystemInit+0x198>)
    47dc:	4a38      	ldr	r2, [pc, #224]	; (48c0 <SystemInit+0x19c>)
    47de:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    47e0:	f7ff ff84 	bl	46ec <nrf52_errata_103>
    47e4:	b118      	cbz	r0, 47ee <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    47e6:	4b37      	ldr	r3, [pc, #220]	; (48c4 <SystemInit+0x1a0>)
    47e8:	22fb      	movs	r2, #251	; 0xfb
    47ea:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    47ee:	f7ff ff7d 	bl	46ec <nrf52_errata_103>
    47f2:	b148      	cbz	r0, 4808 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    47f4:	4934      	ldr	r1, [pc, #208]	; (48c8 <SystemInit+0x1a4>)
    47f6:	4b35      	ldr	r3, [pc, #212]	; (48cc <SystemInit+0x1a8>)
    47f8:	680a      	ldr	r2, [r1, #0]
    47fa:	681b      	ldr	r3, [r3, #0]
    47fc:	f022 020f 	bic.w	r2, r2, #15
    4800:	f003 030f 	and.w	r3, r3, #15
    4804:	4313      	orrs	r3, r2
    4806:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    4808:	f7ff ff70 	bl	46ec <nrf52_errata_103>
    480c:	b118      	cbz	r0, 4816 <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    480e:	4b30      	ldr	r3, [pc, #192]	; (48d0 <SystemInit+0x1ac>)
    4810:	f44f 7200 	mov.w	r2, #512	; 0x200
    4814:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    4816:	f7ff ff5f 	bl	46d8 <nrf52_errata_136>
    481a:	b148      	cbz	r0, 4830 <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    481c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4820:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    4824:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    4826:	bf44      	itt	mi
    4828:	f06f 0201 	mvnmi.w	r2, #1
    482c:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    4830:	4b28      	ldr	r3, [pc, #160]	; (48d4 <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    4832:	681b      	ldr	r3, [r3, #0]
    4834:	2b08      	cmp	r3, #8
    4836:	d10e      	bne.n	4856 <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    4838:	4b27      	ldr	r3, [pc, #156]	; (48d8 <SystemInit+0x1b4>)
    483a:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    483c:	2b05      	cmp	r3, #5
    483e:	d802      	bhi.n	4846 <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    4840:	4a26      	ldr	r2, [pc, #152]	; (48dc <SystemInit+0x1b8>)
    4842:	5cd3      	ldrb	r3, [r2, r3]
    4844:	b13b      	cbz	r3, 4856 <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    4846:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    484a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    484e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4852:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4856:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    485a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    485e:	2a00      	cmp	r2, #0
    4860:	db03      	blt.n	486a <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    4862:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    4866:	2b00      	cmp	r3, #0
    4868:	da22      	bge.n	48b0 <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    486a:	491d      	ldr	r1, [pc, #116]	; (48e0 <SystemInit+0x1bc>)
    486c:	2301      	movs	r3, #1
    486e:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    4872:	f7ff ff4f 	bl	4714 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    4876:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    487a:	2412      	movs	r4, #18
    487c:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    4880:	f7ff ff48 	bl	4714 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    4884:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    4888:	f7ff ff44 	bl	4714 <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    488c:	2300      	movs	r3, #0
    488e:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    4892:	f7ff ff3f 	bl	4714 <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    4896:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    489a:	4912      	ldr	r1, [pc, #72]	; (48e4 <SystemInit+0x1c0>)
    489c:	4b12      	ldr	r3, [pc, #72]	; (48e8 <SystemInit+0x1c4>)
    489e:	68ca      	ldr	r2, [r1, #12]
    48a0:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    48a4:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    48a6:	60cb      	str	r3, [r1, #12]
    48a8:	f3bf 8f4f 	dsb	sy
    __NOP();
    48ac:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    48ae:	e7fd      	b.n	48ac <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    48b0:	4b0e      	ldr	r3, [pc, #56]	; (48ec <SystemInit+0x1c8>)
    48b2:	4a0f      	ldr	r2, [pc, #60]	; (48f0 <SystemInit+0x1cc>)
    48b4:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    48b6:	bd10      	pop	{r4, pc}
    48b8:	4000c000 	.word	0x4000c000
    48bc:	4000568c 	.word	0x4000568c
    48c0:	00038148 	.word	0x00038148
    48c4:	4000f000 	.word	0x4000f000
    48c8:	40000ee4 	.word	0x40000ee4
    48cc:	10000258 	.word	0x10000258
    48d0:	40029640 	.word	0x40029640
    48d4:	10000130 	.word	0x10000130
    48d8:	10000134 	.word	0x10000134
    48dc:	00008d43 	.word	0x00008d43
    48e0:	4001e000 	.word	0x4001e000
    48e4:	e000ed00 	.word	0xe000ed00
    48e8:	05fa0004 	.word	0x05fa0004
    48ec:	20000170 	.word	0x20000170
    48f0:	03d09000 	.word	0x03d09000

000048f4 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    48f4:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    48f6:	4c14      	ldr	r4, [pc, #80]	; (4948 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    48f8:	4a14      	ldr	r2, [pc, #80]	; (494c <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    48fa:	4915      	ldr	r1, [pc, #84]	; (4950 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    48fc:	2303      	movs	r3, #3
    48fe:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    4900:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4902:	4b14      	ldr	r3, [pc, #80]	; (4954 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    4904:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    4906:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    4908:	f44f 6380 	mov.w	r3, #1024	; 0x400
    490c:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    490e:	2300      	movs	r3, #0
    4910:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    4912:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4914:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    4916:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    4918:	4a0f      	ldr	r2, [pc, #60]	; (4958 <_DoInit+0x64>)
    491a:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    491c:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    491e:	2210      	movs	r2, #16
    4920:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    4922:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    4924:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    4926:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    4928:	f002 ff19 	bl	775e <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    492c:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    4930:	490a      	ldr	r1, [pc, #40]	; (495c <_DoInit+0x68>)
    4932:	4620      	mov	r0, r4
    4934:	f002 ff13 	bl	775e <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4938:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    493c:	2320      	movs	r3, #32
    493e:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    4940:	f3bf 8f5f 	dmb	sy
}
    4944:	bd10      	pop	{r4, pc}
    4946:	bf00      	nop
    4948:	20000b20 	.word	0x20000b20
    494c:	00008d4f 	.word	0x00008d4f
    4950:	00008d58 	.word	0x00008d58
    4954:	20000c3d 	.word	0x20000c3d
    4958:	20000c2d 	.word	0x20000c2d
    495c:	00008d5c 	.word	0x00008d5c

00004960 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4960:	4b0e      	ldr	r3, [pc, #56]	; (499c <z_sys_init_run_level+0x3c>)
{
    4962:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4964:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    4968:	3001      	adds	r0, #1
    496a:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    496e:	42a6      	cmp	r6, r4
    4970:	d800      	bhi.n	4974 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    4972:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    4974:	e9d4 3500 	ldrd	r3, r5, [r4]
    4978:	4628      	mov	r0, r5
    497a:	4798      	blx	r3
		if (dev != NULL) {
    497c:	b165      	cbz	r5, 4998 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    497e:	68eb      	ldr	r3, [r5, #12]
    4980:	b130      	cbz	r0, 4990 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    4982:	2800      	cmp	r0, #0
    4984:	bfb8      	it	lt
    4986:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    4988:	28ff      	cmp	r0, #255	; 0xff
    498a:	bfa8      	it	ge
    498c:	20ff      	movge	r0, #255	; 0xff
    498e:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    4990:	785a      	ldrb	r2, [r3, #1]
    4992:	f042 0201 	orr.w	r2, r2, #1
    4996:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    4998:	3408      	adds	r4, #8
    499a:	e7e8      	b.n	496e <z_sys_init_run_level+0xe>
    499c:	00008288 	.word	0x00008288

000049a0 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    49a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49a2:	4604      	mov	r4, r0
    49a4:	460e      	mov	r6, r1
	__asm__ volatile(
    49a6:	f04f 0320 	mov.w	r3, #32
    49aa:	f3ef 8711 	mrs	r7, BASEPRI
    49ae:	f383 8812 	msr	BASEPRI_MAX, r3
    49b2:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    49b6:	f001 fc95 	bl	62e4 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    49ba:	4631      	mov	r1, r6
    49bc:	4605      	mov	r5, r0
    49be:	4620      	mov	r0, r4
    49c0:	f003 f90d 	bl	7bde <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    49c4:	2c04      	cmp	r4, #4
    49c6:	d10c      	bne.n	49e2 <z_fatal_error+0x42>
    49c8:	490a      	ldr	r1, [pc, #40]	; (49f4 <z_fatal_error+0x54>)
    49ca:	4a0b      	ldr	r2, [pc, #44]	; (49f8 <z_fatal_error+0x58>)
    49cc:	480b      	ldr	r0, [pc, #44]	; (49fc <z_fatal_error+0x5c>)
    49ce:	238f      	movs	r3, #143	; 0x8f
    49d0:	f002 fe95 	bl	76fe <printk>
    49d4:	480a      	ldr	r0, [pc, #40]	; (4a00 <z_fatal_error+0x60>)
    49d6:	f002 fe92 	bl	76fe <printk>
    49da:	4807      	ldr	r0, [pc, #28]	; (49f8 <z_fatal_error+0x58>)
    49dc:	218f      	movs	r1, #143	; 0x8f
    49de:	f002 fdba 	bl	7556 <assert_post_action>
	__asm__ volatile(
    49e2:	f387 8811 	msr	BASEPRI, r7
    49e6:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    49ea:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    49ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    49f0:	f7fd b9f6 	b.w	1de0 <z_impl_k_thread_abort>
    49f4:	00008d85 	.word	0x00008d85
    49f8:	00008d63 	.word	0x00008d63
    49fc:	000083db 	.word	0x000083db
    4a00:	00008da2 	.word	0x00008da2

00004a04 <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    4a04:	4c11      	ldr	r4, [pc, #68]	; (4a4c <idle+0x48>)
    4a06:	68a2      	ldr	r2, [r4, #8]
    4a08:	f992 200e 	ldrsb.w	r2, [r2, #14]
    4a0c:	2a00      	cmp	r2, #0
{
    4a0e:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    4a10:	da09      	bge.n	4a26 <idle+0x22>
    4a12:	490f      	ldr	r1, [pc, #60]	; (4a50 <idle+0x4c>)
    4a14:	480f      	ldr	r0, [pc, #60]	; (4a54 <idle+0x50>)
    4a16:	4a10      	ldr	r2, [pc, #64]	; (4a58 <idle+0x54>)
    4a18:	2327      	movs	r3, #39	; 0x27
    4a1a:	f002 fe70 	bl	76fe <printk>
    4a1e:	480e      	ldr	r0, [pc, #56]	; (4a58 <idle+0x54>)
    4a20:	2127      	movs	r1, #39	; 0x27
    4a22:	f002 fd98 	bl	7556 <assert_post_action>
	__asm__ volatile(
    4a26:	f04f 0220 	mov.w	r2, #32
    4a2a:	f3ef 8311 	mrs	r3, BASEPRI
    4a2e:	f382 8812 	msr	BASEPRI_MAX, r2
    4a32:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    4a36:	f002 f8b1 	bl	6b9c <z_get_next_timeout_expiry>
    4a3a:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    4a3c:	f7fc fdf8 	bl	1630 <pm_system_suspend>
    4a40:	2800      	cmp	r0, #0
    4a42:	d1f0      	bne.n	4a26 <idle+0x22>
	arch_cpu_idle();
    4a44:	f7fc feaa 	bl	179c <arch_cpu_idle>
}
    4a48:	e7ed      	b.n	4a26 <idle+0x22>
    4a4a:	bf00      	nop
    4a4c:	20000bc8 	.word	0x20000bc8
    4a50:	00008df8 	.word	0x00008df8
    4a54:	000083db 	.word	0x000083db
    4a58:	00008dd7 	.word	0x00008dd7

00004a5c <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    4a5c:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    4a5e:	2300      	movs	r3, #0
{
    4a60:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    4a62:	2201      	movs	r2, #1
    4a64:	e9cd 2304 	strd	r2, r3, [sp, #16]
    4a68:	220f      	movs	r2, #15
    4a6a:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    4a6e:	4c0d      	ldr	r4, [pc, #52]	; (4aa4 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4a70:	4a0d      	ldr	r2, [pc, #52]	; (4aa8 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    4a72:	9301      	str	r3, [sp, #4]
    4a74:	490d      	ldr	r1, [pc, #52]	; (4aac <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4a76:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    4a78:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    4a7c:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    4a80:	f44f 75b0 	mov.w	r5, #352	; 0x160
    4a84:	9300      	str	r3, [sp, #0]
    4a86:	fb05 1100 	mla	r1, r5, r0, r1
    4a8a:	4b09      	ldr	r3, [pc, #36]	; (4ab0 <init_idle_thread+0x54>)
    4a8c:	f44f 72a0 	mov.w	r2, #320	; 0x140
    4a90:	4620      	mov	r0, r4
    4a92:	f001 fda9 	bl	65e8 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4a96:	7b63      	ldrb	r3, [r4, #13]
    4a98:	f023 0304 	bic.w	r3, r3, #4
    4a9c:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    4a9e:	b007      	add	sp, #28
    4aa0:	bd30      	pop	{r4, r5, pc}
    4aa2:	bf00      	nop
    4aa4:	200003e8 	.word	0x200003e8
    4aa8:	20000bc8 	.word	0x20000bc8
    4aac:	20002280 	.word	0x20002280
    4ab0:	00004a05 	.word	0x00004a05

00004ab4 <bg_thread_main>:
{
    4ab4:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    4ab6:	4b0a      	ldr	r3, [pc, #40]	; (4ae0 <bg_thread_main+0x2c>)
    4ab8:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4aba:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    4abc:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    4abe:	f7ff ff4f 	bl	4960 <z_sys_init_run_level>
	boot_banner();
    4ac2:	f002 fb4d 	bl	7160 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    4ac6:	2003      	movs	r0, #3
    4ac8:	f7ff ff4a 	bl	4960 <z_sys_init_run_level>
	z_init_static_threads();
    4acc:	f001 fe3e 	bl	674c <z_init_static_threads>
	main();
    4ad0:	f7fb fd1a 	bl	508 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    4ad4:	4a03      	ldr	r2, [pc, #12]	; (4ae4 <bg_thread_main+0x30>)
    4ad6:	7b13      	ldrb	r3, [r2, #12]
    4ad8:	f023 0301 	bic.w	r3, r3, #1
    4adc:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    4ade:	bd08      	pop	{r3, pc}
    4ae0:	2000103d 	.word	0x2000103d
    4ae4:	20000468 	.word	0x20000468

00004ae8 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    4ae8:	4802      	ldr	r0, [pc, #8]	; (4af4 <z_bss_zero+0xc>)
    4aea:	4a03      	ldr	r2, [pc, #12]	; (4af8 <z_bss_zero+0x10>)
    4aec:	2100      	movs	r1, #0
    4aee:	1a12      	subs	r2, r2, r0
    4af0:	f002 be5a 	b.w	77a8 <memset>
    4af4:	20000248 	.word	0x20000248
    4af8:	200011fc 	.word	0x200011fc

00004afc <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    4afc:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    4afe:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 4bd8 <z_cstart+0xdc>
    4b02:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    4b04:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    4b08:	4d2d      	ldr	r5, [pc, #180]	; (4bc0 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    4b0a:	4e2e      	ldr	r6, [pc, #184]	; (4bc4 <z_cstart+0xc8>)
    4b0c:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4b0e:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 4bdc <z_cstart+0xe0>
    4b12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    4b16:	2400      	movs	r4, #0
    4b18:	616b      	str	r3, [r5, #20]
    4b1a:	23e0      	movs	r3, #224	; 0xe0
    4b1c:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    4b20:	77ec      	strb	r4, [r5, #31]
    4b22:	762c      	strb	r4, [r5, #24]
    4b24:	766c      	strb	r4, [r5, #25]
    4b26:	76ac      	strb	r4, [r5, #26]
    4b28:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    4b2c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    4b2e:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    4b32:	626b      	str	r3, [r5, #36]	; 0x24
    4b34:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    4b38:	f7fd f8fc 	bl	1d34 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    4b3c:	f7fc fe28 	bl	1790 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    4b40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    4b44:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    4b46:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    4b48:	f7fd fa24 	bl	1f94 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    4b4c:	f7fd f95a 	bl	1e04 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    4b50:	f240 1301 	movw	r3, #257	; 0x101
    4b54:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    4b58:	ab06      	add	r3, sp, #24
    4b5a:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    4b5c:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    4b60:	f003 f8e8 	bl	7d34 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    4b64:	4620      	mov	r0, r4
    4b66:	f7ff fefb 	bl	4960 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4b6a:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    4b6c:	4d16      	ldr	r5, [pc, #88]	; (4bc8 <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4b6e:	f7ff fef7 	bl	4960 <z_sys_init_run_level>
	z_sched_init();
    4b72:	f001 fa21 	bl	5fb8 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4b76:	4b15      	ldr	r3, [pc, #84]	; (4bcc <z_cstart+0xd0>)
    4b78:	9305      	str	r3, [sp, #20]
    4b7a:	2301      	movs	r3, #1
    4b7c:	4914      	ldr	r1, [pc, #80]	; (4bd0 <z_cstart+0xd4>)
    4b7e:	9400      	str	r4, [sp, #0]
    4b80:	e9cd 4303 	strd	r4, r3, [sp, #12]
    4b84:	f44f 6280 	mov.w	r2, #1024	; 0x400
    4b88:	464b      	mov	r3, r9
    4b8a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    4b8e:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    4b90:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    4b92:	f001 fd29 	bl	65e8 <z_setup_new_thread>
    4b96:	7b6a      	ldrb	r2, [r5, #13]
    4b98:	f022 0204 	bic.w	r2, r2, #4
    4b9c:	736a      	strb	r2, [r5, #13]
    4b9e:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    4ba0:	4628      	mov	r0, r5
    4ba2:	f000 fe09 	bl	57b8 <z_ready_thread>
		init_idle_thread(i);
    4ba6:	4620      	mov	r0, r4
    4ba8:	f7ff ff58 	bl	4a5c <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    4bac:	4b09      	ldr	r3, [pc, #36]	; (4bd4 <z_cstart+0xd8>)
    4bae:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4bb0:	464a      	mov	r2, r9
    4bb2:	4639      	mov	r1, r7
    4bb4:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    4bb6:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    4bb8:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    4bbc:	f7fc ff22 	bl	1a04 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    4bc0:	e000ed00 	.word	0xe000ed00
    4bc4:	20000bc8 	.word	0x20000bc8
    4bc8:	20000468 	.word	0x20000468
    4bcc:	00008e20 	.word	0x00008e20
    4bd0:	20001e60 	.word	0x20001e60
    4bd4:	200003e8 	.word	0x200003e8
    4bd8:	20002c00 	.word	0x20002c00
    4bdc:	00004ab5 	.word	0x00004ab5

00004be0 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    4be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4be4:	4d16      	ldr	r5, [pc, #88]	; (4c40 <init_mem_slab_module+0x60>)
    4be6:	4c17      	ldr	r4, [pc, #92]	; (4c44 <init_mem_slab_module+0x64>)
    4be8:	4e17      	ldr	r6, [pc, #92]	; (4c48 <init_mem_slab_module+0x68>)
    4bea:	46a8      	mov	r8, r5
    4bec:	42ac      	cmp	r4, r5
    4bee:	d90c      	bls.n	4c0a <init_mem_slab_module+0x2a>
    4bf0:	4916      	ldr	r1, [pc, #88]	; (4c4c <init_mem_slab_module+0x6c>)
    4bf2:	4817      	ldr	r0, [pc, #92]	; (4c50 <init_mem_slab_module+0x70>)
    4bf4:	233c      	movs	r3, #60	; 0x3c
    4bf6:	4632      	mov	r2, r6
    4bf8:	f002 fd81 	bl	76fe <printk>
    4bfc:	4815      	ldr	r0, [pc, #84]	; (4c54 <init_mem_slab_module+0x74>)
    4bfe:	f002 fd7e 	bl	76fe <printk>
    4c02:	213c      	movs	r1, #60	; 0x3c
    4c04:	4630      	mov	r0, r6
    4c06:	f002 fca6 	bl	7556 <assert_post_action>
    4c0a:	4544      	cmp	r4, r8
    4c0c:	d302      	bcc.n	4c14 <init_mem_slab_module+0x34>
			goto out;
		}
		z_object_init(slab);
	}

out:
    4c0e:	2000      	movs	r0, #0
	return rc;
}
    4c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    4c14:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
    4c18:	ea41 0302 	orr.w	r3, r1, r2
    4c1c:	f013 0303 	ands.w	r3, r3, #3
    4c20:	d10b      	bne.n	4c3a <init_mem_slab_module+0x5a>
	for (j = 0U; j < slab->num_blocks; j++) {
    4c22:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    4c24:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    4c26:	4283      	cmp	r3, r0
    4c28:	d101      	bne.n	4c2e <init_mem_slab_module+0x4e>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4c2a:	3420      	adds	r4, #32
    4c2c:	e7de      	b.n	4bec <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
    4c2e:	69a7      	ldr	r7, [r4, #24]
    4c30:	600f      	str	r7, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    4c32:	3301      	adds	r3, #1
		slab->free_list = p;
    4c34:	61a1      	str	r1, [r4, #24]
		p += slab->block_size;
    4c36:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    4c38:	e7f5      	b.n	4c26 <init_mem_slab_module+0x46>
		return -EINVAL;
    4c3a:	f06f 0015 	mvn.w	r0, #21
	return rc;
    4c3e:	e7e7      	b.n	4c10 <init_mem_slab_module+0x30>
    4c40:	200001f8 	.word	0x200001f8
    4c44:	200001f8 	.word	0x200001f8
    4c48:	00008e25 	.word	0x00008e25
    4c4c:	00008e4a 	.word	0x00008e4a
    4c50:	000083db 	.word	0x000083db
    4c54:	00008e67 	.word	0x00008e67

00004c58 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    4c58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    4c5c:	4604      	mov	r4, r0
    4c5e:	460e      	mov	r6, r1
    4c60:	4690      	mov	r8, r2
    4c62:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    4c64:	f100 0508 	add.w	r5, r0, #8
    4c68:	f04f 0320 	mov.w	r3, #32
    4c6c:	f3ef 8711 	mrs	r7, BASEPRI
    4c70:	f383 8812 	msr	BASEPRI_MAX, r3
    4c74:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4c78:	4628      	mov	r0, r5
    4c7a:	f001 fdf7 	bl	686c <z_spin_lock_valid>
    4c7e:	b968      	cbnz	r0, 4c9c <k_mem_slab_alloc+0x44>
    4c80:	4a24      	ldr	r2, [pc, #144]	; (4d14 <k_mem_slab_alloc+0xbc>)
    4c82:	4925      	ldr	r1, [pc, #148]	; (4d18 <k_mem_slab_alloc+0xc0>)
    4c84:	4825      	ldr	r0, [pc, #148]	; (4d1c <k_mem_slab_alloc+0xc4>)
    4c86:	2381      	movs	r3, #129	; 0x81
    4c88:	f002 fd39 	bl	76fe <printk>
    4c8c:	4824      	ldr	r0, [pc, #144]	; (4d20 <k_mem_slab_alloc+0xc8>)
    4c8e:	4629      	mov	r1, r5
    4c90:	f002 fd35 	bl	76fe <printk>
    4c94:	481f      	ldr	r0, [pc, #124]	; (4d14 <k_mem_slab_alloc+0xbc>)
    4c96:	2181      	movs	r1, #129	; 0x81
    4c98:	f002 fc5d 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    4c9c:	4628      	mov	r0, r5
    4c9e:	f001 fe03 	bl	68a8 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    4ca2:	69a3      	ldr	r3, [r4, #24]
    4ca4:	b1eb      	cbz	r3, 4ce2 <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    4ca6:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    4ca8:	681b      	ldr	r3, [r3, #0]
    4caa:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    4cac:	69e3      	ldr	r3, [r4, #28]
    4cae:	3301      	adds	r3, #1
    4cb0:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    4cb2:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4cb4:	4628      	mov	r0, r5
    4cb6:	f001 fde7 	bl	6888 <z_spin_unlock_valid>
    4cba:	b968      	cbnz	r0, 4cd8 <k_mem_slab_alloc+0x80>
    4cbc:	4a15      	ldr	r2, [pc, #84]	; (4d14 <k_mem_slab_alloc+0xbc>)
    4cbe:	4919      	ldr	r1, [pc, #100]	; (4d24 <k_mem_slab_alloc+0xcc>)
    4cc0:	4816      	ldr	r0, [pc, #88]	; (4d1c <k_mem_slab_alloc+0xc4>)
    4cc2:	23ac      	movs	r3, #172	; 0xac
    4cc4:	f002 fd1b 	bl	76fe <printk>
    4cc8:	4817      	ldr	r0, [pc, #92]	; (4d28 <k_mem_slab_alloc+0xd0>)
    4cca:	4629      	mov	r1, r5
    4ccc:	f002 fd17 	bl	76fe <printk>
    4cd0:	4810      	ldr	r0, [pc, #64]	; (4d14 <k_mem_slab_alloc+0xbc>)
    4cd2:	21ac      	movs	r1, #172	; 0xac
    4cd4:	f002 fc3f 	bl	7556 <assert_post_action>
	__asm__ volatile(
    4cd8:	f387 8811 	msr	BASEPRI, r7
    4cdc:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    4ce0:	e013      	b.n	4d0a <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    4ce2:	ea58 0209 	orrs.w	r2, r8, r9
    4ce6:	d103      	bne.n	4cf0 <k_mem_slab_alloc+0x98>
		*mem = NULL;
    4ce8:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    4cea:	f06f 040b 	mvn.w	r4, #11
    4cee:	e7e1      	b.n	4cb4 <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    4cf0:	4622      	mov	r2, r4
    4cf2:	e9cd 8900 	strd	r8, r9, [sp]
    4cf6:	4639      	mov	r1, r7
    4cf8:	4628      	mov	r0, r5
    4cfa:	f000 ff0f 	bl	5b1c <z_pend_curr>
		if (result == 0) {
    4cfe:	4604      	mov	r4, r0
    4d00:	b918      	cbnz	r0, 4d0a <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    4d02:	4b0a      	ldr	r3, [pc, #40]	; (4d2c <k_mem_slab_alloc+0xd4>)
    4d04:	689b      	ldr	r3, [r3, #8]
    4d06:	695b      	ldr	r3, [r3, #20]
    4d08:	6033      	str	r3, [r6, #0]
}
    4d0a:	4620      	mov	r0, r4
    4d0c:	b003      	add	sp, #12
    4d0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    4d12:	bf00      	nop
    4d14:	000084ee 	.word	0x000084ee
    4d18:	00008540 	.word	0x00008540
    4d1c:	000083db 	.word	0x000083db
    4d20:	00008555 	.word	0x00008555
    4d24:	00008514 	.word	0x00008514
    4d28:	0000852b 	.word	0x0000852b
    4d2c:	20000bc8 	.word	0x20000bc8

00004d30 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    4d30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4d34:	4604      	mov	r4, r0
    4d36:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    4d38:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    4d3c:	f04f 0320 	mov.w	r3, #32
    4d40:	f3ef 8711 	mrs	r7, BASEPRI
    4d44:	f383 8812 	msr	BASEPRI_MAX, r3
    4d48:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4d4c:	4628      	mov	r0, r5
    4d4e:	f001 fd8d 	bl	686c <z_spin_lock_valid>
    4d52:	b968      	cbnz	r0, 4d70 <k_mem_slab_free+0x40>
    4d54:	4a22      	ldr	r2, [pc, #136]	; (4de0 <k_mem_slab_free+0xb0>)
    4d56:	4923      	ldr	r1, [pc, #140]	; (4de4 <k_mem_slab_free+0xb4>)
    4d58:	4823      	ldr	r0, [pc, #140]	; (4de8 <k_mem_slab_free+0xb8>)
    4d5a:	2381      	movs	r3, #129	; 0x81
    4d5c:	f002 fccf 	bl	76fe <printk>
    4d60:	4822      	ldr	r0, [pc, #136]	; (4dec <k_mem_slab_free+0xbc>)
    4d62:	4629      	mov	r1, r5
    4d64:	f002 fccb 	bl	76fe <printk>
    4d68:	481d      	ldr	r0, [pc, #116]	; (4de0 <k_mem_slab_free+0xb0>)
    4d6a:	2181      	movs	r1, #129	; 0x81
    4d6c:	f002 fbf3 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    4d70:	4628      	mov	r0, r5
    4d72:	f001 fd99 	bl	68a8 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    4d76:	f8d4 8018 	ldr.w	r8, [r4, #24]
    4d7a:	f1b8 0f00 	cmp.w	r8, #0
    4d7e:	d10f      	bne.n	4da0 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    4d80:	4620      	mov	r0, r4
    4d82:	f001 f8c9 	bl	5f18 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    4d86:	b158      	cbz	r0, 4da0 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    4d88:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    4d8a:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    4d8c:	f8c0 8078 	str.w	r8, [r0, #120]	; 0x78
			z_ready_thread(pending_thread);
    4d90:	f000 fd12 	bl	57b8 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    4d94:	4639      	mov	r1, r7
    4d96:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    4d98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    4d9c:	f000 bab8 	b.w	5310 <z_reschedule>
	**(char ***) mem = slab->free_list;
    4da0:	6833      	ldr	r3, [r6, #0]
    4da2:	69a2      	ldr	r2, [r4, #24]
    4da4:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    4da6:	6833      	ldr	r3, [r6, #0]
    4da8:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    4daa:	69e3      	ldr	r3, [r4, #28]
    4dac:	3b01      	subs	r3, #1
    4dae:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4db0:	4628      	mov	r0, r5
    4db2:	f001 fd69 	bl	6888 <z_spin_unlock_valid>
    4db6:	b968      	cbnz	r0, 4dd4 <k_mem_slab_free+0xa4>
    4db8:	4a09      	ldr	r2, [pc, #36]	; (4de0 <k_mem_slab_free+0xb0>)
    4dba:	490d      	ldr	r1, [pc, #52]	; (4df0 <k_mem_slab_free+0xc0>)
    4dbc:	480a      	ldr	r0, [pc, #40]	; (4de8 <k_mem_slab_free+0xb8>)
    4dbe:	23ac      	movs	r3, #172	; 0xac
    4dc0:	f002 fc9d 	bl	76fe <printk>
    4dc4:	480b      	ldr	r0, [pc, #44]	; (4df4 <k_mem_slab_free+0xc4>)
    4dc6:	4629      	mov	r1, r5
    4dc8:	f002 fc99 	bl	76fe <printk>
    4dcc:	4804      	ldr	r0, [pc, #16]	; (4de0 <k_mem_slab_free+0xb0>)
    4dce:	21ac      	movs	r1, #172	; 0xac
    4dd0:	f002 fbc1 	bl	7556 <assert_post_action>
	__asm__ volatile(
    4dd4:	f387 8811 	msr	BASEPRI, r7
    4dd8:	f3bf 8f6f 	isb	sy
}
    4ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4de0:	000084ee 	.word	0x000084ee
    4de4:	00008540 	.word	0x00008540
    4de8:	000083db 	.word	0x000083db
    4dec:	00008555 	.word	0x00008555
    4df0:	00008514 	.word	0x00008514
    4df4:	0000852b 	.word	0x0000852b

00004df8 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    4df8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    4dfc:	4604      	mov	r4, r0
    4dfe:	4616      	mov	r6, r2
    4e00:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    4e02:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    4e06:	b163      	cbz	r3, 4e22 <z_impl_k_mutex_lock+0x2a>
    4e08:	4970      	ldr	r1, [pc, #448]	; (4fcc <z_impl_k_mutex_lock+0x1d4>)
    4e0a:	4a71      	ldr	r2, [pc, #452]	; (4fd0 <z_impl_k_mutex_lock+0x1d8>)
    4e0c:	4871      	ldr	r0, [pc, #452]	; (4fd4 <z_impl_k_mutex_lock+0x1dc>)
    4e0e:	2365      	movs	r3, #101	; 0x65
    4e10:	f002 fc75 	bl	76fe <printk>
    4e14:	4870      	ldr	r0, [pc, #448]	; (4fd8 <z_impl_k_mutex_lock+0x1e0>)
    4e16:	f002 fc72 	bl	76fe <printk>
    4e1a:	486d      	ldr	r0, [pc, #436]	; (4fd0 <z_impl_k_mutex_lock+0x1d8>)
    4e1c:	2165      	movs	r1, #101	; 0x65
    4e1e:	f002 fb9a 	bl	7556 <assert_post_action>
	__asm__ volatile(
    4e22:	f04f 0320 	mov.w	r3, #32
    4e26:	f3ef 8811 	mrs	r8, BASEPRI
    4e2a:	f383 8812 	msr	BASEPRI_MAX, r3
    4e2e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4e32:	486a      	ldr	r0, [pc, #424]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4e34:	f001 fd1a 	bl	686c <z_spin_lock_valid>
    4e38:	b968      	cbnz	r0, 4e56 <z_impl_k_mutex_lock+0x5e>
    4e3a:	4a69      	ldr	r2, [pc, #420]	; (4fe0 <z_impl_k_mutex_lock+0x1e8>)
    4e3c:	4969      	ldr	r1, [pc, #420]	; (4fe4 <z_impl_k_mutex_lock+0x1ec>)
    4e3e:	4865      	ldr	r0, [pc, #404]	; (4fd4 <z_impl_k_mutex_lock+0x1dc>)
    4e40:	2381      	movs	r3, #129	; 0x81
    4e42:	f002 fc5c 	bl	76fe <printk>
    4e46:	4965      	ldr	r1, [pc, #404]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4e48:	4867      	ldr	r0, [pc, #412]	; (4fe8 <z_impl_k_mutex_lock+0x1f0>)
    4e4a:	f002 fc58 	bl	76fe <printk>
    4e4e:	4864      	ldr	r0, [pc, #400]	; (4fe0 <z_impl_k_mutex_lock+0x1e8>)
    4e50:	2181      	movs	r1, #129	; 0x81
    4e52:	f002 fb80 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    4e56:	4861      	ldr	r0, [pc, #388]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4e58:	f001 fd26 	bl	68a8 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    4e5c:	68e3      	ldr	r3, [r4, #12]
    4e5e:	4a63      	ldr	r2, [pc, #396]	; (4fec <z_impl_k_mutex_lock+0x1f4>)
    4e60:	b1fb      	cbz	r3, 4ea2 <z_impl_k_mutex_lock+0xaa>
    4e62:	68a0      	ldr	r0, [r4, #8]
    4e64:	6891      	ldr	r1, [r2, #8]
    4e66:	4288      	cmp	r0, r1
    4e68:	d03d      	beq.n	4ee6 <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    4e6a:	ea56 0307 	orrs.w	r3, r6, r7
    4e6e:	d13c      	bne.n	4eea <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4e70:	485a      	ldr	r0, [pc, #360]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4e72:	f001 fd09 	bl	6888 <z_spin_unlock_valid>
    4e76:	b968      	cbnz	r0, 4e94 <z_impl_k_mutex_lock+0x9c>
    4e78:	4a59      	ldr	r2, [pc, #356]	; (4fe0 <z_impl_k_mutex_lock+0x1e8>)
    4e7a:	495d      	ldr	r1, [pc, #372]	; (4ff0 <z_impl_k_mutex_lock+0x1f8>)
    4e7c:	4855      	ldr	r0, [pc, #340]	; (4fd4 <z_impl_k_mutex_lock+0x1dc>)
    4e7e:	23ac      	movs	r3, #172	; 0xac
    4e80:	f002 fc3d 	bl	76fe <printk>
    4e84:	4955      	ldr	r1, [pc, #340]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4e86:	485b      	ldr	r0, [pc, #364]	; (4ff4 <z_impl_k_mutex_lock+0x1fc>)
    4e88:	f002 fc39 	bl	76fe <printk>
    4e8c:	4854      	ldr	r0, [pc, #336]	; (4fe0 <z_impl_k_mutex_lock+0x1e8>)
    4e8e:	21ac      	movs	r1, #172	; 0xac
    4e90:	f002 fb61 	bl	7556 <assert_post_action>
	__asm__ volatile(
    4e94:	f388 8811 	msr	BASEPRI, r8
    4e98:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    4e9c:	f06f 000f 	mvn.w	r0, #15
    4ea0:	e01e      	b.n	4ee0 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    4ea2:	6891      	ldr	r1, [r2, #8]
    4ea4:	f991 100e 	ldrsb.w	r1, [r1, #14]
    4ea8:	484c      	ldr	r0, [pc, #304]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    4eaa:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    4eac:	3301      	adds	r3, #1
    4eae:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    4eb0:	6893      	ldr	r3, [r2, #8]
    4eb2:	60a3      	str	r3, [r4, #8]
    4eb4:	f001 fce8 	bl	6888 <z_spin_unlock_valid>
    4eb8:	b968      	cbnz	r0, 4ed6 <z_impl_k_mutex_lock+0xde>
    4eba:	4a49      	ldr	r2, [pc, #292]	; (4fe0 <z_impl_k_mutex_lock+0x1e8>)
    4ebc:	494c      	ldr	r1, [pc, #304]	; (4ff0 <z_impl_k_mutex_lock+0x1f8>)
    4ebe:	4845      	ldr	r0, [pc, #276]	; (4fd4 <z_impl_k_mutex_lock+0x1dc>)
    4ec0:	23ac      	movs	r3, #172	; 0xac
    4ec2:	f002 fc1c 	bl	76fe <printk>
    4ec6:	4945      	ldr	r1, [pc, #276]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4ec8:	484a      	ldr	r0, [pc, #296]	; (4ff4 <z_impl_k_mutex_lock+0x1fc>)
    4eca:	f002 fc18 	bl	76fe <printk>
    4ece:	4844      	ldr	r0, [pc, #272]	; (4fe0 <z_impl_k_mutex_lock+0x1e8>)
    4ed0:	21ac      	movs	r1, #172	; 0xac
    4ed2:	f002 fb40 	bl	7556 <assert_post_action>
    4ed6:	f388 8811 	msr	BASEPRI, r8
    4eda:	f3bf 8f6f 	isb	sy
		return 0;
    4ede:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    4ee0:	b002      	add	sp, #8
    4ee2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    4ee6:	6921      	ldr	r1, [r4, #16]
    4ee8:	e7de      	b.n	4ea8 <z_impl_k_mutex_lock+0xb0>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    4eea:	f991 100e 	ldrsb.w	r1, [r1, #14]
    4eee:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    4ef2:	4299      	cmp	r1, r3
    4ef4:	bfa8      	it	ge
    4ef6:	4619      	movge	r1, r3
    4ef8:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    4efc:	4291      	cmp	r1, r2
    4efe:	bfb8      	it	lt
    4f00:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    4f02:	428b      	cmp	r3, r1
    4f04:	dd44      	ble.n	4f90 <z_impl_k_mutex_lock+0x198>
		return z_set_prio(mutex->owner, new_prio);
    4f06:	f000 fe39 	bl	5b7c <z_set_prio>
    4f0a:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    4f0c:	e9cd 6700 	strd	r6, r7, [sp]
    4f10:	4832      	ldr	r0, [pc, #200]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4f12:	4622      	mov	r2, r4
    4f14:	4641      	mov	r1, r8
    4f16:	f000 fe01 	bl	5b1c <z_pend_curr>
	if (got_mutex == 0) {
    4f1a:	2800      	cmp	r0, #0
    4f1c:	d0e0      	beq.n	4ee0 <z_impl_k_mutex_lock+0xe8>
	__asm__ volatile(
    4f1e:	f04f 0320 	mov.w	r3, #32
    4f22:	f3ef 8611 	mrs	r6, BASEPRI
    4f26:	f383 8812 	msr	BASEPRI_MAX, r3
    4f2a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    4f2e:	482b      	ldr	r0, [pc, #172]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4f30:	f001 fc9c 	bl	686c <z_spin_lock_valid>
    4f34:	b968      	cbnz	r0, 4f52 <z_impl_k_mutex_lock+0x15a>
    4f36:	4a2a      	ldr	r2, [pc, #168]	; (4fe0 <z_impl_k_mutex_lock+0x1e8>)
    4f38:	492a      	ldr	r1, [pc, #168]	; (4fe4 <z_impl_k_mutex_lock+0x1ec>)
    4f3a:	4826      	ldr	r0, [pc, #152]	; (4fd4 <z_impl_k_mutex_lock+0x1dc>)
    4f3c:	2381      	movs	r3, #129	; 0x81
    4f3e:	f002 fbde 	bl	76fe <printk>
    4f42:	4926      	ldr	r1, [pc, #152]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4f44:	4828      	ldr	r0, [pc, #160]	; (4fe8 <z_impl_k_mutex_lock+0x1f0>)
    4f46:	f002 fbda 	bl	76fe <printk>
    4f4a:	4825      	ldr	r0, [pc, #148]	; (4fe0 <z_impl_k_mutex_lock+0x1e8>)
    4f4c:	2181      	movs	r1, #129	; 0x81
    4f4e:	f002 fb02 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    4f52:	4822      	ldr	r0, [pc, #136]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4f54:	f001 fca8 	bl	68a8 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    4f58:	6823      	ldr	r3, [r4, #0]
    4f5a:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4f5c:	429c      	cmp	r4, r3
    4f5e:	d00a      	beq.n	4f76 <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    4f60:	b14b      	cbz	r3, 4f76 <z_impl_k_mutex_lock+0x17e>
    4f62:	f993 300e 	ldrsb.w	r3, [r3, #14]
    4f66:	4299      	cmp	r1, r3
    4f68:	bfa8      	it	ge
    4f6a:	4619      	movge	r1, r3
    4f6c:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    4f70:	4299      	cmp	r1, r3
    4f72:	bfb8      	it	lt
    4f74:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    4f76:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    4f78:	f990 300e 	ldrsb.w	r3, [r0, #14]
    4f7c:	4299      	cmp	r1, r3
    4f7e:	d109      	bne.n	4f94 <z_impl_k_mutex_lock+0x19c>
	if (resched) {
    4f80:	b16d      	cbz	r5, 4f9e <z_impl_k_mutex_lock+0x1a6>
		z_reschedule(&lock, key);
    4f82:	4816      	ldr	r0, [pc, #88]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4f84:	4631      	mov	r1, r6
    4f86:	f000 f9c3 	bl	5310 <z_reschedule>
	return -EAGAIN;
    4f8a:	f06f 000a 	mvn.w	r0, #10
    4f8e:	e7a7      	b.n	4ee0 <z_impl_k_mutex_lock+0xe8>
	bool resched = false;
    4f90:	2500      	movs	r5, #0
    4f92:	e7bb      	b.n	4f0c <z_impl_k_mutex_lock+0x114>
		return z_set_prio(mutex->owner, new_prio);
    4f94:	f000 fdf2 	bl	5b7c <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    4f98:	2800      	cmp	r0, #0
    4f9a:	d1f2      	bne.n	4f82 <z_impl_k_mutex_lock+0x18a>
    4f9c:	e7f0      	b.n	4f80 <z_impl_k_mutex_lock+0x188>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    4f9e:	480f      	ldr	r0, [pc, #60]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4fa0:	f001 fc72 	bl	6888 <z_spin_unlock_valid>
    4fa4:	b968      	cbnz	r0, 4fc2 <z_impl_k_mutex_lock+0x1ca>
    4fa6:	4a0e      	ldr	r2, [pc, #56]	; (4fe0 <z_impl_k_mutex_lock+0x1e8>)
    4fa8:	4911      	ldr	r1, [pc, #68]	; (4ff0 <z_impl_k_mutex_lock+0x1f8>)
    4faa:	480a      	ldr	r0, [pc, #40]	; (4fd4 <z_impl_k_mutex_lock+0x1dc>)
    4fac:	23ac      	movs	r3, #172	; 0xac
    4fae:	f002 fba6 	bl	76fe <printk>
    4fb2:	490a      	ldr	r1, [pc, #40]	; (4fdc <z_impl_k_mutex_lock+0x1e4>)
    4fb4:	480f      	ldr	r0, [pc, #60]	; (4ff4 <z_impl_k_mutex_lock+0x1fc>)
    4fb6:	f002 fba2 	bl	76fe <printk>
    4fba:	4809      	ldr	r0, [pc, #36]	; (4fe0 <z_impl_k_mutex_lock+0x1e8>)
    4fbc:	21ac      	movs	r1, #172	; 0xac
    4fbe:	f002 faca 	bl	7556 <assert_post_action>
	__asm__ volatile(
    4fc2:	f386 8811 	msr	BASEPRI, r6
    4fc6:	f3bf 8f6f 	isb	sy
    4fca:	e7de      	b.n	4f8a <z_impl_k_mutex_lock+0x192>
    4fcc:	00008ea8 	.word	0x00008ea8
    4fd0:	00008e86 	.word	0x00008e86
    4fd4:	000083db 	.word	0x000083db
    4fd8:	00008eba 	.word	0x00008eba
    4fdc:	20000bf0 	.word	0x20000bf0
    4fe0:	000084ee 	.word	0x000084ee
    4fe4:	00008540 	.word	0x00008540
    4fe8:	00008555 	.word	0x00008555
    4fec:	20000bc8 	.word	0x20000bc8
    4ff0:	00008514 	.word	0x00008514
    4ff4:	0000852b 	.word	0x0000852b

00004ff8 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    4ff8:	b538      	push	{r3, r4, r5, lr}
    4ffa:	4604      	mov	r4, r0
    4ffc:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    5000:	b163      	cbz	r3, 501c <z_impl_k_mutex_unlock+0x24>
    5002:	4952      	ldr	r1, [pc, #328]	; (514c <z_impl_k_mutex_unlock+0x154>)
    5004:	4a52      	ldr	r2, [pc, #328]	; (5150 <z_impl_k_mutex_unlock+0x158>)
    5006:	4853      	ldr	r0, [pc, #332]	; (5154 <z_impl_k_mutex_unlock+0x15c>)
    5008:	23c7      	movs	r3, #199	; 0xc7
    500a:	f002 fb78 	bl	76fe <printk>
    500e:	4852      	ldr	r0, [pc, #328]	; (5158 <z_impl_k_mutex_unlock+0x160>)
    5010:	f002 fb75 	bl	76fe <printk>
    5014:	484e      	ldr	r0, [pc, #312]	; (5150 <z_impl_k_mutex_unlock+0x158>)
    5016:	21c7      	movs	r1, #199	; 0xc7
    5018:	f002 fa9d 	bl	7556 <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    501c:	68a3      	ldr	r3, [r4, #8]
    501e:	2b00      	cmp	r3, #0
    5020:	f000 808d 	beq.w	513e <z_impl_k_mutex_unlock+0x146>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    5024:	4d4d      	ldr	r5, [pc, #308]	; (515c <z_impl_k_mutex_unlock+0x164>)
    5026:	68aa      	ldr	r2, [r5, #8]
    5028:	4293      	cmp	r3, r2
    502a:	f040 808b 	bne.w	5144 <z_impl_k_mutex_unlock+0x14c>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    502e:	68e3      	ldr	r3, [r4, #12]
    5030:	b94b      	cbnz	r3, 5046 <z_impl_k_mutex_unlock+0x4e>
    5032:	494b      	ldr	r1, [pc, #300]	; (5160 <z_impl_k_mutex_unlock+0x168>)
    5034:	4847      	ldr	r0, [pc, #284]	; (5154 <z_impl_k_mutex_unlock+0x15c>)
    5036:	4a46      	ldr	r2, [pc, #280]	; (5150 <z_impl_k_mutex_unlock+0x158>)
    5038:	23df      	movs	r3, #223	; 0xdf
    503a:	f002 fb60 	bl	76fe <printk>
    503e:	4844      	ldr	r0, [pc, #272]	; (5150 <z_impl_k_mutex_unlock+0x158>)
    5040:	21df      	movs	r1, #223	; 0xdf
    5042:	f002 fa88 	bl	7556 <assert_post_action>
    5046:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    504a:	b163      	cbz	r3, 5066 <z_impl_k_mutex_unlock+0x6e>
    504c:	493f      	ldr	r1, [pc, #252]	; (514c <z_impl_k_mutex_unlock+0x154>)
    504e:	4a45      	ldr	r2, [pc, #276]	; (5164 <z_impl_k_mutex_unlock+0x16c>)
    5050:	4840      	ldr	r0, [pc, #256]	; (5154 <z_impl_k_mutex_unlock+0x15c>)
    5052:	23fd      	movs	r3, #253	; 0xfd
    5054:	f002 fb53 	bl	76fe <printk>
    5058:	4843      	ldr	r0, [pc, #268]	; (5168 <z_impl_k_mutex_unlock+0x170>)
    505a:	f002 fb50 	bl	76fe <printk>
    505e:	4841      	ldr	r0, [pc, #260]	; (5164 <z_impl_k_mutex_unlock+0x16c>)
    5060:	21fd      	movs	r1, #253	; 0xfd
    5062:	f002 fa78 	bl	7556 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    5066:	68ab      	ldr	r3, [r5, #8]
    5068:	7bdb      	ldrb	r3, [r3, #15]
    506a:	2b01      	cmp	r3, #1
    506c:	d10c      	bne.n	5088 <z_impl_k_mutex_unlock+0x90>
    506e:	493f      	ldr	r1, [pc, #252]	; (516c <z_impl_k_mutex_unlock+0x174>)
    5070:	4a3c      	ldr	r2, [pc, #240]	; (5164 <z_impl_k_mutex_unlock+0x16c>)
    5072:	4838      	ldr	r0, [pc, #224]	; (5154 <z_impl_k_mutex_unlock+0x15c>)
    5074:	23fe      	movs	r3, #254	; 0xfe
    5076:	f002 fb42 	bl	76fe <printk>
    507a:	483b      	ldr	r0, [pc, #236]	; (5168 <z_impl_k_mutex_unlock+0x170>)
    507c:	f002 fb3f 	bl	76fe <printk>
    5080:	4838      	ldr	r0, [pc, #224]	; (5164 <z_impl_k_mutex_unlock+0x16c>)
    5082:	21fe      	movs	r1, #254	; 0xfe
    5084:	f002 fa67 	bl	7556 <assert_post_action>

	--_current->base.sched_locked;
    5088:	68aa      	ldr	r2, [r5, #8]
    508a:	7bd3      	ldrb	r3, [r2, #15]
    508c:	3b01      	subs	r3, #1
    508e:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    5090:	68e3      	ldr	r3, [r4, #12]
    5092:	2b01      	cmp	r3, #1
    5094:	d905      	bls.n	50a2 <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    5096:	3b01      	subs	r3, #1
    5098:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    509a:	f000 fe75 	bl	5d88 <k_sched_unlock>

	return 0;
    509e:	2000      	movs	r0, #0
}
    50a0:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    50a2:	f04f 0320 	mov.w	r3, #32
    50a6:	f3ef 8511 	mrs	r5, BASEPRI
    50aa:	f383 8812 	msr	BASEPRI_MAX, r3
    50ae:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    50b2:	482f      	ldr	r0, [pc, #188]	; (5170 <z_impl_k_mutex_unlock+0x178>)
    50b4:	f001 fbda 	bl	686c <z_spin_lock_valid>
    50b8:	b968      	cbnz	r0, 50d6 <z_impl_k_mutex_unlock+0xde>
    50ba:	4a2e      	ldr	r2, [pc, #184]	; (5174 <z_impl_k_mutex_unlock+0x17c>)
    50bc:	492e      	ldr	r1, [pc, #184]	; (5178 <z_impl_k_mutex_unlock+0x180>)
    50be:	4825      	ldr	r0, [pc, #148]	; (5154 <z_impl_k_mutex_unlock+0x15c>)
    50c0:	2381      	movs	r3, #129	; 0x81
    50c2:	f002 fb1c 	bl	76fe <printk>
    50c6:	492a      	ldr	r1, [pc, #168]	; (5170 <z_impl_k_mutex_unlock+0x178>)
    50c8:	482c      	ldr	r0, [pc, #176]	; (517c <z_impl_k_mutex_unlock+0x184>)
    50ca:	f002 fb18 	bl	76fe <printk>
    50ce:	4829      	ldr	r0, [pc, #164]	; (5174 <z_impl_k_mutex_unlock+0x17c>)
    50d0:	2181      	movs	r1, #129	; 0x81
    50d2:	f002 fa40 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    50d6:	4826      	ldr	r0, [pc, #152]	; (5170 <z_impl_k_mutex_unlock+0x178>)
    50d8:	f001 fbe6 	bl	68a8 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    50dc:	68a0      	ldr	r0, [r4, #8]
    50de:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
    50e0:	f990 300e 	ldrsb.w	r3, [r0, #14]
    50e4:	4299      	cmp	r1, r3
    50e6:	d001      	beq.n	50ec <z_impl_k_mutex_unlock+0xf4>
		return z_set_prio(mutex->owner, new_prio);
    50e8:	f000 fd48 	bl	5b7c <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    50ec:	4620      	mov	r0, r4
    50ee:	f000 ff13 	bl	5f18 <z_unpend_first_thread>
	mutex->owner = new_owner;
    50f2:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    50f4:	b158      	cbz	r0, 510e <z_impl_k_mutex_unlock+0x116>
		mutex->owner_orig_prio = new_owner->base.prio;
    50f6:	f990 200e 	ldrsb.w	r2, [r0, #14]
    50fa:	6122      	str	r2, [r4, #16]
    50fc:	2200      	movs	r2, #0
    50fe:	6782      	str	r2, [r0, #120]	; 0x78
		z_ready_thread(new_owner);
    5100:	f000 fb5a 	bl	57b8 <z_ready_thread>
		z_reschedule(&lock, key);
    5104:	481a      	ldr	r0, [pc, #104]	; (5170 <z_impl_k_mutex_unlock+0x178>)
    5106:	4629      	mov	r1, r5
    5108:	f000 f902 	bl	5310 <z_reschedule>
    510c:	e7c5      	b.n	509a <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    510e:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5110:	4817      	ldr	r0, [pc, #92]	; (5170 <z_impl_k_mutex_unlock+0x178>)
    5112:	f001 fbb9 	bl	6888 <z_spin_unlock_valid>
    5116:	b968      	cbnz	r0, 5134 <z_impl_k_mutex_unlock+0x13c>
    5118:	4a16      	ldr	r2, [pc, #88]	; (5174 <z_impl_k_mutex_unlock+0x17c>)
    511a:	4919      	ldr	r1, [pc, #100]	; (5180 <z_impl_k_mutex_unlock+0x188>)
    511c:	480d      	ldr	r0, [pc, #52]	; (5154 <z_impl_k_mutex_unlock+0x15c>)
    511e:	23ac      	movs	r3, #172	; 0xac
    5120:	f002 faed 	bl	76fe <printk>
    5124:	4912      	ldr	r1, [pc, #72]	; (5170 <z_impl_k_mutex_unlock+0x178>)
    5126:	4817      	ldr	r0, [pc, #92]	; (5184 <z_impl_k_mutex_unlock+0x18c>)
    5128:	f002 fae9 	bl	76fe <printk>
    512c:	4811      	ldr	r0, [pc, #68]	; (5174 <z_impl_k_mutex_unlock+0x17c>)
    512e:	21ac      	movs	r1, #172	; 0xac
    5130:	f002 fa11 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5134:	f385 8811 	msr	BASEPRI, r5
    5138:	f3bf 8f6f 	isb	sy
    513c:	e7ad      	b.n	509a <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    513e:	f06f 0015 	mvn.w	r0, #21
    5142:	e7ad      	b.n	50a0 <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    5144:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    5148:	e7aa      	b.n	50a0 <z_impl_k_mutex_unlock+0xa8>
    514a:	bf00      	nop
    514c:	00008ea8 	.word	0x00008ea8
    5150:	00008e86 	.word	0x00008e86
    5154:	000083db 	.word	0x000083db
    5158:	00008eba 	.word	0x00008eba
    515c:	20000bc8 	.word	0x20000bc8
    5160:	00008edf 	.word	0x00008edf
    5164:	00008ef6 	.word	0x00008ef6
    5168:	00008f21 	.word	0x00008f21
    516c:	00008f24 	.word	0x00008f24
    5170:	20000bf0 	.word	0x20000bf0
    5174:	000084ee 	.word	0x000084ee
    5178:	00008540 	.word	0x00008540
    517c:	00008555 	.word	0x00008555
    5180:	00008514 	.word	0x00008514
    5184:	0000852b 	.word	0x0000852b

00005188 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    5188:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    518a:	4c08      	ldr	r4, [pc, #32]	; (51ac <z_reset_time_slice+0x24>)
    518c:	6823      	ldr	r3, [r4, #0]
    518e:	b15b      	cbz	r3, 51a8 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    5190:	f7fe fab0 	bl	36f4 <sys_clock_elapsed>
    5194:	4603      	mov	r3, r0
    5196:	6820      	ldr	r0, [r4, #0]
    5198:	4a05      	ldr	r2, [pc, #20]	; (51b0 <z_reset_time_slice+0x28>)
    519a:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    519c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    51a0:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    51a2:	2100      	movs	r1, #0
    51a4:	f001 bd42 	b.w	6c2c <z_set_timeout_expiry>
}
    51a8:	bd10      	pop	{r4, pc}
    51aa:	bf00      	nop
    51ac:	20000c00 	.word	0x20000c00
    51b0:	20000bc8 	.word	0x20000bc8

000051b4 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    51b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    51b6:	4604      	mov	r4, r0
    51b8:	460d      	mov	r5, r1
	__asm__ volatile(
    51ba:	f04f 0320 	mov.w	r3, #32
    51be:	f3ef 8611 	mrs	r6, BASEPRI
    51c2:	f383 8812 	msr	BASEPRI_MAX, r3
    51c6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    51ca:	4823      	ldr	r0, [pc, #140]	; (5258 <k_sched_time_slice_set+0xa4>)
    51cc:	f001 fb4e 	bl	686c <z_spin_lock_valid>
    51d0:	b968      	cbnz	r0, 51ee <k_sched_time_slice_set+0x3a>
    51d2:	4a22      	ldr	r2, [pc, #136]	; (525c <k_sched_time_slice_set+0xa8>)
    51d4:	4922      	ldr	r1, [pc, #136]	; (5260 <k_sched_time_slice_set+0xac>)
    51d6:	4823      	ldr	r0, [pc, #140]	; (5264 <k_sched_time_slice_set+0xb0>)
    51d8:	2381      	movs	r3, #129	; 0x81
    51da:	f002 fa90 	bl	76fe <printk>
    51de:	491e      	ldr	r1, [pc, #120]	; (5258 <k_sched_time_slice_set+0xa4>)
    51e0:	4821      	ldr	r0, [pc, #132]	; (5268 <k_sched_time_slice_set+0xb4>)
    51e2:	f002 fa8c 	bl	76fe <printk>
    51e6:	481d      	ldr	r0, [pc, #116]	; (525c <k_sched_time_slice_set+0xa8>)
    51e8:	2181      	movs	r1, #129	; 0x81
    51ea:	f002 f9b4 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    51ee:	481a      	ldr	r0, [pc, #104]	; (5258 <k_sched_time_slice_set+0xa4>)
    51f0:	f001 fb5a 	bl	68a8 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    51f4:	4b1d      	ldr	r3, [pc, #116]	; (526c <k_sched_time_slice_set+0xb8>)
    51f6:	2200      	movs	r2, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    51f8:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    51fc:	f240 30e7 	movw	r0, #999	; 0x3e7
    5200:	2100      	movs	r1, #0
    5202:	611a      	str	r2, [r3, #16]
    5204:	fbe7 0104 	umlal	r0, r1, r7, r4
    5208:	2300      	movs	r3, #0
    520a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    520e:	f7fa ff77 	bl	100 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    5212:	2c00      	cmp	r4, #0
    5214:	4b16      	ldr	r3, [pc, #88]	; (5270 <k_sched_time_slice_set+0xbc>)
    5216:	dc1b      	bgt.n	5250 <k_sched_time_slice_set+0x9c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    5218:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    521a:	4b16      	ldr	r3, [pc, #88]	; (5274 <k_sched_time_slice_set+0xc0>)
    521c:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    521e:	f7ff ffb3 	bl	5188 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5222:	480d      	ldr	r0, [pc, #52]	; (5258 <k_sched_time_slice_set+0xa4>)
    5224:	f001 fb30 	bl	6888 <z_spin_unlock_valid>
    5228:	b968      	cbnz	r0, 5246 <k_sched_time_slice_set+0x92>
    522a:	4a0c      	ldr	r2, [pc, #48]	; (525c <k_sched_time_slice_set+0xa8>)
    522c:	4912      	ldr	r1, [pc, #72]	; (5278 <k_sched_time_slice_set+0xc4>)
    522e:	480d      	ldr	r0, [pc, #52]	; (5264 <k_sched_time_slice_set+0xb0>)
    5230:	23ac      	movs	r3, #172	; 0xac
    5232:	f002 fa64 	bl	76fe <printk>
    5236:	4908      	ldr	r1, [pc, #32]	; (5258 <k_sched_time_slice_set+0xa4>)
    5238:	4810      	ldr	r0, [pc, #64]	; (527c <k_sched_time_slice_set+0xc8>)
    523a:	f002 fa60 	bl	76fe <printk>
    523e:	4807      	ldr	r0, [pc, #28]	; (525c <k_sched_time_slice_set+0xa8>)
    5240:	21ac      	movs	r1, #172	; 0xac
    5242:	f002 f988 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5246:	f386 8811 	msr	BASEPRI, r6
    524a:	f3bf 8f6f 	isb	sy
	}
}
    524e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    5250:	2802      	cmp	r0, #2
    5252:	bfb8      	it	lt
    5254:	2002      	movlt	r0, #2
    5256:	e7df      	b.n	5218 <k_sched_time_slice_set+0x64>
    5258:	20000bf8 	.word	0x20000bf8
    525c:	000084ee 	.word	0x000084ee
    5260:	00008540 	.word	0x00008540
    5264:	000083db 	.word	0x000083db
    5268:	00008555 	.word	0x00008555
    526c:	20000bc8 	.word	0x20000bc8
    5270:	20000c00 	.word	0x20000c00
    5274:	20000bfc 	.word	0x20000bfc
    5278:	00008514 	.word	0x00008514
    527c:	0000852b 	.word	0x0000852b

00005280 <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
    5280:	b538      	push	{r3, r4, r5, lr}
    5282:	4604      	mov	r4, r0
	__asm__ volatile(
    5284:	f04f 0320 	mov.w	r3, #32
    5288:	f3ef 8511 	mrs	r5, BASEPRI
    528c:	f383 8812 	msr	BASEPRI_MAX, r3
    5290:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5294:	4817      	ldr	r0, [pc, #92]	; (52f4 <z_unpend_thread_no_timeout+0x74>)
    5296:	f001 fae9 	bl	686c <z_spin_lock_valid>
    529a:	b968      	cbnz	r0, 52b8 <z_unpend_thread_no_timeout+0x38>
    529c:	4a16      	ldr	r2, [pc, #88]	; (52f8 <z_unpend_thread_no_timeout+0x78>)
    529e:	4917      	ldr	r1, [pc, #92]	; (52fc <z_unpend_thread_no_timeout+0x7c>)
    52a0:	4817      	ldr	r0, [pc, #92]	; (5300 <z_unpend_thread_no_timeout+0x80>)
    52a2:	2381      	movs	r3, #129	; 0x81
    52a4:	f002 fa2b 	bl	76fe <printk>
    52a8:	4912      	ldr	r1, [pc, #72]	; (52f4 <z_unpend_thread_no_timeout+0x74>)
    52aa:	4816      	ldr	r0, [pc, #88]	; (5304 <z_unpend_thread_no_timeout+0x84>)
    52ac:	f002 fa27 	bl	76fe <printk>
    52b0:	4811      	ldr	r0, [pc, #68]	; (52f8 <z_unpend_thread_no_timeout+0x78>)
    52b2:	2181      	movs	r1, #129	; 0x81
    52b4:	f002 f94f 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    52b8:	480e      	ldr	r0, [pc, #56]	; (52f4 <z_unpend_thread_no_timeout+0x74>)
    52ba:	f001 faf5 	bl	68a8 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
    52be:	4620      	mov	r0, r4
    52c0:	f000 f900 	bl	54c4 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    52c4:	480b      	ldr	r0, [pc, #44]	; (52f4 <z_unpend_thread_no_timeout+0x74>)
    52c6:	f001 fadf 	bl	6888 <z_spin_unlock_valid>
    52ca:	b968      	cbnz	r0, 52e8 <z_unpend_thread_no_timeout+0x68>
    52cc:	4a0a      	ldr	r2, [pc, #40]	; (52f8 <z_unpend_thread_no_timeout+0x78>)
    52ce:	490e      	ldr	r1, [pc, #56]	; (5308 <z_unpend_thread_no_timeout+0x88>)
    52d0:	480b      	ldr	r0, [pc, #44]	; (5300 <z_unpend_thread_no_timeout+0x80>)
    52d2:	23ac      	movs	r3, #172	; 0xac
    52d4:	f002 fa13 	bl	76fe <printk>
    52d8:	4906      	ldr	r1, [pc, #24]	; (52f4 <z_unpend_thread_no_timeout+0x74>)
    52da:	480c      	ldr	r0, [pc, #48]	; (530c <z_unpend_thread_no_timeout+0x8c>)
    52dc:	f002 fa0f 	bl	76fe <printk>
    52e0:	4805      	ldr	r0, [pc, #20]	; (52f8 <z_unpend_thread_no_timeout+0x78>)
    52e2:	21ac      	movs	r1, #172	; 0xac
    52e4:	f002 f937 	bl	7556 <assert_post_action>
	__asm__ volatile(
    52e8:	f385 8811 	msr	BASEPRI, r5
    52ec:	f3bf 8f6f 	isb	sy
	}
}
    52f0:	bd38      	pop	{r3, r4, r5, pc}
    52f2:	bf00      	nop
    52f4:	20000bf8 	.word	0x20000bf8
    52f8:	000084ee 	.word	0x000084ee
    52fc:	00008540 	.word	0x00008540
    5300:	000083db 	.word	0x000083db
    5304:	00008555 	.word	0x00008555
    5308:	00008514 	.word	0x00008514
    530c:	0000852b 	.word	0x0000852b

00005310 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    5310:	b538      	push	{r3, r4, r5, lr}
    5312:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    5314:	460d      	mov	r5, r1
    5316:	b9e9      	cbnz	r1, 5354 <z_reschedule+0x44>
    5318:	f3ef 8305 	mrs	r3, IPSR
	if (resched(key.key) && need_swap()) {
    531c:	b9d3      	cbnz	r3, 5354 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    531e:	4b19      	ldr	r3, [pc, #100]	; (5384 <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    5320:	69da      	ldr	r2, [r3, #28]
    5322:	689b      	ldr	r3, [r3, #8]
    5324:	429a      	cmp	r2, r3
    5326:	d015      	beq.n	5354 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5328:	f001 faae 	bl	6888 <z_spin_unlock_valid>
    532c:	b968      	cbnz	r0, 534a <z_reschedule+0x3a>
    532e:	4a16      	ldr	r2, [pc, #88]	; (5388 <z_reschedule+0x78>)
    5330:	4916      	ldr	r1, [pc, #88]	; (538c <z_reschedule+0x7c>)
    5332:	4817      	ldr	r0, [pc, #92]	; (5390 <z_reschedule+0x80>)
    5334:	23c3      	movs	r3, #195	; 0xc3
    5336:	f002 f9e2 	bl	76fe <printk>
    533a:	4816      	ldr	r0, [pc, #88]	; (5394 <z_reschedule+0x84>)
    533c:	4621      	mov	r1, r4
    533e:	f002 f9de 	bl	76fe <printk>
    5342:	4811      	ldr	r0, [pc, #68]	; (5388 <z_reschedule+0x78>)
    5344:	21c3      	movs	r1, #195	; 0xc3
    5346:	f002 f906 	bl	7556 <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    534a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    534e:	2000      	movs	r0, #0
    5350:	f7fc bb08 	b.w	1964 <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5354:	4620      	mov	r0, r4
    5356:	f001 fa97 	bl	6888 <z_spin_unlock_valid>
    535a:	b968      	cbnz	r0, 5378 <z_reschedule+0x68>
    535c:	4a0a      	ldr	r2, [pc, #40]	; (5388 <z_reschedule+0x78>)
    535e:	490b      	ldr	r1, [pc, #44]	; (538c <z_reschedule+0x7c>)
    5360:	480b      	ldr	r0, [pc, #44]	; (5390 <z_reschedule+0x80>)
    5362:	23ac      	movs	r3, #172	; 0xac
    5364:	f002 f9cb 	bl	76fe <printk>
    5368:	480a      	ldr	r0, [pc, #40]	; (5394 <z_reschedule+0x84>)
    536a:	4621      	mov	r1, r4
    536c:	f002 f9c7 	bl	76fe <printk>
    5370:	4805      	ldr	r0, [pc, #20]	; (5388 <z_reschedule+0x78>)
    5372:	21ac      	movs	r1, #172	; 0xac
    5374:	f002 f8ef 	bl	7556 <assert_post_action>
    5378:	f385 8811 	msr	BASEPRI, r5
    537c:	f3bf 8f6f 	isb	sy
    5380:	bd38      	pop	{r3, r4, r5, pc}
    5382:	bf00      	nop
    5384:	20000bc8 	.word	0x20000bc8
    5388:	000084ee 	.word	0x000084ee
    538c:	00008514 	.word	0x00008514
    5390:	000083db 	.word	0x000083db
    5394:	0000852b 	.word	0x0000852b

00005398 <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    5398:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    539a:	f04f 0320 	mov.w	r3, #32
    539e:	f3ef 8511 	mrs	r5, BASEPRI
    53a2:	f383 8812 	msr	BASEPRI_MAX, r3
    53a6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    53aa:	4829      	ldr	r0, [pc, #164]	; (5450 <k_sched_lock+0xb8>)
    53ac:	f001 fa5e 	bl	686c <z_spin_lock_valid>
    53b0:	b968      	cbnz	r0, 53ce <k_sched_lock+0x36>
    53b2:	4a28      	ldr	r2, [pc, #160]	; (5454 <k_sched_lock+0xbc>)
    53b4:	4928      	ldr	r1, [pc, #160]	; (5458 <k_sched_lock+0xc0>)
    53b6:	4829      	ldr	r0, [pc, #164]	; (545c <k_sched_lock+0xc4>)
    53b8:	2381      	movs	r3, #129	; 0x81
    53ba:	f002 f9a0 	bl	76fe <printk>
    53be:	4924      	ldr	r1, [pc, #144]	; (5450 <k_sched_lock+0xb8>)
    53c0:	4827      	ldr	r0, [pc, #156]	; (5460 <k_sched_lock+0xc8>)
    53c2:	f002 f99c 	bl	76fe <printk>
    53c6:	4823      	ldr	r0, [pc, #140]	; (5454 <k_sched_lock+0xbc>)
    53c8:	2181      	movs	r1, #129	; 0x81
    53ca:	f002 f8c4 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    53ce:	4820      	ldr	r0, [pc, #128]	; (5450 <k_sched_lock+0xb8>)
    53d0:	f001 fa6a 	bl	68a8 <z_spin_lock_set_owner>
    53d4:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    53d8:	b163      	cbz	r3, 53f4 <k_sched_lock+0x5c>
    53da:	4922      	ldr	r1, [pc, #136]	; (5464 <k_sched_lock+0xcc>)
    53dc:	4a22      	ldr	r2, [pc, #136]	; (5468 <k_sched_lock+0xd0>)
    53de:	481f      	ldr	r0, [pc, #124]	; (545c <k_sched_lock+0xc4>)
    53e0:	23fd      	movs	r3, #253	; 0xfd
    53e2:	f002 f98c 	bl	76fe <printk>
    53e6:	4821      	ldr	r0, [pc, #132]	; (546c <k_sched_lock+0xd4>)
    53e8:	f002 f989 	bl	76fe <printk>
    53ec:	481e      	ldr	r0, [pc, #120]	; (5468 <k_sched_lock+0xd0>)
    53ee:	21fd      	movs	r1, #253	; 0xfd
    53f0:	f002 f8b1 	bl	7556 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    53f4:	4c1e      	ldr	r4, [pc, #120]	; (5470 <k_sched_lock+0xd8>)
    53f6:	68a2      	ldr	r2, [r4, #8]
    53f8:	7bd2      	ldrb	r2, [r2, #15]
    53fa:	2a01      	cmp	r2, #1
    53fc:	d10c      	bne.n	5418 <k_sched_lock+0x80>
    53fe:	491d      	ldr	r1, [pc, #116]	; (5474 <k_sched_lock+0xdc>)
    5400:	4a19      	ldr	r2, [pc, #100]	; (5468 <k_sched_lock+0xd0>)
    5402:	4816      	ldr	r0, [pc, #88]	; (545c <k_sched_lock+0xc4>)
    5404:	23fe      	movs	r3, #254	; 0xfe
    5406:	f002 f97a 	bl	76fe <printk>
    540a:	4818      	ldr	r0, [pc, #96]	; (546c <k_sched_lock+0xd4>)
    540c:	f002 f977 	bl	76fe <printk>
    5410:	4815      	ldr	r0, [pc, #84]	; (5468 <k_sched_lock+0xd0>)
    5412:	21fe      	movs	r1, #254	; 0xfe
    5414:	f002 f89f 	bl	7556 <assert_post_action>
	--_current->base.sched_locked;
    5418:	68a2      	ldr	r2, [r4, #8]
    541a:	7bd3      	ldrb	r3, [r2, #15]
    541c:	3b01      	subs	r3, #1
    541e:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5420:	480b      	ldr	r0, [pc, #44]	; (5450 <k_sched_lock+0xb8>)
    5422:	f001 fa31 	bl	6888 <z_spin_unlock_valid>
    5426:	b968      	cbnz	r0, 5444 <k_sched_lock+0xac>
    5428:	4a0a      	ldr	r2, [pc, #40]	; (5454 <k_sched_lock+0xbc>)
    542a:	4913      	ldr	r1, [pc, #76]	; (5478 <k_sched_lock+0xe0>)
    542c:	480b      	ldr	r0, [pc, #44]	; (545c <k_sched_lock+0xc4>)
    542e:	23ac      	movs	r3, #172	; 0xac
    5430:	f002 f965 	bl	76fe <printk>
    5434:	4906      	ldr	r1, [pc, #24]	; (5450 <k_sched_lock+0xb8>)
    5436:	4811      	ldr	r0, [pc, #68]	; (547c <k_sched_lock+0xe4>)
    5438:	f002 f961 	bl	76fe <printk>
    543c:	4805      	ldr	r0, [pc, #20]	; (5454 <k_sched_lock+0xbc>)
    543e:	21ac      	movs	r1, #172	; 0xac
    5440:	f002 f889 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5444:	f385 8811 	msr	BASEPRI, r5
    5448:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    544c:	bd38      	pop	{r3, r4, r5, pc}
    544e:	bf00      	nop
    5450:	20000bf8 	.word	0x20000bf8
    5454:	000084ee 	.word	0x000084ee
    5458:	00008540 	.word	0x00008540
    545c:	000083db 	.word	0x000083db
    5460:	00008555 	.word	0x00008555
    5464:	00008ea8 	.word	0x00008ea8
    5468:	00008ef6 	.word	0x00008ef6
    546c:	00008f21 	.word	0x00008f21
    5470:	20000bc8 	.word	0x20000bc8
    5474:	00008f24 	.word	0x00008f24
    5478:	00008514 	.word	0x00008514
    547c:	0000852b 	.word	0x0000852b

00005480 <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5480:	4b0c      	ldr	r3, [pc, #48]	; (54b4 <z_priq_dumb_remove+0x34>)
    5482:	4299      	cmp	r1, r3
{
    5484:	b510      	push	{r4, lr}
    5486:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5488:	d10b      	bne.n	54a2 <z_priq_dumb_remove+0x22>
    548a:	490b      	ldr	r1, [pc, #44]	; (54b8 <z_priq_dumb_remove+0x38>)
    548c:	480b      	ldr	r0, [pc, #44]	; (54bc <z_priq_dumb_remove+0x3c>)
    548e:	4a0c      	ldr	r2, [pc, #48]	; (54c0 <z_priq_dumb_remove+0x40>)
    5490:	f240 33e7 	movw	r3, #999	; 0x3e7
    5494:	f002 f933 	bl	76fe <printk>
    5498:	4809      	ldr	r0, [pc, #36]	; (54c0 <z_priq_dumb_remove+0x40>)
    549a:	f240 31e7 	movw	r1, #999	; 0x3e7
    549e:	f002 f85a 	bl	7556 <assert_post_action>
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
	sys_dnode_t *const next = node->next;
    54a2:	e9d4 3200 	ldrd	r3, r2, [r4]

	prev->next = next;
    54a6:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    54a8:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    54aa:	2300      	movs	r3, #0
	node->prev = NULL;
    54ac:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    54b0:	bd10      	pop	{r4, pc}
    54b2:	bf00      	nop
    54b4:	200003e8 	.word	0x200003e8
    54b8:	00008f77 	.word	0x00008f77
    54bc:	000083db 	.word	0x000083db
    54c0:	00008f55 	.word	0x00008f55

000054c4 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    54c4:	6883      	ldr	r3, [r0, #8]
{
    54c6:	b510      	push	{r4, lr}
    54c8:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    54ca:	b95b      	cbnz	r3, 54e4 <unpend_thread_no_timeout+0x20>
    54cc:	490b      	ldr	r1, [pc, #44]	; (54fc <unpend_thread_no_timeout+0x38>)
    54ce:	480c      	ldr	r0, [pc, #48]	; (5500 <unpend_thread_no_timeout+0x3c>)
    54d0:	4a0c      	ldr	r2, [pc, #48]	; (5504 <unpend_thread_no_timeout+0x40>)
    54d2:	f240 2383 	movw	r3, #643	; 0x283
    54d6:	f002 f912 	bl	76fe <printk>
    54da:	480a      	ldr	r0, [pc, #40]	; (5504 <unpend_thread_no_timeout+0x40>)
    54dc:	f240 2183 	movw	r1, #643	; 0x283
    54e0:	f002 f839 	bl	7556 <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    54e4:	68a0      	ldr	r0, [r4, #8]
    54e6:	4621      	mov	r1, r4
    54e8:	f7ff ffca 	bl	5480 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    54ec:	7b63      	ldrb	r3, [r4, #13]
    54ee:	f023 0302 	bic.w	r3, r3, #2
    54f2:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    54f4:	2300      	movs	r3, #0
    54f6:	60a3      	str	r3, [r4, #8]
}
    54f8:	bd10      	pop	{r4, pc}
    54fa:	bf00      	nop
    54fc:	00008f98 	.word	0x00008f98
    5500:	000083db 	.word	0x000083db
    5504:	00008f55 	.word	0x00008f55

00005508 <update_cache>:
{
    5508:	b538      	push	{r3, r4, r5, lr}
    550a:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    550c:	4814      	ldr	r0, [pc, #80]	; (5560 <update_cache+0x58>)
    550e:	4d15      	ldr	r5, [pc, #84]	; (5564 <update_cache+0x5c>)
    5510:	f002 fc5b 	bl	7dca <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    5514:	4604      	mov	r4, r0
    5516:	b900      	cbnz	r0, 551a <update_cache+0x12>
    5518:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    551a:	b9ca      	cbnz	r2, 5550 <update_cache+0x48>
	__ASSERT(_current != NULL, "");
    551c:	68ab      	ldr	r3, [r5, #8]
    551e:	b963      	cbnz	r3, 553a <update_cache+0x32>
    5520:	4911      	ldr	r1, [pc, #68]	; (5568 <update_cache+0x60>)
    5522:	4a12      	ldr	r2, [pc, #72]	; (556c <update_cache+0x64>)
    5524:	4812      	ldr	r0, [pc, #72]	; (5570 <update_cache+0x68>)
    5526:	2389      	movs	r3, #137	; 0x89
    5528:	f002 f8e9 	bl	76fe <printk>
    552c:	4811      	ldr	r0, [pc, #68]	; (5574 <update_cache+0x6c>)
    552e:	f002 f8e6 	bl	76fe <printk>
    5532:	480e      	ldr	r0, [pc, #56]	; (556c <update_cache+0x64>)
    5534:	2189      	movs	r1, #137	; 0x89
    5536:	f002 f80e 	bl	7556 <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    553a:	68ab      	ldr	r3, [r5, #8]
    553c:	7b5a      	ldrb	r2, [r3, #13]
    553e:	06d2      	lsls	r2, r2, #27
    5540:	d106      	bne.n	5550 <update_cache+0x48>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    5542:	69a2      	ldr	r2, [r4, #24]
    5544:	b922      	cbnz	r2, 5550 <update_cache+0x48>
	if (is_preempt(_current) || is_metairq(thread)) {
    5546:	89da      	ldrh	r2, [r3, #14]
    5548:	2a7f      	cmp	r2, #127	; 0x7f
    554a:	d901      	bls.n	5550 <update_cache+0x48>
		_kernel.ready_q.cache = _current;
    554c:	61eb      	str	r3, [r5, #28]
}
    554e:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    5550:	68ab      	ldr	r3, [r5, #8]
    5552:	42a3      	cmp	r3, r4
    5554:	d001      	beq.n	555a <update_cache+0x52>
			z_reset_time_slice();
    5556:	f7ff fe17 	bl	5188 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    555a:	61ec      	str	r4, [r5, #28]
}
    555c:	e7f7      	b.n	554e <update_cache+0x46>
    555e:	bf00      	nop
    5560:	20000be8 	.word	0x20000be8
    5564:	20000bc8 	.word	0x20000bc8
    5568:	00008faf 	.word	0x00008faf
    556c:	00008f55 	.word	0x00008f55
    5570:	000083db 	.word	0x000083db
    5574:	00008f21 	.word	0x00008f21

00005578 <move_thread_to_end_of_prio_q>:
{
    5578:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    557a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    557e:	7b43      	ldrb	r3, [r0, #13]
    5580:	2a00      	cmp	r2, #0
{
    5582:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    5584:	da06      	bge.n	5594 <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5586:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    558a:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    558c:	4601      	mov	r1, r0
    558e:	481f      	ldr	r0, [pc, #124]	; (560c <move_thread_to_end_of_prio_q+0x94>)
    5590:	f7ff ff76 	bl	5480 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    5594:	7b63      	ldrb	r3, [r4, #13]
    5596:	f063 037f 	orn	r3, r3, #127	; 0x7f
    559a:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    559c:	4b1c      	ldr	r3, [pc, #112]	; (5610 <move_thread_to_end_of_prio_q+0x98>)
    559e:	429c      	cmp	r4, r3
    55a0:	d109      	bne.n	55b6 <move_thread_to_end_of_prio_q+0x3e>
    55a2:	491c      	ldr	r1, [pc, #112]	; (5614 <move_thread_to_end_of_prio_q+0x9c>)
    55a4:	481c      	ldr	r0, [pc, #112]	; (5618 <move_thread_to_end_of_prio_q+0xa0>)
    55a6:	4a1d      	ldr	r2, [pc, #116]	; (561c <move_thread_to_end_of_prio_q+0xa4>)
    55a8:	23ba      	movs	r3, #186	; 0xba
    55aa:	f002 f8a8 	bl	76fe <printk>
    55ae:	481b      	ldr	r0, [pc, #108]	; (561c <move_thread_to_end_of_prio_q+0xa4>)
    55b0:	21ba      	movs	r1, #186	; 0xba
    55b2:	f001 ffd0 	bl	7556 <assert_post_action>
	return list->head == list;
    55b6:	4a1a      	ldr	r2, [pc, #104]	; (5620 <move_thread_to_end_of_prio_q+0xa8>)
    55b8:	4611      	mov	r1, r2
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    55ba:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return list->head == list;
    55bc:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    55c0:	428b      	cmp	r3, r1
    55c2:	bf08      	it	eq
    55c4:	2300      	moveq	r3, #0
    55c6:	2b00      	cmp	r3, #0
    55c8:	bf38      	it	cc
    55ca:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    55cc:	b1cb      	cbz	r3, 5602 <move_thread_to_end_of_prio_q+0x8a>
	int32_t b1 = thread_1->base.prio;
    55ce:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    55d2:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    55d6:	4286      	cmp	r6, r0
    55d8:	d00f      	beq.n	55fa <move_thread_to_end_of_prio_q+0x82>
		return b2 - b1;
    55da:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    55dc:	2800      	cmp	r0, #0
    55de:	dd0c      	ble.n	55fa <move_thread_to_end_of_prio_q+0x82>
	sys_dnode_t *const prev = successor->prev;
    55e0:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    55e2:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    55e6:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    55e8:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    55ea:	6890      	ldr	r0, [r2, #8]
    55ec:	1b03      	subs	r3, r0, r4
    55ee:	4258      	negs	r0, r3
}
    55f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    55f4:	4158      	adcs	r0, r3
    55f6:	f7ff bf87 	b.w	5508 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    55fa:	42ab      	cmp	r3, r5
    55fc:	d001      	beq.n	5602 <move_thread_to_end_of_prio_q+0x8a>
    55fe:	681b      	ldr	r3, [r3, #0]
    5600:	e7e4      	b.n	55cc <move_thread_to_end_of_prio_q+0x54>
	node->prev = tail;
    5602:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
    5606:	602c      	str	r4, [r5, #0]
	list->tail = node;
    5608:	6254      	str	r4, [r2, #36]	; 0x24
}
    560a:	e7ee      	b.n	55ea <move_thread_to_end_of_prio_q+0x72>
    560c:	20000be8 	.word	0x20000be8
    5610:	200003e8 	.word	0x200003e8
    5614:	00008f77 	.word	0x00008f77
    5618:	000083db 	.word	0x000083db
    561c:	00008f55 	.word	0x00008f55
    5620:	20000bc8 	.word	0x20000bc8

00005624 <z_time_slice>:
{
    5624:	b570      	push	{r4, r5, r6, lr}
    5626:	4604      	mov	r4, r0
	__asm__ volatile(
    5628:	f04f 0320 	mov.w	r3, #32
    562c:	f3ef 8511 	mrs	r5, BASEPRI
    5630:	f383 8812 	msr	BASEPRI_MAX, r3
    5634:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5638:	482a      	ldr	r0, [pc, #168]	; (56e4 <z_time_slice+0xc0>)
    563a:	f001 f917 	bl	686c <z_spin_lock_valid>
    563e:	b968      	cbnz	r0, 565c <z_time_slice+0x38>
    5640:	4a29      	ldr	r2, [pc, #164]	; (56e8 <z_time_slice+0xc4>)
    5642:	492a      	ldr	r1, [pc, #168]	; (56ec <z_time_slice+0xc8>)
    5644:	482a      	ldr	r0, [pc, #168]	; (56f0 <z_time_slice+0xcc>)
    5646:	2381      	movs	r3, #129	; 0x81
    5648:	f002 f859 	bl	76fe <printk>
    564c:	4925      	ldr	r1, [pc, #148]	; (56e4 <z_time_slice+0xc0>)
    564e:	4829      	ldr	r0, [pc, #164]	; (56f4 <z_time_slice+0xd0>)
    5650:	f002 f855 	bl	76fe <printk>
    5654:	4824      	ldr	r0, [pc, #144]	; (56e8 <z_time_slice+0xc4>)
    5656:	2181      	movs	r1, #129	; 0x81
    5658:	f001 ff7d 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    565c:	4821      	ldr	r0, [pc, #132]	; (56e4 <z_time_slice+0xc0>)
    565e:	f001 f923 	bl	68a8 <z_spin_lock_set_owner>
	if (pending_current == _current) {
    5662:	4b25      	ldr	r3, [pc, #148]	; (56f8 <z_time_slice+0xd4>)
    5664:	4a25      	ldr	r2, [pc, #148]	; (56fc <z_time_slice+0xd8>)
    5666:	6898      	ldr	r0, [r3, #8]
    5668:	6811      	ldr	r1, [r2, #0]
    566a:	4288      	cmp	r0, r1
    566c:	4619      	mov	r1, r3
    566e:	d118      	bne.n	56a2 <z_time_slice+0x7e>
			z_reset_time_slice();
    5670:	f7ff fd8a 	bl	5188 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5674:	481b      	ldr	r0, [pc, #108]	; (56e4 <z_time_slice+0xc0>)
    5676:	f001 f907 	bl	6888 <z_spin_unlock_valid>
    567a:	b968      	cbnz	r0, 5698 <z_time_slice+0x74>
    567c:	4a1a      	ldr	r2, [pc, #104]	; (56e8 <z_time_slice+0xc4>)
    567e:	4920      	ldr	r1, [pc, #128]	; (5700 <z_time_slice+0xdc>)
    5680:	481b      	ldr	r0, [pc, #108]	; (56f0 <z_time_slice+0xcc>)
    5682:	23ac      	movs	r3, #172	; 0xac
    5684:	f002 f83b 	bl	76fe <printk>
    5688:	4916      	ldr	r1, [pc, #88]	; (56e4 <z_time_slice+0xc0>)
    568a:	481e      	ldr	r0, [pc, #120]	; (5704 <z_time_slice+0xe0>)
    568c:	f002 f837 	bl	76fe <printk>
    5690:	4815      	ldr	r0, [pc, #84]	; (56e8 <z_time_slice+0xc4>)
    5692:	21ac      	movs	r1, #172	; 0xac
    5694:	f001 ff5f 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5698:	f385 8811 	msr	BASEPRI, r5
    569c:	f3bf 8f6f 	isb	sy
}
    56a0:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    56a2:	2600      	movs	r6, #0
    56a4:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    56a6:	4a18      	ldr	r2, [pc, #96]	; (5708 <z_time_slice+0xe4>)
    56a8:	6812      	ldr	r2, [r2, #0]
    56aa:	b1ba      	cbz	r2, 56dc <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    56ac:	89c2      	ldrh	r2, [r0, #14]
    56ae:	2a7f      	cmp	r2, #127	; 0x7f
    56b0:	d814      	bhi.n	56dc <z_time_slice+0xb8>
		&& !z_is_thread_prevented_from_running(thread)
    56b2:	7b42      	ldrb	r2, [r0, #13]
    56b4:	06d2      	lsls	r2, r2, #27
    56b6:	d111      	bne.n	56dc <z_time_slice+0xb8>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    56b8:	4a14      	ldr	r2, [pc, #80]	; (570c <z_time_slice+0xe8>)
    56ba:	f990 600e 	ldrsb.w	r6, [r0, #14]
    56be:	6812      	ldr	r2, [r2, #0]
    56c0:	4296      	cmp	r6, r2
    56c2:	db0b      	blt.n	56dc <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    56c4:	4a12      	ldr	r2, [pc, #72]	; (5710 <z_time_slice+0xec>)
    56c6:	4290      	cmp	r0, r2
    56c8:	d008      	beq.n	56dc <z_time_slice+0xb8>
		if (ticks >= _current_cpu->slice_ticks) {
    56ca:	691a      	ldr	r2, [r3, #16]
    56cc:	42a2      	cmp	r2, r4
    56ce:	dc02      	bgt.n	56d6 <z_time_slice+0xb2>
			move_thread_to_end_of_prio_q(_current);
    56d0:	f7ff ff52 	bl	5578 <move_thread_to_end_of_prio_q>
    56d4:	e7cc      	b.n	5670 <z_time_slice+0x4c>
			_current_cpu->slice_ticks -= ticks;
    56d6:	1b12      	subs	r2, r2, r4
    56d8:	611a      	str	r2, [r3, #16]
    56da:	e7cb      	b.n	5674 <z_time_slice+0x50>
		_current_cpu->slice_ticks = 0;
    56dc:	2300      	movs	r3, #0
    56de:	610b      	str	r3, [r1, #16]
    56e0:	e7c8      	b.n	5674 <z_time_slice+0x50>
    56e2:	bf00      	nop
    56e4:	20000bf8 	.word	0x20000bf8
    56e8:	000084ee 	.word	0x000084ee
    56ec:	00008540 	.word	0x00008540
    56f0:	000083db 	.word	0x000083db
    56f4:	00008555 	.word	0x00008555
    56f8:	20000bc8 	.word	0x20000bc8
    56fc:	20000bf4 	.word	0x20000bf4
    5700:	00008514 	.word	0x00008514
    5704:	0000852b 	.word	0x0000852b
    5708:	20000c00 	.word	0x20000c00
    570c:	20000bfc 	.word	0x20000bfc
    5710:	200003e8 	.word	0x200003e8

00005714 <ready_thread>:
{
    5714:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    5716:	f990 200d 	ldrsb.w	r2, [r0, #13]
    571a:	7b43      	ldrb	r3, [r0, #13]
    571c:	2a00      	cmp	r2, #0
{
    571e:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    5720:	db3e      	blt.n	57a0 <ready_thread+0x8c>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5722:	06da      	lsls	r2, r3, #27
    5724:	d13c      	bne.n	57a0 <ready_thread+0x8c>

int z_abort_timeout(struct _timeout *to);

static inline bool z_is_inactive_timeout(const struct _timeout *to)
{
	return !sys_dnode_is_linked(&to->node);
    5726:	6985      	ldr	r5, [r0, #24]
    5728:	2d00      	cmp	r5, #0
    572a:	d139      	bne.n	57a0 <ready_thread+0x8c>
	thread->base.thread_state |= _THREAD_QUEUED;
    572c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    5730:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5732:	4b1c      	ldr	r3, [pc, #112]	; (57a4 <ready_thread+0x90>)
    5734:	4298      	cmp	r0, r3
    5736:	d109      	bne.n	574c <ready_thread+0x38>
    5738:	491b      	ldr	r1, [pc, #108]	; (57a8 <ready_thread+0x94>)
    573a:	481c      	ldr	r0, [pc, #112]	; (57ac <ready_thread+0x98>)
    573c:	4a1c      	ldr	r2, [pc, #112]	; (57b0 <ready_thread+0x9c>)
    573e:	23ba      	movs	r3, #186	; 0xba
    5740:	f001 ffdd 	bl	76fe <printk>
    5744:	481a      	ldr	r0, [pc, #104]	; (57b0 <ready_thread+0x9c>)
    5746:	21ba      	movs	r1, #186	; 0xba
    5748:	f001 ff05 	bl	7556 <assert_post_action>
	return list->head == list;
    574c:	4919      	ldr	r1, [pc, #100]	; (57b4 <ready_thread+0xa0>)
    574e:	460b      	mov	r3, r1
    5750:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5754:	4298      	cmp	r0, r3
    5756:	bf18      	it	ne
    5758:	4605      	movne	r5, r0
    575a:	2d00      	cmp	r5, #0
    575c:	461a      	mov	r2, r3
    575e:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5760:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    5762:	bf38      	it	cc
    5764:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5766:	b1b3      	cbz	r3, 5796 <ready_thread+0x82>
	int32_t b1 = thread_1->base.prio;
    5768:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    576c:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    5770:	4286      	cmp	r6, r0
    5772:	d00c      	beq.n	578e <ready_thread+0x7a>
		return b2 - b1;
    5774:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    5776:	2800      	cmp	r0, #0
    5778:	dd09      	ble.n	578e <ready_thread+0x7a>
	sys_dnode_t *const prev = successor->prev;
    577a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    577c:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5780:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5782:	605c      	str	r4, [r3, #4]
}
    5784:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    5788:	2000      	movs	r0, #0
    578a:	f7ff bebd 	b.w	5508 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    578e:	42ab      	cmp	r3, r5
    5790:	d001      	beq.n	5796 <ready_thread+0x82>
    5792:	681b      	ldr	r3, [r3, #0]
    5794:	e7e7      	b.n	5766 <ready_thread+0x52>
	node->prev = tail;
    5796:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    579a:	602c      	str	r4, [r5, #0]
	list->tail = node;
    579c:	624c      	str	r4, [r1, #36]	; 0x24
}
    579e:	e7f1      	b.n	5784 <ready_thread+0x70>
}
    57a0:	bd70      	pop	{r4, r5, r6, pc}
    57a2:	bf00      	nop
    57a4:	200003e8 	.word	0x200003e8
    57a8:	00008f77 	.word	0x00008f77
    57ac:	000083db 	.word	0x000083db
    57b0:	00008f55 	.word	0x00008f55
    57b4:	20000bc8 	.word	0x20000bc8

000057b8 <z_ready_thread>:
{
    57b8:	b538      	push	{r3, r4, r5, lr}
    57ba:	4604      	mov	r4, r0
	__asm__ volatile(
    57bc:	f04f 0320 	mov.w	r3, #32
    57c0:	f3ef 8511 	mrs	r5, BASEPRI
    57c4:	f383 8812 	msr	BASEPRI_MAX, r3
    57c8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    57cc:	4817      	ldr	r0, [pc, #92]	; (582c <z_ready_thread+0x74>)
    57ce:	f001 f84d 	bl	686c <z_spin_lock_valid>
    57d2:	b968      	cbnz	r0, 57f0 <z_ready_thread+0x38>
    57d4:	4a16      	ldr	r2, [pc, #88]	; (5830 <z_ready_thread+0x78>)
    57d6:	4917      	ldr	r1, [pc, #92]	; (5834 <z_ready_thread+0x7c>)
    57d8:	4817      	ldr	r0, [pc, #92]	; (5838 <z_ready_thread+0x80>)
    57da:	2381      	movs	r3, #129	; 0x81
    57dc:	f001 ff8f 	bl	76fe <printk>
    57e0:	4912      	ldr	r1, [pc, #72]	; (582c <z_ready_thread+0x74>)
    57e2:	4816      	ldr	r0, [pc, #88]	; (583c <z_ready_thread+0x84>)
    57e4:	f001 ff8b 	bl	76fe <printk>
    57e8:	4811      	ldr	r0, [pc, #68]	; (5830 <z_ready_thread+0x78>)
    57ea:	2181      	movs	r1, #129	; 0x81
    57ec:	f001 feb3 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    57f0:	480e      	ldr	r0, [pc, #56]	; (582c <z_ready_thread+0x74>)
    57f2:	f001 f859 	bl	68a8 <z_spin_lock_set_owner>
			ready_thread(thread);
    57f6:	4620      	mov	r0, r4
    57f8:	f7ff ff8c 	bl	5714 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    57fc:	480b      	ldr	r0, [pc, #44]	; (582c <z_ready_thread+0x74>)
    57fe:	f001 f843 	bl	6888 <z_spin_unlock_valid>
    5802:	b968      	cbnz	r0, 5820 <z_ready_thread+0x68>
    5804:	4a0a      	ldr	r2, [pc, #40]	; (5830 <z_ready_thread+0x78>)
    5806:	490e      	ldr	r1, [pc, #56]	; (5840 <z_ready_thread+0x88>)
    5808:	480b      	ldr	r0, [pc, #44]	; (5838 <z_ready_thread+0x80>)
    580a:	23ac      	movs	r3, #172	; 0xac
    580c:	f001 ff77 	bl	76fe <printk>
    5810:	4906      	ldr	r1, [pc, #24]	; (582c <z_ready_thread+0x74>)
    5812:	480c      	ldr	r0, [pc, #48]	; (5844 <z_ready_thread+0x8c>)
    5814:	f001 ff73 	bl	76fe <printk>
    5818:	4805      	ldr	r0, [pc, #20]	; (5830 <z_ready_thread+0x78>)
    581a:	21ac      	movs	r1, #172	; 0xac
    581c:	f001 fe9b 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5820:	f385 8811 	msr	BASEPRI, r5
    5824:	f3bf 8f6f 	isb	sy
}
    5828:	bd38      	pop	{r3, r4, r5, pc}
    582a:	bf00      	nop
    582c:	20000bf8 	.word	0x20000bf8
    5830:	000084ee 	.word	0x000084ee
    5834:	00008540 	.word	0x00008540
    5838:	000083db 	.word	0x000083db
    583c:	00008555 	.word	0x00008555
    5840:	00008514 	.word	0x00008514
    5844:	0000852b 	.word	0x0000852b

00005848 <z_sched_start>:
{
    5848:	b538      	push	{r3, r4, r5, lr}
    584a:	4604      	mov	r4, r0
	__asm__ volatile(
    584c:	f04f 0320 	mov.w	r3, #32
    5850:	f3ef 8511 	mrs	r5, BASEPRI
    5854:	f383 8812 	msr	BASEPRI_MAX, r3
    5858:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    585c:	481d      	ldr	r0, [pc, #116]	; (58d4 <z_sched_start+0x8c>)
    585e:	f001 f805 	bl	686c <z_spin_lock_valid>
    5862:	b968      	cbnz	r0, 5880 <z_sched_start+0x38>
    5864:	4a1c      	ldr	r2, [pc, #112]	; (58d8 <z_sched_start+0x90>)
    5866:	491d      	ldr	r1, [pc, #116]	; (58dc <z_sched_start+0x94>)
    5868:	481d      	ldr	r0, [pc, #116]	; (58e0 <z_sched_start+0x98>)
    586a:	2381      	movs	r3, #129	; 0x81
    586c:	f001 ff47 	bl	76fe <printk>
    5870:	4918      	ldr	r1, [pc, #96]	; (58d4 <z_sched_start+0x8c>)
    5872:	481c      	ldr	r0, [pc, #112]	; (58e4 <z_sched_start+0x9c>)
    5874:	f001 ff43 	bl	76fe <printk>
    5878:	4817      	ldr	r0, [pc, #92]	; (58d8 <z_sched_start+0x90>)
    587a:	2181      	movs	r1, #129	; 0x81
    587c:	f001 fe6b 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    5880:	4814      	ldr	r0, [pc, #80]	; (58d4 <z_sched_start+0x8c>)
    5882:	f001 f811 	bl	68a8 <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
    5886:	7b63      	ldrb	r3, [r4, #13]
    5888:	075a      	lsls	r2, r3, #29
    588a:	d416      	bmi.n	58ba <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    588c:	4811      	ldr	r0, [pc, #68]	; (58d4 <z_sched_start+0x8c>)
    588e:	f000 fffb 	bl	6888 <z_spin_unlock_valid>
    5892:	b968      	cbnz	r0, 58b0 <z_sched_start+0x68>
    5894:	4a10      	ldr	r2, [pc, #64]	; (58d8 <z_sched_start+0x90>)
    5896:	4914      	ldr	r1, [pc, #80]	; (58e8 <z_sched_start+0xa0>)
    5898:	4811      	ldr	r0, [pc, #68]	; (58e0 <z_sched_start+0x98>)
    589a:	23ac      	movs	r3, #172	; 0xac
    589c:	f001 ff2f 	bl	76fe <printk>
    58a0:	490c      	ldr	r1, [pc, #48]	; (58d4 <z_sched_start+0x8c>)
    58a2:	4812      	ldr	r0, [pc, #72]	; (58ec <z_sched_start+0xa4>)
    58a4:	f001 ff2b 	bl	76fe <printk>
    58a8:	480b      	ldr	r0, [pc, #44]	; (58d8 <z_sched_start+0x90>)
    58aa:	21ac      	movs	r1, #172	; 0xac
    58ac:	f001 fe53 	bl	7556 <assert_post_action>
	__asm__ volatile(
    58b0:	f385 8811 	msr	BASEPRI, r5
    58b4:	f3bf 8f6f 	isb	sy
}
    58b8:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    58ba:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    58be:	4620      	mov	r0, r4
    58c0:	7363      	strb	r3, [r4, #13]
    58c2:	f7ff ff27 	bl	5714 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    58c6:	4629      	mov	r1, r5
    58c8:	4802      	ldr	r0, [pc, #8]	; (58d4 <z_sched_start+0x8c>)
}
    58ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    58ce:	f7ff bd1f 	b.w	5310 <z_reschedule>
    58d2:	bf00      	nop
    58d4:	20000bf8 	.word	0x20000bf8
    58d8:	000084ee 	.word	0x000084ee
    58dc:	00008540 	.word	0x00008540
    58e0:	000083db 	.word	0x000083db
    58e4:	00008555 	.word	0x00008555
    58e8:	00008514 	.word	0x00008514
    58ec:	0000852b 	.word	0x0000852b

000058f0 <z_thread_timeout>:
{
    58f0:	b570      	push	{r4, r5, r6, lr}
    58f2:	4604      	mov	r4, r0
	__asm__ volatile(
    58f4:	f04f 0320 	mov.w	r3, #32
    58f8:	f3ef 8611 	mrs	r6, BASEPRI
    58fc:	f383 8812 	msr	BASEPRI_MAX, r3
    5900:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5904:	4820      	ldr	r0, [pc, #128]	; (5988 <z_thread_timeout+0x98>)
    5906:	f000 ffb1 	bl	686c <z_spin_lock_valid>
    590a:	b968      	cbnz	r0, 5928 <z_thread_timeout+0x38>
    590c:	4a1f      	ldr	r2, [pc, #124]	; (598c <z_thread_timeout+0x9c>)
    590e:	4920      	ldr	r1, [pc, #128]	; (5990 <z_thread_timeout+0xa0>)
    5910:	4820      	ldr	r0, [pc, #128]	; (5994 <z_thread_timeout+0xa4>)
    5912:	2381      	movs	r3, #129	; 0x81
    5914:	f001 fef3 	bl	76fe <printk>
    5918:	491b      	ldr	r1, [pc, #108]	; (5988 <z_thread_timeout+0x98>)
    591a:	481f      	ldr	r0, [pc, #124]	; (5998 <z_thread_timeout+0xa8>)
    591c:	f001 feef 	bl	76fe <printk>
    5920:	481a      	ldr	r0, [pc, #104]	; (598c <z_thread_timeout+0x9c>)
    5922:	2181      	movs	r1, #129	; 0x81
    5924:	f001 fe17 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    5928:	4817      	ldr	r0, [pc, #92]	; (5988 <z_thread_timeout+0x98>)
    592a:	f000 ffbd 	bl	68a8 <z_spin_lock_set_owner>
		if (!killed) {
    592e:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    5932:	f013 0f28 	tst.w	r3, #40	; 0x28
    5936:	d110      	bne.n	595a <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    5938:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    593c:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    5940:	b113      	cbz	r3, 5948 <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    5942:	4628      	mov	r0, r5
    5944:	f7ff fdbe 	bl	54c4 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    5948:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    594c:	f023 0314 	bic.w	r3, r3, #20
    5950:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    5954:	4628      	mov	r0, r5
    5956:	f7ff fedd 	bl	5714 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    595a:	480b      	ldr	r0, [pc, #44]	; (5988 <z_thread_timeout+0x98>)
    595c:	f000 ff94 	bl	6888 <z_spin_unlock_valid>
    5960:	b968      	cbnz	r0, 597e <z_thread_timeout+0x8e>
    5962:	4a0a      	ldr	r2, [pc, #40]	; (598c <z_thread_timeout+0x9c>)
    5964:	490d      	ldr	r1, [pc, #52]	; (599c <z_thread_timeout+0xac>)
    5966:	480b      	ldr	r0, [pc, #44]	; (5994 <z_thread_timeout+0xa4>)
    5968:	23ac      	movs	r3, #172	; 0xac
    596a:	f001 fec8 	bl	76fe <printk>
    596e:	4906      	ldr	r1, [pc, #24]	; (5988 <z_thread_timeout+0x98>)
    5970:	480b      	ldr	r0, [pc, #44]	; (59a0 <z_thread_timeout+0xb0>)
    5972:	f001 fec4 	bl	76fe <printk>
    5976:	4805      	ldr	r0, [pc, #20]	; (598c <z_thread_timeout+0x9c>)
    5978:	21ac      	movs	r1, #172	; 0xac
    597a:	f001 fdec 	bl	7556 <assert_post_action>
	__asm__ volatile(
    597e:	f386 8811 	msr	BASEPRI, r6
    5982:	f3bf 8f6f 	isb	sy
}
    5986:	bd70      	pop	{r4, r5, r6, pc}
    5988:	20000bf8 	.word	0x20000bf8
    598c:	000084ee 	.word	0x000084ee
    5990:	00008540 	.word	0x00008540
    5994:	000083db 	.word	0x000083db
    5998:	00008555 	.word	0x00008555
    599c:	00008514 	.word	0x00008514
    59a0:	0000852b 	.word	0x0000852b

000059a4 <unready_thread>:
{
    59a4:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    59a6:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    59aa:	7b43      	ldrb	r3, [r0, #13]
    59ac:	2a00      	cmp	r2, #0
{
    59ae:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    59b0:	da06      	bge.n	59c0 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    59b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    59b6:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    59b8:	4601      	mov	r1, r0
    59ba:	4806      	ldr	r0, [pc, #24]	; (59d4 <unready_thread+0x30>)
    59bc:	f7ff fd60 	bl	5480 <z_priq_dumb_remove>
	update_cache(thread == _current);
    59c0:	4b05      	ldr	r3, [pc, #20]	; (59d8 <unready_thread+0x34>)
    59c2:	6898      	ldr	r0, [r3, #8]
    59c4:	1b03      	subs	r3, r0, r4
    59c6:	4258      	negs	r0, r3
}
    59c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    59cc:	4158      	adcs	r0, r3
    59ce:	f7ff bd9b 	b.w	5508 <update_cache>
    59d2:	bf00      	nop
    59d4:	20000be8 	.word	0x20000be8
    59d8:	20000bc8 	.word	0x20000bc8

000059dc <add_to_waitq_locked>:
{
    59dc:	b538      	push	{r3, r4, r5, lr}
    59de:	4604      	mov	r4, r0
    59e0:	460d      	mov	r5, r1
	unready_thread(thread);
    59e2:	f7ff ffdf 	bl	59a4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    59e6:	7b63      	ldrb	r3, [r4, #13]
    59e8:	f043 0302 	orr.w	r3, r3, #2
    59ec:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    59ee:	b31d      	cbz	r5, 5a38 <add_to_waitq_locked+0x5c>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    59f0:	4b17      	ldr	r3, [pc, #92]	; (5a50 <add_to_waitq_locked+0x74>)
		thread->base.pended_on = wait_q;
    59f2:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    59f4:	429c      	cmp	r4, r3
    59f6:	d109      	bne.n	5a0c <add_to_waitq_locked+0x30>
    59f8:	4916      	ldr	r1, [pc, #88]	; (5a54 <add_to_waitq_locked+0x78>)
    59fa:	4817      	ldr	r0, [pc, #92]	; (5a58 <add_to_waitq_locked+0x7c>)
    59fc:	4a17      	ldr	r2, [pc, #92]	; (5a5c <add_to_waitq_locked+0x80>)
    59fe:	23ba      	movs	r3, #186	; 0xba
    5a00:	f001 fe7d 	bl	76fe <printk>
    5a04:	4815      	ldr	r0, [pc, #84]	; (5a5c <add_to_waitq_locked+0x80>)
    5a06:	21ba      	movs	r1, #186	; 0xba
    5a08:	f001 fda5 	bl	7556 <assert_post_action>
	return list->head == list;
    5a0c:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5a0e:	429d      	cmp	r5, r3
    5a10:	bf08      	it	eq
    5a12:	2300      	moveq	r3, #0
    5a14:	2b00      	cmp	r3, #0
    5a16:	bf38      	it	cc
    5a18:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5a1a:	b19b      	cbz	r3, 5a44 <add_to_waitq_locked+0x68>
	int32_t b1 = thread_1->base.prio;
    5a1c:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5a20:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    5a24:	4291      	cmp	r1, r2
    5a26:	d008      	beq.n	5a3a <add_to_waitq_locked+0x5e>
		return b2 - b1;
    5a28:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    5a2a:	2a00      	cmp	r2, #0
    5a2c:	dd05      	ble.n	5a3a <add_to_waitq_locked+0x5e>
	sys_dnode_t *const prev = successor->prev;
    5a2e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5a30:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5a34:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5a36:	605c      	str	r4, [r3, #4]
}
    5a38:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    5a3a:	686a      	ldr	r2, [r5, #4]
    5a3c:	4293      	cmp	r3, r2
    5a3e:	d001      	beq.n	5a44 <add_to_waitq_locked+0x68>
    5a40:	681b      	ldr	r3, [r3, #0]
    5a42:	e7ea      	b.n	5a1a <add_to_waitq_locked+0x3e>
	sys_dnode_t *const tail = list->tail;
    5a44:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    5a46:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    5a4a:	601c      	str	r4, [r3, #0]
	list->tail = node;
    5a4c:	606c      	str	r4, [r5, #4]
    5a4e:	e7f3      	b.n	5a38 <add_to_waitq_locked+0x5c>
    5a50:	200003e8 	.word	0x200003e8
    5a54:	00008f77 	.word	0x00008f77
    5a58:	000083db 	.word	0x000083db
    5a5c:	00008f55 	.word	0x00008f55

00005a60 <pend>:
{
    5a60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5a64:	4604      	mov	r4, r0
    5a66:	460d      	mov	r5, r1
    5a68:	4616      	mov	r6, r2
    5a6a:	461f      	mov	r7, r3
	__asm__ volatile(
    5a6c:	f04f 0320 	mov.w	r3, #32
    5a70:	f3ef 8811 	mrs	r8, BASEPRI
    5a74:	f383 8812 	msr	BASEPRI_MAX, r3
    5a78:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5a7c:	481f      	ldr	r0, [pc, #124]	; (5afc <pend+0x9c>)
    5a7e:	f000 fef5 	bl	686c <z_spin_lock_valid>
    5a82:	b968      	cbnz	r0, 5aa0 <pend+0x40>
    5a84:	4a1e      	ldr	r2, [pc, #120]	; (5b00 <pend+0xa0>)
    5a86:	491f      	ldr	r1, [pc, #124]	; (5b04 <pend+0xa4>)
    5a88:	481f      	ldr	r0, [pc, #124]	; (5b08 <pend+0xa8>)
    5a8a:	2381      	movs	r3, #129	; 0x81
    5a8c:	f001 fe37 	bl	76fe <printk>
    5a90:	491a      	ldr	r1, [pc, #104]	; (5afc <pend+0x9c>)
    5a92:	481e      	ldr	r0, [pc, #120]	; (5b0c <pend+0xac>)
    5a94:	f001 fe33 	bl	76fe <printk>
    5a98:	4819      	ldr	r0, [pc, #100]	; (5b00 <pend+0xa0>)
    5a9a:	2181      	movs	r1, #129	; 0x81
    5a9c:	f001 fd5b 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    5aa0:	4816      	ldr	r0, [pc, #88]	; (5afc <pend+0x9c>)
    5aa2:	f000 ff01 	bl	68a8 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    5aa6:	4620      	mov	r0, r4
    5aa8:	4629      	mov	r1, r5
    5aaa:	f7ff ff97 	bl	59dc <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5aae:	4813      	ldr	r0, [pc, #76]	; (5afc <pend+0x9c>)
    5ab0:	f000 feea 	bl	6888 <z_spin_unlock_valid>
    5ab4:	b968      	cbnz	r0, 5ad2 <pend+0x72>
    5ab6:	4a12      	ldr	r2, [pc, #72]	; (5b00 <pend+0xa0>)
    5ab8:	4915      	ldr	r1, [pc, #84]	; (5b10 <pend+0xb0>)
    5aba:	4813      	ldr	r0, [pc, #76]	; (5b08 <pend+0xa8>)
    5abc:	23ac      	movs	r3, #172	; 0xac
    5abe:	f001 fe1e 	bl	76fe <printk>
    5ac2:	490e      	ldr	r1, [pc, #56]	; (5afc <pend+0x9c>)
    5ac4:	4813      	ldr	r0, [pc, #76]	; (5b14 <pend+0xb4>)
    5ac6:	f001 fe1a 	bl	76fe <printk>
    5aca:	480d      	ldr	r0, [pc, #52]	; (5b00 <pend+0xa0>)
    5acc:	21ac      	movs	r1, #172	; 0xac
    5ace:	f001 fd42 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5ad2:	f388 8811 	msr	BASEPRI, r8
    5ad6:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    5ada:	1c7b      	adds	r3, r7, #1
    5adc:	bf08      	it	eq
    5ade:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    5ae2:	d008      	beq.n	5af6 <pend+0x96>

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    5ae4:	4632      	mov	r2, r6
    5ae6:	463b      	mov	r3, r7
    5ae8:	f104 0018 	add.w	r0, r4, #24
    5aec:	490a      	ldr	r1, [pc, #40]	; (5b18 <pend+0xb8>)
}
    5aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    5af2:	f000 bf31 	b.w	6958 <z_add_timeout>
    5af6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5afa:	bf00      	nop
    5afc:	20000bf8 	.word	0x20000bf8
    5b00:	000084ee 	.word	0x000084ee
    5b04:	00008540 	.word	0x00008540
    5b08:	000083db 	.word	0x000083db
    5b0c:	00008555 	.word	0x00008555
    5b10:	00008514 	.word	0x00008514
    5b14:	0000852b 	.word	0x0000852b
    5b18:	000058f1 	.word	0x000058f1

00005b1c <z_pend_curr>:
{
    5b1c:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    5b1e:	4b11      	ldr	r3, [pc, #68]	; (5b64 <z_pend_curr+0x48>)
{
    5b20:	4604      	mov	r4, r0
	pending_current = _current;
    5b22:	6898      	ldr	r0, [r3, #8]
    5b24:	4b10      	ldr	r3, [pc, #64]	; (5b68 <z_pend_curr+0x4c>)
{
    5b26:	460d      	mov	r5, r1
	pending_current = _current;
    5b28:	6018      	str	r0, [r3, #0]
{
    5b2a:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    5b2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    5b30:	f7ff ff96 	bl	5a60 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5b34:	4620      	mov	r0, r4
    5b36:	f000 fea7 	bl	6888 <z_spin_unlock_valid>
    5b3a:	b968      	cbnz	r0, 5b58 <z_pend_curr+0x3c>
    5b3c:	4a0b      	ldr	r2, [pc, #44]	; (5b6c <z_pend_curr+0x50>)
    5b3e:	490c      	ldr	r1, [pc, #48]	; (5b70 <z_pend_curr+0x54>)
    5b40:	480c      	ldr	r0, [pc, #48]	; (5b74 <z_pend_curr+0x58>)
    5b42:	23c3      	movs	r3, #195	; 0xc3
    5b44:	f001 fddb 	bl	76fe <printk>
    5b48:	480b      	ldr	r0, [pc, #44]	; (5b78 <z_pend_curr+0x5c>)
    5b4a:	4621      	mov	r1, r4
    5b4c:	f001 fdd7 	bl	76fe <printk>
    5b50:	4806      	ldr	r0, [pc, #24]	; (5b6c <z_pend_curr+0x50>)
    5b52:	21c3      	movs	r1, #195	; 0xc3
    5b54:	f001 fcff 	bl	7556 <assert_post_action>
    5b58:	4628      	mov	r0, r5
}
    5b5a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    5b5e:	f7fb bf01 	b.w	1964 <arch_swap>
    5b62:	bf00      	nop
    5b64:	20000bc8 	.word	0x20000bc8
    5b68:	20000bf4 	.word	0x20000bf4
    5b6c:	000084ee 	.word	0x000084ee
    5b70:	00008514 	.word	0x00008514
    5b74:	000083db 	.word	0x000083db
    5b78:	0000852b 	.word	0x0000852b

00005b7c <z_set_prio>:
{
    5b7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b7e:	4604      	mov	r4, r0
    5b80:	460e      	mov	r6, r1
	__asm__ volatile(
    5b82:	f04f 0320 	mov.w	r3, #32
    5b86:	f3ef 8711 	mrs	r7, BASEPRI
    5b8a:	f383 8812 	msr	BASEPRI_MAX, r3
    5b8e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5b92:	483c      	ldr	r0, [pc, #240]	; (5c84 <z_set_prio+0x108>)
    5b94:	f000 fe6a 	bl	686c <z_spin_lock_valid>
    5b98:	b968      	cbnz	r0, 5bb6 <z_set_prio+0x3a>
    5b9a:	4a3b      	ldr	r2, [pc, #236]	; (5c88 <z_set_prio+0x10c>)
    5b9c:	493b      	ldr	r1, [pc, #236]	; (5c8c <z_set_prio+0x110>)
    5b9e:	483c      	ldr	r0, [pc, #240]	; (5c90 <z_set_prio+0x114>)
    5ba0:	2381      	movs	r3, #129	; 0x81
    5ba2:	f001 fdac 	bl	76fe <printk>
    5ba6:	4937      	ldr	r1, [pc, #220]	; (5c84 <z_set_prio+0x108>)
    5ba8:	483a      	ldr	r0, [pc, #232]	; (5c94 <z_set_prio+0x118>)
    5baa:	f001 fda8 	bl	76fe <printk>
    5bae:	4836      	ldr	r0, [pc, #216]	; (5c88 <z_set_prio+0x10c>)
    5bb0:	2181      	movs	r1, #129	; 0x81
    5bb2:	f001 fcd0 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    5bb6:	4833      	ldr	r0, [pc, #204]	; (5c84 <z_set_prio+0x108>)
    5bb8:	f000 fe76 	bl	68a8 <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    5bbc:	7b63      	ldrb	r3, [r4, #13]
    5bbe:	06da      	lsls	r2, r3, #27
    5bc0:	b276      	sxtb	r6, r6
    5bc2:	d15c      	bne.n	5c7e <z_set_prio+0x102>
	return !sys_dnode_is_linked(&to->node);
    5bc4:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
    5bc6:	2d00      	cmp	r5, #0
    5bc8:	d159      	bne.n	5c7e <z_set_prio+0x102>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5bca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    5bce:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    5bd0:	4831      	ldr	r0, [pc, #196]	; (5c98 <z_set_prio+0x11c>)
    5bd2:	4621      	mov	r1, r4
    5bd4:	f7ff fc54 	bl	5480 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    5bd8:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    5bda:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    5bdc:	f063 037f 	orn	r3, r3, #127	; 0x7f
    5be0:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    5be2:	4b2e      	ldr	r3, [pc, #184]	; (5c9c <z_set_prio+0x120>)
    5be4:	429c      	cmp	r4, r3
    5be6:	d109      	bne.n	5bfc <z_set_prio+0x80>
    5be8:	492d      	ldr	r1, [pc, #180]	; (5ca0 <z_set_prio+0x124>)
    5bea:	4829      	ldr	r0, [pc, #164]	; (5c90 <z_set_prio+0x114>)
    5bec:	4a2d      	ldr	r2, [pc, #180]	; (5ca4 <z_set_prio+0x128>)
    5bee:	23ba      	movs	r3, #186	; 0xba
    5bf0:	f001 fd85 	bl	76fe <printk>
    5bf4:	482b      	ldr	r0, [pc, #172]	; (5ca4 <z_set_prio+0x128>)
    5bf6:	21ba      	movs	r1, #186	; 0xba
    5bf8:	f001 fcad 	bl	7556 <assert_post_action>
	return list->head == list;
    5bfc:	492a      	ldr	r1, [pc, #168]	; (5ca8 <z_set_prio+0x12c>)
    5bfe:	460b      	mov	r3, r1
    5c00:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5c04:	4298      	cmp	r0, r3
    5c06:	bf18      	it	ne
    5c08:	4605      	movne	r5, r0
    5c0a:	2d00      	cmp	r5, #0
    5c0c:	461a      	mov	r2, r3
    5c0e:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5c10:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    5c12:	bf38      	it	cc
    5c14:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5c16:	b36b      	cbz	r3, 5c74 <z_set_prio+0xf8>
	int32_t b1 = thread_1->base.prio;
    5c18:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    5c1c:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    5c20:	4286      	cmp	r6, r0
    5c22:	d023      	beq.n	5c6c <z_set_prio+0xf0>
		return b2 - b1;
    5c24:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    5c26:	2800      	cmp	r0, #0
    5c28:	dd20      	ble.n	5c6c <z_set_prio+0xf0>
	sys_dnode_t *const prev = successor->prev;
    5c2a:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    5c2c:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    5c30:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    5c32:	605c      	str	r4, [r3, #4]
			update_cache(1);
    5c34:	2001      	movs	r0, #1
    5c36:	f7ff fc67 	bl	5508 <update_cache>
    5c3a:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5c3c:	4811      	ldr	r0, [pc, #68]	; (5c84 <z_set_prio+0x108>)
    5c3e:	f000 fe23 	bl	6888 <z_spin_unlock_valid>
    5c42:	b968      	cbnz	r0, 5c60 <z_set_prio+0xe4>
    5c44:	4a10      	ldr	r2, [pc, #64]	; (5c88 <z_set_prio+0x10c>)
    5c46:	4919      	ldr	r1, [pc, #100]	; (5cac <z_set_prio+0x130>)
    5c48:	4811      	ldr	r0, [pc, #68]	; (5c90 <z_set_prio+0x114>)
    5c4a:	23ac      	movs	r3, #172	; 0xac
    5c4c:	f001 fd57 	bl	76fe <printk>
    5c50:	490c      	ldr	r1, [pc, #48]	; (5c84 <z_set_prio+0x108>)
    5c52:	4817      	ldr	r0, [pc, #92]	; (5cb0 <z_set_prio+0x134>)
    5c54:	f001 fd53 	bl	76fe <printk>
    5c58:	480b      	ldr	r0, [pc, #44]	; (5c88 <z_set_prio+0x10c>)
    5c5a:	21ac      	movs	r1, #172	; 0xac
    5c5c:	f001 fc7b 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5c60:	f387 8811 	msr	BASEPRI, r7
    5c64:	f3bf 8f6f 	isb	sy
}
    5c68:	4620      	mov	r0, r4
    5c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    5c6c:	42ab      	cmp	r3, r5
    5c6e:	d001      	beq.n	5c74 <z_set_prio+0xf8>
    5c70:	681b      	ldr	r3, [r3, #0]
    5c72:	e7d0      	b.n	5c16 <z_set_prio+0x9a>
	node->prev = tail;
    5c74:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    5c78:	602c      	str	r4, [r5, #0]
	list->tail = node;
    5c7a:	624c      	str	r4, [r1, #36]	; 0x24
}
    5c7c:	e7da      	b.n	5c34 <z_set_prio+0xb8>
			thread->base.prio = prio;
    5c7e:	73a6      	strb	r6, [r4, #14]
    5c80:	2400      	movs	r4, #0
    5c82:	e7db      	b.n	5c3c <z_set_prio+0xc0>
    5c84:	20000bf8 	.word	0x20000bf8
    5c88:	000084ee 	.word	0x000084ee
    5c8c:	00008540 	.word	0x00008540
    5c90:	000083db 	.word	0x000083db
    5c94:	00008555 	.word	0x00008555
    5c98:	20000be8 	.word	0x20000be8
    5c9c:	200003e8 	.word	0x200003e8
    5ca0:	00008f77 	.word	0x00008f77
    5ca4:	00008f55 	.word	0x00008f55
    5ca8:	20000bc8 	.word	0x20000bc8
    5cac:	00008514 	.word	0x00008514
    5cb0:	0000852b 	.word	0x0000852b

00005cb4 <z_impl_k_thread_suspend>:
{
    5cb4:	b570      	push	{r4, r5, r6, lr}
    5cb6:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    5cb8:	3018      	adds	r0, #24
    5cba:	f000 ff21 	bl	6b00 <z_abort_timeout>
	__asm__ volatile(
    5cbe:	f04f 0320 	mov.w	r3, #32
    5cc2:	f3ef 8611 	mrs	r6, BASEPRI
    5cc6:	f383 8812 	msr	BASEPRI_MAX, r3
    5cca:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5cce:	4825      	ldr	r0, [pc, #148]	; (5d64 <z_impl_k_thread_suspend+0xb0>)
    5cd0:	f000 fdcc 	bl	686c <z_spin_lock_valid>
    5cd4:	b968      	cbnz	r0, 5cf2 <z_impl_k_thread_suspend+0x3e>
    5cd6:	4a24      	ldr	r2, [pc, #144]	; (5d68 <z_impl_k_thread_suspend+0xb4>)
    5cd8:	4924      	ldr	r1, [pc, #144]	; (5d6c <z_impl_k_thread_suspend+0xb8>)
    5cda:	4825      	ldr	r0, [pc, #148]	; (5d70 <z_impl_k_thread_suspend+0xbc>)
    5cdc:	2381      	movs	r3, #129	; 0x81
    5cde:	f001 fd0e 	bl	76fe <printk>
    5ce2:	4920      	ldr	r1, [pc, #128]	; (5d64 <z_impl_k_thread_suspend+0xb0>)
    5ce4:	4823      	ldr	r0, [pc, #140]	; (5d74 <z_impl_k_thread_suspend+0xc0>)
    5ce6:	f001 fd0a 	bl	76fe <printk>
    5cea:	481f      	ldr	r0, [pc, #124]	; (5d68 <z_impl_k_thread_suspend+0xb4>)
    5cec:	2181      	movs	r1, #129	; 0x81
    5cee:	f001 fc32 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    5cf2:	481c      	ldr	r0, [pc, #112]	; (5d64 <z_impl_k_thread_suspend+0xb0>)
    5cf4:	f000 fdd8 	bl	68a8 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    5cf8:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    5cfc:	7b63      	ldrb	r3, [r4, #13]
    5cfe:	2a00      	cmp	r2, #0
    5d00:	da06      	bge.n	5d10 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5d02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    5d06:	481c      	ldr	r0, [pc, #112]	; (5d78 <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    5d08:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    5d0a:	4621      	mov	r1, r4
    5d0c:	f7ff fbb8 	bl	5480 <z_priq_dumb_remove>
		update_cache(thread == _current);
    5d10:	4d1a      	ldr	r5, [pc, #104]	; (5d7c <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    5d12:	7b63      	ldrb	r3, [r4, #13]
    5d14:	68a8      	ldr	r0, [r5, #8]
    5d16:	f043 0310 	orr.w	r3, r3, #16
    5d1a:	7363      	strb	r3, [r4, #13]
    5d1c:	1b03      	subs	r3, r0, r4
    5d1e:	4258      	negs	r0, r3
    5d20:	4158      	adcs	r0, r3
    5d22:	f7ff fbf1 	bl	5508 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5d26:	480f      	ldr	r0, [pc, #60]	; (5d64 <z_impl_k_thread_suspend+0xb0>)
    5d28:	f000 fdae 	bl	6888 <z_spin_unlock_valid>
    5d2c:	b968      	cbnz	r0, 5d4a <z_impl_k_thread_suspend+0x96>
    5d2e:	4a0e      	ldr	r2, [pc, #56]	; (5d68 <z_impl_k_thread_suspend+0xb4>)
    5d30:	4913      	ldr	r1, [pc, #76]	; (5d80 <z_impl_k_thread_suspend+0xcc>)
    5d32:	480f      	ldr	r0, [pc, #60]	; (5d70 <z_impl_k_thread_suspend+0xbc>)
    5d34:	23ac      	movs	r3, #172	; 0xac
    5d36:	f001 fce2 	bl	76fe <printk>
    5d3a:	490a      	ldr	r1, [pc, #40]	; (5d64 <z_impl_k_thread_suspend+0xb0>)
    5d3c:	4811      	ldr	r0, [pc, #68]	; (5d84 <z_impl_k_thread_suspend+0xd0>)
    5d3e:	f001 fcde 	bl	76fe <printk>
    5d42:	4809      	ldr	r0, [pc, #36]	; (5d68 <z_impl_k_thread_suspend+0xb4>)
    5d44:	21ac      	movs	r1, #172	; 0xac
    5d46:	f001 fc06 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5d4a:	f386 8811 	msr	BASEPRI, r6
    5d4e:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    5d52:	68ab      	ldr	r3, [r5, #8]
    5d54:	42a3      	cmp	r3, r4
    5d56:	d103      	bne.n	5d60 <z_impl_k_thread_suspend+0xac>
}
    5d58:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    5d5c:	f002 b82b 	b.w	7db6 <z_reschedule_unlocked>
}
    5d60:	bd70      	pop	{r4, r5, r6, pc}
    5d62:	bf00      	nop
    5d64:	20000bf8 	.word	0x20000bf8
    5d68:	000084ee 	.word	0x000084ee
    5d6c:	00008540 	.word	0x00008540
    5d70:	000083db 	.word	0x000083db
    5d74:	00008555 	.word	0x00008555
    5d78:	20000be8 	.word	0x20000be8
    5d7c:	20000bc8 	.word	0x20000bc8
    5d80:	00008514 	.word	0x00008514
    5d84:	0000852b 	.word	0x0000852b

00005d88 <k_sched_unlock>:
{
    5d88:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    5d8a:	f04f 0320 	mov.w	r3, #32
    5d8e:	f3ef 8511 	mrs	r5, BASEPRI
    5d92:	f383 8812 	msr	BASEPRI_MAX, r3
    5d96:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5d9a:	482d      	ldr	r0, [pc, #180]	; (5e50 <k_sched_unlock+0xc8>)
    5d9c:	f000 fd66 	bl	686c <z_spin_lock_valid>
    5da0:	b968      	cbnz	r0, 5dbe <k_sched_unlock+0x36>
    5da2:	4a2c      	ldr	r2, [pc, #176]	; (5e54 <k_sched_unlock+0xcc>)
    5da4:	492c      	ldr	r1, [pc, #176]	; (5e58 <k_sched_unlock+0xd0>)
    5da6:	482d      	ldr	r0, [pc, #180]	; (5e5c <k_sched_unlock+0xd4>)
    5da8:	2381      	movs	r3, #129	; 0x81
    5daa:	f001 fca8 	bl	76fe <printk>
    5dae:	4928      	ldr	r1, [pc, #160]	; (5e50 <k_sched_unlock+0xc8>)
    5db0:	482b      	ldr	r0, [pc, #172]	; (5e60 <k_sched_unlock+0xd8>)
    5db2:	f001 fca4 	bl	76fe <printk>
    5db6:	4827      	ldr	r0, [pc, #156]	; (5e54 <k_sched_unlock+0xcc>)
    5db8:	2181      	movs	r1, #129	; 0x81
    5dba:	f001 fbcc 	bl	7556 <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    5dbe:	4c29      	ldr	r4, [pc, #164]	; (5e64 <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    5dc0:	4823      	ldr	r0, [pc, #140]	; (5e50 <k_sched_unlock+0xc8>)
    5dc2:	f000 fd71 	bl	68a8 <z_spin_lock_set_owner>
    5dc6:	68a2      	ldr	r2, [r4, #8]
    5dc8:	7bd2      	ldrb	r2, [r2, #15]
    5dca:	b972      	cbnz	r2, 5dea <k_sched_unlock+0x62>
    5dcc:	4926      	ldr	r1, [pc, #152]	; (5e68 <k_sched_unlock+0xe0>)
    5dce:	4a27      	ldr	r2, [pc, #156]	; (5e6c <k_sched_unlock+0xe4>)
    5dd0:	4822      	ldr	r0, [pc, #136]	; (5e5c <k_sched_unlock+0xd4>)
    5dd2:	f240 3385 	movw	r3, #901	; 0x385
    5dd6:	f001 fc92 	bl	76fe <printk>
    5dda:	4825      	ldr	r0, [pc, #148]	; (5e70 <k_sched_unlock+0xe8>)
    5ddc:	f001 fc8f 	bl	76fe <printk>
    5de0:	4822      	ldr	r0, [pc, #136]	; (5e6c <k_sched_unlock+0xe4>)
    5de2:	f240 3185 	movw	r1, #901	; 0x385
    5de6:	f001 fbb6 	bl	7556 <assert_post_action>
    5dea:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    5dee:	b173      	cbz	r3, 5e0e <k_sched_unlock+0x86>
    5df0:	4920      	ldr	r1, [pc, #128]	; (5e74 <k_sched_unlock+0xec>)
    5df2:	4a1e      	ldr	r2, [pc, #120]	; (5e6c <k_sched_unlock+0xe4>)
    5df4:	4819      	ldr	r0, [pc, #100]	; (5e5c <k_sched_unlock+0xd4>)
    5df6:	f240 3386 	movw	r3, #902	; 0x386
    5dfa:	f001 fc80 	bl	76fe <printk>
    5dfe:	481c      	ldr	r0, [pc, #112]	; (5e70 <k_sched_unlock+0xe8>)
    5e00:	f001 fc7d 	bl	76fe <printk>
    5e04:	4819      	ldr	r0, [pc, #100]	; (5e6c <k_sched_unlock+0xe4>)
    5e06:	f240 3186 	movw	r1, #902	; 0x386
    5e0a:	f001 fba4 	bl	7556 <assert_post_action>
		++_current->base.sched_locked;
    5e0e:	68a2      	ldr	r2, [r4, #8]
    5e10:	7bd3      	ldrb	r3, [r2, #15]
    5e12:	3301      	adds	r3, #1
		update_cache(0);
    5e14:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    5e16:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    5e18:	f7ff fb76 	bl	5508 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5e1c:	480c      	ldr	r0, [pc, #48]	; (5e50 <k_sched_unlock+0xc8>)
    5e1e:	f000 fd33 	bl	6888 <z_spin_unlock_valid>
    5e22:	b968      	cbnz	r0, 5e40 <k_sched_unlock+0xb8>
    5e24:	4a0b      	ldr	r2, [pc, #44]	; (5e54 <k_sched_unlock+0xcc>)
    5e26:	4914      	ldr	r1, [pc, #80]	; (5e78 <k_sched_unlock+0xf0>)
    5e28:	480c      	ldr	r0, [pc, #48]	; (5e5c <k_sched_unlock+0xd4>)
    5e2a:	23ac      	movs	r3, #172	; 0xac
    5e2c:	f001 fc67 	bl	76fe <printk>
    5e30:	4907      	ldr	r1, [pc, #28]	; (5e50 <k_sched_unlock+0xc8>)
    5e32:	4812      	ldr	r0, [pc, #72]	; (5e7c <k_sched_unlock+0xf4>)
    5e34:	f001 fc63 	bl	76fe <printk>
    5e38:	4806      	ldr	r0, [pc, #24]	; (5e54 <k_sched_unlock+0xcc>)
    5e3a:	21ac      	movs	r1, #172	; 0xac
    5e3c:	f001 fb8b 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5e40:	f385 8811 	msr	BASEPRI, r5
    5e44:	f3bf 8f6f 	isb	sy
}
    5e48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    5e4c:	f001 bfb3 	b.w	7db6 <z_reschedule_unlocked>
    5e50:	20000bf8 	.word	0x20000bf8
    5e54:	000084ee 	.word	0x000084ee
    5e58:	00008540 	.word	0x00008540
    5e5c:	000083db 	.word	0x000083db
    5e60:	00008555 	.word	0x00008555
    5e64:	20000bc8 	.word	0x20000bc8
    5e68:	00008fd6 	.word	0x00008fd6
    5e6c:	00008f55 	.word	0x00008f55
    5e70:	00008f21 	.word	0x00008f21
    5e74:	00008ea8 	.word	0x00008ea8
    5e78:	00008514 	.word	0x00008514
    5e7c:	0000852b 	.word	0x0000852b

00005e80 <z_unpend1_no_timeout>:
{
    5e80:	b538      	push	{r3, r4, r5, lr}
    5e82:	4604      	mov	r4, r0
	__asm__ volatile(
    5e84:	f04f 0320 	mov.w	r3, #32
    5e88:	f3ef 8511 	mrs	r5, BASEPRI
    5e8c:	f383 8812 	msr	BASEPRI_MAX, r3
    5e90:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5e94:	4819      	ldr	r0, [pc, #100]	; (5efc <z_unpend1_no_timeout+0x7c>)
    5e96:	f000 fce9 	bl	686c <z_spin_lock_valid>
    5e9a:	b968      	cbnz	r0, 5eb8 <z_unpend1_no_timeout+0x38>
    5e9c:	4a18      	ldr	r2, [pc, #96]	; (5f00 <z_unpend1_no_timeout+0x80>)
    5e9e:	4919      	ldr	r1, [pc, #100]	; (5f04 <z_unpend1_no_timeout+0x84>)
    5ea0:	4819      	ldr	r0, [pc, #100]	; (5f08 <z_unpend1_no_timeout+0x88>)
    5ea2:	2381      	movs	r3, #129	; 0x81
    5ea4:	f001 fc2b 	bl	76fe <printk>
    5ea8:	4914      	ldr	r1, [pc, #80]	; (5efc <z_unpend1_no_timeout+0x7c>)
    5eaa:	4818      	ldr	r0, [pc, #96]	; (5f0c <z_unpend1_no_timeout+0x8c>)
    5eac:	f001 fc27 	bl	76fe <printk>
    5eb0:	4813      	ldr	r0, [pc, #76]	; (5f00 <z_unpend1_no_timeout+0x80>)
    5eb2:	2181      	movs	r1, #129	; 0x81
    5eb4:	f001 fb4f 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    5eb8:	4810      	ldr	r0, [pc, #64]	; (5efc <z_unpend1_no_timeout+0x7c>)
    5eba:	f000 fcf5 	bl	68a8 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    5ebe:	4620      	mov	r0, r4
    5ec0:	f001 ff83 	bl	7dca <z_priq_dumb_best>
		if (thread != NULL) {
    5ec4:	4604      	mov	r4, r0
    5ec6:	b108      	cbz	r0, 5ecc <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
    5ec8:	f7ff fafc 	bl	54c4 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5ecc:	480b      	ldr	r0, [pc, #44]	; (5efc <z_unpend1_no_timeout+0x7c>)
    5ece:	f000 fcdb 	bl	6888 <z_spin_unlock_valid>
    5ed2:	b968      	cbnz	r0, 5ef0 <z_unpend1_no_timeout+0x70>
    5ed4:	4a0a      	ldr	r2, [pc, #40]	; (5f00 <z_unpend1_no_timeout+0x80>)
    5ed6:	490e      	ldr	r1, [pc, #56]	; (5f10 <z_unpend1_no_timeout+0x90>)
    5ed8:	480b      	ldr	r0, [pc, #44]	; (5f08 <z_unpend1_no_timeout+0x88>)
    5eda:	23ac      	movs	r3, #172	; 0xac
    5edc:	f001 fc0f 	bl	76fe <printk>
    5ee0:	4906      	ldr	r1, [pc, #24]	; (5efc <z_unpend1_no_timeout+0x7c>)
    5ee2:	480c      	ldr	r0, [pc, #48]	; (5f14 <z_unpend1_no_timeout+0x94>)
    5ee4:	f001 fc0b 	bl	76fe <printk>
    5ee8:	4805      	ldr	r0, [pc, #20]	; (5f00 <z_unpend1_no_timeout+0x80>)
    5eea:	21ac      	movs	r1, #172	; 0xac
    5eec:	f001 fb33 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5ef0:	f385 8811 	msr	BASEPRI, r5
    5ef4:	f3bf 8f6f 	isb	sy
}
    5ef8:	4620      	mov	r0, r4
    5efa:	bd38      	pop	{r3, r4, r5, pc}
    5efc:	20000bf8 	.word	0x20000bf8
    5f00:	000084ee 	.word	0x000084ee
    5f04:	00008540 	.word	0x00008540
    5f08:	000083db 	.word	0x000083db
    5f0c:	00008555 	.word	0x00008555
    5f10:	00008514 	.word	0x00008514
    5f14:	0000852b 	.word	0x0000852b

00005f18 <z_unpend_first_thread>:
{
    5f18:	b538      	push	{r3, r4, r5, lr}
    5f1a:	4604      	mov	r4, r0
	__asm__ volatile(
    5f1c:	f04f 0320 	mov.w	r3, #32
    5f20:	f3ef 8511 	mrs	r5, BASEPRI
    5f24:	f383 8812 	msr	BASEPRI_MAX, r3
    5f28:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5f2c:	481b      	ldr	r0, [pc, #108]	; (5f9c <z_unpend_first_thread+0x84>)
    5f2e:	f000 fc9d 	bl	686c <z_spin_lock_valid>
    5f32:	b968      	cbnz	r0, 5f50 <z_unpend_first_thread+0x38>
    5f34:	4a1a      	ldr	r2, [pc, #104]	; (5fa0 <z_unpend_first_thread+0x88>)
    5f36:	491b      	ldr	r1, [pc, #108]	; (5fa4 <z_unpend_first_thread+0x8c>)
    5f38:	481b      	ldr	r0, [pc, #108]	; (5fa8 <z_unpend_first_thread+0x90>)
    5f3a:	2381      	movs	r3, #129	; 0x81
    5f3c:	f001 fbdf 	bl	76fe <printk>
    5f40:	4916      	ldr	r1, [pc, #88]	; (5f9c <z_unpend_first_thread+0x84>)
    5f42:	481a      	ldr	r0, [pc, #104]	; (5fac <z_unpend_first_thread+0x94>)
    5f44:	f001 fbdb 	bl	76fe <printk>
    5f48:	4815      	ldr	r0, [pc, #84]	; (5fa0 <z_unpend_first_thread+0x88>)
    5f4a:	2181      	movs	r1, #129	; 0x81
    5f4c:	f001 fb03 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    5f50:	4812      	ldr	r0, [pc, #72]	; (5f9c <z_unpend_first_thread+0x84>)
    5f52:	f000 fca9 	bl	68a8 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    5f56:	4620      	mov	r0, r4
    5f58:	f001 ff37 	bl	7dca <z_priq_dumb_best>
		if (thread != NULL) {
    5f5c:	4604      	mov	r4, r0
    5f5e:	b128      	cbz	r0, 5f6c <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    5f60:	f7ff fab0 	bl	54c4 <unpend_thread_no_timeout>
    5f64:	f104 0018 	add.w	r0, r4, #24
    5f68:	f000 fdca 	bl	6b00 <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5f6c:	480b      	ldr	r0, [pc, #44]	; (5f9c <z_unpend_first_thread+0x84>)
    5f6e:	f000 fc8b 	bl	6888 <z_spin_unlock_valid>
    5f72:	b968      	cbnz	r0, 5f90 <z_unpend_first_thread+0x78>
    5f74:	4a0a      	ldr	r2, [pc, #40]	; (5fa0 <z_unpend_first_thread+0x88>)
    5f76:	490e      	ldr	r1, [pc, #56]	; (5fb0 <z_unpend_first_thread+0x98>)
    5f78:	480b      	ldr	r0, [pc, #44]	; (5fa8 <z_unpend_first_thread+0x90>)
    5f7a:	23ac      	movs	r3, #172	; 0xac
    5f7c:	f001 fbbf 	bl	76fe <printk>
    5f80:	4906      	ldr	r1, [pc, #24]	; (5f9c <z_unpend_first_thread+0x84>)
    5f82:	480c      	ldr	r0, [pc, #48]	; (5fb4 <z_unpend_first_thread+0x9c>)
    5f84:	f001 fbbb 	bl	76fe <printk>
    5f88:	4805      	ldr	r0, [pc, #20]	; (5fa0 <z_unpend_first_thread+0x88>)
    5f8a:	21ac      	movs	r1, #172	; 0xac
    5f8c:	f001 fae3 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5f90:	f385 8811 	msr	BASEPRI, r5
    5f94:	f3bf 8f6f 	isb	sy
}
    5f98:	4620      	mov	r0, r4
    5f9a:	bd38      	pop	{r3, r4, r5, pc}
    5f9c:	20000bf8 	.word	0x20000bf8
    5fa0:	000084ee 	.word	0x000084ee
    5fa4:	00008540 	.word	0x00008540
    5fa8:	000083db 	.word	0x000083db
    5fac:	00008555 	.word	0x00008555
    5fb0:	00008514 	.word	0x00008514
    5fb4:	0000852b 	.word	0x0000852b

00005fb8 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    5fb8:	4b04      	ldr	r3, [pc, #16]	; (5fcc <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    5fba:	2100      	movs	r1, #0
    5fbc:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    5fc0:	e9c3 2208 	strd	r2, r2, [r3, #32]
    5fc4:	4608      	mov	r0, r1
    5fc6:	f7ff b8f5 	b.w	51b4 <k_sched_time_slice_set>
    5fca:	bf00      	nop
    5fcc:	20000bc8 	.word	0x20000bc8

00005fd0 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    5fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5fd2:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    5fd6:	b173      	cbz	r3, 5ff6 <z_impl_k_yield+0x26>
    5fd8:	4941      	ldr	r1, [pc, #260]	; (60e0 <z_impl_k_yield+0x110>)
    5fda:	4a42      	ldr	r2, [pc, #264]	; (60e4 <z_impl_k_yield+0x114>)
    5fdc:	4842      	ldr	r0, [pc, #264]	; (60e8 <z_impl_k_yield+0x118>)
    5fde:	f240 43dc 	movw	r3, #1244	; 0x4dc
    5fe2:	f001 fb8c 	bl	76fe <printk>
    5fe6:	4841      	ldr	r0, [pc, #260]	; (60ec <z_impl_k_yield+0x11c>)
    5fe8:	f001 fb89 	bl	76fe <printk>
    5fec:	483d      	ldr	r0, [pc, #244]	; (60e4 <z_impl_k_yield+0x114>)
    5fee:	f240 41dc 	movw	r1, #1244	; 0x4dc
    5ff2:	f001 fab0 	bl	7556 <assert_post_action>
	__asm__ volatile(
    5ff6:	f04f 0320 	mov.w	r3, #32
    5ffa:	f3ef 8611 	mrs	r6, BASEPRI
    5ffe:	f383 8812 	msr	BASEPRI_MAX, r3
    6002:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6006:	483a      	ldr	r0, [pc, #232]	; (60f0 <z_impl_k_yield+0x120>)
    6008:	f000 fc30 	bl	686c <z_spin_lock_valid>
    600c:	b968      	cbnz	r0, 602a <z_impl_k_yield+0x5a>
    600e:	4a39      	ldr	r2, [pc, #228]	; (60f4 <z_impl_k_yield+0x124>)
    6010:	4939      	ldr	r1, [pc, #228]	; (60f8 <z_impl_k_yield+0x128>)
    6012:	4835      	ldr	r0, [pc, #212]	; (60e8 <z_impl_k_yield+0x118>)
    6014:	2381      	movs	r3, #129	; 0x81
    6016:	f001 fb72 	bl	76fe <printk>
    601a:	4935      	ldr	r1, [pc, #212]	; (60f0 <z_impl_k_yield+0x120>)
    601c:	4837      	ldr	r0, [pc, #220]	; (60fc <z_impl_k_yield+0x12c>)
    601e:	f001 fb6e 	bl	76fe <printk>
    6022:	4834      	ldr	r0, [pc, #208]	; (60f4 <z_impl_k_yield+0x124>)
    6024:	2181      	movs	r1, #129	; 0x81
    6026:	f001 fa96 	bl	7556 <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    602a:	4d35      	ldr	r5, [pc, #212]	; (6100 <z_impl_k_yield+0x130>)
	z_spin_lock_set_owner(l);
    602c:	4830      	ldr	r0, [pc, #192]	; (60f0 <z_impl_k_yield+0x120>)
    602e:	f000 fc3b 	bl	68a8 <z_spin_lock_set_owner>
    6032:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6034:	7b4b      	ldrb	r3, [r1, #13]
    6036:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    603a:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    603c:	f105 0020 	add.w	r0, r5, #32
    6040:	f7ff fa1e 	bl	5480 <z_priq_dumb_remove>
	}
	queue_thread(_current);
    6044:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    6046:	7b63      	ldrb	r3, [r4, #13]
    6048:	f063 037f 	orn	r3, r3, #127	; 0x7f
    604c:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    604e:	4b2d      	ldr	r3, [pc, #180]	; (6104 <z_impl_k_yield+0x134>)
    6050:	429c      	cmp	r4, r3
    6052:	d109      	bne.n	6068 <z_impl_k_yield+0x98>
    6054:	492c      	ldr	r1, [pc, #176]	; (6108 <z_impl_k_yield+0x138>)
    6056:	4824      	ldr	r0, [pc, #144]	; (60e8 <z_impl_k_yield+0x118>)
    6058:	4a22      	ldr	r2, [pc, #136]	; (60e4 <z_impl_k_yield+0x114>)
    605a:	23ba      	movs	r3, #186	; 0xba
    605c:	f001 fb4f 	bl	76fe <printk>
    6060:	4820      	ldr	r0, [pc, #128]	; (60e4 <z_impl_k_yield+0x114>)
    6062:	21ba      	movs	r1, #186	; 0xba
    6064:	f001 fa77 	bl	7556 <assert_post_action>
	return list->head == list;
    6068:	6a2b      	ldr	r3, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    606a:	4828      	ldr	r0, [pc, #160]	; (610c <z_impl_k_yield+0x13c>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    606c:	6a69      	ldr	r1, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    606e:	4283      	cmp	r3, r0
    6070:	bf08      	it	eq
    6072:	2300      	moveq	r3, #0
    6074:	2b00      	cmp	r3, #0
    6076:	bf38      	it	cc
    6078:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    607a:	b35b      	cbz	r3, 60d4 <z_impl_k_yield+0x104>
	int32_t b1 = thread_1->base.prio;
    607c:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6080:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    6084:	4297      	cmp	r7, r2
    6086:	d021      	beq.n	60cc <z_impl_k_yield+0xfc>
		return b2 - b1;
    6088:	1bd2      	subs	r2, r2, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    608a:	2a00      	cmp	r2, #0
    608c:	dd1e      	ble.n	60cc <z_impl_k_yield+0xfc>
	sys_dnode_t *const prev = successor->prev;
    608e:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6090:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6094:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6096:	605c      	str	r4, [r3, #4]
	update_cache(1);
    6098:	2001      	movs	r0, #1
    609a:	f7ff fa35 	bl	5508 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    609e:	4814      	ldr	r0, [pc, #80]	; (60f0 <z_impl_k_yield+0x120>)
    60a0:	f000 fbf2 	bl	6888 <z_spin_unlock_valid>
    60a4:	b968      	cbnz	r0, 60c2 <z_impl_k_yield+0xf2>
    60a6:	4a13      	ldr	r2, [pc, #76]	; (60f4 <z_impl_k_yield+0x124>)
    60a8:	4919      	ldr	r1, [pc, #100]	; (6110 <z_impl_k_yield+0x140>)
    60aa:	480f      	ldr	r0, [pc, #60]	; (60e8 <z_impl_k_yield+0x118>)
    60ac:	23c3      	movs	r3, #195	; 0xc3
    60ae:	f001 fb26 	bl	76fe <printk>
    60b2:	490f      	ldr	r1, [pc, #60]	; (60f0 <z_impl_k_yield+0x120>)
    60b4:	4817      	ldr	r0, [pc, #92]	; (6114 <z_impl_k_yield+0x144>)
    60b6:	f001 fb22 	bl	76fe <printk>
    60ba:	480e      	ldr	r0, [pc, #56]	; (60f4 <z_impl_k_yield+0x124>)
    60bc:	21c3      	movs	r1, #195	; 0xc3
    60be:	f001 fa4a 	bl	7556 <assert_post_action>
    60c2:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    60c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    60c8:	f7fb bc4c 	b.w	1964 <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    60cc:	428b      	cmp	r3, r1
    60ce:	d001      	beq.n	60d4 <z_impl_k_yield+0x104>
    60d0:	681b      	ldr	r3, [r3, #0]
    60d2:	e7d2      	b.n	607a <z_impl_k_yield+0xaa>
	node->prev = tail;
    60d4:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    60d8:	600c      	str	r4, [r1, #0]
	list->tail = node;
    60da:	626c      	str	r4, [r5, #36]	; 0x24
}
    60dc:	e7dc      	b.n	6098 <z_impl_k_yield+0xc8>
    60de:	bf00      	nop
    60e0:	00008ea8 	.word	0x00008ea8
    60e4:	00008f55 	.word	0x00008f55
    60e8:	000083db 	.word	0x000083db
    60ec:	00008f21 	.word	0x00008f21
    60f0:	20000bf8 	.word	0x20000bf8
    60f4:	000084ee 	.word	0x000084ee
    60f8:	00008540 	.word	0x00008540
    60fc:	00008555 	.word	0x00008555
    6100:	20000bc8 	.word	0x20000bc8
    6104:	200003e8 	.word	0x200003e8
    6108:	00008f77 	.word	0x00008f77
    610c:	20000be8 	.word	0x20000be8
    6110:	00008514 	.word	0x00008514
    6114:	0000852b 	.word	0x0000852b

00006118 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    6118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    611c:	4604      	mov	r4, r0
    611e:	460d      	mov	r5, r1
    6120:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    6124:	b173      	cbz	r3, 6144 <z_tick_sleep+0x2c>
    6126:	4945      	ldr	r1, [pc, #276]	; (623c <z_tick_sleep+0x124>)
    6128:	4a45      	ldr	r2, [pc, #276]	; (6240 <z_tick_sleep+0x128>)
    612a:	4846      	ldr	r0, [pc, #280]	; (6244 <z_tick_sleep+0x12c>)
    612c:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
    6130:	f001 fae5 	bl	76fe <printk>
    6134:	4844      	ldr	r0, [pc, #272]	; (6248 <z_tick_sleep+0x130>)
    6136:	f001 fae2 	bl	76fe <printk>
    613a:	4841      	ldr	r0, [pc, #260]	; (6240 <z_tick_sleep+0x128>)
    613c:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
    6140:	f001 fa09 	bl	7556 <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    6144:	ea54 0305 	orrs.w	r3, r4, r5
    6148:	d104      	bne.n	6154 <z_tick_sleep+0x3c>
	z_impl_k_yield();
    614a:	f7ff ff41 	bl	5fd0 <z_impl_k_yield>
		k_yield();
		return 0;
    614e:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    6150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    6154:	f06f 0301 	mvn.w	r3, #1
    6158:	1b1e      	subs	r6, r3, r4
    615a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    615e:	eb63 0705 	sbc.w	r7, r3, r5
    6162:	2e01      	cmp	r6, #1
    6164:	f177 0300 	sbcs.w	r3, r7, #0
    6168:	da64      	bge.n	6234 <z_tick_sleep+0x11c>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    616a:	f001 fe4a 	bl	7e02 <sys_clock_tick_get_32>
    616e:	1906      	adds	r6, r0, r4
    6170:	f04f 0320 	mov.w	r3, #32
    6174:	f3ef 8811 	mrs	r8, BASEPRI
    6178:	f383 8812 	msr	BASEPRI_MAX, r3
    617c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6180:	4832      	ldr	r0, [pc, #200]	; (624c <z_tick_sleep+0x134>)
    6182:	f000 fb73 	bl	686c <z_spin_lock_valid>
    6186:	b968      	cbnz	r0, 61a4 <z_tick_sleep+0x8c>
    6188:	4a31      	ldr	r2, [pc, #196]	; (6250 <z_tick_sleep+0x138>)
    618a:	4932      	ldr	r1, [pc, #200]	; (6254 <z_tick_sleep+0x13c>)
    618c:	482d      	ldr	r0, [pc, #180]	; (6244 <z_tick_sleep+0x12c>)
    618e:	2381      	movs	r3, #129	; 0x81
    6190:	f001 fab5 	bl	76fe <printk>
    6194:	492d      	ldr	r1, [pc, #180]	; (624c <z_tick_sleep+0x134>)
    6196:	4830      	ldr	r0, [pc, #192]	; (6258 <z_tick_sleep+0x140>)
    6198:	f001 fab1 	bl	76fe <printk>
    619c:	482c      	ldr	r0, [pc, #176]	; (6250 <z_tick_sleep+0x138>)
    619e:	2181      	movs	r1, #129	; 0x81
    61a0:	f001 f9d9 	bl	7556 <assert_post_action>
	pending_current = _current;
    61a4:	4f2d      	ldr	r7, [pc, #180]	; (625c <z_tick_sleep+0x144>)
	z_spin_lock_set_owner(l);
    61a6:	4829      	ldr	r0, [pc, #164]	; (624c <z_tick_sleep+0x134>)
    61a8:	f000 fb7e 	bl	68a8 <z_spin_lock_set_owner>
    61ac:	4b2c      	ldr	r3, [pc, #176]	; (6260 <z_tick_sleep+0x148>)
    61ae:	68b8      	ldr	r0, [r7, #8]
    61b0:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    61b2:	f7ff fbf7 	bl	59a4 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    61b6:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    61b8:	492a      	ldr	r1, [pc, #168]	; (6264 <z_tick_sleep+0x14c>)
    61ba:	4622      	mov	r2, r4
    61bc:	462b      	mov	r3, r5
    61be:	3018      	adds	r0, #24
    61c0:	f000 fbca 	bl	6958 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    61c4:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    61c6:	4821      	ldr	r0, [pc, #132]	; (624c <z_tick_sleep+0x134>)
    61c8:	7b53      	ldrb	r3, [r2, #13]
    61ca:	f043 0310 	orr.w	r3, r3, #16
    61ce:	7353      	strb	r3, [r2, #13]
    61d0:	f000 fb5a 	bl	6888 <z_spin_unlock_valid>
    61d4:	b968      	cbnz	r0, 61f2 <z_tick_sleep+0xda>
    61d6:	4a1e      	ldr	r2, [pc, #120]	; (6250 <z_tick_sleep+0x138>)
    61d8:	4923      	ldr	r1, [pc, #140]	; (6268 <z_tick_sleep+0x150>)
    61da:	481a      	ldr	r0, [pc, #104]	; (6244 <z_tick_sleep+0x12c>)
    61dc:	23c3      	movs	r3, #195	; 0xc3
    61de:	f001 fa8e 	bl	76fe <printk>
    61e2:	491a      	ldr	r1, [pc, #104]	; (624c <z_tick_sleep+0x134>)
    61e4:	4821      	ldr	r0, [pc, #132]	; (626c <z_tick_sleep+0x154>)
    61e6:	f001 fa8a 	bl	76fe <printk>
    61ea:	4819      	ldr	r0, [pc, #100]	; (6250 <z_tick_sleep+0x138>)
    61ec:	21c3      	movs	r1, #195	; 0xc3
    61ee:	f001 f9b2 	bl	7556 <assert_post_action>
    61f2:	4640      	mov	r0, r8
    61f4:	f7fb fbb6 	bl	1964 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    61f8:	68bb      	ldr	r3, [r7, #8]
    61fa:	7b5b      	ldrb	r3, [r3, #13]
    61fc:	06db      	lsls	r3, r3, #27
    61fe:	d50e      	bpl.n	621e <z_tick_sleep+0x106>
    6200:	491b      	ldr	r1, [pc, #108]	; (6270 <z_tick_sleep+0x158>)
    6202:	4a0f      	ldr	r2, [pc, #60]	; (6240 <z_tick_sleep+0x128>)
    6204:	480f      	ldr	r0, [pc, #60]	; (6244 <z_tick_sleep+0x12c>)
    6206:	f240 5319 	movw	r3, #1305	; 0x519
    620a:	f001 fa78 	bl	76fe <printk>
    620e:	480e      	ldr	r0, [pc, #56]	; (6248 <z_tick_sleep+0x130>)
    6210:	f001 fa75 	bl	76fe <printk>
    6214:	480a      	ldr	r0, [pc, #40]	; (6240 <z_tick_sleep+0x128>)
    6216:	f240 5119 	movw	r1, #1305	; 0x519
    621a:	f001 f99c 	bl	7556 <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    621e:	f001 fdf0 	bl	7e02 <sys_clock_tick_get_32>
    6222:	1a30      	subs	r0, r6, r0
    6224:	eb66 0106 	sbc.w	r1, r6, r6
		return ticks;
    6228:	2801      	cmp	r0, #1
    622a:	f171 0300 	sbcs.w	r3, r1, #0
    622e:	bfb8      	it	lt
    6230:	2000      	movlt	r0, #0
    6232:	e78d      	b.n	6150 <z_tick_sleep+0x38>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    6234:	f06f 0601 	mvn.w	r6, #1
    6238:	1b36      	subs	r6, r6, r4
    623a:	e799      	b.n	6170 <z_tick_sleep+0x58>
    623c:	00008ea8 	.word	0x00008ea8
    6240:	00008f55 	.word	0x00008f55
    6244:	000083db 	.word	0x000083db
    6248:	00008f21 	.word	0x00008f21
    624c:	20000bf8 	.word	0x20000bf8
    6250:	000084ee 	.word	0x000084ee
    6254:	00008540 	.word	0x00008540
    6258:	00008555 	.word	0x00008555
    625c:	20000bc8 	.word	0x20000bc8
    6260:	20000bf4 	.word	0x20000bf4
    6264:	000058f1 	.word	0x000058f1
    6268:	00008514 	.word	0x00008514
    626c:	0000852b 	.word	0x0000852b
    6270:	00009007 	.word	0x00009007

00006274 <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    6274:	b538      	push	{r3, r4, r5, lr}
    6276:	4604      	mov	r4, r0
    6278:	460d      	mov	r5, r1
    627a:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    627e:	b173      	cbz	r3, 629e <z_impl_k_sleep+0x2a>
    6280:	4913      	ldr	r1, [pc, #76]	; (62d0 <z_impl_k_sleep+0x5c>)
    6282:	4a14      	ldr	r2, [pc, #80]	; (62d4 <z_impl_k_sleep+0x60>)
    6284:	4814      	ldr	r0, [pc, #80]	; (62d8 <z_impl_k_sleep+0x64>)
    6286:	f44f 63a5 	mov.w	r3, #1320	; 0x528
    628a:	f001 fa38 	bl	76fe <printk>
    628e:	4813      	ldr	r0, [pc, #76]	; (62dc <z_impl_k_sleep+0x68>)
    6290:	f001 fa35 	bl	76fe <printk>
    6294:	480f      	ldr	r0, [pc, #60]	; (62d4 <z_impl_k_sleep+0x60>)
    6296:	f44f 61a5 	mov.w	r1, #1320	; 0x528
    629a:	f001 f95c 	bl	7556 <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    629e:	1c6b      	adds	r3, r5, #1
    62a0:	bf08      	it	eq
    62a2:	f1b4 3fff 	cmpeq.w	r4, #4294967295	; 0xffffffff
    62a6:	d106      	bne.n	62b6 <z_impl_k_sleep+0x42>
		k_thread_suspend(_current);
    62a8:	4b0d      	ldr	r3, [pc, #52]	; (62e0 <z_impl_k_sleep+0x6c>)
    62aa:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    62ac:	f7ff fd02 	bl	5cb4 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    62b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    62b4:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    62b6:	4620      	mov	r0, r4
    62b8:	4629      	mov	r1, r5
    62ba:	f7ff ff2d 	bl	6118 <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    62be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    62c2:	fb80 3403 	smull	r3, r4, r0, r3
    62c6:	0bd8      	lsrs	r0, r3, #15
    62c8:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
    62cc:	e7f2      	b.n	62b4 <z_impl_k_sleep+0x40>
    62ce:	bf00      	nop
    62d0:	00008ea8 	.word	0x00008ea8
    62d4:	00008f55 	.word	0x00008f55
    62d8:	000083db 	.word	0x000083db
    62dc:	00008f21 	.word	0x00008f21
    62e0:	20000bc8 	.word	0x20000bc8

000062e4 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    62e4:	4b01      	ldr	r3, [pc, #4]	; (62ec <z_impl_z_current_get+0x8>)
    62e6:	6898      	ldr	r0, [r3, #8]
    62e8:	4770      	bx	lr
    62ea:	bf00      	nop
    62ec:	20000bc8 	.word	0x20000bc8

000062f0 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    62f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    62f4:	4604      	mov	r4, r0
    62f6:	f04f 0320 	mov.w	r3, #32
    62fa:	f3ef 8611 	mrs	r6, BASEPRI
    62fe:	f383 8812 	msr	BASEPRI_MAX, r3
    6302:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6306:	4848      	ldr	r0, [pc, #288]	; (6428 <z_thread_abort+0x138>)
    6308:	f000 fab0 	bl	686c <z_spin_lock_valid>
    630c:	b968      	cbnz	r0, 632a <z_thread_abort+0x3a>
    630e:	4a47      	ldr	r2, [pc, #284]	; (642c <z_thread_abort+0x13c>)
    6310:	4947      	ldr	r1, [pc, #284]	; (6430 <z_thread_abort+0x140>)
    6312:	4848      	ldr	r0, [pc, #288]	; (6434 <z_thread_abort+0x144>)
    6314:	2381      	movs	r3, #129	; 0x81
    6316:	f001 f9f2 	bl	76fe <printk>
    631a:	4943      	ldr	r1, [pc, #268]	; (6428 <z_thread_abort+0x138>)
    631c:	4846      	ldr	r0, [pc, #280]	; (6438 <z_thread_abort+0x148>)
    631e:	f001 f9ee 	bl	76fe <printk>
    6322:	4842      	ldr	r0, [pc, #264]	; (642c <z_thread_abort+0x13c>)
    6324:	2181      	movs	r1, #129	; 0x81
    6326:	f001 f916 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    632a:	483f      	ldr	r0, [pc, #252]	; (6428 <z_thread_abort+0x138>)
    632c:	f000 fabc 	bl	68a8 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    6330:	7b63      	ldrb	r3, [r4, #13]
    6332:	071a      	lsls	r2, r3, #28
    6334:	d517      	bpl.n	6366 <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6336:	483c      	ldr	r0, [pc, #240]	; (6428 <z_thread_abort+0x138>)
    6338:	f000 faa6 	bl	6888 <z_spin_unlock_valid>
    633c:	b968      	cbnz	r0, 635a <z_thread_abort+0x6a>
    633e:	4a3b      	ldr	r2, [pc, #236]	; (642c <z_thread_abort+0x13c>)
    6340:	493e      	ldr	r1, [pc, #248]	; (643c <z_thread_abort+0x14c>)
    6342:	483c      	ldr	r0, [pc, #240]	; (6434 <z_thread_abort+0x144>)
    6344:	23ac      	movs	r3, #172	; 0xac
    6346:	f001 f9da 	bl	76fe <printk>
    634a:	4937      	ldr	r1, [pc, #220]	; (6428 <z_thread_abort+0x138>)
    634c:	483c      	ldr	r0, [pc, #240]	; (6440 <z_thread_abort+0x150>)
    634e:	f001 f9d6 	bl	76fe <printk>
    6352:	4836      	ldr	r0, [pc, #216]	; (642c <z_thread_abort+0x13c>)
    6354:	21ac      	movs	r1, #172	; 0xac
    6356:	f001 f8fe 	bl	7556 <assert_post_action>
	__asm__ volatile(
    635a:	f386 8811 	msr	BASEPRI, r6
    635e:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    6362:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    6366:	f023 0220 	bic.w	r2, r3, #32
    636a:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    636e:	09d2      	lsrs	r2, r2, #7
    6370:	d142      	bne.n	63f8 <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    6372:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    6374:	68a3      	ldr	r3, [r4, #8]
    6376:	b113      	cbz	r3, 637e <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    6378:	4620      	mov	r0, r4
    637a:	f7ff f8a3 	bl	54c4 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    637e:	f104 0018 	add.w	r0, r4, #24
    6382:	f000 fbbd 	bl	6b00 <z_abort_timeout>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    6386:	f104 0758 	add.w	r7, r4, #88	; 0x58
    638a:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    638e:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6390:	42bd      	cmp	r5, r7
    6392:	d001      	beq.n	6398 <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    6394:	2d00      	cmp	r5, #0
    6396:	d139      	bne.n	640c <z_thread_abort+0x11c>
		update_cache(1);
    6398:	2001      	movs	r0, #1
    639a:	f7ff f8b5 	bl	5508 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    639e:	4b29      	ldr	r3, [pc, #164]	; (6444 <z_thread_abort+0x154>)
    63a0:	689b      	ldr	r3, [r3, #8]
    63a2:	42a3      	cmp	r3, r4
    63a4:	d1c7      	bne.n	6336 <z_thread_abort+0x46>
    63a6:	f3ef 8305 	mrs	r3, IPSR
    63aa:	2b00      	cmp	r3, #0
    63ac:	d1c3      	bne.n	6336 <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    63ae:	481e      	ldr	r0, [pc, #120]	; (6428 <z_thread_abort+0x138>)
    63b0:	f000 fa6a 	bl	6888 <z_spin_unlock_valid>
    63b4:	b968      	cbnz	r0, 63d2 <z_thread_abort+0xe2>
    63b6:	4a1d      	ldr	r2, [pc, #116]	; (642c <z_thread_abort+0x13c>)
    63b8:	4920      	ldr	r1, [pc, #128]	; (643c <z_thread_abort+0x14c>)
    63ba:	481e      	ldr	r0, [pc, #120]	; (6434 <z_thread_abort+0x144>)
    63bc:	23c3      	movs	r3, #195	; 0xc3
    63be:	f001 f99e 	bl	76fe <printk>
    63c2:	4919      	ldr	r1, [pc, #100]	; (6428 <z_thread_abort+0x138>)
    63c4:	481e      	ldr	r0, [pc, #120]	; (6440 <z_thread_abort+0x150>)
    63c6:	f001 f99a 	bl	76fe <printk>
    63ca:	4818      	ldr	r0, [pc, #96]	; (642c <z_thread_abort+0x13c>)
    63cc:	21c3      	movs	r1, #195	; 0xc3
    63ce:	f001 f8c2 	bl	7556 <assert_post_action>
    63d2:	4630      	mov	r0, r6
    63d4:	f7fb fac6 	bl	1964 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    63d8:	4a1b      	ldr	r2, [pc, #108]	; (6448 <z_thread_abort+0x158>)
    63da:	491c      	ldr	r1, [pc, #112]	; (644c <z_thread_abort+0x15c>)
    63dc:	4815      	ldr	r0, [pc, #84]	; (6434 <z_thread_abort+0x144>)
    63de:	f240 634b 	movw	r3, #1611	; 0x64b
    63e2:	f001 f98c 	bl	76fe <printk>
    63e6:	481a      	ldr	r0, [pc, #104]	; (6450 <z_thread_abort+0x160>)
    63e8:	f001 f989 	bl	76fe <printk>
    63ec:	4816      	ldr	r0, [pc, #88]	; (6448 <z_thread_abort+0x158>)
    63ee:	f240 614b 	movw	r1, #1611	; 0x64b
    63f2:	f001 f8b0 	bl	7556 <assert_post_action>
    63f6:	e79e      	b.n	6336 <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    63f8:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    63fc:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    6400:	4814      	ldr	r0, [pc, #80]	; (6454 <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6402:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6404:	4621      	mov	r1, r4
    6406:	f7ff f83b 	bl	5480 <z_priq_dumb_remove>
}
    640a:	e7b3      	b.n	6374 <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    640c:	4628      	mov	r0, r5
    640e:	f7ff f859 	bl	54c4 <unpend_thread_no_timeout>
    6412:	f105 0018 	add.w	r0, r5, #24
    6416:	f000 fb73 	bl	6b00 <z_abort_timeout>
    641a:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    641e:	4628      	mov	r0, r5
    6420:	f7ff f978 	bl	5714 <ready_thread>
    6424:	e7b3      	b.n	638e <z_thread_abort+0x9e>
    6426:	bf00      	nop
    6428:	20000bf8 	.word	0x20000bf8
    642c:	000084ee 	.word	0x000084ee
    6430:	00008540 	.word	0x00008540
    6434:	000083db 	.word	0x000083db
    6438:	00008555 	.word	0x00008555
    643c:	00008514 	.word	0x00008514
    6440:	0000852b 	.word	0x0000852b
    6444:	20000bc8 	.word	0x20000bc8
    6448:	00008f55 	.word	0x00008f55
    644c:	00008bcd 	.word	0x00008bcd
    6450:	00009047 	.word	0x00009047
    6454:	20000be8 	.word	0x20000be8

00006458 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    6458:	b538      	push	{r3, r4, r5, lr}
    645a:	4604      	mov	r4, r0
	__asm__ volatile(
    645c:	f04f 0320 	mov.w	r3, #32
    6460:	f3ef 8511 	mrs	r5, BASEPRI
    6464:	f383 8812 	msr	BASEPRI_MAX, r3
    6468:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    646c:	4814      	ldr	r0, [pc, #80]	; (64c0 <z_impl_k_sem_give+0x68>)
    646e:	f000 f9fd 	bl	686c <z_spin_lock_valid>
    6472:	b968      	cbnz	r0, 6490 <z_impl_k_sem_give+0x38>
    6474:	4a13      	ldr	r2, [pc, #76]	; (64c4 <z_impl_k_sem_give+0x6c>)
    6476:	4914      	ldr	r1, [pc, #80]	; (64c8 <z_impl_k_sem_give+0x70>)
    6478:	4814      	ldr	r0, [pc, #80]	; (64cc <z_impl_k_sem_give+0x74>)
    647a:	2381      	movs	r3, #129	; 0x81
    647c:	f001 f93f 	bl	76fe <printk>
    6480:	490f      	ldr	r1, [pc, #60]	; (64c0 <z_impl_k_sem_give+0x68>)
    6482:	4813      	ldr	r0, [pc, #76]	; (64d0 <z_impl_k_sem_give+0x78>)
    6484:	f001 f93b 	bl	76fe <printk>
    6488:	480e      	ldr	r0, [pc, #56]	; (64c4 <z_impl_k_sem_give+0x6c>)
    648a:	2181      	movs	r1, #129	; 0x81
    648c:	f001 f863 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    6490:	480b      	ldr	r0, [pc, #44]	; (64c0 <z_impl_k_sem_give+0x68>)
    6492:	f000 fa09 	bl	68a8 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    6496:	4620      	mov	r0, r4
    6498:	f7ff fd3e 	bl	5f18 <z_unpend_first_thread>

	if (thread != NULL) {
    649c:	b148      	cbz	r0, 64b2 <z_impl_k_sem_give+0x5a>
    649e:	2200      	movs	r2, #0
    64a0:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    64a2:	f7ff f989 	bl	57b8 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    64a6:	4629      	mov	r1, r5
    64a8:	4805      	ldr	r0, [pc, #20]	; (64c0 <z_impl_k_sem_give+0x68>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    64aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    64ae:	f7fe bf2f 	b.w	5310 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    64b2:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    64b6:	429a      	cmp	r2, r3
    64b8:	bf18      	it	ne
    64ba:	3301      	addne	r3, #1
    64bc:	60a3      	str	r3, [r4, #8]
		handle_poll_events(sem);
    64be:	e7f2      	b.n	64a6 <z_impl_k_sem_give+0x4e>
    64c0:	20000c04 	.word	0x20000c04
    64c4:	000084ee 	.word	0x000084ee
    64c8:	00008540 	.word	0x00008540
    64cc:	000083db 	.word	0x000083db
    64d0:	00008555 	.word	0x00008555

000064d4 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    64d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    64d6:	4604      	mov	r4, r0
    64d8:	4616      	mov	r6, r2
    64da:	461f      	mov	r7, r3
    64dc:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    64e0:	b17b      	cbz	r3, 6502 <z_impl_k_sem_take+0x2e>
    64e2:	ea56 0307 	orrs.w	r3, r6, r7
    64e6:	d00c      	beq.n	6502 <z_impl_k_sem_take+0x2e>
    64e8:	4935      	ldr	r1, [pc, #212]	; (65c0 <z_impl_k_sem_take+0xec>)
    64ea:	4a36      	ldr	r2, [pc, #216]	; (65c4 <z_impl_k_sem_take+0xf0>)
    64ec:	4836      	ldr	r0, [pc, #216]	; (65c8 <z_impl_k_sem_take+0xf4>)
    64ee:	2379      	movs	r3, #121	; 0x79
    64f0:	f001 f905 	bl	76fe <printk>
    64f4:	4835      	ldr	r0, [pc, #212]	; (65cc <z_impl_k_sem_take+0xf8>)
    64f6:	f001 f902 	bl	76fe <printk>
    64fa:	4832      	ldr	r0, [pc, #200]	; (65c4 <z_impl_k_sem_take+0xf0>)
    64fc:	2179      	movs	r1, #121	; 0x79
    64fe:	f001 f82a 	bl	7556 <assert_post_action>
    6502:	f04f 0320 	mov.w	r3, #32
    6506:	f3ef 8511 	mrs	r5, BASEPRI
    650a:	f383 8812 	msr	BASEPRI_MAX, r3
    650e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6512:	482f      	ldr	r0, [pc, #188]	; (65d0 <z_impl_k_sem_take+0xfc>)
    6514:	f000 f9aa 	bl	686c <z_spin_lock_valid>
    6518:	b968      	cbnz	r0, 6536 <z_impl_k_sem_take+0x62>
    651a:	4a2e      	ldr	r2, [pc, #184]	; (65d4 <z_impl_k_sem_take+0x100>)
    651c:	492e      	ldr	r1, [pc, #184]	; (65d8 <z_impl_k_sem_take+0x104>)
    651e:	482a      	ldr	r0, [pc, #168]	; (65c8 <z_impl_k_sem_take+0xf4>)
    6520:	2381      	movs	r3, #129	; 0x81
    6522:	f001 f8ec 	bl	76fe <printk>
    6526:	492a      	ldr	r1, [pc, #168]	; (65d0 <z_impl_k_sem_take+0xfc>)
    6528:	482c      	ldr	r0, [pc, #176]	; (65dc <z_impl_k_sem_take+0x108>)
    652a:	f001 f8e8 	bl	76fe <printk>
    652e:	4829      	ldr	r0, [pc, #164]	; (65d4 <z_impl_k_sem_take+0x100>)
    6530:	2181      	movs	r1, #129	; 0x81
    6532:	f001 f810 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    6536:	4826      	ldr	r0, [pc, #152]	; (65d0 <z_impl_k_sem_take+0xfc>)
    6538:	f000 f9b6 	bl	68a8 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    653c:	68a3      	ldr	r3, [r4, #8]
    653e:	b1d3      	cbz	r3, 6576 <z_impl_k_sem_take+0xa2>
		sem->count--;
    6540:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6542:	4823      	ldr	r0, [pc, #140]	; (65d0 <z_impl_k_sem_take+0xfc>)
    6544:	60a3      	str	r3, [r4, #8]
    6546:	f000 f99f 	bl	6888 <z_spin_unlock_valid>
    654a:	b968      	cbnz	r0, 6568 <z_impl_k_sem_take+0x94>
    654c:	4a21      	ldr	r2, [pc, #132]	; (65d4 <z_impl_k_sem_take+0x100>)
    654e:	4924      	ldr	r1, [pc, #144]	; (65e0 <z_impl_k_sem_take+0x10c>)
    6550:	481d      	ldr	r0, [pc, #116]	; (65c8 <z_impl_k_sem_take+0xf4>)
    6552:	23ac      	movs	r3, #172	; 0xac
    6554:	f001 f8d3 	bl	76fe <printk>
    6558:	491d      	ldr	r1, [pc, #116]	; (65d0 <z_impl_k_sem_take+0xfc>)
    655a:	4822      	ldr	r0, [pc, #136]	; (65e4 <z_impl_k_sem_take+0x110>)
    655c:	f001 f8cf 	bl	76fe <printk>
    6560:	481c      	ldr	r0, [pc, #112]	; (65d4 <z_impl_k_sem_take+0x100>)
    6562:	21ac      	movs	r1, #172	; 0xac
    6564:	f000 fff7 	bl	7556 <assert_post_action>
	__asm__ volatile(
    6568:	f385 8811 	msr	BASEPRI, r5
    656c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    6570:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    6572:	b003      	add	sp, #12
    6574:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    6576:	ea56 0307 	orrs.w	r3, r6, r7
    657a:	d118      	bne.n	65ae <z_impl_k_sem_take+0xda>
    657c:	4814      	ldr	r0, [pc, #80]	; (65d0 <z_impl_k_sem_take+0xfc>)
    657e:	f000 f983 	bl	6888 <z_spin_unlock_valid>
    6582:	b968      	cbnz	r0, 65a0 <z_impl_k_sem_take+0xcc>
    6584:	4a13      	ldr	r2, [pc, #76]	; (65d4 <z_impl_k_sem_take+0x100>)
    6586:	4916      	ldr	r1, [pc, #88]	; (65e0 <z_impl_k_sem_take+0x10c>)
    6588:	480f      	ldr	r0, [pc, #60]	; (65c8 <z_impl_k_sem_take+0xf4>)
    658a:	23ac      	movs	r3, #172	; 0xac
    658c:	f001 f8b7 	bl	76fe <printk>
    6590:	490f      	ldr	r1, [pc, #60]	; (65d0 <z_impl_k_sem_take+0xfc>)
    6592:	4814      	ldr	r0, [pc, #80]	; (65e4 <z_impl_k_sem_take+0x110>)
    6594:	f001 f8b3 	bl	76fe <printk>
    6598:	480e      	ldr	r0, [pc, #56]	; (65d4 <z_impl_k_sem_take+0x100>)
    659a:	21ac      	movs	r1, #172	; 0xac
    659c:	f000 ffdb 	bl	7556 <assert_post_action>
    65a0:	f385 8811 	msr	BASEPRI, r5
    65a4:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    65a8:	f06f 000f 	mvn.w	r0, #15
    65ac:	e7e1      	b.n	6572 <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    65ae:	e9cd 6700 	strd	r6, r7, [sp]
    65b2:	4622      	mov	r2, r4
    65b4:	4629      	mov	r1, r5
    65b6:	4806      	ldr	r0, [pc, #24]	; (65d0 <z_impl_k_sem_take+0xfc>)
    65b8:	f7ff fab0 	bl	5b1c <z_pend_curr>
	return ret;
    65bc:	e7d9      	b.n	6572 <z_impl_k_sem_take+0x9e>
    65be:	bf00      	nop
    65c0:	00009089 	.word	0x00009089
    65c4:	00009069 	.word	0x00009069
    65c8:	000083db 	.word	0x000083db
    65cc:	00008f21 	.word	0x00008f21
    65d0:	20000c04 	.word	0x20000c04
    65d4:	000084ee 	.word	0x000084ee
    65d8:	00008540 	.word	0x00008540
    65dc:	00008555 	.word	0x00008555
    65e0:	00008514 	.word	0x00008514
    65e4:	0000852b 	.word	0x0000852b

000065e8 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    65e8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    65ec:	b085      	sub	sp, #20
    65ee:	4604      	mov	r4, r0
    65f0:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    65f4:	f1b8 0f0f 	cmp.w	r8, #15
{
    65f8:	460f      	mov	r7, r1
    65fa:	4615      	mov	r5, r2
    65fc:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    65fe:	d132      	bne.n	6666 <z_setup_new_thread+0x7e>
    6600:	4b25      	ldr	r3, [pc, #148]	; (6698 <z_setup_new_thread+0xb0>)
    6602:	4599      	cmp	r9, r3
    6604:	d133      	bne.n	666e <z_setup_new_thread+0x86>
	sys_dlist_init(&w->waitq);
    6606:	f104 0358 	add.w	r3, r4, #88	; 0x58
	list->tail = (sys_dnode_t *)list;
    660a:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    660e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    6610:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    6612:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    6614:	2304      	movs	r3, #4
    6616:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    6618:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    661c:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    6620:	e9c4 3519 	strd	r3, r5, [r4, #100]	; 0x64
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6624:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    6626:	f884 800e 	strb.w	r8, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    662a:	9302      	str	r3, [sp, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    662c:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6630:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6632:	9301      	str	r3, [sp, #4]
	thread_base->pended_on = NULL;
    6634:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6636:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6638:	9300      	str	r3, [sp, #0]
	stack_ptr = (char *)stack + stack_obj_size;
    663a:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    663c:	464b      	mov	r3, r9
	node->prev = NULL;
    663e:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    6642:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    6644:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    6646:	66e6      	str	r6, [r4, #108]	; 0x6c
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    6648:	4642      	mov	r2, r8
    664a:	4639      	mov	r1, r7
    664c:	4620      	mov	r0, r4
    664e:	f7fb f9a3 	bl	1998 <arch_new_thread>
	if (!_current) {
    6652:	4b12      	ldr	r3, [pc, #72]	; (669c <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    6654:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    6656:	689b      	ldr	r3, [r3, #8]
    6658:	b103      	cbz	r3, 665c <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    665a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    665c:	6723      	str	r3, [r4, #112]	; 0x70
}
    665e:	4640      	mov	r0, r8
    6660:	b005      	add	sp, #20
    6662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    6666:	f108 0310 	add.w	r3, r8, #16
    666a:	2b1e      	cmp	r3, #30
    666c:	d9cb      	bls.n	6606 <z_setup_new_thread+0x1e>
    666e:	4a0c      	ldr	r2, [pc, #48]	; (66a0 <z_setup_new_thread+0xb8>)
    6670:	490c      	ldr	r1, [pc, #48]	; (66a4 <z_setup_new_thread+0xbc>)
    6672:	480d      	ldr	r0, [pc, #52]	; (66a8 <z_setup_new_thread+0xc0>)
    6674:	f240 13ff 	movw	r3, #511	; 0x1ff
    6678:	f001 f841 	bl	76fe <printk>
    667c:	4641      	mov	r1, r8
    667e:	480b      	ldr	r0, [pc, #44]	; (66ac <z_setup_new_thread+0xc4>)
    6680:	f06f 030f 	mvn.w	r3, #15
    6684:	220e      	movs	r2, #14
    6686:	f001 f83a 	bl	76fe <printk>
    668a:	4805      	ldr	r0, [pc, #20]	; (66a0 <z_setup_new_thread+0xb8>)
    668c:	f240 11ff 	movw	r1, #511	; 0x1ff
    6690:	f000 ff61 	bl	7556 <assert_post_action>
    6694:	e7b7      	b.n	6606 <z_setup_new_thread+0x1e>
    6696:	bf00      	nop
    6698:	00004a05 	.word	0x00004a05
    669c:	20000bc8 	.word	0x20000bc8
    66a0:	000090d6 	.word	0x000090d6
    66a4:	000090f9 	.word	0x000090f9
    66a8:	000083db 	.word	0x000083db
    66ac:	00009179 	.word	0x00009179

000066b0 <z_impl_k_thread_create>:
{
    66b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    66b4:	b087      	sub	sp, #28
    66b6:	e9dd 6714 	ldrd	r6, r7, [sp, #80]	; 0x50
    66ba:	4604      	mov	r4, r0
    66bc:	460d      	mov	r5, r1
    66be:	4690      	mov	r8, r2
    66c0:	4699      	mov	r9, r3
    66c2:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    66c6:	b173      	cbz	r3, 66e6 <z_impl_k_thread_create+0x36>
    66c8:	491b      	ldr	r1, [pc, #108]	; (6738 <z_impl_k_thread_create+0x88>)
    66ca:	4a1c      	ldr	r2, [pc, #112]	; (673c <z_impl_k_thread_create+0x8c>)
    66cc:	481c      	ldr	r0, [pc, #112]	; (6740 <z_impl_k_thread_create+0x90>)
    66ce:	f44f 731a 	mov.w	r3, #616	; 0x268
    66d2:	f001 f814 	bl	76fe <printk>
    66d6:	481b      	ldr	r0, [pc, #108]	; (6744 <z_impl_k_thread_create+0x94>)
    66d8:	f001 f811 	bl	76fe <printk>
    66dc:	4817      	ldr	r0, [pc, #92]	; (673c <z_impl_k_thread_create+0x8c>)
    66de:	f44f 711a 	mov.w	r1, #616	; 0x268
    66e2:	f000 ff38 	bl	7556 <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    66e6:	2300      	movs	r3, #0
    66e8:	9305      	str	r3, [sp, #20]
    66ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
    66ec:	9304      	str	r3, [sp, #16]
    66ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
    66f0:	9303      	str	r3, [sp, #12]
    66f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    66f4:	9302      	str	r3, [sp, #8]
    66f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    66f8:	9301      	str	r3, [sp, #4]
    66fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    66fc:	9300      	str	r3, [sp, #0]
    66fe:	4642      	mov	r2, r8
    6700:	464b      	mov	r3, r9
    6702:	4629      	mov	r1, r5
    6704:	4620      	mov	r0, r4
    6706:	f7ff ff6f 	bl	65e8 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    670a:	1c7b      	adds	r3, r7, #1
    670c:	bf08      	it	eq
    670e:	f1b6 3fff 	cmpeq.w	r6, #4294967295	; 0xffffffff
    6712:	d005      	beq.n	6720 <z_impl_k_thread_create+0x70>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    6714:	ea56 0307 	orrs.w	r3, r6, r7
    6718:	d106      	bne.n	6728 <z_impl_k_thread_create+0x78>
	z_sched_start(thread);
    671a:	4620      	mov	r0, r4
    671c:	f7ff f894 	bl	5848 <z_sched_start>
}
    6720:	4620      	mov	r0, r4
    6722:	b007      	add	sp, #28
    6724:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    6728:	4907      	ldr	r1, [pc, #28]	; (6748 <z_impl_k_thread_create+0x98>)
    672a:	4632      	mov	r2, r6
    672c:	463b      	mov	r3, r7
    672e:	f104 0018 	add.w	r0, r4, #24
    6732:	f000 f911 	bl	6958 <z_add_timeout>
    6736:	e7f3      	b.n	6720 <z_impl_k_thread_create+0x70>
    6738:	00008ea8 	.word	0x00008ea8
    673c:	000090d6 	.word	0x000090d6
    6740:	000083db 	.word	0x000083db
    6744:	000091aa 	.word	0x000091aa
    6748:	000058f1 	.word	0x000058f1

0000674c <z_init_static_threads>:
{
    674c:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    6750:	4f3f      	ldr	r7, [pc, #252]	; (6850 <z_init_static_threads+0x104>)
    6752:	4d40      	ldr	r5, [pc, #256]	; (6854 <z_init_static_threads+0x108>)
    6754:	f8df 810c 	ldr.w	r8, [pc, #268]	; 6864 <z_init_static_threads+0x118>
{
    6758:	b086      	sub	sp, #24
    675a:	463e      	mov	r6, r7
	_FOREACH_STATIC_THREAD(thread_data) {
    675c:	42bd      	cmp	r5, r7
    675e:	d90e      	bls.n	677e <z_init_static_threads+0x32>
    6760:	493d      	ldr	r1, [pc, #244]	; (6858 <z_init_static_threads+0x10c>)
    6762:	483e      	ldr	r0, [pc, #248]	; (685c <z_init_static_threads+0x110>)
    6764:	f240 23cf 	movw	r3, #719	; 0x2cf
    6768:	4642      	mov	r2, r8
    676a:	f000 ffc8 	bl	76fe <printk>
    676e:	483c      	ldr	r0, [pc, #240]	; (6860 <z_init_static_threads+0x114>)
    6770:	f000 ffc5 	bl	76fe <printk>
    6774:	f240 21cf 	movw	r1, #719	; 0x2cf
    6778:	4640      	mov	r0, r8
    677a:	f000 feec 	bl	7556 <assert_post_action>
    677e:	42b5      	cmp	r5, r6
    6780:	f105 0430 	add.w	r4, r5, #48	; 0x30
    6784:	d31f      	bcc.n	67c6 <z_init_static_threads+0x7a>
	k_sched_lock();
    6786:	f7fe fe07 	bl	5398 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    678a:	4c32      	ldr	r4, [pc, #200]	; (6854 <z_init_static_threads+0x108>)
    678c:	4d35      	ldr	r5, [pc, #212]	; (6864 <z_init_static_threads+0x118>)
    678e:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 6858 <z_init_static_threads+0x10c>
    6792:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 685c <z_init_static_threads+0x110>
    6796:	42b4      	cmp	r4, r6
    6798:	d90e      	bls.n	67b8 <z_init_static_threads+0x6c>
    679a:	4641      	mov	r1, r8
    679c:	f240 23ee 	movw	r3, #750	; 0x2ee
    67a0:	462a      	mov	r2, r5
    67a2:	4648      	mov	r0, r9
    67a4:	f000 ffab 	bl	76fe <printk>
    67a8:	482d      	ldr	r0, [pc, #180]	; (6860 <z_init_static_threads+0x114>)
    67aa:	f000 ffa8 	bl	76fe <printk>
    67ae:	f240 21ee 	movw	r1, #750	; 0x2ee
    67b2:	4628      	mov	r0, r5
    67b4:	f000 fecf 	bl	7556 <assert_post_action>
    67b8:	42b4      	cmp	r4, r6
    67ba:	d321      	bcc.n	6800 <z_init_static_threads+0xb4>
}
    67bc:	b006      	add	sp, #24
    67be:	e8bd 4bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	k_sched_unlock();
    67c2:	f7ff bae1 	b.w	5d88 <k_sched_unlock>
		z_setup_new_thread(
    67c6:	f854 3c04 	ldr.w	r3, [r4, #-4]
    67ca:	9305      	str	r3, [sp, #20]
    67cc:	f854 3c10 	ldr.w	r3, [r4, #-16]
    67d0:	9304      	str	r3, [sp, #16]
    67d2:	f854 3c14 	ldr.w	r3, [r4, #-20]
    67d6:	9303      	str	r3, [sp, #12]
    67d8:	f854 3c18 	ldr.w	r3, [r4, #-24]
    67dc:	9302      	str	r3, [sp, #8]
    67de:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    67e2:	9301      	str	r3, [sp, #4]
    67e4:	f854 3c20 	ldr.w	r3, [r4, #-32]
    67e8:	9300      	str	r3, [sp, #0]
    67ea:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    67ee:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    67f2:	f7ff fef9 	bl	65e8 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    67f6:	f854 3c30 	ldr.w	r3, [r4, #-48]
    67fa:	655d      	str	r5, [r3, #84]	; 0x54
    67fc:	4625      	mov	r5, r4
    67fe:	e7ad      	b.n	675c <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    6800:	6a61      	ldr	r1, [r4, #36]	; 0x24
    6802:	1c4b      	adds	r3, r1, #1
    6804:	d014      	beq.n	6830 <z_init_static_threads+0xe4>
    6806:	f240 32e7 	movw	r2, #999	; 0x3e7
    680a:	2300      	movs	r3, #0
					    K_MSEC(thread_data->init_delay));
    680c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    6810:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    6814:	4693      	mov	fp, r2
    6816:	469c      	mov	ip, r3
    6818:	fbc0 bc01 	smlal	fp, ip, r0, r1
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    681c:	459c      	cmp	ip, r3
    681e:	bf08      	it	eq
    6820:	4593      	cmpeq	fp, r2
			schedule_new_thread(thread_data->init_thread,
    6822:	6827      	ldr	r7, [r4, #0]
    6824:	4658      	mov	r0, fp
    6826:	4661      	mov	r1, ip
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    6828:	d104      	bne.n	6834 <z_init_static_threads+0xe8>
	z_sched_start(thread);
    682a:	4638      	mov	r0, r7
    682c:	f7ff f80c 	bl	5848 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    6830:	3430      	adds	r4, #48	; 0x30
    6832:	e7b0      	b.n	6796 <z_init_static_threads+0x4a>
    6834:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    6838:	2300      	movs	r3, #0
    683a:	f7f9 fc61 	bl	100 <__aeabi_uldivmod>
    683e:	4602      	mov	r2, r0
    6840:	460b      	mov	r3, r1
    6842:	f107 0018 	add.w	r0, r7, #24
    6846:	4908      	ldr	r1, [pc, #32]	; (6868 <z_init_static_threads+0x11c>)
    6848:	f000 f886 	bl	6958 <z_add_timeout>
    684c:	e7f0      	b.n	6830 <z_init_static_threads+0xe4>
    684e:	bf00      	nop
    6850:	200001f8 	.word	0x200001f8
    6854:	200001f8 	.word	0x200001f8
    6858:	000091cf 	.word	0x000091cf
    685c:	000083db 	.word	0x000083db
    6860:	00008e67 	.word	0x00008e67
    6864:	000090d6 	.word	0x000090d6
    6868:	000058f1 	.word	0x000058f1

0000686c <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    686c:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    686e:	b138      	cbz	r0, 6880 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    6870:	4b04      	ldr	r3, [pc, #16]	; (6884 <z_spin_lock_valid+0x18>)
    6872:	7d1b      	ldrb	r3, [r3, #20]
    6874:	f000 0003 	and.w	r0, r0, #3
    6878:	1ac0      	subs	r0, r0, r3
    687a:	bf18      	it	ne
    687c:	2001      	movne	r0, #1
    687e:	4770      	bx	lr
			return false;
		}
	}
	return true;
    6880:	2001      	movs	r0, #1
}
    6882:	4770      	bx	lr
    6884:	20000bc8 	.word	0x20000bc8

00006888 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    6888:	4906      	ldr	r1, [pc, #24]	; (68a4 <z_spin_unlock_valid+0x1c>)
{
    688a:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    688c:	688a      	ldr	r2, [r1, #8]
    688e:	7d08      	ldrb	r0, [r1, #20]
    6890:	6819      	ldr	r1, [r3, #0]
    6892:	4302      	orrs	r2, r0
    6894:	4291      	cmp	r1, r2
    6896:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    689a:	bf04      	itt	eq
    689c:	6018      	streq	r0, [r3, #0]
	return true;
    689e:	2001      	moveq	r0, #1
}
    68a0:	4770      	bx	lr
    68a2:	bf00      	nop
    68a4:	20000bc8 	.word	0x20000bc8

000068a8 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    68a8:	4a02      	ldr	r2, [pc, #8]	; (68b4 <z_spin_lock_set_owner+0xc>)
    68aa:	7d11      	ldrb	r1, [r2, #20]
    68ac:	6893      	ldr	r3, [r2, #8]
    68ae:	430b      	orrs	r3, r1
    68b0:	6003      	str	r3, [r0, #0]
}
    68b2:	4770      	bx	lr
    68b4:	20000bc8 	.word	0x20000bc8

000068b8 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    68b8:	4b03      	ldr	r3, [pc, #12]	; (68c8 <elapsed+0x10>)
    68ba:	681b      	ldr	r3, [r3, #0]
    68bc:	b90b      	cbnz	r3, 68c2 <elapsed+0xa>
    68be:	f7fc bf19 	b.w	36f4 <sys_clock_elapsed>
}
    68c2:	2000      	movs	r0, #0
    68c4:	4770      	bx	lr
    68c6:	bf00      	nop
    68c8:	20000c08 	.word	0x20000c08

000068cc <next_timeout>:

static int32_t next_timeout(void)
{
    68cc:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    68ce:	4b13      	ldr	r3, [pc, #76]	; (691c <next_timeout+0x50>)
    68d0:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    68d2:	429c      	cmp	r4, r3
    68d4:	bf08      	it	eq
    68d6:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    68d8:	f7ff ffee 	bl	68b8 <elapsed>
    68dc:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    68de:	b1bc      	cbz	r4, 6910 <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    68e0:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    68e4:	1b40      	subs	r0, r0, r5
    68e6:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    68ea:	2801      	cmp	r0, #1
    68ec:	f171 0300 	sbcs.w	r3, r1, #0
    68f0:	db11      	blt.n	6916 <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    68f2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    68f6:	2300      	movs	r3, #0
    68f8:	4282      	cmp	r2, r0
    68fa:	eb73 0401 	sbcs.w	r4, r3, r1
    68fe:	da00      	bge.n	6902 <next_timeout+0x36>
    6900:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    6902:	4b07      	ldr	r3, [pc, #28]	; (6920 <next_timeout+0x54>)
    6904:	691b      	ldr	r3, [r3, #16]
    6906:	b113      	cbz	r3, 690e <next_timeout+0x42>
    6908:	4298      	cmp	r0, r3
    690a:	bfa8      	it	ge
    690c:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    690e:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    6910:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    6914:	e7f5      	b.n	6902 <next_timeout+0x36>
    6916:	2000      	movs	r0, #0
    6918:	e7f3      	b.n	6902 <next_timeout+0x36>
    691a:	bf00      	nop
    691c:	20000174 	.word	0x20000174
    6920:	20000bc8 	.word	0x20000bc8

00006924 <remove_timeout>:
{
    6924:	b530      	push	{r4, r5, lr}
    6926:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6928:	b168      	cbz	r0, 6946 <remove_timeout+0x22>
    692a:	4a0a      	ldr	r2, [pc, #40]	; (6954 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    692c:	6852      	ldr	r2, [r2, #4]
    692e:	4290      	cmp	r0, r2
    6930:	d009      	beq.n	6946 <remove_timeout+0x22>
	if (next(t) != NULL) {
    6932:	b143      	cbz	r3, 6946 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    6934:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    6938:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    693c:	1912      	adds	r2, r2, r4
    693e:	eb45 0101 	adc.w	r1, r5, r1
    6942:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    6946:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    6948:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    694a:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    694c:	2300      	movs	r3, #0
	node->prev = NULL;
    694e:	e9c0 3300 	strd	r3, r3, [r0]
}
    6952:	bd30      	pop	{r4, r5, pc}
    6954:	20000174 	.word	0x20000174

00006958 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    6958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    695c:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    695e:	1c6b      	adds	r3, r5, #1
    6960:	bf08      	it	eq
    6962:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    6966:	4682      	mov	sl, r0
    6968:	468b      	mov	fp, r1
    696a:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    696c:	f000 80aa 	beq.w	6ac4 <z_add_timeout+0x16c>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    6970:	6803      	ldr	r3, [r0, #0]
    6972:	b163      	cbz	r3, 698e <z_add_timeout+0x36>
    6974:	4955      	ldr	r1, [pc, #340]	; (6acc <z_add_timeout+0x174>)
    6976:	4a56      	ldr	r2, [pc, #344]	; (6ad0 <z_add_timeout+0x178>)
    6978:	4856      	ldr	r0, [pc, #344]	; (6ad4 <z_add_timeout+0x17c>)
    697a:	235d      	movs	r3, #93	; 0x5d
    697c:	f000 febf 	bl	76fe <printk>
    6980:	4855      	ldr	r0, [pc, #340]	; (6ad8 <z_add_timeout+0x180>)
    6982:	f000 febc 	bl	76fe <printk>
    6986:	4852      	ldr	r0, [pc, #328]	; (6ad0 <z_add_timeout+0x178>)
    6988:	215d      	movs	r1, #93	; 0x5d
    698a:	f000 fde4 	bl	7556 <assert_post_action>
	to->fn = fn;
    698e:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
    6992:	f04f 0320 	mov.w	r3, #32
    6996:	f3ef 8b11 	mrs	fp, BASEPRI
    699a:	f383 8812 	msr	BASEPRI_MAX, r3
    699e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    69a2:	484e      	ldr	r0, [pc, #312]	; (6adc <z_add_timeout+0x184>)
    69a4:	f7ff ff62 	bl	686c <z_spin_lock_valid>
    69a8:	b968      	cbnz	r0, 69c6 <z_add_timeout+0x6e>
    69aa:	4a4d      	ldr	r2, [pc, #308]	; (6ae0 <z_add_timeout+0x188>)
    69ac:	494d      	ldr	r1, [pc, #308]	; (6ae4 <z_add_timeout+0x18c>)
    69ae:	4849      	ldr	r0, [pc, #292]	; (6ad4 <z_add_timeout+0x17c>)
    69b0:	2381      	movs	r3, #129	; 0x81
    69b2:	f000 fea4 	bl	76fe <printk>
    69b6:	4949      	ldr	r1, [pc, #292]	; (6adc <z_add_timeout+0x184>)
    69b8:	484b      	ldr	r0, [pc, #300]	; (6ae8 <z_add_timeout+0x190>)
    69ba:	f000 fea0 	bl	76fe <printk>
    69be:	4848      	ldr	r0, [pc, #288]	; (6ae0 <z_add_timeout+0x188>)
    69c0:	2181      	movs	r1, #129	; 0x81
    69c2:	f000 fdc8 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    69c6:	4845      	ldr	r0, [pc, #276]	; (6adc <z_add_timeout+0x184>)
    69c8:	f7ff ff6e 	bl	68a8 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    69cc:	f06f 0301 	mvn.w	r3, #1
    69d0:	ebb3 0804 	subs.w	r8, r3, r4
    69d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    69d8:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    69dc:	f1b8 0f00 	cmp.w	r8, #0
    69e0:	f179 0100 	sbcs.w	r1, r9, #0
    69e4:	db1c      	blt.n	6a20 <z_add_timeout+0xc8>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    69e6:	4841      	ldr	r0, [pc, #260]	; (6aec <z_add_timeout+0x194>)
    69e8:	e9d0 1000 	ldrd	r1, r0, [r0]
    69ec:	1a5b      	subs	r3, r3, r1
    69ee:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    69f2:	1b1e      	subs	r6, r3, r4
    69f4:	eb62 0705 	sbc.w	r7, r2, r5
    69f8:	2e01      	cmp	r6, #1
    69fa:	f177 0300 	sbcs.w	r3, r7, #0
    69fe:	bfbc      	itt	lt
    6a00:	2601      	movlt	r6, #1
    6a02:	2700      	movlt	r7, #0
    6a04:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
    6a08:	4a39      	ldr	r2, [pc, #228]	; (6af0 <z_add_timeout+0x198>)
    6a0a:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6a0e:	4293      	cmp	r3, r2
    6a10:	d11d      	bne.n	6a4e <z_add_timeout+0xf6>
	node->prev = tail;
    6a12:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
    6a16:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
    6a1a:	f8c2 a004 	str.w	sl, [r2, #4]
}
    6a1e:	e02c      	b.n	6a7a <z_add_timeout+0x122>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    6a20:	f7ff ff4a 	bl	68b8 <elapsed>
    6a24:	1c63      	adds	r3, r4, #1
    6a26:	9300      	str	r3, [sp, #0]
    6a28:	f145 0300 	adc.w	r3, r5, #0
    6a2c:	9301      	str	r3, [sp, #4]
    6a2e:	e9dd 2300 	ldrd	r2, r3, [sp]
    6a32:	1812      	adds	r2, r2, r0
    6a34:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    6a38:	e9ca 2304 	strd	r2, r3, [sl, #16]
    6a3c:	e7e4      	b.n	6a08 <z_add_timeout+0xb0>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    6a3e:	1be0      	subs	r0, r4, r7
    6a40:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
    6a44:	42b3      	cmp	r3, r6
    6a46:	e9ca 0104 	strd	r0, r1, [sl, #16]
    6a4a:	d0e2      	beq.n	6a12 <z_add_timeout+0xba>
    6a4c:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    6a4e:	2b00      	cmp	r3, #0
    6a50:	d0df      	beq.n	6a12 <z_add_timeout+0xba>
			if (t->dticks > to->dticks) {
    6a52:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
    6a56:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    6a5a:	42bc      	cmp	r4, r7
    6a5c:	eb75 0108 	sbcs.w	r1, r5, r8
    6a60:	daed      	bge.n	6a3e <z_add_timeout+0xe6>
				t->dticks -= to->dticks;
    6a62:	1b38      	subs	r0, r7, r4
    6a64:	eb68 0105 	sbc.w	r1, r8, r5
    6a68:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    6a6c:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    6a6e:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
    6a72:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    6a76:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
    6a7a:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6a7c:	4293      	cmp	r3, r2
    6a7e:	d00b      	beq.n	6a98 <z_add_timeout+0x140>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    6a80:	459a      	cmp	sl, r3
    6a82:	d109      	bne.n	6a98 <z_add_timeout+0x140>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    6a84:	f7ff ff22 	bl	68cc <next_timeout>

			if (next_time == 0 ||
    6a88:	b118      	cbz	r0, 6a92 <z_add_timeout+0x13a>
			    _current_cpu->slice_ticks != next_time) {
    6a8a:	4b1a      	ldr	r3, [pc, #104]	; (6af4 <z_add_timeout+0x19c>)
			if (next_time == 0 ||
    6a8c:	691b      	ldr	r3, [r3, #16]
    6a8e:	4283      	cmp	r3, r0
    6a90:	d002      	beq.n	6a98 <z_add_timeout+0x140>
				sys_clock_set_timeout(next_time, false);
    6a92:	2100      	movs	r1, #0
    6a94:	f7fc fdfe 	bl	3694 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6a98:	4810      	ldr	r0, [pc, #64]	; (6adc <z_add_timeout+0x184>)
    6a9a:	f7ff fef5 	bl	6888 <z_spin_unlock_valid>
    6a9e:	b968      	cbnz	r0, 6abc <z_add_timeout+0x164>
    6aa0:	4a0f      	ldr	r2, [pc, #60]	; (6ae0 <z_add_timeout+0x188>)
    6aa2:	4915      	ldr	r1, [pc, #84]	; (6af8 <z_add_timeout+0x1a0>)
    6aa4:	480b      	ldr	r0, [pc, #44]	; (6ad4 <z_add_timeout+0x17c>)
    6aa6:	23ac      	movs	r3, #172	; 0xac
    6aa8:	f000 fe29 	bl	76fe <printk>
    6aac:	490b      	ldr	r1, [pc, #44]	; (6adc <z_add_timeout+0x184>)
    6aae:	4813      	ldr	r0, [pc, #76]	; (6afc <z_add_timeout+0x1a4>)
    6ab0:	f000 fe25 	bl	76fe <printk>
    6ab4:	480a      	ldr	r0, [pc, #40]	; (6ae0 <z_add_timeout+0x188>)
    6ab6:	21ac      	movs	r1, #172	; 0xac
    6ab8:	f000 fd4d 	bl	7556 <assert_post_action>
	__asm__ volatile(
    6abc:	f38b 8811 	msr	BASEPRI, fp
    6ac0:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    6ac4:	b003      	add	sp, #12
    6ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6aca:	bf00      	nop
    6acc:	00009220 	.word	0x00009220
    6ad0:	000091fc 	.word	0x000091fc
    6ad4:	000083db 	.word	0x000083db
    6ad8:	00008f21 	.word	0x00008f21
    6adc:	20000c0c 	.word	0x20000c0c
    6ae0:	000084ee 	.word	0x000084ee
    6ae4:	00008540 	.word	0x00008540
    6ae8:	00008555 	.word	0x00008555
    6aec:	200004e8 	.word	0x200004e8
    6af0:	20000174 	.word	0x20000174
    6af4:	20000bc8 	.word	0x20000bc8
    6af8:	00008514 	.word	0x00008514
    6afc:	0000852b 	.word	0x0000852b

00006b00 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    6b00:	b538      	push	{r3, r4, r5, lr}
    6b02:	4604      	mov	r4, r0
	__asm__ volatile(
    6b04:	f04f 0320 	mov.w	r3, #32
    6b08:	f3ef 8511 	mrs	r5, BASEPRI
    6b0c:	f383 8812 	msr	BASEPRI_MAX, r3
    6b10:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6b14:	481a      	ldr	r0, [pc, #104]	; (6b80 <z_abort_timeout+0x80>)
    6b16:	f7ff fea9 	bl	686c <z_spin_lock_valid>
    6b1a:	b968      	cbnz	r0, 6b38 <z_abort_timeout+0x38>
    6b1c:	4a19      	ldr	r2, [pc, #100]	; (6b84 <z_abort_timeout+0x84>)
    6b1e:	491a      	ldr	r1, [pc, #104]	; (6b88 <z_abort_timeout+0x88>)
    6b20:	481a      	ldr	r0, [pc, #104]	; (6b8c <z_abort_timeout+0x8c>)
    6b22:	2381      	movs	r3, #129	; 0x81
    6b24:	f000 fdeb 	bl	76fe <printk>
    6b28:	4915      	ldr	r1, [pc, #84]	; (6b80 <z_abort_timeout+0x80>)
    6b2a:	4819      	ldr	r0, [pc, #100]	; (6b90 <z_abort_timeout+0x90>)
    6b2c:	f000 fde7 	bl	76fe <printk>
    6b30:	4814      	ldr	r0, [pc, #80]	; (6b84 <z_abort_timeout+0x84>)
    6b32:	2181      	movs	r1, #129	; 0x81
    6b34:	f000 fd0f 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    6b38:	4811      	ldr	r0, [pc, #68]	; (6b80 <z_abort_timeout+0x80>)
    6b3a:	f7ff feb5 	bl	68a8 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    6b3e:	6823      	ldr	r3, [r4, #0]
    6b40:	b1db      	cbz	r3, 6b7a <z_abort_timeout+0x7a>
			remove_timeout(to);
    6b42:	4620      	mov	r0, r4
    6b44:	f7ff feee 	bl	6924 <remove_timeout>
			ret = 0;
    6b48:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6b4a:	480d      	ldr	r0, [pc, #52]	; (6b80 <z_abort_timeout+0x80>)
    6b4c:	f7ff fe9c 	bl	6888 <z_spin_unlock_valid>
    6b50:	b968      	cbnz	r0, 6b6e <z_abort_timeout+0x6e>
    6b52:	4a0c      	ldr	r2, [pc, #48]	; (6b84 <z_abort_timeout+0x84>)
    6b54:	490f      	ldr	r1, [pc, #60]	; (6b94 <z_abort_timeout+0x94>)
    6b56:	480d      	ldr	r0, [pc, #52]	; (6b8c <z_abort_timeout+0x8c>)
    6b58:	23ac      	movs	r3, #172	; 0xac
    6b5a:	f000 fdd0 	bl	76fe <printk>
    6b5e:	4908      	ldr	r1, [pc, #32]	; (6b80 <z_abort_timeout+0x80>)
    6b60:	480d      	ldr	r0, [pc, #52]	; (6b98 <z_abort_timeout+0x98>)
    6b62:	f000 fdcc 	bl	76fe <printk>
    6b66:	4807      	ldr	r0, [pc, #28]	; (6b84 <z_abort_timeout+0x84>)
    6b68:	21ac      	movs	r1, #172	; 0xac
    6b6a:	f000 fcf4 	bl	7556 <assert_post_action>
	__asm__ volatile(
    6b6e:	f385 8811 	msr	BASEPRI, r5
    6b72:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    6b76:	4620      	mov	r0, r4
    6b78:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    6b7a:	f06f 0415 	mvn.w	r4, #21
    6b7e:	e7e4      	b.n	6b4a <z_abort_timeout+0x4a>
    6b80:	20000c0c 	.word	0x20000c0c
    6b84:	000084ee 	.word	0x000084ee
    6b88:	00008540 	.word	0x00008540
    6b8c:	000083db 	.word	0x000083db
    6b90:	00008555 	.word	0x00008555
    6b94:	00008514 	.word	0x00008514
    6b98:	0000852b 	.word	0x0000852b

00006b9c <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    6b9c:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    6b9e:	f04f 0320 	mov.w	r3, #32
    6ba2:	f3ef 8511 	mrs	r5, BASEPRI
    6ba6:	f383 8812 	msr	BASEPRI_MAX, r3
    6baa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6bae:	4818      	ldr	r0, [pc, #96]	; (6c10 <z_get_next_timeout_expiry+0x74>)
    6bb0:	f7ff fe5c 	bl	686c <z_spin_lock_valid>
    6bb4:	b968      	cbnz	r0, 6bd2 <z_get_next_timeout_expiry+0x36>
    6bb6:	4a17      	ldr	r2, [pc, #92]	; (6c14 <z_get_next_timeout_expiry+0x78>)
    6bb8:	4917      	ldr	r1, [pc, #92]	; (6c18 <z_get_next_timeout_expiry+0x7c>)
    6bba:	4818      	ldr	r0, [pc, #96]	; (6c1c <z_get_next_timeout_expiry+0x80>)
    6bbc:	2381      	movs	r3, #129	; 0x81
    6bbe:	f000 fd9e 	bl	76fe <printk>
    6bc2:	4913      	ldr	r1, [pc, #76]	; (6c10 <z_get_next_timeout_expiry+0x74>)
    6bc4:	4816      	ldr	r0, [pc, #88]	; (6c20 <z_get_next_timeout_expiry+0x84>)
    6bc6:	f000 fd9a 	bl	76fe <printk>
    6bca:	4812      	ldr	r0, [pc, #72]	; (6c14 <z_get_next_timeout_expiry+0x78>)
    6bcc:	2181      	movs	r1, #129	; 0x81
    6bce:	f000 fcc2 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    6bd2:	480f      	ldr	r0, [pc, #60]	; (6c10 <z_get_next_timeout_expiry+0x74>)
    6bd4:	f7ff fe68 	bl	68a8 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    6bd8:	f7ff fe78 	bl	68cc <next_timeout>
    6bdc:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6bde:	480c      	ldr	r0, [pc, #48]	; (6c10 <z_get_next_timeout_expiry+0x74>)
    6be0:	f7ff fe52 	bl	6888 <z_spin_unlock_valid>
    6be4:	b968      	cbnz	r0, 6c02 <z_get_next_timeout_expiry+0x66>
    6be6:	4a0b      	ldr	r2, [pc, #44]	; (6c14 <z_get_next_timeout_expiry+0x78>)
    6be8:	490e      	ldr	r1, [pc, #56]	; (6c24 <z_get_next_timeout_expiry+0x88>)
    6bea:	480c      	ldr	r0, [pc, #48]	; (6c1c <z_get_next_timeout_expiry+0x80>)
    6bec:	23ac      	movs	r3, #172	; 0xac
    6bee:	f000 fd86 	bl	76fe <printk>
    6bf2:	4907      	ldr	r1, [pc, #28]	; (6c10 <z_get_next_timeout_expiry+0x74>)
    6bf4:	480c      	ldr	r0, [pc, #48]	; (6c28 <z_get_next_timeout_expiry+0x8c>)
    6bf6:	f000 fd82 	bl	76fe <printk>
    6bfa:	4806      	ldr	r0, [pc, #24]	; (6c14 <z_get_next_timeout_expiry+0x78>)
    6bfc:	21ac      	movs	r1, #172	; 0xac
    6bfe:	f000 fcaa 	bl	7556 <assert_post_action>
	__asm__ volatile(
    6c02:	f385 8811 	msr	BASEPRI, r5
    6c06:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    6c0a:	4620      	mov	r0, r4
    6c0c:	bd38      	pop	{r3, r4, r5, pc}
    6c0e:	bf00      	nop
    6c10:	20000c0c 	.word	0x20000c0c
    6c14:	000084ee 	.word	0x000084ee
    6c18:	00008540 	.word	0x00008540
    6c1c:	000083db 	.word	0x000083db
    6c20:	00008555 	.word	0x00008555
    6c24:	00008514 	.word	0x00008514
    6c28:	0000852b 	.word	0x0000852b

00006c2c <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    6c2c:	b570      	push	{r4, r5, r6, lr}
    6c2e:	4604      	mov	r4, r0
    6c30:	460d      	mov	r5, r1
	__asm__ volatile(
    6c32:	f04f 0320 	mov.w	r3, #32
    6c36:	f3ef 8611 	mrs	r6, BASEPRI
    6c3a:	f383 8812 	msr	BASEPRI_MAX, r3
    6c3e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6c42:	481b      	ldr	r0, [pc, #108]	; (6cb0 <z_set_timeout_expiry+0x84>)
    6c44:	f7ff fe12 	bl	686c <z_spin_lock_valid>
    6c48:	b968      	cbnz	r0, 6c66 <z_set_timeout_expiry+0x3a>
    6c4a:	4a1a      	ldr	r2, [pc, #104]	; (6cb4 <z_set_timeout_expiry+0x88>)
    6c4c:	491a      	ldr	r1, [pc, #104]	; (6cb8 <z_set_timeout_expiry+0x8c>)
    6c4e:	481b      	ldr	r0, [pc, #108]	; (6cbc <z_set_timeout_expiry+0x90>)
    6c50:	2381      	movs	r3, #129	; 0x81
    6c52:	f000 fd54 	bl	76fe <printk>
    6c56:	4916      	ldr	r1, [pc, #88]	; (6cb0 <z_set_timeout_expiry+0x84>)
    6c58:	4819      	ldr	r0, [pc, #100]	; (6cc0 <z_set_timeout_expiry+0x94>)
    6c5a:	f000 fd50 	bl	76fe <printk>
    6c5e:	4815      	ldr	r0, [pc, #84]	; (6cb4 <z_set_timeout_expiry+0x88>)
    6c60:	2181      	movs	r1, #129	; 0x81
    6c62:	f000 fc78 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    6c66:	4812      	ldr	r0, [pc, #72]	; (6cb0 <z_set_timeout_expiry+0x84>)
    6c68:	f7ff fe1e 	bl	68a8 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    6c6c:	f7ff fe2e 	bl	68cc <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    6c70:	2801      	cmp	r0, #1
    6c72:	dd05      	ble.n	6c80 <z_set_timeout_expiry+0x54>
    6c74:	42a0      	cmp	r0, r4
    6c76:	db03      	blt.n	6c80 <z_set_timeout_expiry+0x54>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    6c78:	4629      	mov	r1, r5
    6c7a:	4620      	mov	r0, r4
    6c7c:	f7fc fd0a 	bl	3694 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6c80:	480b      	ldr	r0, [pc, #44]	; (6cb0 <z_set_timeout_expiry+0x84>)
    6c82:	f7ff fe01 	bl	6888 <z_spin_unlock_valid>
    6c86:	b968      	cbnz	r0, 6ca4 <z_set_timeout_expiry+0x78>
    6c88:	4a0a      	ldr	r2, [pc, #40]	; (6cb4 <z_set_timeout_expiry+0x88>)
    6c8a:	490e      	ldr	r1, [pc, #56]	; (6cc4 <z_set_timeout_expiry+0x98>)
    6c8c:	480b      	ldr	r0, [pc, #44]	; (6cbc <z_set_timeout_expiry+0x90>)
    6c8e:	23ac      	movs	r3, #172	; 0xac
    6c90:	f000 fd35 	bl	76fe <printk>
    6c94:	4906      	ldr	r1, [pc, #24]	; (6cb0 <z_set_timeout_expiry+0x84>)
    6c96:	480c      	ldr	r0, [pc, #48]	; (6cc8 <z_set_timeout_expiry+0x9c>)
    6c98:	f000 fd31 	bl	76fe <printk>
    6c9c:	4805      	ldr	r0, [pc, #20]	; (6cb4 <z_set_timeout_expiry+0x88>)
    6c9e:	21ac      	movs	r1, #172	; 0xac
    6ca0:	f000 fc59 	bl	7556 <assert_post_action>
	__asm__ volatile(
    6ca4:	f386 8811 	msr	BASEPRI, r6
    6ca8:	f3bf 8f6f 	isb	sy
		}
	}
}
    6cac:	bd70      	pop	{r4, r5, r6, pc}
    6cae:	bf00      	nop
    6cb0:	20000c0c 	.word	0x20000c0c
    6cb4:	000084ee 	.word	0x000084ee
    6cb8:	00008540 	.word	0x00008540
    6cbc:	000083db 	.word	0x000083db
    6cc0:	00008555 	.word	0x00008555
    6cc4:	00008514 	.word	0x00008514
    6cc8:	0000852b 	.word	0x0000852b

00006ccc <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    6ccc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6cd0:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    6cd2:	f7fe fca7 	bl	5624 <z_time_slice>
	__asm__ volatile(
    6cd6:	f04f 0320 	mov.w	r3, #32
    6cda:	f3ef 8711 	mrs	r7, BASEPRI
    6cde:	f383 8812 	msr	BASEPRI_MAX, r3
    6ce2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6ce6:	4855      	ldr	r0, [pc, #340]	; (6e3c <sys_clock_announce+0x170>)
    6ce8:	f7ff fdc0 	bl	686c <z_spin_lock_valid>
    6cec:	b968      	cbnz	r0, 6d0a <sys_clock_announce+0x3e>
    6cee:	4a54      	ldr	r2, [pc, #336]	; (6e40 <sys_clock_announce+0x174>)
    6cf0:	4954      	ldr	r1, [pc, #336]	; (6e44 <sys_clock_announce+0x178>)
    6cf2:	4855      	ldr	r0, [pc, #340]	; (6e48 <sys_clock_announce+0x17c>)
    6cf4:	2381      	movs	r3, #129	; 0x81
    6cf6:	f000 fd02 	bl	76fe <printk>
    6cfa:	4950      	ldr	r1, [pc, #320]	; (6e3c <sys_clock_announce+0x170>)
    6cfc:	4853      	ldr	r0, [pc, #332]	; (6e4c <sys_clock_announce+0x180>)
    6cfe:	f000 fcfe 	bl	76fe <printk>
    6d02:	484f      	ldr	r0, [pc, #316]	; (6e40 <sys_clock_announce+0x174>)
    6d04:	2181      	movs	r1, #129	; 0x81
    6d06:	f000 fc26 	bl	7556 <assert_post_action>
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    6d0a:	4d51      	ldr	r5, [pc, #324]	; (6e50 <sys_clock_announce+0x184>)
    6d0c:	4e51      	ldr	r6, [pc, #324]	; (6e54 <sys_clock_announce+0x188>)
	z_spin_lock_set_owner(l);
    6d0e:	484b      	ldr	r0, [pc, #300]	; (6e3c <sys_clock_announce+0x170>)
	return list->head == list;
    6d10:	f8df a14c 	ldr.w	sl, [pc, #332]	; 6e60 <sys_clock_announce+0x194>
    6d14:	f7ff fdc8 	bl	68a8 <z_spin_lock_set_owner>
    6d18:	46b3      	mov	fp, r6
    6d1a:	602c      	str	r4, [r5, #0]
    6d1c:	e9d6 2300 	ldrd	r2, r3, [r6]
    6d20:	f8d5 c000 	ldr.w	ip, [r5]
    6d24:	f8da 4000 	ldr.w	r4, [sl]
    6d28:	e9cd 2300 	strd	r2, r3, [sp]
    6d2c:	4662      	mov	r2, ip
    6d2e:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6d30:	4554      	cmp	r4, sl
    6d32:	46e0      	mov	r8, ip
    6d34:	4699      	mov	r9, r3
    6d36:	d00c      	beq.n	6d52 <sys_clock_announce+0x86>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    6d38:	b15c      	cbz	r4, 6d52 <sys_clock_announce+0x86>
    6d3a:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    6d3e:	458c      	cmp	ip, r1
    6d40:	eb79 0302 	sbcs.w	r3, r9, r2
    6d44:	da2e      	bge.n	6da4 <sys_clock_announce+0xd8>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    6d46:	ebb1 000c 	subs.w	r0, r1, ip
    6d4a:	eb62 0109 	sbc.w	r1, r2, r9
    6d4e:	e9c4 0104 	strd	r0, r1, [r4, #16]
	}

	curr_tick += announce_remaining;
    6d52:	9a00      	ldr	r2, [sp, #0]
    6d54:	9901      	ldr	r1, [sp, #4]
    6d56:	eb18 0202 	adds.w	r2, r8, r2
    6d5a:	464b      	mov	r3, r9
    6d5c:	eb43 0101 	adc.w	r1, r3, r1
	announce_remaining = 0;
    6d60:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    6d62:	e9cb 2100 	strd	r2, r1, [fp]
	announce_remaining = 0;
    6d66:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    6d68:	f7ff fdb0 	bl	68cc <next_timeout>
    6d6c:	4621      	mov	r1, r4
    6d6e:	f7fc fc91 	bl	3694 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6d72:	4832      	ldr	r0, [pc, #200]	; (6e3c <sys_clock_announce+0x170>)
    6d74:	f7ff fd88 	bl	6888 <z_spin_unlock_valid>
    6d78:	b968      	cbnz	r0, 6d96 <sys_clock_announce+0xca>
    6d7a:	4a31      	ldr	r2, [pc, #196]	; (6e40 <sys_clock_announce+0x174>)
    6d7c:	4936      	ldr	r1, [pc, #216]	; (6e58 <sys_clock_announce+0x18c>)
    6d7e:	4832      	ldr	r0, [pc, #200]	; (6e48 <sys_clock_announce+0x17c>)
    6d80:	23ac      	movs	r3, #172	; 0xac
    6d82:	f000 fcbc 	bl	76fe <printk>
    6d86:	492d      	ldr	r1, [pc, #180]	; (6e3c <sys_clock_announce+0x170>)
    6d88:	4834      	ldr	r0, [pc, #208]	; (6e5c <sys_clock_announce+0x190>)
    6d8a:	f000 fcb8 	bl	76fe <printk>
    6d8e:	482c      	ldr	r0, [pc, #176]	; (6e40 <sys_clock_announce+0x174>)
    6d90:	21ac      	movs	r1, #172	; 0xac
    6d92:	f000 fbe0 	bl	7556 <assert_post_action>
	__asm__ volatile(
    6d96:	f387 8811 	msr	BASEPRI, r7
    6d9a:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    6d9e:	b003      	add	sp, #12
    6da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    6da4:	e9dd 8900 	ldrd	r8, r9, [sp]
		announce_remaining -= dt;
    6da8:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    6dac:	eb18 0801 	adds.w	r8, r8, r1
		t->dticks = 0;
    6db0:	f04f 0200 	mov.w	r2, #0
    6db4:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    6db8:	eb49 79e1 	adc.w	r9, r9, r1, asr #31
		announce_remaining -= dt;
    6dbc:	6028      	str	r0, [r5, #0]
		t->dticks = 0;
    6dbe:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    6dc2:	4620      	mov	r0, r4
		curr_tick += dt;
    6dc4:	e9c6 8900 	strd	r8, r9, [r6]
		remove_timeout(t);
    6dc8:	f7ff fdac 	bl	6924 <remove_timeout>
    6dcc:	481b      	ldr	r0, [pc, #108]	; (6e3c <sys_clock_announce+0x170>)
    6dce:	f7ff fd5b 	bl	6888 <z_spin_unlock_valid>
    6dd2:	b968      	cbnz	r0, 6df0 <sys_clock_announce+0x124>
    6dd4:	4a1a      	ldr	r2, [pc, #104]	; (6e40 <sys_clock_announce+0x174>)
    6dd6:	4920      	ldr	r1, [pc, #128]	; (6e58 <sys_clock_announce+0x18c>)
    6dd8:	481b      	ldr	r0, [pc, #108]	; (6e48 <sys_clock_announce+0x17c>)
    6dda:	23ac      	movs	r3, #172	; 0xac
    6ddc:	f000 fc8f 	bl	76fe <printk>
    6de0:	4916      	ldr	r1, [pc, #88]	; (6e3c <sys_clock_announce+0x170>)
    6de2:	481e      	ldr	r0, [pc, #120]	; (6e5c <sys_clock_announce+0x190>)
    6de4:	f000 fc8b 	bl	76fe <printk>
    6de8:	4815      	ldr	r0, [pc, #84]	; (6e40 <sys_clock_announce+0x174>)
    6dea:	21ac      	movs	r1, #172	; 0xac
    6dec:	f000 fbb3 	bl	7556 <assert_post_action>
    6df0:	f387 8811 	msr	BASEPRI, r7
    6df4:	f3bf 8f6f 	isb	sy
		t->fn(t);
    6df8:	68a3      	ldr	r3, [r4, #8]
    6dfa:	4620      	mov	r0, r4
    6dfc:	4798      	blx	r3
	__asm__ volatile(
    6dfe:	f04f 0320 	mov.w	r3, #32
    6e02:	f3ef 8711 	mrs	r7, BASEPRI
    6e06:	f383 8812 	msr	BASEPRI_MAX, r3
    6e0a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6e0e:	480b      	ldr	r0, [pc, #44]	; (6e3c <sys_clock_announce+0x170>)
    6e10:	f7ff fd2c 	bl	686c <z_spin_lock_valid>
    6e14:	b968      	cbnz	r0, 6e32 <sys_clock_announce+0x166>
    6e16:	4a0a      	ldr	r2, [pc, #40]	; (6e40 <sys_clock_announce+0x174>)
    6e18:	490a      	ldr	r1, [pc, #40]	; (6e44 <sys_clock_announce+0x178>)
    6e1a:	480b      	ldr	r0, [pc, #44]	; (6e48 <sys_clock_announce+0x17c>)
    6e1c:	2381      	movs	r3, #129	; 0x81
    6e1e:	f000 fc6e 	bl	76fe <printk>
    6e22:	4906      	ldr	r1, [pc, #24]	; (6e3c <sys_clock_announce+0x170>)
    6e24:	4809      	ldr	r0, [pc, #36]	; (6e4c <sys_clock_announce+0x180>)
    6e26:	f000 fc6a 	bl	76fe <printk>
    6e2a:	4805      	ldr	r0, [pc, #20]	; (6e40 <sys_clock_announce+0x174>)
    6e2c:	2181      	movs	r1, #129	; 0x81
    6e2e:	f000 fb92 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    6e32:	4802      	ldr	r0, [pc, #8]	; (6e3c <sys_clock_announce+0x170>)
    6e34:	f7ff fd38 	bl	68a8 <z_spin_lock_set_owner>
	return k;
    6e38:	e770      	b.n	6d1c <sys_clock_announce+0x50>
    6e3a:	bf00      	nop
    6e3c:	20000c0c 	.word	0x20000c0c
    6e40:	000084ee 	.word	0x000084ee
    6e44:	00008540 	.word	0x00008540
    6e48:	000083db 	.word	0x000083db
    6e4c:	00008555 	.word	0x00008555
    6e50:	20000c08 	.word	0x20000c08
    6e54:	200004e8 	.word	0x200004e8
    6e58:	00008514 	.word	0x00008514
    6e5c:	0000852b 	.word	0x0000852b
    6e60:	20000174 	.word	0x20000174

00006e64 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    6e64:	b570      	push	{r4, r5, r6, lr}
    6e66:	f04f 0320 	mov.w	r3, #32
    6e6a:	f3ef 8611 	mrs	r6, BASEPRI
    6e6e:	f383 8812 	msr	BASEPRI_MAX, r3
    6e72:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6e76:	481b      	ldr	r0, [pc, #108]	; (6ee4 <sys_clock_tick_get+0x80>)
    6e78:	f7ff fcf8 	bl	686c <z_spin_lock_valid>
    6e7c:	b968      	cbnz	r0, 6e9a <sys_clock_tick_get+0x36>
    6e7e:	4a1a      	ldr	r2, [pc, #104]	; (6ee8 <sys_clock_tick_get+0x84>)
    6e80:	491a      	ldr	r1, [pc, #104]	; (6eec <sys_clock_tick_get+0x88>)
    6e82:	481b      	ldr	r0, [pc, #108]	; (6ef0 <sys_clock_tick_get+0x8c>)
    6e84:	2381      	movs	r3, #129	; 0x81
    6e86:	f000 fc3a 	bl	76fe <printk>
    6e8a:	4916      	ldr	r1, [pc, #88]	; (6ee4 <sys_clock_tick_get+0x80>)
    6e8c:	4819      	ldr	r0, [pc, #100]	; (6ef4 <sys_clock_tick_get+0x90>)
    6e8e:	f000 fc36 	bl	76fe <printk>
    6e92:	4815      	ldr	r0, [pc, #84]	; (6ee8 <sys_clock_tick_get+0x84>)
    6e94:	2181      	movs	r1, #129	; 0x81
    6e96:	f000 fb5e 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    6e9a:	4812      	ldr	r0, [pc, #72]	; (6ee4 <sys_clock_tick_get+0x80>)
    6e9c:	f7ff fd04 	bl	68a8 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    6ea0:	f7fc fc28 	bl	36f4 <sys_clock_elapsed>
    6ea4:	4b14      	ldr	r3, [pc, #80]	; (6ef8 <sys_clock_tick_get+0x94>)
    6ea6:	e9d3 4500 	ldrd	r4, r5, [r3]
    6eaa:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6eac:	480d      	ldr	r0, [pc, #52]	; (6ee4 <sys_clock_tick_get+0x80>)
    6eae:	f145 0500 	adc.w	r5, r5, #0
    6eb2:	f7ff fce9 	bl	6888 <z_spin_unlock_valid>
    6eb6:	b968      	cbnz	r0, 6ed4 <sys_clock_tick_get+0x70>
    6eb8:	4a0b      	ldr	r2, [pc, #44]	; (6ee8 <sys_clock_tick_get+0x84>)
    6eba:	4910      	ldr	r1, [pc, #64]	; (6efc <sys_clock_tick_get+0x98>)
    6ebc:	480c      	ldr	r0, [pc, #48]	; (6ef0 <sys_clock_tick_get+0x8c>)
    6ebe:	23ac      	movs	r3, #172	; 0xac
    6ec0:	f000 fc1d 	bl	76fe <printk>
    6ec4:	4907      	ldr	r1, [pc, #28]	; (6ee4 <sys_clock_tick_get+0x80>)
    6ec6:	480e      	ldr	r0, [pc, #56]	; (6f00 <sys_clock_tick_get+0x9c>)
    6ec8:	f000 fc19 	bl	76fe <printk>
    6ecc:	4806      	ldr	r0, [pc, #24]	; (6ee8 <sys_clock_tick_get+0x84>)
    6ece:	21ac      	movs	r1, #172	; 0xac
    6ed0:	f000 fb41 	bl	7556 <assert_post_action>
	__asm__ volatile(
    6ed4:	f386 8811 	msr	BASEPRI, r6
    6ed8:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    6edc:	4620      	mov	r0, r4
    6ede:	4629      	mov	r1, r5
    6ee0:	bd70      	pop	{r4, r5, r6, pc}
    6ee2:	bf00      	nop
    6ee4:	20000c0c 	.word	0x20000c0c
    6ee8:	000084ee 	.word	0x000084ee
    6eec:	00008540 	.word	0x00008540
    6ef0:	000083db 	.word	0x000083db
    6ef4:	00008555 	.word	0x00008555
    6ef8:	200004e8 	.word	0x200004e8
    6efc:	00008514 	.word	0x00008514
    6f00:	0000852b 	.word	0x0000852b

00006f04 <z_timer_expiration_handler>:
 * @param t  Timeout used by the timer.
 *
 * @return N/A
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    6f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6f06:	4604      	mov	r4, r0
	__asm__ volatile(
    6f08:	f04f 0320 	mov.w	r3, #32
    6f0c:	f3ef 8511 	mrs	r5, BASEPRI
    6f10:	f383 8812 	msr	BASEPRI_MAX, r3
    6f14:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6f18:	484c      	ldr	r0, [pc, #304]	; (704c <z_timer_expiration_handler+0x148>)
    6f1a:	f7ff fca7 	bl	686c <z_spin_lock_valid>
    6f1e:	b968      	cbnz	r0, 6f3c <z_timer_expiration_handler+0x38>
    6f20:	4a4b      	ldr	r2, [pc, #300]	; (7050 <z_timer_expiration_handler+0x14c>)
    6f22:	494c      	ldr	r1, [pc, #304]	; (7054 <z_timer_expiration_handler+0x150>)
    6f24:	484c      	ldr	r0, [pc, #304]	; (7058 <z_timer_expiration_handler+0x154>)
    6f26:	2381      	movs	r3, #129	; 0x81
    6f28:	f000 fbe9 	bl	76fe <printk>
    6f2c:	4947      	ldr	r1, [pc, #284]	; (704c <z_timer_expiration_handler+0x148>)
    6f2e:	484b      	ldr	r0, [pc, #300]	; (705c <z_timer_expiration_handler+0x158>)
    6f30:	f000 fbe5 	bl	76fe <printk>
    6f34:	4846      	ldr	r0, [pc, #280]	; (7050 <z_timer_expiration_handler+0x14c>)
    6f36:	2181      	movs	r1, #129	; 0x81
    6f38:	f000 fb0d 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    6f3c:	4843      	ldr	r0, [pc, #268]	; (704c <z_timer_expiration_handler+0x148>)
    6f3e:	f7ff fcb3 	bl	68a8 <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    6f42:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
    6f46:	1c56      	adds	r6, r2, #1
    6f48:	f143 0700 	adc.w	r7, r3, #0
    6f4c:	2f00      	cmp	r7, #0
    6f4e:	bf08      	it	eq
    6f50:	2e02      	cmpeq	r6, #2
    6f52:	d303      	bcc.n	6f5c <z_timer_expiration_handler+0x58>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    6f54:	4942      	ldr	r1, [pc, #264]	; (7060 <z_timer_expiration_handler+0x15c>)
    6f56:	4620      	mov	r0, r4
    6f58:	f7ff fcfe 	bl	6958 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    6f5c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    6f5e:	3301      	adds	r3, #1
    6f60:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    6f62:	6a23      	ldr	r3, [r4, #32]
    6f64:	2b00      	cmp	r3, #0
    6f66:	d035      	beq.n	6fd4 <z_timer_expiration_handler+0xd0>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6f68:	4838      	ldr	r0, [pc, #224]	; (704c <z_timer_expiration_handler+0x148>)
    6f6a:	f7ff fc8d 	bl	6888 <z_spin_unlock_valid>
    6f6e:	b968      	cbnz	r0, 6f8c <z_timer_expiration_handler+0x88>
    6f70:	4a37      	ldr	r2, [pc, #220]	; (7050 <z_timer_expiration_handler+0x14c>)
    6f72:	493c      	ldr	r1, [pc, #240]	; (7064 <z_timer_expiration_handler+0x160>)
    6f74:	4838      	ldr	r0, [pc, #224]	; (7058 <z_timer_expiration_handler+0x154>)
    6f76:	23ac      	movs	r3, #172	; 0xac
    6f78:	f000 fbc1 	bl	76fe <printk>
    6f7c:	4933      	ldr	r1, [pc, #204]	; (704c <z_timer_expiration_handler+0x148>)
    6f7e:	483a      	ldr	r0, [pc, #232]	; (7068 <z_timer_expiration_handler+0x164>)
    6f80:	f000 fbbd 	bl	76fe <printk>
    6f84:	4832      	ldr	r0, [pc, #200]	; (7050 <z_timer_expiration_handler+0x14c>)
    6f86:	21ac      	movs	r1, #172	; 0xac
    6f88:	f000 fae5 	bl	7556 <assert_post_action>
	__asm__ volatile(
    6f8c:	f385 8811 	msr	BASEPRI, r5
    6f90:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    6f94:	6a23      	ldr	r3, [r4, #32]
    6f96:	4620      	mov	r0, r4
    6f98:	4798      	blx	r3
	__asm__ volatile(
    6f9a:	f04f 0320 	mov.w	r3, #32
    6f9e:	f3ef 8511 	mrs	r5, BASEPRI
    6fa2:	f383 8812 	msr	BASEPRI_MAX, r3
    6fa6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6faa:	4828      	ldr	r0, [pc, #160]	; (704c <z_timer_expiration_handler+0x148>)
    6fac:	f7ff fc5e 	bl	686c <z_spin_lock_valid>
    6fb0:	b968      	cbnz	r0, 6fce <z_timer_expiration_handler+0xca>
    6fb2:	4a27      	ldr	r2, [pc, #156]	; (7050 <z_timer_expiration_handler+0x14c>)
    6fb4:	4927      	ldr	r1, [pc, #156]	; (7054 <z_timer_expiration_handler+0x150>)
    6fb6:	4828      	ldr	r0, [pc, #160]	; (7058 <z_timer_expiration_handler+0x154>)
    6fb8:	2381      	movs	r3, #129	; 0x81
    6fba:	f000 fba0 	bl	76fe <printk>
    6fbe:	4923      	ldr	r1, [pc, #140]	; (704c <z_timer_expiration_handler+0x148>)
    6fc0:	4826      	ldr	r0, [pc, #152]	; (705c <z_timer_expiration_handler+0x158>)
    6fc2:	f000 fb9c 	bl	76fe <printk>
    6fc6:	4822      	ldr	r0, [pc, #136]	; (7050 <z_timer_expiration_handler+0x14c>)
    6fc8:	2181      	movs	r1, #129	; 0x81
    6fca:	f000 fac4 	bl	7556 <assert_post_action>
	z_spin_lock_set_owner(l);
    6fce:	481f      	ldr	r0, [pc, #124]	; (704c <z_timer_expiration_handler+0x148>)
    6fd0:	f7ff fc6a 	bl	68a8 <z_spin_lock_set_owner>
	return list->head == list;
    6fd4:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6fd8:	42a6      	cmp	r6, r4
    6fda:	d000      	beq.n	6fde <z_timer_expiration_handler+0xda>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    6fdc:	b9b6      	cbnz	r6, 700c <z_timer_expiration_handler+0x108>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6fde:	481b      	ldr	r0, [pc, #108]	; (704c <z_timer_expiration_handler+0x148>)
    6fe0:	f7ff fc52 	bl	6888 <z_spin_unlock_valid>
    6fe4:	b968      	cbnz	r0, 7002 <z_timer_expiration_handler+0xfe>
    6fe6:	4a1a      	ldr	r2, [pc, #104]	; (7050 <z_timer_expiration_handler+0x14c>)
    6fe8:	491e      	ldr	r1, [pc, #120]	; (7064 <z_timer_expiration_handler+0x160>)
    6fea:	481b      	ldr	r0, [pc, #108]	; (7058 <z_timer_expiration_handler+0x154>)
    6fec:	23ac      	movs	r3, #172	; 0xac
    6fee:	f000 fb86 	bl	76fe <printk>
    6ff2:	4916      	ldr	r1, [pc, #88]	; (704c <z_timer_expiration_handler+0x148>)
    6ff4:	481c      	ldr	r0, [pc, #112]	; (7068 <z_timer_expiration_handler+0x164>)
    6ff6:	f000 fb82 	bl	76fe <printk>
    6ffa:	4815      	ldr	r0, [pc, #84]	; (7050 <z_timer_expiration_handler+0x14c>)
    6ffc:	21ac      	movs	r1, #172	; 0xac
    6ffe:	f000 faaa 	bl	7556 <assert_post_action>
	__asm__ volatile(
    7002:	f385 8811 	msr	BASEPRI, r5
    7006:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    700a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	z_unpend_thread_no_timeout(thread);
    700c:	4630      	mov	r0, r6
    700e:	f7fe f937 	bl	5280 <z_unpend_thread_no_timeout>
    7012:	2300      	movs	r3, #0
    7014:	480d      	ldr	r0, [pc, #52]	; (704c <z_timer_expiration_handler+0x148>)
    7016:	67b3      	str	r3, [r6, #120]	; 0x78
    7018:	f7ff fc36 	bl	6888 <z_spin_unlock_valid>
    701c:	b968      	cbnz	r0, 703a <z_timer_expiration_handler+0x136>
    701e:	4a0c      	ldr	r2, [pc, #48]	; (7050 <z_timer_expiration_handler+0x14c>)
    7020:	4910      	ldr	r1, [pc, #64]	; (7064 <z_timer_expiration_handler+0x160>)
    7022:	480d      	ldr	r0, [pc, #52]	; (7058 <z_timer_expiration_handler+0x154>)
    7024:	23ac      	movs	r3, #172	; 0xac
    7026:	f000 fb6a 	bl	76fe <printk>
    702a:	4908      	ldr	r1, [pc, #32]	; (704c <z_timer_expiration_handler+0x148>)
    702c:	480e      	ldr	r0, [pc, #56]	; (7068 <z_timer_expiration_handler+0x164>)
    702e:	f000 fb66 	bl	76fe <printk>
    7032:	4807      	ldr	r0, [pc, #28]	; (7050 <z_timer_expiration_handler+0x14c>)
    7034:	21ac      	movs	r1, #172	; 0xac
    7036:	f000 fa8e 	bl	7556 <assert_post_action>
    703a:	f385 8811 	msr	BASEPRI, r5
    703e:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    7042:	4630      	mov	r0, r6
}
    7044:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_ready_thread(thread);
    7048:	f7fe bbb6 	b.w	57b8 <z_ready_thread>
    704c:	20000c10 	.word	0x20000c10
    7050:	000084ee 	.word	0x000084ee
    7054:	00008540 	.word	0x00008540
    7058:	000083db 	.word	0x000083db
    705c:	00008555 	.word	0x00008555
    7060:	00006f05 	.word	0x00006f05
    7064:	00008514 	.word	0x00008514
    7068:	0000852b 	.word	0x0000852b

0000706c <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    706c:	e92d 4f73 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, lr}
    7070:	4619      	mov	r1, r3
    7072:	4606      	mov	r6, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7074:	1c4c      	adds	r4, r1, #1
{
    7076:	4610      	mov	r0, r2
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7078:	bf08      	it	eq
    707a:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    707e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
    7082:	4680      	mov	r8, r0
    7084:	4689      	mov	r9, r1
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    7086:	d04c      	beq.n	7122 <z_impl_k_timer_start+0xb6>
    7088:	461d      	mov	r5, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    708a:	1c6b      	adds	r3, r5, #1
    708c:	bf08      	it	eq
    708e:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    7092:	4614      	mov	r4, r2
    7094:	d019      	beq.n	70ca <z_impl_k_timer_start+0x5e>
    7096:	ea54 0305 	orrs.w	r3, r4, r5
    709a:	d016      	beq.n	70ca <z_impl_k_timer_start+0x5e>
	    Z_TICK_ABS(period.ticks) < 0) {
    709c:	f06f 0301 	mvn.w	r3, #1
    70a0:	ebb3 0a02 	subs.w	sl, r3, r2
    70a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    70a8:	eb63 0b05 	sbc.w	fp, r3, r5
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    70ac:	f1ba 0f00 	cmp.w	sl, #0
    70b0:	f17b 0300 	sbcs.w	r3, fp, #0
    70b4:	da09      	bge.n	70ca <z_impl_k_timer_start+0x5e>
		period.ticks = MAX(period.ticks - 1, 1);
    70b6:	f112 34ff 	adds.w	r4, r2, #4294967295	; 0xffffffff
    70ba:	f145 35ff 	adc.w	r5, r5, #4294967295	; 0xffffffff
    70be:	2c01      	cmp	r4, #1
    70c0:	f175 0300 	sbcs.w	r3, r5, #0
    70c4:	bfbc      	itt	lt
    70c6:	2401      	movlt	r4, #1
    70c8:	2500      	movlt	r5, #0
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    70ca:	f06f 0301 	mvn.w	r3, #1
    70ce:	1a1b      	subs	r3, r3, r0
    70d0:	9300      	str	r3, [sp, #0]
    70d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    70d6:	eb63 0301 	sbc.w	r3, r3, r1
    70da:	9301      	str	r3, [sp, #4]
    70dc:	e9dd 2300 	ldrd	r2, r3, [sp]
    70e0:	2a00      	cmp	r2, #0
    70e2:	f173 0300 	sbcs.w	r3, r3, #0
    70e6:	da0c      	bge.n	7102 <z_impl_k_timer_start+0x96>
		duration.ticks = MAX(duration.ticks - 1, 0);
    70e8:	f110 38ff 	adds.w	r8, r0, #4294967295	; 0xffffffff
    70ec:	f141 39ff 	adc.w	r9, r1, #4294967295	; 0xffffffff
    70f0:	f1b8 0f00 	cmp.w	r8, #0
    70f4:	f179 0300 	sbcs.w	r3, r9, #0
    70f8:	bfbc      	itt	lt
    70fa:	f04f 0800 	movlt.w	r8, #0
    70fe:	f04f 0900 	movlt.w	r9, #0
	}

	(void)z_abort_timeout(&timer->timeout);
    7102:	4630      	mov	r0, r6
    7104:	f7ff fcfc 	bl	6b00 <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    7108:	2300      	movs	r3, #0

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    710a:	4907      	ldr	r1, [pc, #28]	; (7128 <z_impl_k_timer_start+0xbc>)
	timer->status = 0U;
    710c:	6333      	str	r3, [r6, #48]	; 0x30
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    710e:	4642      	mov	r2, r8
    7110:	464b      	mov	r3, r9
    7112:	4630      	mov	r0, r6
	timer->period = period;
    7114:	e9c6 450a 	strd	r4, r5, [r6, #40]	; 0x28
		     duration);
}
    7118:	b002      	add	sp, #8
    711a:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    711e:	f7ff bc1b 	b.w	6958 <z_add_timeout>
}
    7122:	b002      	add	sp, #8
    7124:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
    7128:	00006f05 	.word	0x00006f05

0000712c <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    712c:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    712e:	4806      	ldr	r0, [pc, #24]	; (7148 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    7130:	4a06      	ldr	r2, [pc, #24]	; (714c <z_data_copy+0x20>)
    7132:	4907      	ldr	r1, [pc, #28]	; (7150 <z_data_copy+0x24>)
    7134:	1a12      	subs	r2, r2, r0
    7136:	f000 fb2c 	bl	7792 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    713a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    713e:	4a05      	ldr	r2, [pc, #20]	; (7154 <z_data_copy+0x28>)
    7140:	4905      	ldr	r1, [pc, #20]	; (7158 <z_data_copy+0x2c>)
    7142:	4806      	ldr	r0, [pc, #24]	; (715c <z_data_copy+0x30>)
    7144:	f000 bb25 	b.w	7792 <memcpy>
    7148:	20000000 	.word	0x20000000
    714c:	20000248 	.word	0x20000248
    7150:	00009278 	.word	0x00009278
    7154:	00000000 	.word	0x00000000
    7158:	00009278 	.word	0x00009278
    715c:	20000000 	.word	0x20000000

00007160 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    7160:	4a02      	ldr	r2, [pc, #8]	; (716c <boot_banner+0xc>)
    7162:	4903      	ldr	r1, [pc, #12]	; (7170 <boot_banner+0x10>)
    7164:	4803      	ldr	r0, [pc, #12]	; (7174 <boot_banner+0x14>)
    7166:	f000 baca 	b.w	76fe <printk>
    716a:	bf00      	nop
    716c:	00008f23 	.word	0x00008f23
    7170:	00009240 	.word	0x00009240
    7174:	0000924f 	.word	0x0000924f

00007178 <nrf_cc3xx_platform_init_no_rng>:
    7178:	b510      	push	{r4, lr}
    717a:	4c0a      	ldr	r4, [pc, #40]	; (71a4 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    717c:	6823      	ldr	r3, [r4, #0]
    717e:	b11b      	cbz	r3, 7188 <nrf_cc3xx_platform_init_no_rng+0x10>
    7180:	2301      	movs	r3, #1
    7182:	6023      	str	r3, [r4, #0]
    7184:	2000      	movs	r0, #0
    7186:	bd10      	pop	{r4, pc}
    7188:	f000 f8d6 	bl	7338 <CC_LibInitNoRng>
    718c:	2800      	cmp	r0, #0
    718e:	d0f7      	beq.n	7180 <nrf_cc3xx_platform_init_no_rng+0x8>
    7190:	3801      	subs	r0, #1
    7192:	2806      	cmp	r0, #6
    7194:	d803      	bhi.n	719e <nrf_cc3xx_platform_init_no_rng+0x26>
    7196:	4b04      	ldr	r3, [pc, #16]	; (71a8 <nrf_cc3xx_platform_init_no_rng+0x30>)
    7198:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    719c:	bd10      	pop	{r4, pc}
    719e:	4803      	ldr	r0, [pc, #12]	; (71ac <nrf_cc3xx_platform_init_no_rng+0x34>)
    71a0:	bd10      	pop	{r4, pc}
    71a2:	bf00      	nop
    71a4:	20000c14 	.word	0x20000c14
    71a8:	000082a0 	.word	0x000082a0
    71ac:	ffff8ffe 	.word	0xffff8ffe

000071b0 <nrf_cc3xx_platform_abort>:
    71b0:	f3bf 8f4f 	dsb	sy
    71b4:	4905      	ldr	r1, [pc, #20]	; (71cc <nrf_cc3xx_platform_abort+0x1c>)
    71b6:	4b06      	ldr	r3, [pc, #24]	; (71d0 <nrf_cc3xx_platform_abort+0x20>)
    71b8:	68ca      	ldr	r2, [r1, #12]
    71ba:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    71be:	4313      	orrs	r3, r2
    71c0:	60cb      	str	r3, [r1, #12]
    71c2:	f3bf 8f4f 	dsb	sy
    71c6:	bf00      	nop
    71c8:	e7fd      	b.n	71c6 <nrf_cc3xx_platform_abort+0x16>
    71ca:	bf00      	nop
    71cc:	e000ed00 	.word	0xe000ed00
    71d0:	05fa0004 	.word	0x05fa0004

000071d4 <CC_PalAbort>:
    71d4:	b4f0      	push	{r4, r5, r6, r7}
    71d6:	4f09      	ldr	r7, [pc, #36]	; (71fc <CC_PalAbort+0x28>)
    71d8:	4e09      	ldr	r6, [pc, #36]	; (7200 <CC_PalAbort+0x2c>)
    71da:	4c0a      	ldr	r4, [pc, #40]	; (7204 <CC_PalAbort+0x30>)
    71dc:	4a0a      	ldr	r2, [pc, #40]	; (7208 <CC_PalAbort+0x34>)
    71de:	4d0b      	ldr	r5, [pc, #44]	; (720c <CC_PalAbort+0x38>)
    71e0:	490b      	ldr	r1, [pc, #44]	; (7210 <CC_PalAbort+0x3c>)
    71e2:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    71e6:	603b      	str	r3, [r7, #0]
    71e8:	6852      	ldr	r2, [r2, #4]
    71ea:	6033      	str	r3, [r6, #0]
    71ec:	6023      	str	r3, [r4, #0]
    71ee:	2400      	movs	r4, #0
    71f0:	602b      	str	r3, [r5, #0]
    71f2:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    71f6:	bcf0      	pop	{r4, r5, r6, r7}
    71f8:	4710      	bx	r2
    71fa:	bf00      	nop
    71fc:	5002b400 	.word	0x5002b400
    7200:	5002b404 	.word	0x5002b404
    7204:	5002b408 	.word	0x5002b408
    7208:	2000017c 	.word	0x2000017c
    720c:	5002b40c 	.word	0x5002b40c
    7210:	5002a000 	.word	0x5002a000

00007214 <nrf_cc3xx_platform_set_abort>:
    7214:	e9d0 1200 	ldrd	r1, r2, [r0]
    7218:	4b01      	ldr	r3, [pc, #4]	; (7220 <nrf_cc3xx_platform_set_abort+0xc>)
    721a:	e9c3 1200 	strd	r1, r2, [r3]
    721e:	4770      	bx	lr
    7220:	2000017c 	.word	0x2000017c

00007224 <mutex_free>:
    7224:	b510      	push	{r4, lr}
    7226:	4604      	mov	r4, r0
    7228:	b130      	cbz	r0, 7238 <mutex_free+0x14>
    722a:	6863      	ldr	r3, [r4, #4]
    722c:	06db      	lsls	r3, r3, #27
    722e:	d502      	bpl.n	7236 <mutex_free+0x12>
    7230:	2300      	movs	r3, #0
    7232:	6023      	str	r3, [r4, #0]
    7234:	6063      	str	r3, [r4, #4]
    7236:	bd10      	pop	{r4, pc}
    7238:	4b02      	ldr	r3, [pc, #8]	; (7244 <mutex_free+0x20>)
    723a:	4803      	ldr	r0, [pc, #12]	; (7248 <mutex_free+0x24>)
    723c:	685b      	ldr	r3, [r3, #4]
    723e:	4798      	blx	r3
    7240:	e7f3      	b.n	722a <mutex_free+0x6>
    7242:	bf00      	nop
    7244:	2000017c 	.word	0x2000017c
    7248:	000082bc 	.word	0x000082bc

0000724c <mutex_unlock>:
    724c:	b168      	cbz	r0, 726a <mutex_unlock+0x1e>
    724e:	6843      	ldr	r3, [r0, #4]
    7250:	b13b      	cbz	r3, 7262 <mutex_unlock+0x16>
    7252:	06db      	lsls	r3, r3, #27
    7254:	d507      	bpl.n	7266 <mutex_unlock+0x1a>
    7256:	f3bf 8f5f 	dmb	sy
    725a:	2300      	movs	r3, #0
    725c:	6003      	str	r3, [r0, #0]
    725e:	4618      	mov	r0, r3
    7260:	4770      	bx	lr
    7262:	4803      	ldr	r0, [pc, #12]	; (7270 <mutex_unlock+0x24>)
    7264:	4770      	bx	lr
    7266:	4803      	ldr	r0, [pc, #12]	; (7274 <mutex_unlock+0x28>)
    7268:	4770      	bx	lr
    726a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    726e:	4770      	bx	lr
    7270:	ffff8fea 	.word	0xffff8fea
    7274:	ffff8fe9 	.word	0xffff8fe9

00007278 <mutex_init>:
    7278:	b510      	push	{r4, lr}
    727a:	4604      	mov	r4, r0
    727c:	b120      	cbz	r0, 7288 <mutex_init+0x10>
    727e:	2200      	movs	r2, #0
    7280:	2311      	movs	r3, #17
    7282:	6022      	str	r2, [r4, #0]
    7284:	6063      	str	r3, [r4, #4]
    7286:	bd10      	pop	{r4, pc}
    7288:	4801      	ldr	r0, [pc, #4]	; (7290 <mutex_init+0x18>)
    728a:	f7ff ffa3 	bl	71d4 <CC_PalAbort>
    728e:	e7f6      	b.n	727e <mutex_init+0x6>
    7290:	000082e4 	.word	0x000082e4

00007294 <mutex_lock>:
    7294:	b1c0      	cbz	r0, 72c8 <mutex_lock+0x34>
    7296:	6843      	ldr	r3, [r0, #4]
    7298:	b1a3      	cbz	r3, 72c4 <mutex_lock+0x30>
    729a:	06db      	lsls	r3, r3, #27
    729c:	d510      	bpl.n	72c0 <mutex_lock+0x2c>
    729e:	2201      	movs	r2, #1
    72a0:	f3bf 8f5b 	dmb	ish
    72a4:	e850 3f00 	ldrex	r3, [r0]
    72a8:	e840 2100 	strex	r1, r2, [r0]
    72ac:	2900      	cmp	r1, #0
    72ae:	d1f9      	bne.n	72a4 <mutex_lock+0x10>
    72b0:	f3bf 8f5b 	dmb	ish
    72b4:	2b01      	cmp	r3, #1
    72b6:	d0f3      	beq.n	72a0 <mutex_lock+0xc>
    72b8:	f3bf 8f5f 	dmb	sy
    72bc:	2000      	movs	r0, #0
    72be:	4770      	bx	lr
    72c0:	4803      	ldr	r0, [pc, #12]	; (72d0 <mutex_lock+0x3c>)
    72c2:	4770      	bx	lr
    72c4:	4803      	ldr	r0, [pc, #12]	; (72d4 <mutex_lock+0x40>)
    72c6:	4770      	bx	lr
    72c8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    72cc:	4770      	bx	lr
    72ce:	bf00      	nop
    72d0:	ffff8fe9 	.word	0xffff8fe9
    72d4:	ffff8fea 	.word	0xffff8fea

000072d8 <nrf_cc3xx_platform_set_mutexes>:
    72d8:	b570      	push	{r4, r5, r6, lr}
    72da:	e9d0 2300 	ldrd	r2, r3, [r0]
    72de:	4c13      	ldr	r4, [pc, #76]	; (732c <nrf_cc3xx_platform_set_mutexes+0x54>)
    72e0:	4d13      	ldr	r5, [pc, #76]	; (7330 <nrf_cc3xx_platform_set_mutexes+0x58>)
    72e2:	e9c4 2300 	strd	r2, r3, [r4]
    72e6:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    72ea:	e9c4 6302 	strd	r6, r3, [r4, #8]
    72ee:	4b11      	ldr	r3, [pc, #68]	; (7334 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    72f0:	6808      	ldr	r0, [r1, #0]
    72f2:	6018      	str	r0, [r3, #0]
    72f4:	6848      	ldr	r0, [r1, #4]
    72f6:	6058      	str	r0, [r3, #4]
    72f8:	6888      	ldr	r0, [r1, #8]
    72fa:	6098      	str	r0, [r3, #8]
    72fc:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    7300:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    7304:	60de      	str	r6, [r3, #12]
    7306:	6118      	str	r0, [r3, #16]
    7308:	06cb      	lsls	r3, r1, #27
    730a:	d50d      	bpl.n	7328 <nrf_cc3xx_platform_set_mutexes+0x50>
    730c:	2300      	movs	r3, #0
    730e:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    7312:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    7316:	f505 7088 	add.w	r0, r5, #272	; 0x110
    731a:	4790      	blx	r2
    731c:	6823      	ldr	r3, [r4, #0]
    731e:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    7322:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    7326:	4718      	bx	r3
    7328:	bd70      	pop	{r4, r5, r6, pc}
    732a:	bf00      	nop
    732c:	2000018c 	.word	0x2000018c
    7330:	20001040 	.word	0x20001040
    7334:	2000019c 	.word	0x2000019c

00007338 <CC_LibInitNoRng>:
    7338:	b510      	push	{r4, lr}
    733a:	f000 f833 	bl	73a4 <CC_HalInit>
    733e:	b120      	cbz	r0, 734a <CC_LibInitNoRng+0x12>
    7340:	2403      	movs	r4, #3
    7342:	f000 f867 	bl	7414 <CC_PalTerminate>
    7346:	4620      	mov	r0, r4
    7348:	bd10      	pop	{r4, pc}
    734a:	f000 f835 	bl	73b8 <CC_PalInit>
    734e:	b990      	cbnz	r0, 7376 <CC_LibInitNoRng+0x3e>
    7350:	f000 f8b0 	bl	74b4 <CC_PalPowerSaveModeSelect>
    7354:	b990      	cbnz	r0, 737c <CC_LibInitNoRng+0x44>
    7356:	4b0f      	ldr	r3, [pc, #60]	; (7394 <CC_LibInitNoRng+0x5c>)
    7358:	681b      	ldr	r3, [r3, #0]
    735a:	0e1b      	lsrs	r3, r3, #24
    735c:	2bf0      	cmp	r3, #240	; 0xf0
    735e:	d108      	bne.n	7372 <CC_LibInitNoRng+0x3a>
    7360:	4a0d      	ldr	r2, [pc, #52]	; (7398 <CC_LibInitNoRng+0x60>)
    7362:	4b0e      	ldr	r3, [pc, #56]	; (739c <CC_LibInitNoRng+0x64>)
    7364:	6812      	ldr	r2, [r2, #0]
    7366:	429a      	cmp	r2, r3
    7368:	d00a      	beq.n	7380 <CC_LibInitNoRng+0x48>
    736a:	2407      	movs	r4, #7
    736c:	f000 f81c 	bl	73a8 <CC_HalTerminate>
    7370:	e7e7      	b.n	7342 <CC_LibInitNoRng+0xa>
    7372:	2406      	movs	r4, #6
    7374:	e7fa      	b.n	736c <CC_LibInitNoRng+0x34>
    7376:	2404      	movs	r4, #4
    7378:	4620      	mov	r0, r4
    737a:	bd10      	pop	{r4, pc}
    737c:	2400      	movs	r4, #0
    737e:	e7f5      	b.n	736c <CC_LibInitNoRng+0x34>
    7380:	2001      	movs	r0, #1
    7382:	f000 f897 	bl	74b4 <CC_PalPowerSaveModeSelect>
    7386:	4604      	mov	r4, r0
    7388:	2800      	cmp	r0, #0
    738a:	d1f7      	bne.n	737c <CC_LibInitNoRng+0x44>
    738c:	4b04      	ldr	r3, [pc, #16]	; (73a0 <CC_LibInitNoRng+0x68>)
    738e:	6018      	str	r0, [r3, #0]
    7390:	e7d9      	b.n	7346 <CC_LibInitNoRng+0xe>
    7392:	bf00      	nop
    7394:	5002b928 	.word	0x5002b928
    7398:	5002ba24 	.word	0x5002ba24
    739c:	20e00000 	.word	0x20e00000
    73a0:	5002ba0c 	.word	0x5002ba0c

000073a4 <CC_HalInit>:
    73a4:	2000      	movs	r0, #0
    73a6:	4770      	bx	lr

000073a8 <CC_HalTerminate>:
    73a8:	2000      	movs	r0, #0
    73aa:	4770      	bx	lr

000073ac <CC_HalMaskInterrupt>:
    73ac:	4b01      	ldr	r3, [pc, #4]	; (73b4 <CC_HalMaskInterrupt+0x8>)
    73ae:	6018      	str	r0, [r3, #0]
    73b0:	4770      	bx	lr
    73b2:	bf00      	nop
    73b4:	5002ba04 	.word	0x5002ba04

000073b8 <CC_PalInit>:
    73b8:	b510      	push	{r4, lr}
    73ba:	4811      	ldr	r0, [pc, #68]	; (7400 <CC_PalInit+0x48>)
    73bc:	f000 f848 	bl	7450 <CC_PalMutexCreate>
    73c0:	b100      	cbz	r0, 73c4 <CC_PalInit+0xc>
    73c2:	bd10      	pop	{r4, pc}
    73c4:	480f      	ldr	r0, [pc, #60]	; (7404 <CC_PalInit+0x4c>)
    73c6:	f000 f843 	bl	7450 <CC_PalMutexCreate>
    73ca:	2800      	cmp	r0, #0
    73cc:	d1f9      	bne.n	73c2 <CC_PalInit+0xa>
    73ce:	4c0e      	ldr	r4, [pc, #56]	; (7408 <CC_PalInit+0x50>)
    73d0:	4620      	mov	r0, r4
    73d2:	f000 f83d 	bl	7450 <CC_PalMutexCreate>
    73d6:	2800      	cmp	r0, #0
    73d8:	d1f3      	bne.n	73c2 <CC_PalInit+0xa>
    73da:	4b0c      	ldr	r3, [pc, #48]	; (740c <CC_PalInit+0x54>)
    73dc:	480c      	ldr	r0, [pc, #48]	; (7410 <CC_PalInit+0x58>)
    73de:	601c      	str	r4, [r3, #0]
    73e0:	f000 f836 	bl	7450 <CC_PalMutexCreate>
    73e4:	4601      	mov	r1, r0
    73e6:	2800      	cmp	r0, #0
    73e8:	d1eb      	bne.n	73c2 <CC_PalInit+0xa>
    73ea:	f000 f82d 	bl	7448 <CC_PalDmaInit>
    73ee:	4604      	mov	r4, r0
    73f0:	b108      	cbz	r0, 73f6 <CC_PalInit+0x3e>
    73f2:	4620      	mov	r0, r4
    73f4:	bd10      	pop	{r4, pc}
    73f6:	f000 f83f 	bl	7478 <CC_PalPowerSaveModeInit>
    73fa:	4620      	mov	r0, r4
    73fc:	e7fa      	b.n	73f4 <CC_PalInit+0x3c>
    73fe:	bf00      	nop
    7400:	200001d4 	.word	0x200001d4
    7404:	200001c8 	.word	0x200001c8
    7408:	200001d0 	.word	0x200001d0
    740c:	200001d8 	.word	0x200001d8
    7410:	200001cc 	.word	0x200001cc

00007414 <CC_PalTerminate>:
    7414:	b508      	push	{r3, lr}
    7416:	4808      	ldr	r0, [pc, #32]	; (7438 <CC_PalTerminate+0x24>)
    7418:	f000 f824 	bl	7464 <CC_PalMutexDestroy>
    741c:	4807      	ldr	r0, [pc, #28]	; (743c <CC_PalTerminate+0x28>)
    741e:	f000 f821 	bl	7464 <CC_PalMutexDestroy>
    7422:	4807      	ldr	r0, [pc, #28]	; (7440 <CC_PalTerminate+0x2c>)
    7424:	f000 f81e 	bl	7464 <CC_PalMutexDestroy>
    7428:	4806      	ldr	r0, [pc, #24]	; (7444 <CC_PalTerminate+0x30>)
    742a:	f000 f81b 	bl	7464 <CC_PalMutexDestroy>
    742e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    7432:	f000 b80b 	b.w	744c <CC_PalDmaTerminate>
    7436:	bf00      	nop
    7438:	200001d4 	.word	0x200001d4
    743c:	200001c8 	.word	0x200001c8
    7440:	200001d0 	.word	0x200001d0
    7444:	200001cc 	.word	0x200001cc

00007448 <CC_PalDmaInit>:
    7448:	2000      	movs	r0, #0
    744a:	4770      	bx	lr

0000744c <CC_PalDmaTerminate>:
    744c:	4770      	bx	lr
    744e:	bf00      	nop

00007450 <CC_PalMutexCreate>:
    7450:	b508      	push	{r3, lr}
    7452:	4b03      	ldr	r3, [pc, #12]	; (7460 <CC_PalMutexCreate+0x10>)
    7454:	6802      	ldr	r2, [r0, #0]
    7456:	681b      	ldr	r3, [r3, #0]
    7458:	6810      	ldr	r0, [r2, #0]
    745a:	4798      	blx	r3
    745c:	2000      	movs	r0, #0
    745e:	bd08      	pop	{r3, pc}
    7460:	2000018c 	.word	0x2000018c

00007464 <CC_PalMutexDestroy>:
    7464:	b508      	push	{r3, lr}
    7466:	4b03      	ldr	r3, [pc, #12]	; (7474 <CC_PalMutexDestroy+0x10>)
    7468:	6802      	ldr	r2, [r0, #0]
    746a:	685b      	ldr	r3, [r3, #4]
    746c:	6810      	ldr	r0, [r2, #0]
    746e:	4798      	blx	r3
    7470:	2000      	movs	r0, #0
    7472:	bd08      	pop	{r3, pc}
    7474:	2000018c 	.word	0x2000018c

00007478 <CC_PalPowerSaveModeInit>:
    7478:	b570      	push	{r4, r5, r6, lr}
    747a:	4c09      	ldr	r4, [pc, #36]	; (74a0 <CC_PalPowerSaveModeInit+0x28>)
    747c:	4d09      	ldr	r5, [pc, #36]	; (74a4 <CC_PalPowerSaveModeInit+0x2c>)
    747e:	6920      	ldr	r0, [r4, #16]
    7480:	68ab      	ldr	r3, [r5, #8]
    7482:	4798      	blx	r3
    7484:	b118      	cbz	r0, 748e <CC_PalPowerSaveModeInit+0x16>
    7486:	4b08      	ldr	r3, [pc, #32]	; (74a8 <CC_PalPowerSaveModeInit+0x30>)
    7488:	4808      	ldr	r0, [pc, #32]	; (74ac <CC_PalPowerSaveModeInit+0x34>)
    748a:	685b      	ldr	r3, [r3, #4]
    748c:	4798      	blx	r3
    748e:	4a08      	ldr	r2, [pc, #32]	; (74b0 <CC_PalPowerSaveModeInit+0x38>)
    7490:	68eb      	ldr	r3, [r5, #12]
    7492:	6920      	ldr	r0, [r4, #16]
    7494:	2100      	movs	r1, #0
    7496:	6011      	str	r1, [r2, #0]
    7498:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    749c:	4718      	bx	r3
    749e:	bf00      	nop
    74a0:	2000019c 	.word	0x2000019c
    74a4:	2000018c 	.word	0x2000018c
    74a8:	2000017c 	.word	0x2000017c
    74ac:	00008308 	.word	0x00008308
    74b0:	20000c28 	.word	0x20000c28

000074b4 <CC_PalPowerSaveModeSelect>:
    74b4:	b570      	push	{r4, r5, r6, lr}
    74b6:	4d1a      	ldr	r5, [pc, #104]	; (7520 <CC_PalPowerSaveModeSelect+0x6c>)
    74b8:	4e1a      	ldr	r6, [pc, #104]	; (7524 <CC_PalPowerSaveModeSelect+0x70>)
    74ba:	4604      	mov	r4, r0
    74bc:	68b2      	ldr	r2, [r6, #8]
    74be:	6928      	ldr	r0, [r5, #16]
    74c0:	4790      	blx	r2
    74c2:	b9f0      	cbnz	r0, 7502 <CC_PalPowerSaveModeSelect+0x4e>
    74c4:	b15c      	cbz	r4, 74de <CC_PalPowerSaveModeSelect+0x2a>
    74c6:	4c18      	ldr	r4, [pc, #96]	; (7528 <CC_PalPowerSaveModeSelect+0x74>)
    74c8:	6823      	ldr	r3, [r4, #0]
    74ca:	b1ab      	cbz	r3, 74f8 <CC_PalPowerSaveModeSelect+0x44>
    74cc:	2b01      	cmp	r3, #1
    74ce:	d01a      	beq.n	7506 <CC_PalPowerSaveModeSelect+0x52>
    74d0:	3b01      	subs	r3, #1
    74d2:	6023      	str	r3, [r4, #0]
    74d4:	6928      	ldr	r0, [r5, #16]
    74d6:	68f3      	ldr	r3, [r6, #12]
    74d8:	4798      	blx	r3
    74da:	2000      	movs	r0, #0
    74dc:	bd70      	pop	{r4, r5, r6, pc}
    74de:	4c12      	ldr	r4, [pc, #72]	; (7528 <CC_PalPowerSaveModeSelect+0x74>)
    74e0:	6821      	ldr	r1, [r4, #0]
    74e2:	b939      	cbnz	r1, 74f4 <CC_PalPowerSaveModeSelect+0x40>
    74e4:	4b11      	ldr	r3, [pc, #68]	; (752c <CC_PalPowerSaveModeSelect+0x78>)
    74e6:	4a12      	ldr	r2, [pc, #72]	; (7530 <CC_PalPowerSaveModeSelect+0x7c>)
    74e8:	2001      	movs	r0, #1
    74ea:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    74ee:	6813      	ldr	r3, [r2, #0]
    74f0:	2b00      	cmp	r3, #0
    74f2:	d1fc      	bne.n	74ee <CC_PalPowerSaveModeSelect+0x3a>
    74f4:	3101      	adds	r1, #1
    74f6:	6021      	str	r1, [r4, #0]
    74f8:	68f3      	ldr	r3, [r6, #12]
    74fa:	6928      	ldr	r0, [r5, #16]
    74fc:	4798      	blx	r3
    74fe:	2000      	movs	r0, #0
    7500:	bd70      	pop	{r4, r5, r6, pc}
    7502:	480c      	ldr	r0, [pc, #48]	; (7534 <CC_PalPowerSaveModeSelect+0x80>)
    7504:	bd70      	pop	{r4, r5, r6, pc}
    7506:	4a0a      	ldr	r2, [pc, #40]	; (7530 <CC_PalPowerSaveModeSelect+0x7c>)
    7508:	6813      	ldr	r3, [r2, #0]
    750a:	2b00      	cmp	r3, #0
    750c:	d1fc      	bne.n	7508 <CC_PalPowerSaveModeSelect+0x54>
    750e:	4a07      	ldr	r2, [pc, #28]	; (752c <CC_PalPowerSaveModeSelect+0x78>)
    7510:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    7514:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    7518:	f7ff ff48 	bl	73ac <CC_HalMaskInterrupt>
    751c:	6823      	ldr	r3, [r4, #0]
    751e:	e7d7      	b.n	74d0 <CC_PalPowerSaveModeSelect+0x1c>
    7520:	2000019c 	.word	0x2000019c
    7524:	2000018c 	.word	0x2000018c
    7528:	20000c28 	.word	0x20000c28
    752c:	5002a000 	.word	0x5002a000
    7530:	5002b910 	.word	0x5002b910
    7534:	ffff8fe9 	.word	0xffff8fe9

00007538 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    7538:	4770      	bx	lr

0000753a <k_uptime_get>:
{
    753a:	b510      	push	{r4, lr}
	return z_impl_k_uptime_ticks();
    753c:	f000 fc65 	bl	7e0a <z_impl_k_uptime_ticks>
    7540:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
    7544:	fba0 2304 	umull	r2, r3, r0, r4
    7548:	fb04 3301 	mla	r3, r4, r1, r3
    754c:	0bd0      	lsrs	r0, r2, #15
}
    754e:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
    7552:	0bd9      	lsrs	r1, r3, #15
    7554:	bd10      	pop	{r4, pc}

00007556 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    7556:	4040      	eors	r0, r0
    7558:	f380 8811 	msr	BASEPRI, r0
    755c:	f04f 0004 	mov.w	r0, #4
    7560:	df02      	svc	2
}
    7562:	4770      	bx	lr

00007564 <encode_uint>:
{
    7564:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7568:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    756a:	78d3      	ldrb	r3, [r2, #3]
{
    756c:	4614      	mov	r4, r2
	switch (specifier) {
    756e:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    7570:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    7574:	4606      	mov	r6, r0
    7576:	460f      	mov	r7, r1
    7578:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    757a:	d02d      	beq.n	75d8 <encode_uint+0x74>
    757c:	d828      	bhi.n	75d0 <encode_uint+0x6c>
		return 16;
    757e:	2b58      	cmp	r3, #88	; 0x58
    7580:	bf14      	ite	ne
    7582:	250a      	movne	r5, #10
    7584:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    7586:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    758a:	46aa      	mov	sl, r5
    758c:	f04f 0b00 	mov.w	fp, #0
    7590:	4652      	mov	r2, sl
    7592:	465b      	mov	r3, fp
    7594:	4630      	mov	r0, r6
    7596:	4639      	mov	r1, r7
    7598:	f7f8 fdb2 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    759c:	2a09      	cmp	r2, #9
    759e:	b2d3      	uxtb	r3, r2
    75a0:	d81f      	bhi.n	75e2 <encode_uint+0x7e>
    75a2:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    75a4:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    75a6:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    75a8:	bf08      	it	eq
    75aa:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    75ac:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    75b0:	d301      	bcc.n	75b6 <encode_uint+0x52>
    75b2:	45c8      	cmp	r8, r9
    75b4:	d812      	bhi.n	75dc <encode_uint+0x78>
	if (conv->flag_hash) {
    75b6:	7823      	ldrb	r3, [r4, #0]
    75b8:	069b      	lsls	r3, r3, #26
    75ba:	d505      	bpl.n	75c8 <encode_uint+0x64>
		if (radix == 8) {
    75bc:	2d08      	cmp	r5, #8
    75be:	d116      	bne.n	75ee <encode_uint+0x8a>
			conv->altform_0 = true;
    75c0:	78a3      	ldrb	r3, [r4, #2]
    75c2:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    75c6:	70a3      	strb	r3, [r4, #2]
}
    75c8:	4640      	mov	r0, r8
    75ca:	b003      	add	sp, #12
    75cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    75d0:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    75d4:	2b70      	cmp	r3, #112	; 0x70
    75d6:	e7d3      	b.n	7580 <encode_uint+0x1c>
	switch (specifier) {
    75d8:	2508      	movs	r5, #8
    75da:	e7d4      	b.n	7586 <encode_uint+0x22>
		value /= radix;
    75dc:	4606      	mov	r6, r0
    75de:	460f      	mov	r7, r1
    75e0:	e7d6      	b.n	7590 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    75e2:	9a01      	ldr	r2, [sp, #4]
    75e4:	2a19      	cmp	r2, #25
    75e6:	bf94      	ite	ls
    75e8:	3337      	addls	r3, #55	; 0x37
    75ea:	3357      	addhi	r3, #87	; 0x57
    75ec:	e7da      	b.n	75a4 <encode_uint+0x40>
		} else if (radix == 16) {
    75ee:	2d10      	cmp	r5, #16
    75f0:	d1ea      	bne.n	75c8 <encode_uint+0x64>
			conv->altform_0c = true;
    75f2:	78a3      	ldrb	r3, [r4, #2]
    75f4:	f043 0310 	orr.w	r3, r3, #16
    75f8:	e7e5      	b.n	75c6 <encode_uint+0x62>

000075fa <outs>:
{
    75fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    75fe:	4607      	mov	r7, r0
    7600:	4688      	mov	r8, r1
    7602:	4615      	mov	r5, r2
    7604:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    7606:	4614      	mov	r4, r2
    7608:	42b4      	cmp	r4, r6
    760a:	eba4 0005 	sub.w	r0, r4, r5
    760e:	d302      	bcc.n	7616 <outs+0x1c>
    7610:	b93e      	cbnz	r6, 7622 <outs+0x28>
    7612:	7823      	ldrb	r3, [r4, #0]
    7614:	b12b      	cbz	r3, 7622 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    7616:	f814 0b01 	ldrb.w	r0, [r4], #1
    761a:	4641      	mov	r1, r8
    761c:	47b8      	blx	r7
		if (rc < 0) {
    761e:	2800      	cmp	r0, #0
    7620:	daf2      	bge.n	7608 <outs+0xe>
}
    7622:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007626 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    7626:	4770      	bx	lr

00007628 <sys_notify_validate>:
	if (notify == NULL) {
    7628:	4603      	mov	r3, r0
    762a:	b158      	cbz	r0, 7644 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    762c:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    762e:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    7632:	2a01      	cmp	r2, #1
    7634:	d003      	beq.n	763e <sys_notify_validate+0x16>
    7636:	2a03      	cmp	r2, #3
    7638:	d104      	bne.n	7644 <sys_notify_validate+0x1c>
		if (notify->method.callback == NULL) {
    763a:	6802      	ldr	r2, [r0, #0]
    763c:	b112      	cbz	r2, 7644 <sys_notify_validate+0x1c>
		notify->result = 0;
    763e:	2000      	movs	r0, #0
    7640:	6098      	str	r0, [r3, #8]
    7642:	4770      	bx	lr
		return -EINVAL;
    7644:	f06f 0015 	mvn.w	r0, #21
}
    7648:	4770      	bx	lr

0000764a <abort_function>:
{
    764a:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    764c:	2000      	movs	r0, #0
    764e:	f7fa f88b 	bl	1768 <sys_reboot>

00007652 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    7652:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    7654:	f013 0307 	ands.w	r3, r3, #7
    7658:	d105      	bne.n	7666 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    765a:	6803      	ldr	r3, [r0, #0]
    765c:	2b00      	cmp	r3, #0
		evt = EVT_START;
    765e:	bf0c      	ite	eq
    7660:	2000      	moveq	r0, #0
    7662:	2003      	movne	r0, #3
    7664:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    7666:	2b02      	cmp	r3, #2
    7668:	d105      	bne.n	7676 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    766a:	8bc3      	ldrh	r3, [r0, #30]
    766c:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    766e:	bf14      	ite	ne
    7670:	2000      	movne	r0, #0
    7672:	2004      	moveq	r0, #4
    7674:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    7676:	2b01      	cmp	r3, #1
    7678:	d105      	bne.n	7686 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    767a:	6803      	ldr	r3, [r0, #0]
    767c:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    767e:	bf0c      	ite	eq
    7680:	2000      	moveq	r0, #0
    7682:	2005      	movne	r0, #5
    7684:	4770      	bx	lr
	int evt = EVT_NOP;
    7686:	2000      	movs	r0, #0
}
    7688:	4770      	bx	lr

0000768a <notify_one>:
{
    768a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    768e:	460d      	mov	r5, r1
    7690:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    7692:	4619      	mov	r1, r3
    7694:	1d28      	adds	r0, r5, #4
{
    7696:	4690      	mov	r8, r2
    7698:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    769a:	f7f9 fb55 	bl	d48 <sys_notify_finalize>
	if (cb) {
    769e:	4604      	mov	r4, r0
    76a0:	b138      	cbz	r0, 76b2 <notify_one+0x28>
		cb(mgr, cli, state, res);
    76a2:	4633      	mov	r3, r6
    76a4:	4642      	mov	r2, r8
    76a6:	4629      	mov	r1, r5
    76a8:	4638      	mov	r0, r7
    76aa:	46a4      	mov	ip, r4
}
    76ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    76b0:	4760      	bx	ip
}
    76b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000076b6 <validate_args>:
{
    76b6:	b510      	push	{r4, lr}
    76b8:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    76ba:	b140      	cbz	r0, 76ce <validate_args+0x18>
    76bc:	b139      	cbz	r1, 76ce <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    76be:	1d08      	adds	r0, r1, #4
    76c0:	f7ff ffb2 	bl	7628 <sys_notify_validate>
	if ((rv == 0)
    76c4:	b928      	cbnz	r0, 76d2 <validate_args+0x1c>
	    && ((cli->notify.flags
    76c6:	68a3      	ldr	r3, [r4, #8]
    76c8:	f033 0303 	bics.w	r3, r3, #3
    76cc:	d001      	beq.n	76d2 <validate_args+0x1c>
		rv = -EINVAL;
    76ce:	f06f 0015 	mvn.w	r0, #21
}
    76d2:	bd10      	pop	{r4, pc}

000076d4 <onoff_manager_init>:
{
    76d4:	b538      	push	{r3, r4, r5, lr}
    76d6:	460c      	mov	r4, r1
	if ((mgr == NULL)
    76d8:	4605      	mov	r5, r0
    76da:	b158      	cbz	r0, 76f4 <onoff_manager_init+0x20>
	    || (transitions == NULL)
    76dc:	b151      	cbz	r1, 76f4 <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    76de:	680b      	ldr	r3, [r1, #0]
    76e0:	b143      	cbz	r3, 76f4 <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    76e2:	684b      	ldr	r3, [r1, #4]
    76e4:	b133      	cbz	r3, 76f4 <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    76e6:	2220      	movs	r2, #32
    76e8:	2100      	movs	r1, #0
    76ea:	f000 f85d 	bl	77a8 <memset>
    76ee:	612c      	str	r4, [r5, #16]
	return 0;
    76f0:	2000      	movs	r0, #0
}
    76f2:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    76f4:	f06f 0015 	mvn.w	r0, #21
    76f8:	e7fb      	b.n	76f2 <onoff_manager_init+0x1e>

000076fa <arch_printk_char_out>:
}
    76fa:	2000      	movs	r0, #0
    76fc:	4770      	bx	lr

000076fe <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    76fe:	b40f      	push	{r0, r1, r2, r3}
    7700:	b507      	push	{r0, r1, r2, lr}
    7702:	a904      	add	r1, sp, #16
    7704:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    7708:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    770a:	f7fa f81f 	bl	174c <vprintk>
	}
	va_end(ap);
}
    770e:	b003      	add	sp, #12
    7710:	f85d eb04 	ldr.w	lr, [sp], #4
    7714:	b004      	add	sp, #16
    7716:	4770      	bx	lr

00007718 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    7718:	2200      	movs	r2, #0
    771a:	e9c0 2200 	strd	r2, r2, [r0]
    771e:	6082      	str	r2, [r0, #8]
}
    7720:	4770      	bx	lr

00007722 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    7722:	4604      	mov	r4, r0
    7724:	b508      	push	{r3, lr}
    7726:	4608      	mov	r0, r1
    7728:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    772a:	461a      	mov	r2, r3
    772c:	47a0      	blx	r4
	return z_impl_z_current_get();
    772e:	f7fe fdd9 	bl	62e4 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    7732:	f7fa fb55 	bl	1de0 <z_impl_k_thread_abort>

00007736 <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    7736:	f7fd b933 	b.w	49a0 <z_fatal_error>

0000773a <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    773a:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    773c:	6800      	ldr	r0, [r0, #0]
    773e:	f7fd b92f 	b.w	49a0 <z_fatal_error>

00007742 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    7742:	2100      	movs	r1, #0
    7744:	2001      	movs	r0, #1
    7746:	f7ff bff6 	b.w	7736 <z_arm_fatal_error>

0000774a <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    774a:	b508      	push	{r3, lr}
	handler();
    774c:	f7fa f85e 	bl	180c <z_SysNmiOnReset>
	z_arm_int_exit();
}
    7750:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    7754:	f7fa b96c 	b.w	1a30 <z_arm_exc_exit>

00007758 <_stdout_hook_default>:
}
    7758:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    775c:	4770      	bx	lr

0000775e <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    775e:	3901      	subs	r1, #1
    7760:	4603      	mov	r3, r0
    7762:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    7766:	b90a      	cbnz	r2, 776c <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    7768:	701a      	strb	r2, [r3, #0]

	return dest;
}
    776a:	4770      	bx	lr
		*d = *s;
    776c:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    7770:	e7f7      	b.n	7762 <strcpy+0x4>

00007772 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    7772:	4603      	mov	r3, r0
	size_t n = 0;
    7774:	2000      	movs	r0, #0

	while (*s != '\0') {
    7776:	5c1a      	ldrb	r2, [r3, r0]
    7778:	b902      	cbnz	r2, 777c <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    777a:	4770      	bx	lr
		n++;
    777c:	3001      	adds	r0, #1
    777e:	e7fa      	b.n	7776 <strlen+0x4>

00007780 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    7780:	4603      	mov	r3, r0
	size_t n = 0;
    7782:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    7784:	5c1a      	ldrb	r2, [r3, r0]
    7786:	b10a      	cbz	r2, 778c <strnlen+0xc>
    7788:	4288      	cmp	r0, r1
    778a:	d100      	bne.n	778e <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    778c:	4770      	bx	lr
		n++;
    778e:	3001      	adds	r0, #1
    7790:	e7f8      	b.n	7784 <strnlen+0x4>

00007792 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    7792:	b510      	push	{r4, lr}
    7794:	1e43      	subs	r3, r0, #1
    7796:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    7798:	4291      	cmp	r1, r2
    779a:	d100      	bne.n	779e <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    779c:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    779e:	f811 4b01 	ldrb.w	r4, [r1], #1
    77a2:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    77a6:	e7f7      	b.n	7798 <memcpy+0x6>

000077a8 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    77a8:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    77aa:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    77ac:	4603      	mov	r3, r0
	while (n > 0) {
    77ae:	4293      	cmp	r3, r2
    77b0:	d100      	bne.n	77b4 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    77b2:	4770      	bx	lr
		*(d_byte++) = c_byte;
    77b4:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    77b8:	e7f9      	b.n	77ae <memset+0x6>

000077ba <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    77ba:	b084      	sub	sp, #16
    77bc:	ab04      	add	r3, sp, #16
    77be:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    77c2:	f89d 3004 	ldrb.w	r3, [sp, #4]
    77c6:	2b06      	cmp	r3, #6
    77c8:	d108      	bne.n	77dc <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    77ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    77ce:	2201      	movs	r2, #1
    77d0:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    77d4:	f3bf 8f4f 	dsb	sy
        __WFE();
    77d8:	bf20      	wfe
    while (true)
    77da:	e7fd      	b.n	77d8 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    77dc:	b004      	add	sp, #16
    77de:	4770      	bx	lr

000077e0 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    77e0:	b084      	sub	sp, #16
    77e2:	ab04      	add	r3, sp, #16
    77e4:	e903 0007 	stmdb	r3, {r0, r1, r2}
    77e8:	2300      	movs	r3, #0
    77ea:	f383 8811 	msr	BASEPRI, r3
    77ee:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    77f2:	b004      	add	sp, #16
    77f4:	4770      	bx	lr

000077f6 <adc_context_on_timer_expired>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    77f6:	f1a0 0308 	sub.w	r3, r0, #8
    77fa:	f3bf 8f5b 	dmb	ish
    77fe:	e853 2f00 	ldrex	r2, [r3]
    7802:	1c51      	adds	r1, r2, #1
    7804:	e843 1c00 	strex	ip, r1, [r3]
    7808:	f1bc 0f00 	cmp.w	ip, #0
    780c:	d1f7      	bne.n	77fe <adc_context_on_timer_expired+0x8>
    780e:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&ctx->sampling_requested) == 0) {
    7812:	b91a      	cbnz	r2, 781c <adc_context_on_timer_expired+0x26>
		adc_context_start_sampling(ctx);
    7814:	f890 006e 	ldrb.w	r0, [r0, #110]	; 0x6e
    7818:	f7fa bc72 	b.w	2100 <adc_context_start_sampling.isra.0>
		ctx->status = -EBUSY;
    781c:	f06f 030f 	mvn.w	r3, #15
    7820:	6583      	str	r3, [r0, #88]	; 0x58
}
    7822:	4770      	bx	lr

00007824 <set_starting_state>:
{
    7824:	b510      	push	{r4, lr}
	__asm__ volatile(
    7826:	f04f 0320 	mov.w	r3, #32
    782a:	f3ef 8211 	mrs	r2, BASEPRI
    782e:	f383 8812 	msr	BASEPRI_MAX, r3
    7832:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    7836:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    7838:	f003 0407 	and.w	r4, r3, #7
    783c:	2c01      	cmp	r4, #1
    783e:	d106      	bne.n	784e <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    7840:	6001      	str	r1, [r0, #0]
	int err = 0;
    7842:	2000      	movs	r0, #0
	__asm__ volatile(
    7844:	f382 8811 	msr	BASEPRI, r2
    7848:	f3bf 8f6f 	isb	sy
}
    784c:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    784e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    7852:	428b      	cmp	r3, r1
		err = -EALREADY;
    7854:	bf14      	ite	ne
    7856:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
    785a:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    785e:	e7f1      	b.n	7844 <set_starting_state+0x20>

00007860 <set_on_state>:
	__asm__ volatile(
    7860:	f04f 0320 	mov.w	r3, #32
    7864:	f3ef 8211 	mrs	r2, BASEPRI
    7868:	f383 8812 	msr	BASEPRI_MAX, r3
    786c:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    7870:	6803      	ldr	r3, [r0, #0]
    7872:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    7876:	f043 0302 	orr.w	r3, r3, #2
    787a:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    787c:	f382 8811 	msr	BASEPRI, r2
    7880:	f3bf 8f6f 	isb	sy
}
    7884:	4770      	bx	lr

00007886 <onoff_started_callback>:
	return &data->mgr[type];
    7886:	6900      	ldr	r0, [r0, #16]
    7888:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    788a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    788e:	2100      	movs	r1, #0
    7890:	4710      	bx	r2

00007892 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    7892:	2000      	movs	r0, #0
    7894:	f7fb bfb0 	b.w	37f8 <nrfx_clock_start>

00007898 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    7898:	2000      	movs	r0, #0
    789a:	f7fc b801 	b.w	38a0 <nrfx_clock_stop>

0000789e <api_stop>:
	return stop(dev, subsys, CTX_API);
    789e:	2280      	movs	r2, #128	; 0x80
    78a0:	f7fa be48 	b.w	2534 <stop>

000078a4 <blocking_start_callback>:
{
    78a4:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    78a6:	f7fe bdd7 	b.w	6458 <z_impl_k_sem_give>

000078aa <api_start>:
{
    78aa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    78ae:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    78b0:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    78b2:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    78b4:	436f      	muls	r7, r5
{
    78b6:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    78b8:	f107 0048 	add.w	r0, r7, #72	; 0x48
    78bc:	2180      	movs	r1, #128	; 0x80
    78be:	4420      	add	r0, r4
{
    78c0:	4690      	mov	r8, r2
    78c2:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    78c4:	f7ff ffae 	bl	7824 <set_starting_state>
	if (err < 0) {
    78c8:	2800      	cmp	r0, #0
    78ca:	db07      	blt.n	78dc <api_start+0x32>
	subdata->cb = cb;
    78cc:	443c      	add	r4, r7
	subdata->user_data = user_data;
    78ce:	e9c4 8910 	strd	r8, r9, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    78d2:	6873      	ldr	r3, [r6, #4]
    78d4:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    78d8:	4798      	blx	r3
	return 0;
    78da:	2000      	movs	r0, #0
}
    78dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000078e0 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    78e0:	6843      	ldr	r3, [r0, #4]
    78e2:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    78e4:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    78e8:	600b      	str	r3, [r1, #0]
}
    78ea:	2000      	movs	r0, #0
    78ec:	4770      	bx	lr

000078ee <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    78ee:	6843      	ldr	r3, [r0, #4]
    78f0:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    78f2:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    78f6:	4042      	eors	r2, r0
    78f8:	400a      	ands	r2, r1
    78fa:	4042      	eors	r2, r0
    p_reg->OUT = value;
    78fc:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    7900:	2000      	movs	r0, #0
    7902:	4770      	bx	lr

00007904 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    7904:	6843      	ldr	r3, [r0, #4]
    7906:	685b      	ldr	r3, [r3, #4]
}
    7908:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    790a:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    790e:	4770      	bx	lr

00007910 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    7910:	6843      	ldr	r3, [r0, #4]
    7912:	685b      	ldr	r3, [r3, #4]
}
    7914:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    7916:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    791a:	4770      	bx	lr

0000791c <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    791c:	6843      	ldr	r3, [r0, #4]
    791e:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    7920:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    7924:	404b      	eors	r3, r1
    p_reg->OUT = value;
    7926:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    792a:	2000      	movs	r0, #0
    792c:	4770      	bx	lr

0000792e <any_other_channel_is_active>:
{
    792e:	b530      	push	{r4, r5, lr}
    7930:	2300      	movs	r3, #0
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    7932:	1d0c      	adds	r4, r1, #4
		if (i != channel && pwm_channel_is_active(i, data)) {
    7934:	b2da      	uxtb	r2, r3
    7936:	4282      	cmp	r2, r0
    7938:	d007      	beq.n	794a <any_other_channel_is_active+0x1c>
	uint16_t pulse_cycle =
    793a:	f834 2013 	ldrh.w	r2, [r4, r3, lsl #1]
    793e:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    7942:	b112      	cbz	r2, 794a <any_other_channel_is_active+0x1c>
    7944:	898d      	ldrh	r5, [r1, #12]
    7946:	4295      	cmp	r5, r2
    7948:	d804      	bhi.n	7954 <any_other_channel_is_active+0x26>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    794a:	3301      	adds	r3, #1
    794c:	2b04      	cmp	r3, #4
    794e:	d1f1      	bne.n	7934 <any_other_channel_is_active+0x6>
	return false;
    7950:	2000      	movs	r0, #0
}
    7952:	bd30      	pop	{r4, r5, pc}
			return true;
    7954:	2001      	movs	r0, #1
    7956:	e7fc      	b.n	7952 <any_other_channel_is_active+0x24>

00007958 <pwm_nrfx_pin_set>:
{
    7958:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    795c:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
	const struct pwm_nrfx_config *config = dev->config;
    7960:	6847      	ldr	r7, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;
    7962:	6904      	ldr	r4, [r0, #16]
{
    7964:	4688      	mov	r8, r1
    7966:	4616      	mov	r6, r2
    7968:	4699      	mov	r9, r3
	if (flags) {
    796a:	2d00      	cmp	r5, #0
    796c:	d140      	bne.n	79f0 <pwm_nrfx_pin_set+0x98>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    796e:	1dfa      	adds	r2, r7, #7
		if (output_pins[i] != NRFX_PWM_PIN_NOT_USED
    7970:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    7974:	2bff      	cmp	r3, #255	; 0xff
    7976:	d003      	beq.n	7980 <pwm_nrfx_pin_set+0x28>
		    && (pwm == (output_pins[i] & PWM_NRFX_CH_PIN_MASK))) {
    7978:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    797c:	4598      	cmp	r8, r3
    797e:	d03a      	beq.n	79f6 <pwm_nrfx_pin_set+0x9e>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    7980:	3501      	adds	r5, #1
    7982:	b2ed      	uxtb	r5, r5
    7984:	2d04      	cmp	r5, #4
    7986:	d1f3      	bne.n	7970 <pwm_nrfx_pin_set+0x18>
		return -EINVAL;
    7988:	f06f 0015 	mvn.w	r0, #21
    798c:	e009      	b.n	79a2 <pwm_nrfx_pin_set+0x4a>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    798e:	2000      	movs	r0, #0
    7990:	e042      	b.n	7a18 <pwm_nrfx_pin_set+0xc0>
		countertop >>= 1;
    7992:	3301      	adds	r3, #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    7994:	2b08      	cmp	r3, #8
		countertop >>= 1;
    7996:	ea4f 0252 	mov.w	r2, r2, lsr #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    799a:	d158      	bne.n	7a4e <pwm_nrfx_pin_set+0xf6>
    799c:	e7f4      	b.n	7988 <pwm_nrfx_pin_set+0x30>
		if (was_stopped) {
    799e:	b9d0      	cbnz	r0, 79d6 <pwm_nrfx_pin_set+0x7e>
	return 0;
    79a0:	2000      	movs	r0, #0
}
    79a2:	b003      	add	sp, #12
    79a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			&& channel_inverted_state;
    79a8:	454e      	cmp	r6, r9
    79aa:	d87f      	bhi.n	7aac <pwm_nrfx_pin_set+0x154>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    79ac:	a801      	add	r0, sp, #4
    79ae:	f8cd 8004 	str.w	r8, [sp, #4]
    79b2:	f7fb f9f3 	bl	2d9c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    79b6:	9a01      	ldr	r2, [sp, #4]
    79b8:	2301      	movs	r3, #1
    79ba:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    79bc:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
		if (!any_other_channel_is_active(channel, data)) {
    79c0:	4621      	mov	r1, r4
    79c2:	4628      	mov	r0, r5
    79c4:	f7ff ffb3 	bl	792e <any_other_channel_is_active>
    79c8:	2800      	cmp	r0, #0
    79ca:	d1e9      	bne.n	79a0 <pwm_nrfx_pin_set+0x48>
			nrfx_pwm_stop(&config->pwm, false);
    79cc:	4601      	mov	r1, r0
    79ce:	4638      	mov	r0, r7
    79d0:	f7fc fe50 	bl	4674 <nrfx_pwm_stop>
    79d4:	e7e4      	b.n	79a0 <pwm_nrfx_pin_set+0x48>
			while (!nrfx_pwm_is_stopped(&config->pwm)) {
    79d6:	4638      	mov	r0, r7
    79d8:	f7fc fe1e 	bl	4618 <nrfx_pwm_is_stopped>
    79dc:	2800      	cmp	r0, #0
    79de:	d0fa      	beq.n	79d6 <pwm_nrfx_pin_set+0x7e>
			nrfx_pwm_simple_playback(&config->pwm,
    79e0:	2302      	movs	r3, #2
    79e2:	2201      	movs	r2, #1
    79e4:	f107 0118 	add.w	r1, r7, #24
    79e8:	4638      	mov	r0, r7
    79ea:	f7fc fda1 	bl	4530 <nrfx_pwm_simple_playback>
    79ee:	e7d7      	b.n	79a0 <pwm_nrfx_pin_set+0x48>
		return -ENOTSUP;
    79f0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    79f4:	e7d5      	b.n	79a2 <pwm_nrfx_pin_set+0x4a>
	uint16_t pulse_cycle =
    79f6:	eb04 0a45 	add.w	sl, r4, r5, lsl #1
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    79fa:	f8ba b004 	ldrh.w	fp, [sl, #4]
	uint16_t pulse_cycle =
    79fe:	f3cb 030e 	ubfx	r3, fp, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    7a02:	b113      	cbz	r3, 7a0a <pwm_nrfx_pin_set+0xb2>
    7a04:	89a2      	ldrh	r2, [r4, #12]
    7a06:	429a      	cmp	r2, r3
    7a08:	d8c1      	bhi.n	798e <pwm_nrfx_pin_set+0x36>
		      !any_other_channel_is_active(channel, data);
    7a0a:	4621      	mov	r1, r4
    7a0c:	4628      	mov	r0, r5
    7a0e:	f7ff ff8e 	bl	792e <any_other_channel_is_active>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    7a12:	f080 0001 	eor.w	r0, r0, #1
    7a16:	b2c0      	uxtb	r0, r0
	if (config->initial_config.count_mode == NRF_PWM_MODE_UP_AND_DOWN) {
    7a18:	7bb9      	ldrb	r1, [r7, #14]
    7a1a:	2901      	cmp	r1, #1
		period_cycles /= 2;
    7a1c:	bf04      	itt	eq
    7a1e:	0876      	lsreq	r6, r6, #1
		pulse_cycles /= 2;
    7a20:	ea4f 0959 	moveq.w	r9, r9, lsr #1
	if (period_cycles != 0 && period_cycles != data->period_cycles) {
    7a24:	b326      	cbz	r6, 7a70 <pwm_nrfx_pin_set+0x118>
    7a26:	6823      	ldr	r3, [r4, #0]
    7a28:	42b3      	cmp	r3, r6
    7a2a:	d021      	beq.n	7a70 <pwm_nrfx_pin_set+0x118>
    7a2c:	2300      	movs	r3, #0
				data->current[i]
    7a2e:	f104 0c04 	add.w	ip, r4, #4
		if (i != channel) {
    7a32:	b2da      	uxtb	r2, r3
    7a34:	42aa      	cmp	r2, r5
    7a36:	d005      	beq.n	7a44 <pwm_nrfx_pin_set+0xec>
			uint16_t channel_pulse_cycle =
    7a38:	f83c 2013 	ldrh.w	r2, [ip, r3, lsl #1]
			if (channel_pulse_cycle > 0) {
    7a3c:	f3c2 020e 	ubfx	r2, r2, #0, #15
    7a40:	2a00      	cmp	r2, #0
    7a42:	d1a1      	bne.n	7988 <pwm_nrfx_pin_set+0x30>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    7a44:	3301      	adds	r3, #1
    7a46:	2b04      	cmp	r3, #4
    7a48:	d1f3      	bne.n	7a32 <pwm_nrfx_pin_set+0xda>
    7a4a:	4632      	mov	r2, r6
    7a4c:	2300      	movs	r3, #0
		if (countertop <= PWM_COUNTERTOP_COUNTERTOP_Msk) {
    7a4e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    7a52:	fa5f fc83 	uxtb.w	ip, r3
    7a56:	d29c      	bcs.n	7992 <pwm_nrfx_pin_set+0x3a>
			data->prescaler     = prescaler;
    7a58:	f884 c00e 	strb.w	ip, [r4, #14]
			nrf_pwm_configure(config->pwm.p_registers,
    7a5c:	f8d7 c000 	ldr.w	ip, [r7]
			data->period_cycles = period_cycles;
    7a60:	6026      	str	r6, [r4, #0]
			data->countertop    = (uint16_t)countertop;
    7a62:	81a2      	strh	r2, [r4, #12]
    p_reg->PRESCALER  = base_clock;
    7a64:	f8cc 350c 	str.w	r3, [ip, #1292]	; 0x50c
    p_reg->MODE       = mode;
    7a68:	f8cc 1504 	str.w	r1, [ip, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    7a6c:	f8cc 2508 	str.w	r2, [ip, #1288]	; 0x508
		| (pulse_cycles >> data->prescaler));
    7a70:	7ba2      	ldrb	r2, [r4, #14]
	pulse_cycles = MIN(pulse_cycles, period_cycles);
    7a72:	454e      	cmp	r6, r9
    7a74:	4633      	mov	r3, r6
    7a76:	bf28      	it	cs
    7a78:	464b      	movcs	r3, r9
		| (pulse_cycles >> data->prescaler));
    7a7a:	fa23 f202 	lsr.w	r2, r3, r2
		(data->current[channel] & PWM_NRFX_CH_POLARITY_MASK)
    7a7e:	f40b 4b00 	and.w	fp, fp, #32768	; 0x8000
		| (pulse_cycles >> data->prescaler));
    7a82:	ea42 020b 	orr.w	r2, r2, fp
    7a86:	b292      	uxth	r2, r2
	data->current[channel] = (
    7a88:	f8aa 2004 	strh.w	r2, [sl, #4]
	uint16_t pulse_cycle =
    7a8c:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    7a90:	b112      	cbz	r2, 7a98 <pwm_nrfx_pin_set+0x140>
    7a92:	89a1      	ldrh	r1, [r4, #12]
    7a94:	4291      	cmp	r1, r2
    7a96:	d882      	bhi.n	799e <pwm_nrfx_pin_set+0x46>
			config->initial_config.output_pins[channel]
    7a98:	197a      	adds	r2, r7, r5
    7a9a:	f992 2008 	ldrsb.w	r2, [r2, #8]
			&& !channel_inverted_state;
    7a9e:	2b00      	cmp	r3, #0
    7aa0:	d082      	beq.n	79a8 <pwm_nrfx_pin_set+0x50>
			&& channel_inverted_state;
    7aa2:	454e      	cmp	r6, r9
    7aa4:	d805      	bhi.n	7ab2 <pwm_nrfx_pin_set+0x15a>
    7aa6:	2a00      	cmp	r2, #0
    7aa8:	db80      	blt.n	79ac <pwm_nrfx_pin_set+0x54>
    7aaa:	e002      	b.n	7ab2 <pwm_nrfx_pin_set+0x15a>
		if (pulse_0_and_not_inverted || pulse_100_and_inverted) {
    7aac:	2a00      	cmp	r2, #0
    7aae:	f6bf af7d 	bge.w	79ac <pwm_nrfx_pin_set+0x54>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7ab2:	a801      	add	r0, sp, #4
    7ab4:	f8cd 8004 	str.w	r8, [sp, #4]
    7ab8:	f7fb f970 	bl	2d9c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    7abc:	9a01      	ldr	r2, [sp, #4]
    7abe:	2301      	movs	r3, #1
    7ac0:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    7ac2:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    7ac6:	e77b      	b.n	79c0 <pwm_nrfx_pin_set+0x68>

00007ac8 <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    7ac8:	6843      	ldr	r3, [r0, #4]
    7aca:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    7acc:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    7ad0:	05d1      	lsls	r1, r2, #23
    7ad2:	d518      	bpl.n	7b06 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7ad4:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    7ad8:	b1aa      	cbz	r2, 7b06 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    7ada:	f04f 0120 	mov.w	r1, #32
    7ade:	f3ef 8211 	mrs	r2, BASEPRI
    7ae2:	f381 8812 	msr	BASEPRI_MAX, r1
    7ae6:	f3bf 8f6f 	isb	sy
    7aea:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    7aee:	b131      	cbz	r1, 7afe <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7af0:	2100      	movs	r1, #0
    7af2:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    7af6:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7afa:	2101      	movs	r1, #1
    7afc:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    7afe:	f382 8811 	msr	BASEPRI, r2
    7b02:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    7b06:	6842      	ldr	r2, [r0, #4]
    7b08:	6852      	ldr	r2, [r2, #4]
    7b0a:	06d2      	lsls	r2, r2, #27
    7b0c:	d515      	bpl.n	7b3a <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    7b0e:	f04f 0120 	mov.w	r1, #32
    7b12:	f3ef 8211 	mrs	r2, BASEPRI
    7b16:	f381 8812 	msr	BASEPRI_MAX, r1
    7b1a:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7b1e:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    7b22:	b111      	cbz	r1, 7b2a <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    7b24:	2100      	movs	r1, #0
    7b26:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    7b2a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    7b2e:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    7b32:	f382 8811 	msr	BASEPRI, r2
    7b36:	f3bf 8f6f 	isb	sy
}
    7b3a:	4770      	bx	lr

00007b3c <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    7b3c:	6902      	ldr	r2, [r0, #16]
{
    7b3e:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    7b40:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    7b44:	e883 0003 	stmia.w	r3, {r0, r1}
}
    7b48:	2000      	movs	r0, #0
    7b4a:	4770      	bx	lr

00007b4c <uarte_nrfx_err_check>:
	return config->uarte_regs;
    7b4c:	6843      	ldr	r3, [r0, #4]
    7b4e:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    7b50:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    7b54:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    7b58:	4770      	bx	lr

00007b5a <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    7b5a:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    7b5c:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7b5e:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    7b62:	b940      	cbnz	r0, 7b76 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    7b64:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    7b66:	0792      	lsls	r2, r2, #30
    7b68:	d406      	bmi.n	7b78 <is_tx_ready+0x1e>
    7b6a:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    7b6e:	3800      	subs	r0, #0
    7b70:	bf18      	it	ne
    7b72:	2001      	movne	r0, #1
    7b74:	4770      	bx	lr
    7b76:	2001      	movs	r0, #1
}
    7b78:	4770      	bx	lr

00007b7a <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    7b7a:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    7b7c:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    7b7e:	681b      	ldr	r3, [r3, #0]
    7b80:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    7b84:	b148      	cbz	r0, 7b9a <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    7b86:	7c52      	ldrb	r2, [r2, #17]
    7b88:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7b8a:	2000      	movs	r0, #0
    7b8c:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    7b90:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7b94:	2201      	movs	r2, #1
    7b96:	601a      	str	r2, [r3, #0]
	return 0;
    7b98:	4770      	bx	lr
		return -1;
    7b9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    7b9e:	4770      	bx	lr

00007ba0 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    7ba0:	b510      	push	{r4, lr}
    7ba2:	2200      	movs	r2, #0
    7ba4:	4604      	mov	r4, r0
    7ba6:	2101      	movs	r1, #1
    7ba8:	2002      	movs	r0, #2
    7baa:	f7f9 fe8b 	bl	18c4 <z_arm_irq_priority_set>
    7bae:	2002      	movs	r0, #2
    7bb0:	f7f9 fe6a 	bl	1888 <arch_irq_enable>
    7bb4:	4620      	mov	r0, r4
    7bb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    7bba:	f7fb ba87 	b.w	30cc <uarte_instance_init.isra.0>

00007bbe <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    7bbe:	b510      	push	{r4, lr}
    7bc0:	2200      	movs	r2, #0
    7bc2:	4604      	mov	r4, r0
    7bc4:	2101      	movs	r1, #1
    7bc6:	2028      	movs	r0, #40	; 0x28
    7bc8:	f7f9 fe7c 	bl	18c4 <z_arm_irq_priority_set>
    7bcc:	2028      	movs	r0, #40	; 0x28
    7bce:	f7f9 fe5b 	bl	1888 <arch_irq_enable>
    7bd2:	4620      	mov	r0, r4
    7bd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    7bd8:	f7fb ba78 	b.w	30cc <uarte_instance_init.isra.0>

00007bdc <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    7bdc:	4770      	bx	lr

00007bde <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    7bde:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    7be0:	2000      	movs	r0, #0
    7be2:	f7fa fa6d 	bl	20c0 <sys_arch_reboot>

00007be6 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    7be6:	f7ff bac7 	b.w	7178 <nrf_cc3xx_platform_init_no_rng>

00007bea <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    7bea:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    7bec:	f7f9 f8cc 	bl	d88 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    7bf0:	f7f9 f97e 	bl	ef0 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    7bf4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    7bf8:	f7ff babe 	b.w	7178 <nrf_cc3xx_platform_init_no_rng>

00007bfc <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    7bfc:	4700      	bx	r0

00007bfe <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    7bfe:	f000 b906 	b.w	7e0e <z_impl_k_busy_wait>

00007c02 <nrf_gpio_pin_present_check>:
    switch (port)
    7c02:	0943      	lsrs	r3, r0, #5
    7c04:	d00b      	beq.n	7c1e <nrf_gpio_pin_present_check+0x1c>
    7c06:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    7c08:	f64f 73ff 	movw	r3, #65535	; 0xffff
    7c0c:	bf18      	it	ne
    7c0e:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    7c10:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7c14:	fa23 f000 	lsr.w	r0, r3, r0
}
    7c18:	f000 0001 	and.w	r0, r0, #1
    7c1c:	4770      	bx	lr
    switch (port)
    7c1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7c22:	e7f5      	b.n	7c10 <nrf_gpio_pin_present_check+0xe>

00007c24 <nrf_gpiote_in_event_get>:
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    7c24:	0080      	lsls	r0, r0, #2
}
    7c26:	f500 7080 	add.w	r0, r0, #256	; 0x100
    7c2a:	4770      	bx	lr

00007c2c <nrf_gpio_reconfigure>:
{
    7c2c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    7c30:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7c32:	a801      	add	r0, sp, #4
{
    7c34:	460e      	mov	r6, r1
    7c36:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    7c3a:	4690      	mov	r8, r2
    7c3c:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    7c3e:	f7fb ff9d 	bl	3b7c <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    7c42:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    7c44:	f1b8 0f00 	cmp.w	r8, #0
    7c48:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    7c4c:	bf14      	ite	ne
    7c4e:	2302      	movne	r3, #2
    7c50:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    7c52:	2e00      	cmp	r6, #0
    7c54:	bf18      	it	ne
    7c56:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    7c5a:	2d00      	cmp	r5, #0
    7c5c:	bf14      	ite	ne
    7c5e:	210c      	movne	r1, #12
    7c60:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    7c62:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    7c64:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    7c68:	bf14      	ite	ne
    7c6a:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    7c6e:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    7c70:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    7c72:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    7c76:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    7c7a:	bf14      	ite	ne
    7c7c:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    7c80:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    7c82:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    7c84:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    7c88:	b106      	cbz	r6, 7c8c <nrf_gpio_reconfigure+0x60>
    7c8a:	7836      	ldrb	r6, [r6, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    7c8c:	f1b8 0f00 	cmp.w	r8, #0
    7c90:	d003      	beq.n	7c9a <nrf_gpio_reconfigure+0x6e>
    7c92:	f898 8000 	ldrb.w	r8, [r8]
    7c96:	ea4f 0848 	mov.w	r8, r8, lsl #1
    7c9a:	431e      	orrs	r6, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    7c9c:	b10d      	cbz	r5, 7ca2 <nrf_gpio_reconfigure+0x76>
    7c9e:	782d      	ldrb	r5, [r5, #0]
    7ca0:	00ad      	lsls	r5, r5, #2
    7ca2:	ea46 0608 	orr.w	r6, r6, r8
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    7ca6:	b10c      	cbz	r4, 7cac <nrf_gpio_reconfigure+0x80>
    7ca8:	7822      	ldrb	r2, [r4, #0]
    7caa:	0214      	lsls	r4, r2, #8
    7cac:	4335      	orrs	r5, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    7cae:	b10f      	cbz	r7, 7cb4 <nrf_gpio_reconfigure+0x88>
    7cb0:	783f      	ldrb	r7, [r7, #0]
    7cb2:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    7cb4:	432c      	orrs	r4, r5
    7cb6:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    7cb8:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    7cbc:	b002      	add	sp, #8
    7cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00007cc2 <nrf_gpio_cfg_sense_set>:
{
    7cc2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    7cc4:	f10d 030f 	add.w	r3, sp, #15
    7cc8:	9301      	str	r3, [sp, #4]
    7cca:	2300      	movs	r3, #0
{
    7ccc:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    7cd0:	9300      	str	r3, [sp, #0]
    7cd2:	461a      	mov	r2, r3
    7cd4:	4619      	mov	r1, r3
    7cd6:	f7ff ffa9 	bl	7c2c <nrf_gpio_reconfigure>
}
    7cda:	b005      	add	sp, #20
    7cdc:	f85d fb04 	ldr.w	pc, [sp], #4

00007ce0 <start_playback.isra.0>:
static uint32_t start_playback(nrfx_pwm_t const * p_instance,
    7ce0:	b510      	push	{r4, lr}
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    7ce2:	2402      	movs	r4, #2
    7ce4:	720c      	strb	r4, [r1, #8]
    p_cb->flags = flags;
    7ce6:	724a      	strb	r2, [r1, #9]
    if (p_cb->handler)
    7ce8:	6809      	ldr	r1, [r1, #0]
    7cea:	b171      	cbz	r1, 7d0a <start_playback.isra.0+0x2a>
            int_mask |= NRF_PWM_INT_SEQEND0_MASK;
    7cec:	f012 0f04 	tst.w	r2, #4
    7cf0:	bf0c      	ite	eq
    7cf2:	2182      	moveq	r1, #130	; 0x82
    7cf4:	2192      	movne	r1, #146	; 0x92
        if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1)
    7cf6:	0714      	lsls	r4, r2, #28
            int_mask |= NRF_PWM_INT_SEQEND1_MASK;
    7cf8:	bf48      	it	mi
    7cfa:	f041 0120 	orrmi.w	r1, r1, #32
        if (flags & NRFX_PWM_FLAG_NO_EVT_FINISHED)
    7cfe:	06d4      	lsls	r4, r2, #27
            int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
    7d00:	bf48      	it	mi
    7d02:	f021 0180 	bicmi.w	r1, r1, #128	; 0x80
    p_reg->INTEN = mask;
    7d06:	f8c0 1300 	str.w	r1, [r0, #768]	; 0x300
    if (flags & NRFX_PWM_FLAG_START_VIA_TASK)
    7d0a:	0612      	lsls	r2, r2, #24
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7d0c:	f04f 0100 	mov.w	r1, #0
    7d10:	f8c0 1104 	str.w	r1, [r0, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7d14:	bf58      	it	pl
    7d16:	2201      	movpl	r2, #1
    7d18:	f8d0 4104 	ldr.w	r4, [r0, #260]	; 0x104
    7d1c:	bf56      	itet	pl
    7d1e:	50c2      	strpl	r2, [r0, r3]
    return ((uint32_t)p_reg + (uint32_t)task);
    7d20:	18c0      	addmi	r0, r0, r3
    return 0;
    7d22:	4608      	movpl	r0, r1
}
    7d24:	bd10      	pop	{r4, pc}

00007d26 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    7d26:	f7fc bde5 	b.w	48f4 <_DoInit>

00007d2a <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    7d2a:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    7d2c:	f7ff fffb 	bl	7d26 <SEGGER_RTT_Init>

	return 0;
}
    7d30:	2000      	movs	r0, #0
    7d32:	bd08      	pop	{r3, pc}

00007d34 <z_device_state_init>:
}
    7d34:	4770      	bx	lr

00007d36 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    7d36:	b138      	cbz	r0, 7d48 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    7d38:	68c3      	ldr	r3, [r0, #12]
    7d3a:	8818      	ldrh	r0, [r3, #0]
    7d3c:	f3c0 0008 	ubfx	r0, r0, #0, #9
    7d40:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    7d44:	4258      	negs	r0, r3
    7d46:	4158      	adcs	r0, r3
}
    7d48:	4770      	bx	lr

00007d4a <z_pm_save_idle_exit>:
{
    7d4a:	b508      	push	{r3, lr}
	pm_system_resume();
    7d4c:	f7f9 fc2c 	bl	15a8 <pm_system_resume>
}
    7d50:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    7d54:	f7ff bf42 	b.w	7bdc <sys_clock_idle_exit>

00007d58 <k_mem_slab_init>:
{
    7d58:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    7d5a:	2400      	movs	r4, #0
    7d5c:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    7d5e:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    7d60:	ea41 0402 	orr.w	r4, r1, r2
    7d64:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    7d68:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    7d6c:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    7d6e:	d10c      	bne.n	7d8a <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    7d70:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    7d72:	42a3      	cmp	r3, r4
    7d74:	d103      	bne.n	7d7e <k_mem_slab_init+0x26>
	list->tail = (sys_dnode_t *)list;
    7d76:	e9c0 0000 	strd	r0, r0, [r0]
}
    7d7a:	2000      	movs	r0, #0
}
    7d7c:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    7d7e:	6985      	ldr	r5, [r0, #24]
    7d80:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    7d82:	3401      	adds	r4, #1
		slab->free_list = p;
    7d84:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    7d86:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    7d88:	e7f3      	b.n	7d72 <k_mem_slab_init+0x1a>
		return -EINVAL;
    7d8a:	f06f 0015 	mvn.w	r0, #21
	return rc;
    7d8e:	e7f5      	b.n	7d7c <k_mem_slab_init+0x24>

00007d90 <z_impl_k_mutex_init>:
{
    7d90:	4603      	mov	r3, r0
	mutex->owner = NULL;
    7d92:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    7d94:	e9c3 0002 	strd	r0, r0, [r3, #8]
    7d98:	e9c3 3300 	strd	r3, r3, [r3]
}
    7d9c:	4770      	bx	lr

00007d9e <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    7d9e:	4603      	mov	r3, r0
    7da0:	b920      	cbnz	r0, 7dac <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    7da2:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    7da6:	b90a      	cbnz	r2, 7dac <z_reschedule_irqlock+0xe>
    7da8:	f7f9 bddc 	b.w	1964 <arch_swap>
    7dac:	f383 8811 	msr	BASEPRI, r3
    7db0:	f3bf 8f6f 	isb	sy
}
    7db4:	4770      	bx	lr

00007db6 <z_reschedule_unlocked>:
	__asm__ volatile(
    7db6:	f04f 0320 	mov.w	r3, #32
    7dba:	f3ef 8011 	mrs	r0, BASEPRI
    7dbe:	f383 8812 	msr	BASEPRI_MAX, r3
    7dc2:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    7dc6:	f7ff bfea 	b.w	7d9e <z_reschedule_irqlock>

00007dca <z_priq_dumb_best>:
{
    7dca:	4603      	mov	r3, r0
	return list->head == list;
    7dcc:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7dce:	4283      	cmp	r3, r0
    7dd0:	d003      	beq.n	7dda <z_priq_dumb_best+0x10>
	if (n != NULL) {
    7dd2:	2800      	cmp	r0, #0
    7dd4:	bf38      	it	cc
    7dd6:	2000      	movcc	r0, #0
    7dd8:	4770      	bx	lr
	struct k_thread *thread = NULL;
    7dda:	2000      	movs	r0, #0
}
    7ddc:	4770      	bx	lr

00007dde <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
    7dde:	b13a      	cbz	r2, 7df0 <z_impl_k_sem_init+0x12>
    7de0:	428a      	cmp	r2, r1
    7de2:	d305      	bcc.n	7df0 <z_impl_k_sem_init+0x12>
	sem->limit = limit;
    7de4:	e9c0 1202 	strd	r1, r2, [r0, #8]
	list->tail = (sys_dnode_t *)list;
    7de8:	e9c0 0000 	strd	r0, r0, [r0]
	return 0;
    7dec:	2000      	movs	r0, #0
    7dee:	4770      	bx	lr
		return -EINVAL;
    7df0:	f06f 0015 	mvn.w	r0, #21
}
    7df4:	4770      	bx	lr

00007df6 <k_is_in_isr>:
    7df6:	f3ef 8005 	mrs	r0, IPSR
}
    7dfa:	3800      	subs	r0, #0
    7dfc:	bf18      	it	ne
    7dfe:	2001      	movne	r0, #1
    7e00:	4770      	bx	lr

00007e02 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    7e02:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    7e04:	f7ff f82e 	bl	6e64 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    7e08:	bd08      	pop	{r3, pc}

00007e0a <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    7e0a:	f7ff b82b 	b.w	6e64 <sys_clock_tick_get>

00007e0e <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    7e0e:	b108      	cbz	r0, 7e14 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    7e10:	f7fa b96c 	b.w	20ec <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    7e14:	4770      	bx	lr

00007e16 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    7e16:	b510      	push	{r4, lr}
    7e18:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    7e1a:	f7fe fe71 	bl	6b00 <z_abort_timeout>

	if (inactive) {
    7e1e:	b9b0      	cbnz	r0, 7e4e <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    7e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7e22:	b10b      	cbz	r3, 7e28 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    7e24:	4620      	mov	r0, r4
    7e26:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    7e28:	f104 0018 	add.w	r0, r4, #24
    7e2c:	f7fe f828 	bl	5e80 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    7e30:	b168      	cbz	r0, 7e4e <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    7e32:	f7fd fcc1 	bl	57b8 <z_ready_thread>
    7e36:	f04f 0320 	mov.w	r3, #32
    7e3a:	f3ef 8011 	mrs	r0, BASEPRI
    7e3e:	f383 8812 	msr	BASEPRI_MAX, r3
    7e42:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    7e46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    7e4a:	f7ff bfa8 	b.w	7d9e <z_reschedule_irqlock>
    7e4e:	bd10      	pop	{r4, pc}

00007e50 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    7e50:	f7fc bc68 	b.w	4724 <SystemInit>
