--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml NanoProcessor.twx NanoProcessor.ncd -o NanoProcessor.twr
NanoProcessor.pcf -ucf PinAssignment.ucf

Design file:              NanoProcessor.ncd
Physical constraint file: NanoProcessor.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock DECO_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
C_out       |   19.437(R)|DECO_CLK_BUFGP    |   0.000|
------------+------------+------------------+--------+

Clock PC_CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
C_out       |   23.133(R)|PC_CLK_BUFGP      |   0.000|
------------+------------+------------------+--------+

Clock REG_CLK to Pad
------------+------------+----------------------+--------+
            | clk (edge) |                      | Clock  |
Destination |   to PAD   |Internal Clock(s)     | Phase  |
------------+------------+----------------------+--------+
C_out       |   19.515(R)|XLXI_51/XLXI_2/XLXN_13|   0.000|
            |   18.294(R)|XLXI_51/XLXI_3/XLXN_13|   0.000|
            |   18.771(R)|XLXI_51/XLXI_4/XLXN_13|   0.000|
            |   19.021(R)|XLXI_51/XLXI_5/XLXN_13|   0.000|
            |   18.404(R)|XLXI_51/XLXI_6/XLXN_13|   0.000|
            |   18.186(R)|XLXI_51/XLXI_7/XLXN_13|   0.000|
            |   19.823(R)|XLXI_51/XLXI_8/XLXN_13|   0.000|
R7out<0>    |   11.611(R)|XLXI_51/XLXI_8/XLXN_13|   0.000|
R7out<1>    |   11.184(R)|XLXI_51/XLXI_8/XLXN_13|   0.000|
R7out<2>    |   11.727(R)|XLXI_51/XLXI_8/XLXN_13|   0.000|
R7out<3>    |   11.359(R)|XLXI_51/XLXI_8/XLXN_13|   0.000|
------------+------------+----------------------+--------+

Clock to Setup on destination clock DECO_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PC_CLK         |   13.735|         |         |         |
REG_CLK        |    8.289|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PC_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DECO_CLK       |    4.564|         |         |         |
PC_CLK         |    2.722|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock REG_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DECO_CLK       |   12.850|         |         |         |
PC_CLK         |   16.544|         |         |         |
REG_CLK        |   11.294|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 15 23:55:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



