;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 30, 19
	ADD 19, 29
	ADD 10, @-1
	JMN @30, <2
	ADD #-30, 9
	SPL 910, 200
	JMP @72, #200
	SPL 910, 200
	CMP 910, 200
	SPL 0, <2
	SPL 0, <2
	ADD 30, 9
	SPL 0, <2
	ADD 0, @-0
	SPL 0, #-0
	SUB #-30, 9
	SPL -207, @-120
	CMP @800, @6
	CMP 20, @12
	CMP 20, @12
	SUB 210, 60
	MOV 210, 60
	ADD 30, 9
	SUB 0, @-0
	ADD 91, 20
	SPL 910, 200
	SUB 0, @-0
	SPL 0, #2
	SUB @1, 2
	ADD #270, <1
	SUB 0, @-0
	SUB 0, 332
	ADD 12, @10
	SUB -207, <-120
	SLT 20, @12
	SUB @0, @2
	SUB 910, 200
	SUB @0, @2
	SUB 12, @-10
	JMN @30, <2
	SPL -100, -600
	ADD 30, 9
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-100
	CMP -207, <-100
