//////////////////////////////////////////////////////////////////////////////
//
// Copyright 2021 OpenHW Group
//
// Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     https://solderpad.org/licenses/
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
//
///////////////////////////////////////////////////////////////////////////////
//
// Manifest for the CVA6 CORE RTL model.
//   - This is a CORE-ONLY manifest.
//   - Relevent synthesis and simulation scripts/Makefiles must set the shell
//     ENV variable CVA6_REPO_DIR.
//
///////////////////////////////////////////////////////////////////////////////

//FPGA memories
${CVA6_REPO_DIR}/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv

+incdir+${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/include/
+incdir+${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/
+incdir+${CVA6_REPO_DIR}/common/local/util/

// Floating point unit
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_fma.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpnew_top.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
${CVA6_REPO_DIR}/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv

${CVA6_REPO_DIR}/core/include/config_pkg.sv
${CVA6_REPO_DIR}/core/include/${TARGET_CFG}_config_pkg.sv
${CVA6_REPO_DIR}/core/include/riscv_pkg.sv
${CVA6_REPO_DIR}/core/include/ariane_dm_pkg.sv
// Note: depends on fpnew_pkg, above
${CVA6_REPO_DIR}/core/include/ariane_pkg.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/axi/src/axi_pkg.sv

// Packages
${CVA6_REPO_DIR}/core/include/wt_cache_pkg.sv
${CVA6_REPO_DIR}/core/include/std_cache_pkg.sv
${CVA6_REPO_DIR}/core/include/instr_tracer_pkg.sv
${CVA6_REPO_DIR}/core/include/acc_pkg.sv

//CVXIF
${CVA6_REPO_DIR}/core/include/cvxif_pkg.sv
${CVA6_REPO_DIR}/core/cvxif_example/include/cvxif_instr_pkg.sv
${CVA6_REPO_DIR}/core/cvxif_fu.sv
${CVA6_REPO_DIR}/core/cvxif_example/cvxif_example_coprocessor.sv
${CVA6_REPO_DIR}/core/cvxif_example/instr_decoder.sv

// Common Cells
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/fifo_v3.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/lfsr.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/stream_arbiter.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/stream_mux.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/stream_demux.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/lzc.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/shift_reg.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/unread.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/popcount.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/exp_backoff.sv

// Common Cells for example coprocessor
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/counter.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/common_cells/src/delta_counter.sv

// Top-level source files (not necessarily instantiated at the top of the cva6).
${CVA6_REPO_DIR}/core/cva6.sv
${CVA6_REPO_DIR}/core/alu.sv
// Note: depends on fpnew_pkg, above
${CVA6_REPO_DIR}/core/fpu_wrap.sv
${CVA6_REPO_DIR}/core/branch_unit.sv
${CVA6_REPO_DIR}/core/compressed_decoder.sv
${CVA6_REPO_DIR}/core/controller.sv
${CVA6_REPO_DIR}/core/csr_buffer.sv
${CVA6_REPO_DIR}/core/csr_regfile.sv
${CVA6_REPO_DIR}/core/decoder.sv
${CVA6_REPO_DIR}/core/ex_stage.sv
${CVA6_REPO_DIR}/core/instr_realign.sv
${CVA6_REPO_DIR}/core/id_stage.sv
${CVA6_REPO_DIR}/core/issue_read_operands.sv
${CVA6_REPO_DIR}/core/issue_stage.sv
${CVA6_REPO_DIR}/core/load_unit.sv
${CVA6_REPO_DIR}/core/load_store_unit.sv
${CVA6_REPO_DIR}/core/lsu_bypass.sv
${CVA6_REPO_DIR}/core/mult.sv
${CVA6_REPO_DIR}/core/multiplier.sv
${CVA6_REPO_DIR}/core/serdiv.sv
${CVA6_REPO_DIR}/core/perf_counters.sv
${CVA6_REPO_DIR}/core/ariane_regfile_ff.sv
${CVA6_REPO_DIR}/core/ariane_regfile_fpga.sv
${CVA6_REPO_DIR}/core/re_name.sv
// NOTE: scoreboard.sv modified for DSIM (unchanged for other simulators)
${CVA6_REPO_DIR}/core/scoreboard.sv
${CVA6_REPO_DIR}/core/store_buffer.sv
${CVA6_REPO_DIR}/core/amo_buffer.sv
${CVA6_REPO_DIR}/core/store_unit.sv
${CVA6_REPO_DIR}/core/commit_stage.sv
${CVA6_REPO_DIR}/core/axi_shim.sv
${CVA6_REPO_DIR}/core/cva6_accel_first_pass_decoder_stub.sv
${CVA6_REPO_DIR}/core/acc_dispatcher.sv

// What is "frontend"?
${CVA6_REPO_DIR}/core/frontend/btb.sv
${CVA6_REPO_DIR}/core/frontend/bht.sv
${CVA6_REPO_DIR}/core/frontend/ras.sv
${CVA6_REPO_DIR}/core/frontend/instr_scan.sv
${CVA6_REPO_DIR}/core/frontend/instr_queue.sv
${CVA6_REPO_DIR}/core/frontend/frontend.sv

// Runtime monitor
${CVA6_REPO_DIR}/core/RM/rm_lane_allocator.sv
${CVA6_REPO_DIR}/core/RM/rm_event_detector.sv
${CVA6_REPO_DIR}/core/RM/rm_event_router.sv
${CVA6_REPO_DIR}/core/RM/monitor8/rm_lane.sv
${CVA6_REPO_DIR}/core/RM/rm_monitor.sv

${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/stage0C0.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ste.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/top_moduleC0.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl0c0.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl10c0.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl1c0.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl2c0.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl3c0.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl4c0.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl5c0.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl6c0.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl7c0.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl8c0.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster0/ltl9c0.sv


${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/stage0C1.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/top_moduleC1.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/ltl0c1.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/ltl1c1.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/ltl2c1.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/ltl3c1.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/ltl4c1.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/ltl5c1.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/ltl6c1.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/ltl7c1.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster1/ltl8c1.sv


${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/stage0C2.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/top_moduleC2.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/ltl0c2.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/ltl1c2.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/ltl2c2.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/ltl3c2.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/ltl4c2.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/ltl5c2.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/ltl6c2.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/ltl7c2.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/ltl8c2.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster2/ltl9c2.sv

${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/stage0C3.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/top_moduleC3.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/ltl0c3.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/ltl1c3.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/ltl2c3.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/ltl3c3.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/ltl4c3.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/ltl5c3.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/ltl6c3.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/ltl7c3.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/ltl8c3.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster3/ltl9c3.sv

${CVA6_REPO_DIR}/core/RM/monitor8/cluster4/stage0C4.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster4/top_moduleC4.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster4/ltl0c4.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster4/ltl1c4.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster4/ltl2c4.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster4/ltl3c4.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster4/ltl4c4.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster4/ltl5c4.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster4/ltl6c4.sv


${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/stage0C5.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/top_moduleC5.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/ltl0c5.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/ltl1c5.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/ltl2c5.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/ltl3c5.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/ltl4c5.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/ltl5c5.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/ltl6c5.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/ltl7c5.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster5/ltl8c5.sv


${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/stage0C6.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/top_moduleC6.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl0c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl1c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl2c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl3c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl4c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl5c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl6c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl7c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl8c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl9c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl10c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl11c6.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster6/ltl12c6.sv



${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/stage0C7.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/top_moduleC7.v
${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/ltl0c7.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/ltl1c7.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/ltl2c7.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/ltl3c7.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/ltl4c7.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/ltl5c7.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/ltl6c7.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/ltl7c7.sv
${CVA6_REPO_DIR}/core/RM/monitor8/cluster7/ltl8c7.sv
//${CVA6_REPO_DIR}/core/

// Cache subsystem
${CVA6_REPO_DIR}/core/cache_subsystem/wt_dcache_ctrl.sv
${CVA6_REPO_DIR}/core/cache_subsystem/wt_dcache_mem.sv
${CVA6_REPO_DIR}/core/cache_subsystem/wt_dcache_missunit.sv
${CVA6_REPO_DIR}/core/cache_subsystem/wt_dcache_wbuffer.sv
${CVA6_REPO_DIR}/core/cache_subsystem/wt_dcache.sv
${CVA6_REPO_DIR}/core/cache_subsystem/cva6_icache.sv
${CVA6_REPO_DIR}/core/cache_subsystem/wt_cache_subsystem.sv
${CVA6_REPO_DIR}/core/cache_subsystem/wt_axi_adapter.sv
${CVA6_REPO_DIR}/core/cache_subsystem/tag_cmp.sv
${CVA6_REPO_DIR}/core/cache_subsystem/axi_adapter.sv
${CVA6_REPO_DIR}/core/cache_subsystem/miss_handler.sv
${CVA6_REPO_DIR}/core/cache_subsystem/cache_ctrl.sv
${CVA6_REPO_DIR}/core/cache_subsystem/cva6_icache_axi_wrapper.sv
${CVA6_REPO_DIR}/core/cache_subsystem/std_cache_subsystem.sv
${CVA6_REPO_DIR}/core/cache_subsystem/std_nbdcache.sv

// Physical Memory Protection
// NOTE: pmp.sv modified for DSIM (unchanged for other simulators)
${CVA6_REPO_DIR}/core/pmp/src/pmp.sv
${CVA6_REPO_DIR}/core/pmp/src/pmp_entry.sv

// Tracer (behavioral code, not RTL)
${CVA6_REPO_DIR}/common/local/util/instr_tracer_if.sv
${CVA6_REPO_DIR}/common/local/util/instr_tracer.sv
${CVA6_REPO_DIR}/common/local/util/tc_sram_wrapper.sv
${CVA6_REPO_DIR}/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_sram.sv
${CVA6_REPO_DIR}/common/local/util/sram.sv

// MMU Sv39
${CVA6_REPO_DIR}/core/mmu_sv39/mmu.sv
${CVA6_REPO_DIR}/core/mmu_sv39/ptw.sv
${CVA6_REPO_DIR}/core/mmu_sv39/tlb.sv

// MMU Sv32
${CVA6_REPO_DIR}/core/mmu_sv32/cva6_mmu_sv32.sv
${CVA6_REPO_DIR}/core/mmu_sv32/cva6_ptw_sv32.sv
${CVA6_REPO_DIR}/core/mmu_sv32/cva6_tlb_sv32.sv
${CVA6_REPO_DIR}/core/mmu_sv32/cva6_shared_tlb_sv32.sv

// end of manifest
