Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Oct  6 19:07:05 2024
| Host         : BB_Idea3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.182        0.000                      0                   91        0.162        0.000                      0                   91        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               6.182        0.000                      0                   91        0.162        0.000                      0                   91        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        6.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/Now_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 2.578ns (68.797%)  route 1.169ns (31.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.605     5.126    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.580 r  mem_reg/DOBDO[6]
                         net (fo=1, routed)           1.169     8.749    nolabel_line47/DOBDO[6]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.873 r  nolabel_line47/Now[2]_i_1/O
                         net (fo=1, routed)           0.000     8.873    nolabel_line47/Now[2]_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.444    14.785    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[2]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)        0.031    15.055    nolabel_line47/Now_reg[2]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.206ns  (required time - arrival time)
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/Now_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 2.578ns (69.264%)  route 1.144ns (30.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.605     5.126    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.580 r  mem_reg/DOBDO[3]
                         net (fo=1, routed)           1.144     8.724    nolabel_line47/DOBDO[3]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.848 r  nolabel_line47/Now[3]_i_1/O
                         net (fo=1, routed)           0.000     8.848    nolabel_line47/Now[3]_i_1_n_0
    SLICE_X49Y15         FDRE                                         r  nolabel_line47/Now_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.445    14.786    nolabel_line47/CLK
    SLICE_X49Y15         FDRE                                         r  nolabel_line47/Now_reg[3]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    15.054    nolabel_line47/Now_reg[3]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.206    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.732ns (24.240%)  route 2.288ns (75.760%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.565     5.086    clock_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  addr_reg[2]/Q
                         net (fo=10, routed)          0.992     6.534    i1/u3/Q[2]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  i1/u3/mem_reg_i_10/O
                         net (fo=4, routed)           0.678     7.336    i0/u3/mem_reg
    SLICE_X49Y15         LUT5 (Prop_lut5_I3_O)        0.152     7.488 r  i0/u3/mem_reg_i_1/O
                         net (fo=1, routed)           0.618     8.106    now
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.487    14.828    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKBWRCLK
                         clock pessimism              0.274    15.102    
                         clock uncertainty           -0.035    15.066    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651    14.415    mem_reg
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.428ns  (required time - arrival time)
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 0.608ns (21.840%)  route 2.176ns (78.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.565     5.086    clock_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  addr_reg[2]/Q
                         net (fo=10, routed)          1.166     6.708    addr_reg[2]
    SLICE_X49Y14         LUT5 (Prop_lut5_I1_O)        0.152     6.860 r  mem_reg_i_5/O
                         net (fo=1, routed)           1.010     7.870    mem_reg_i_5_n_0
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.487    14.828    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKBWRCLK
                         clock pessimism              0.274    15.102    
                         clock uncertainty           -0.035    15.066    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.768    14.298    mem_reg
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  6.428    

Slack (MET) :             6.560ns  (required time - arrival time)
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/Now_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 2.578ns (76.559%)  route 0.789ns (23.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.605     5.126    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.580 r  mem_reg/DOBDO[1]
                         net (fo=1, routed)           0.789     8.369    nolabel_line47/DOBDO[1]
    SLICE_X49Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.493 r  nolabel_line47/Now[1]_i_1/O
                         net (fo=1, routed)           0.000     8.493    nolabel_line47/Now[1]_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.444    14.785    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[1]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)        0.029    15.053    nolabel_line47/Now_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  6.560    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/Now_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 2.578ns (76.907%)  route 0.774ns (23.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.605     5.126    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y6          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.580 r  mem_reg/DOBDO[4]
                         net (fo=1, routed)           0.774     8.354    nolabel_line47/DOBDO[4]
    SLICE_X49Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.478 r  nolabel_line47/Now[0]_i_1/O
                         net (fo=1, routed)           0.000     8.478    nolabel_line47/Now[0]_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.444    14.785    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[0]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)        0.031    15.055    nolabel_line47/Now_reg[0]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.654ns  (required time - arrival time)
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.700ns (27.372%)  route 1.857ns (72.628%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.565     5.086    clock_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  addr_reg[2]/Q
                         net (fo=10, routed)          0.992     6.534    i1/u3/Q[2]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  i1/u3/mem_reg_i_10/O
                         net (fo=4, routed)           0.274     6.932    i1_n_2
    SLICE_X49Y15         LUT2 (Prop_lut2_I1_O)        0.120     7.052 r  mem_reg_i_3/O
                         net (fo=1, routed)           0.591     7.644    mem_reg_i_3_n_0
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.487    14.828    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKBWRCLK
                         clock pessimism              0.274    15.102    
                         clock uncertainty           -0.035    15.066    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.769    14.297    mem_reg
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  6.654    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 i0/u2/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i1/u2/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.828ns (25.446%)  route 2.426ns (74.554%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.557     5.078    i0/u2/CLK
    SLICE_X49Y20         FDRE                                         r  i0/u2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i0/u2/count_reg[13]/Q
                         net (fo=2, routed)           0.875     6.409    i0/u2/i1/u2/count_reg[13]
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  i0/u2/Z_i_3/O
                         net (fo=1, routed)           0.989     7.522    i0/u2/Z_i_3_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.646 r  i0/u2/Z_i_2/O
                         net (fo=2, routed)           0.562     8.208    i1/u1/p_0_in
    SLICE_X49Y13         LUT3 (Prop_lut3_I1_O)        0.124     8.332 r  i1/u1/Z_i_1__1/O
                         net (fo=1, routed)           0.000     8.332    i1/u2/Z_reg_1
    SLICE_X49Y13         FDRE                                         r  i1/u2/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    i1/u2/CLK
    SLICE_X49Y13         FDRE                                         r  i1/u2/Z_reg/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)        0.031    15.057    i1/u2/Z_reg
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 i0/u2/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/u2/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.828ns (25.477%)  route 2.422ns (74.523%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.557     5.078    i0/u2/CLK
    SLICE_X49Y20         FDRE                                         r  i0/u2/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  i0/u2/count_reg[13]/Q
                         net (fo=2, routed)           0.875     6.409    i0/u2/i1/u2/count_reg[13]
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     6.533 r  i0/u2/Z_i_3/O
                         net (fo=1, routed)           0.989     7.522    i0/u2/Z_i_3_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.646 r  i0/u2/Z_i_2/O
                         net (fo=2, routed)           0.558     8.204    i0/u2/p_0_in
    SLICE_X49Y13         LUT3 (Prop_lut3_I1_O)        0.124     8.328 r  i0/u2/Z_i_1__2/O
                         net (fo=1, routed)           0.000     8.328    i0/u2/Z_i_1__2_n_0
    SLICE_X49Y13         FDRE                                         r  i0/u2/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446    14.787    i0/u2/CLK
    SLICE_X49Y13         FDRE                                         r  i0/u2/Z_reg/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)        0.029    15.055    i0/u2/Z_reg
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 0.704ns (26.200%)  route 1.983ns (73.800%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.565     5.086    clock_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  addr_reg[2]/Q
                         net (fo=10, routed)          0.992     6.534    i1/u3/Q[2]
    SLICE_X49Y15         LUT6 (Prop_lut6_I1_O)        0.124     6.658 r  i1/u3/mem_reg_i_10/O
                         net (fo=4, routed)           0.274     6.932    i1_n_2
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124     7.056 r  mem_reg_i_2/O
                         net (fo=1, routed)           0.717     7.773    mem_reg_i_2_n_0
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.487    14.828    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKBWRCLK
                         clock pessimism              0.274    15.102    
                         clock uncertainty           -0.035    15.066    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.500    mem_reg
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -7.773    
  -------------------------------------------------------------------
                         slack                                  6.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.368%)  route 0.258ns (64.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    clock_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  addr_reg[7]/Q
                         net (fo=6, routed)           0.258     1.844    addr_reg[7]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.682    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 i1/u3/tmp_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i1/u3/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    i1/u3/CLK
    SLICE_X48Y13         FDRE                                         r  i1/u3/tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  i1/u3/tmp_reg/Q
                         net (fo=1, routed)           0.085     1.671    i1/u2/tmp
    SLICE_X49Y13         LUT2 (Prop_lut2_I1_O)        0.045     1.716 r  i1/u2/Z_i_1__0/O
                         net (fo=1, routed)           0.000     1.716    i1/u3/Z_reg_0
    SLICE_X49Y13         FDRE                                         r  i1/u3/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    i1/u3/CLK
    SLICE_X49Y13         FDRE                                         r  i1/u3/Z_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.092     1.550    i1/u3/Z_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.234%)  route 0.271ns (65.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    clock_IBUF_BUFG
    SLICE_X48Y14         FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  addr_reg[3]/Q
                         net (fo=9, routed)           0.271     1.857    addr_reg[3]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.682    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line47/Now_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.204%)  route 0.099ns (34.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    clock_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  addr_reg[7]/Q
                         net (fo=6, routed)           0.099     1.685    nolabel_line47/Q[7]
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.045     1.730 r  nolabel_line47/Now[3]_i_1/O
                         net (fo=1, routed)           0.000     1.730    nolabel_line47/Now[3]_i_1_n_0
    SLICE_X49Y15         FDRE                                         r  nolabel_line47/Now_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.830     1.957    nolabel_line47/CLK
    SLICE_X49Y15         FDRE                                         r  nolabel_line47/Now_reg[3]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X49Y15         FDRE (Hold_fdre_C_D)         0.091     1.549    nolabel_line47/Now_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 i1/u2/Z_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i1/u3/tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.877%)  route 0.142ns (50.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    i1/u2/CLK
    SLICE_X49Y13         FDRE                                         r  i1/u2/Z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  i1/u2/Z_reg/Q
                         net (fo=3, routed)           0.142     1.728    i1/u3/s2
    SLICE_X48Y13         FDRE                                         r  i1/u3/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    i1/u3/CLK
    SLICE_X48Y13         FDRE                                         r  i1/u3/tmp_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.072     1.530    i1/u3/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.469%)  route 0.307ns (68.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    clock_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  addr_reg[6]/Q
                         net (fo=8, routed)           0.307     1.893    addr_reg[6]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.682    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 i0/u2/Z_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/u3/tmp_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    i0/u2/CLK
    SLICE_X49Y13         FDRE                                         r  i0/u2/Z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  i0/u2/Z_reg/Q
                         net (fo=3, routed)           0.155     1.741    i0/u3/s2
    SLICE_X48Y13         FDRE                                         r  i0/u3/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    i0/u3/CLK
    SLICE_X48Y13         FDRE                                         r  i0/u3/tmp_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X48Y13         FDRE (Hold_fdre_C_D)         0.070     1.528    i0/u3/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.248%)  route 0.325ns (69.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    clock_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  addr_reg[5]/Q
                         net (fo=7, routed)           0.325     1.911    addr_reg[5]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.682    mem_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 i0/u2/Z_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i0/u3/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.562     1.445    i0/u2/CLK
    SLICE_X49Y13         FDRE                                         r  i0/u2/Z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  i0/u2/Z_reg/Q
                         net (fo=3, routed)           0.168     1.754    i0/u2/s2
    SLICE_X49Y13         LUT2 (Prop_lut2_I0_O)        0.042     1.796 r  i0/u2/Z_i_1/O
                         net (fo=1, routed)           0.000     1.796    i0/u3/Z_reg_0
    SLICE_X49Y13         FDRE                                         r  i0/u3/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    i0/u3/CLK
    SLICE_X49Y13         FDRE                                         r  i0/u3/Z_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.107     1.552    i0/u3/Z_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i1/u0/Z_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i1/u1/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.560     1.443    i1/u0/CLK
    SLICE_X48Y17         FDRE                                         r  i1/u0/Z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  i1/u0/Z_reg/Q
                         net (fo=1, routed)           0.174     1.758    i1/u1/Z_reg_1
    SLICE_X48Y17         FDRE                                         r  i1/u1/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     1.955    i1/u1/CLK
    SLICE_X48Y17         FDRE                                         r  i1/u1/Z_reg/C
                         clock pessimism             -0.512     1.443    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.066     1.509    i1/u1/Z_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6    mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6    mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y15   addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y14   addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y14   addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y14   addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y14   addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y15   addr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y15   addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y15   addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y15   addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y15   addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y15   addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y14   addr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line47/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.659ns  (logic 4.361ns (56.939%)  route 3.298ns (43.061%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.562     5.083    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  nolabel_line47/Now_reg[2]/Q
                         net (fo=7, routed)           0.987     6.526    nolabel_line47/Now[2]
    SLICE_X50Y18         LUT4 (Prop_lut4_I1_O)        0.152     6.678 r  nolabel_line47/C_LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.311     8.989    C_LED_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.753    12.743 r  C_LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.743    C_LED[5]
    W6                                                                r  C_LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 4.342ns (56.720%)  route 3.313ns (43.280%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.562     5.083    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  nolabel_line47/Now_reg[2]/Q
                         net (fo=7, routed)           0.995     6.534    nolabel_line47/Now[2]
    SLICE_X50Y18         LUT4 (Prop_lut4_I1_O)        0.146     6.680 r  nolabel_line47/C_LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.318     8.998    C_LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.740    12.738 r  C_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.738    C_LED[3]
    V8                                                                r  C_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 4.091ns (53.498%)  route 3.556ns (46.502%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.562     5.083    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  nolabel_line47/Now_reg[1]/Q
                         net (fo=7, routed)           1.257     6.796    nolabel_line47/Now[1]
    SLICE_X50Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.920 r  nolabel_line47/C_LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.299     9.219    C_LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.730 r  C_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.730    C_LED[6]
    W7                                                                r  C_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 4.115ns (55.597%)  route 3.287ns (44.403%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.562     5.083    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  nolabel_line47/Now_reg[2]/Q
                         net (fo=7, routed)           0.987     6.526    nolabel_line47/Now[2]
    SLICE_X50Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.650 r  nolabel_line47/C_LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.300     8.950    C_LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.485 r  C_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.485    C_LED[4]
    U8                                                                r  C_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.348ns  (logic 4.341ns (59.085%)  route 3.006ns (40.915%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.562     5.083    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  nolabel_line47/Now_reg[0]/Q
                         net (fo=7, routed)           0.840     6.379    nolabel_line47/Now[0]
    SLICE_X50Y16         LUT4 (Prop_lut4_I1_O)        0.150     6.529 r  nolabel_line47/C_LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.166     8.696    C_LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.735    12.431 r  C_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.431    C_LED[0]
    U7                                                                r  C_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.205ns  (logic 4.100ns (56.907%)  route 3.105ns (43.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.562     5.083    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  nolabel_line47/Now_reg[2]/Q
                         net (fo=7, routed)           0.995     6.534    nolabel_line47/Now[2]
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.124     6.658 r  nolabel_line47/C_LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.110     8.768    C_LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.288 r  C_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.288    C_LED[2]
    U5                                                                r  C_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.184ns  (logic 4.084ns (56.854%)  route 3.100ns (43.146%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.562     5.083    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  nolabel_line47/Now_reg[0]/Q
                         net (fo=7, routed)           0.840     6.379    nolabel_line47/Now[0]
    SLICE_X50Y16         LUT4 (Prop_lut4_I2_O)        0.124     6.503 r  nolabel_line47/C_LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.260     8.763    C_LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.267 r  C_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.267    C_LED[1]
    V5                                                                r  C_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/An_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.742ns  (logic 4.021ns (59.637%)  route 2.721ns (40.363%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.563     5.084    nolabel_line47/CLK
    SLICE_X52Y16         FDRE                                         r  nolabel_line47/An_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  nolabel_line47/An_reg[0]/Q
                         net (fo=1, routed)           2.721     8.324    An_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.827 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.827    An[0]
    U2                                                                r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/An_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.679ns  (logic 4.148ns (62.109%)  route 2.531ns (37.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.563     5.084    nolabel_line47/CLK
    SLICE_X52Y16         FDRE                                         r  nolabel_line47/An_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 r  nolabel_line47/An_reg[1]/Q
                         net (fo=1, routed)           2.531     8.093    An_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.670    11.763 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.763    An[1]
    U4                                                                r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/An_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.661ns  (logic 4.165ns (62.531%)  route 2.496ns (37.469%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.563     5.084    nolabel_line47/CLK
    SLICE_X52Y16         FDRE                                         r  nolabel_line47/An_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.478     5.562 r  nolabel_line47/An_reg[3]/Q
                         net (fo=1, routed)           2.496     8.058    An_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.687    11.745 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.745    An[3]
    W4                                                                r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line47/An_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.388ns (66.355%)  route 0.704ns (33.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line47/CLK
    SLICE_X52Y16         FDRE                                         r  nolabel_line47/An_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line47/An_reg[2]/Q
                         net (fo=1, routed)           0.704     2.312    An_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.536 r  An_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.536    An[2]
    V4                                                                r  An[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/An_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.413ns (65.457%)  route 0.746ns (34.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line47/CLK
    SLICE_X52Y16         FDRE                                         r  nolabel_line47/An_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  nolabel_line47/An_reg[3]/Q
                         net (fo=1, routed)           0.746     2.338    An_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.265     3.603 r  An_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.603    An[3]
    W4                                                                r  An[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.392ns (64.437%)  route 0.768ns (35.563%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line47/Now_reg[2]/Q
                         net (fo=7, routed)           0.158     1.743    nolabel_line47/Now[2]
    SLICE_X50Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  nolabel_line47/C_LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.610     2.398    C_LED_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.604 r  C_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.604    C_LED[1]
    V5                                                                r  C_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/An_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.401ns (64.281%)  route 0.779ns (35.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line47/CLK
    SLICE_X52Y16         FDRE                                         r  nolabel_line47/An_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  nolabel_line47/An_reg[1]/Q
                         net (fo=1, routed)           0.779     2.371    An_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.253     3.624 r  An_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.624    An[1]
    U4                                                                r  An[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/An_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            An[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.368ns (61.808%)  route 0.845ns (38.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line47/CLK
    SLICE_X52Y16         FDRE                                         r  nolabel_line47/An_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line47/An_reg[0]/Q
                         net (fo=1, routed)           0.845     2.453    An_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.658 r  An_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.658    An[0]
    U2                                                                r  An[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.487ns (66.517%)  route 0.749ns (33.483%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line47/Now_reg[2]/Q
                         net (fo=7, routed)           0.158     1.743    nolabel_line47/Now[2]
    SLICE_X50Y16         LUT4 (Prop_lut4_I2_O)        0.048     1.791 r  nolabel_line47/C_LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.382    C_LED_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.298     3.680 r  C_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.680    C_LED[0]
    U7                                                                r  C_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.398ns (62.502%)  route 0.839ns (37.498%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line47/Now_reg[2]/Q
                         net (fo=7, routed)           0.201     1.786    nolabel_line47/Now[2]
    SLICE_X50Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.831 r  nolabel_line47/C_LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.638     2.469    C_LED_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.681 r  C_LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.681    C_LED[6]
    W7                                                                r  C_LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.407ns (62.344%)  route 0.850ns (37.656%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  nolabel_line47/Now_reg[1]/Q
                         net (fo=7, routed)           0.289     1.874    nolabel_line47/Now[1]
    SLICE_X50Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.919 r  nolabel_line47/C_LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.480    C_LED_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.701 r  C_LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.701    C_LED[2]
    U5                                                                r  C_LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.422ns (60.417%)  route 0.932ns (39.583%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line47/Now_reg[1]/Q
                         net (fo=7, routed)           0.293     1.878    nolabel_line47/Now[1]
    SLICE_X50Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.923 r  nolabel_line47/C_LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.639     2.562    C_LED_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.798 r  C_LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.798    C_LED[4]
    U8                                                                r  C_LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line47/Now_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C_LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.491ns (61.622%)  route 0.929ns (38.378%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.561     1.444    nolabel_line47/CLK
    SLICE_X49Y16         FDRE                                         r  nolabel_line47/Now_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line47/Now_reg[1]/Q
                         net (fo=7, routed)           0.289     1.874    nolabel_line47/Now[1]
    SLICE_X50Y18         LUT4 (Prop_lut4_I3_O)        0.048     1.922 r  nolabel_line47/C_LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.640     2.562    C_LED_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.864 r  C_LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.864    C_LED[3]
    V8                                                                r  C_LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.028ns  (logic 1.450ns (35.990%)  route 2.578ns (64.010%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  A_IBUF[6]_inst/O
                         net (fo=1, routed)           2.578     4.028    A_IBUF[6]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.484     4.825    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 1.466ns (36.832%)  route 2.514ns (63.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  A_IBUF[5]_inst/O
                         net (fo=1, routed)           2.514     3.980    A_IBUF[5]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.484     4.825    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.891ns  (logic 1.459ns (37.493%)  route 2.432ns (62.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  A_IBUF[7]_inst/O
                         net (fo=1, routed)           2.432     3.891    A_IBUF[7]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.484     4.825    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.879ns  (logic 1.451ns (37.401%)  route 2.428ns (62.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  A_IBUF[4]_inst/O
                         net (fo=1, routed)           2.428     3.879    A_IBUF[4]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.484     4.825    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.848ns  (logic 1.453ns (37.756%)  route 2.395ns (62.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           2.395     3.848    A_IBUF[0]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.484     4.825    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.829ns  (logic 1.448ns (37.833%)  route 2.380ns (62.167%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  A_IBUF[3]_inst/O
                         net (fo=1, routed)           2.380     3.829    A_IBUF[3]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.484     4.825    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.818ns  (logic 1.464ns (38.336%)  route 2.355ns (61.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           2.355     3.818    A_IBUF[2]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.484     4.825    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 pop
                            (input port)
  Destination:            i1/u0/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.703ns  (logic 1.454ns (39.257%)  route 2.249ns (60.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  pop (IN)
                         net (fo=0)                   0.000     0.000    pop
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  pop_IBUF_inst/O
                         net (fo=1, routed)           2.249     3.703    i1/u0/pop_IBUF
    SLICE_X48Y17         FDRE                                         r  i1/u0/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.443     4.784    i1/u0/CLK
    SLICE_X48Y17         FDRE                                         r  i1/u0/Z_reg/C

Slack:                    inf
  Source:                 push
                            (input port)
  Destination:            i0/u0/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.441ns (38.980%)  route 2.256ns (61.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  push (IN)
                         net (fo=0)                   0.000     0.000    push
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  push_IBUF_inst/O
                         net (fo=1, routed)           2.256     3.698    i0/u0/push_IBUF
    SLICE_X48Y13         FDRE                                         r  i0/u0/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.446     4.787    i0/u0/CLK
    SLICE_X48Y13         FDRE                                         r  i0/u0/Z_reg/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.687ns  (logic 1.461ns (39.637%)  route 2.225ns (60.363%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  A_IBUF[1]_inst/O
                         net (fo=1, routed)           2.225     3.687    A_IBUF[1]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.484     4.825    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 push
                            (input port)
  Destination:            i0/u0/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.210ns (16.514%)  route 1.059ns (83.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  push (IN)
                         net (fo=0)                   0.000     0.000    push
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  push_IBUF_inst/O
                         net (fo=1, routed)           1.059     1.269    i0/u0/push_IBUF
    SLICE_X48Y13         FDRE                                         r  i0/u0/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.831     1.958    i0/u0/CLK
    SLICE_X48Y13         FDRE                                         r  i0/u0/Z_reg/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.229ns (18.049%)  route 1.041ns (81.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  A_IBUF[1]_inst/O
                         net (fo=1, routed)           1.041     1.271    A_IBUF[1]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 pop
                            (input port)
  Destination:            i1/u0/Z_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.222ns (17.330%)  route 1.058ns (82.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  pop (IN)
                         net (fo=0)                   0.000     0.000    pop
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  pop_IBUF_inst/O
                         net (fo=1, routed)           1.058     1.280    i1/u0/pop_IBUF
    SLICE_X48Y17         FDRE                                         r  i1/u0/Z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.828     1.955    i1/u0/CLK
    SLICE_X48Y17         FDRE                                         r  i1/u0/Z_reg/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.336ns  (logic 0.232ns (17.346%)  route 1.105ns (82.654%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           1.105     1.336    A_IBUF[2]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.217ns (16.074%)  route 1.131ns (83.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF[3]_inst/O
                         net (fo=1, routed)           1.131     1.348    A_IBUF[3]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.221ns (16.222%)  route 1.141ns (83.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           1.141     1.362    A_IBUF[0]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.368ns  (logic 0.219ns (15.999%)  route 1.149ns (84.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  A_IBUF[4]_inst/O
                         net (fo=1, routed)           1.149     1.368    A_IBUF[4]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[7]
                            (input port)
  Destination:            mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.380ns  (logic 0.227ns (16.443%)  route 1.153ns (83.557%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  A[7] (IN)
                         net (fo=0)                   0.000     0.000    A[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  A_IBUF[7]_inst/O
                         net (fo=1, routed)           1.153     1.380    A_IBUF[7]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[5]
                            (input port)
  Destination:            mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.234ns (16.677%)  route 1.169ns (83.323%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  A[5] (IN)
                         net (fo=0)                   0.000     0.000    A[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  A_IBUF[5]_inst/O
                         net (fo=1, routed)           1.169     1.403    A_IBUF[5]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK

Slack:                    inf
  Source:                 A[6]
                            (input port)
  Destination:            mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.218ns (15.298%)  route 1.206ns (84.702%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  A[6] (IN)
                         net (fo=0)                   0.000     0.000    A[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  A_IBUF[6]_inst/O
                         net (fo=1, routed)           1.206     1.424    A_IBUF[6]
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.869     1.997    clock_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  mem_reg/CLKARDCLK





