

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3d035f1c221dff4c1b059f7701634ea5  /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_5Yw3BA
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Kg7Un6"
Running: cat _ptx_Kg7Un6 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_5ht9HC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_5ht9HC --output-file  /dev/null 2> _ptx_Kg7Un6info"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Kg7Un6 _ptx2_5ht9HC _ptx_Kg7Un6info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=23040 (inst/sec) elapsed = 0:0:00:02 / Wed Mar  2 01:12:12 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(73,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(64,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(13,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(75,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 662944 (ipc=442.0) sim_rate=220981 (inst/sec) elapsed = 0:0:00:03 / Wed Mar  2 01:12:13 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(30,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(41,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(14,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 953312 (ipc=317.8) sim_rate=238328 (inst/sec) elapsed = 0:0:00:04 / Wed Mar  2 01:12:14 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(68,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1075904 (ipc=215.2) sim_rate=215180 (inst/sec) elapsed = 0:0:00:05 / Wed Mar  2 01:12:15 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(28,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1244672 (ipc=177.8) sim_rate=207445 (inst/sec) elapsed = 0:0:00:06 / Wed Mar  2 01:12:16 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(42,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1464896 (ipc=162.8) sim_rate=209270 (inst/sec) elapsed = 0:0:00:07 / Wed Mar  2 01:12:17 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(37,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(17,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 1669760 (ipc=151.8) sim_rate=208720 (inst/sec) elapsed = 0:0:00:08 / Wed Mar  2 01:12:18 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(9,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 1828256 (ipc=146.3) sim_rate=203139 (inst/sec) elapsed = 0:0:00:09 / Wed Mar  2 01:12:19 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(5,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(22,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 2060192 (ipc=142.1) sim_rate=206019 (inst/sec) elapsed = 0:0:00:10 / Wed Mar  2 01:12:20 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 2264128 (ipc=137.2) sim_rate=205829 (inst/sec) elapsed = 0:0:00:11 / Wed Mar  2 01:12:21 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(7,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(30,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(7,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 2473152 (ipc=133.7) sim_rate=206096 (inst/sec) elapsed = 0:0:00:12 / Wed Mar  2 01:12:22 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(25,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(23,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 2671328 (ipc=130.3) sim_rate=205486 (inst/sec) elapsed = 0:0:00:13 / Wed Mar  2 01:12:23 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(21,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 2832864 (ipc=128.8) sim_rate=202347 (inst/sec) elapsed = 0:0:00:14 / Wed Mar  2 01:12:24 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(68,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(10,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 3031168 (ipc=126.3) sim_rate=202077 (inst/sec) elapsed = 0:0:00:15 / Wed Mar  2 01:12:25 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(34,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(34,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 3216064 (ipc=123.7) sim_rate=201004 (inst/sec) elapsed = 0:0:00:16 / Wed Mar  2 01:12:26 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(42,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 3369248 (ipc=122.5) sim_rate=198191 (inst/sec) elapsed = 0:0:00:17 / Wed Mar  2 01:12:27 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(21,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(26,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 3607104 (ipc=122.3) sim_rate=200394 (inst/sec) elapsed = 0:0:00:18 / Wed Mar  2 01:12:28 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(69,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(70,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(47,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 3826264 (ipc=123.4) sim_rate=201382 (inst/sec) elapsed = 0:0:00:19 / Wed Mar  2 01:12:29 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(39,0,0) tid=(50,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(72,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 4103604 (ipc=124.4) sim_rate=205180 (inst/sec) elapsed = 0:0:00:20 / Wed Mar  2 01:12:30 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(60,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 4326623 (ipc=125.4) sim_rate=206029 (inst/sec) elapsed = 0:0:00:21 / Wed Mar  2 01:12:31 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(14,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(43,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(56,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 4618065 (ipc=126.5) sim_rate=209912 (inst/sec) elapsed = 0:0:00:22 / Wed Mar  2 01:12:32 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(27,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(76,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 4871300 (ipc=128.2) sim_rate=211795 (inst/sec) elapsed = 0:0:00:23 / Wed Mar  2 01:12:33 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(28,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(24,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(49,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 5236163 (ipc=130.9) sim_rate=218173 (inst/sec) elapsed = 0:0:00:24 / Wed Mar  2 01:12:34 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(64,0,0) tid=(172,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(24,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 5434675 (ipc=131.0) sim_rate=217387 (inst/sec) elapsed = 0:0:00:25 / Wed Mar  2 01:12:35 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(7,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(25,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(21,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(21,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(9,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 5871044 (ipc=135.0) sim_rate=225809 (inst/sec) elapsed = 0:0:00:26 / Wed Mar  2 01:12:36 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(44,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(25,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,0,0) tid=(158,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 6180485 (ipc=137.3) sim_rate=228906 (inst/sec) elapsed = 0:0:00:27 / Wed Mar  2 01:12:37 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(26,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(86,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(7,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 6476175 (ipc=137.8) sim_rate=231291 (inst/sec) elapsed = 0:0:00:28 / Wed Mar  2 01:12:38 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(15,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(6,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 6673667 (ipc=137.6) sim_rate=230126 (inst/sec) elapsed = 0:0:00:29 / Wed Mar  2 01:12:39 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(42,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(8,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(54,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(49,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 6988869 (ipc=138.4) sim_rate=232962 (inst/sec) elapsed = 0:0:00:30 / Wed Mar  2 01:12:40 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(69,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(52,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(23,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 7269108 (ipc=139.8) sim_rate=234487 (inst/sec) elapsed = 0:0:00:31 / Wed Mar  2 01:12:41 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(29,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(2,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(33,0,0) tid=(142,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(53,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 7634272 (ipc=141.4) sim_rate=238571 (inst/sec) elapsed = 0:0:00:32 / Wed Mar  2 01:12:42 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(38,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(41,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 7871727 (ipc=141.8) sim_rate=238537 (inst/sec) elapsed = 0:0:00:33 / Wed Mar  2 01:12:43 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(9,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(10,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(10,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(79,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 8220416 (ipc=143.0) sim_rate=241776 (inst/sec) elapsed = 0:0:00:34 / Wed Mar  2 01:12:44 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(30,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 8420760 (ipc=142.7) sim_rate=240593 (inst/sec) elapsed = 0:0:00:35 / Wed Mar  2 01:12:45 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(49,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(41,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(86,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 8703991 (ipc=142.7) sim_rate=241777 (inst/sec) elapsed = 0:0:00:36 / Wed Mar  2 01:12:46 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (61157,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(61158,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(24,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(23,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 8935384 (ipc=143.0) sim_rate=241496 (inst/sec) elapsed = 0:0:00:37 / Wed Mar  2 01:12:47 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(30,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (62961,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(62962,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(40,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63689,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(63690,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(59,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 9237751 (ipc=143.2) sim_rate=243098 (inst/sec) elapsed = 0:0:00:38 / Wed Mar  2 01:12:48 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(48,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(60,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (65346,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(65347,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(26,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (65661,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(65662,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 9521034 (ipc=144.3) sim_rate=244129 (inst/sec) elapsed = 0:0:00:39 / Wed Mar  2 01:12:49 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(45,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(39,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(90,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(49,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 9851214 (ipc=145.9) sim_rate=246280 (inst/sec) elapsed = 0:0:00:40 / Wed Mar  2 01:12:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (67571,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(67572,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(72,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(42,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(35,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(18,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 10213522 (ipc=148.0) sim_rate=249110 (inst/sec) elapsed = 0:0:00:41 / Wed Mar  2 01:12:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (69135,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(69136,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(17,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69654,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(69655,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(17,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (69855,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(69856,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (69867,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(69868,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(94,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (70281,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(70282,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 10566057 (ipc=149.9) sim_rate=251572 (inst/sec) elapsed = 0:0:00:42 / Wed Mar  2 01:12:52 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(27,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (70767,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(70768,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(33,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(44,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (71917,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(71918,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (71970,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(71971,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 10874136 (ipc=151.0) sim_rate=252886 (inst/sec) elapsed = 0:0:00:43 / Wed Mar  2 01:12:53 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(42,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (72206,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(72207,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(64,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(68,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(6,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 11183507 (ipc=152.2) sim_rate=254170 (inst/sec) elapsed = 0:0:00:44 / Wed Mar  2 01:12:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (73836,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(73837,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (73838,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(73839,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(106,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (74396,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(74397,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (74427,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(74428,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(72,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (74811,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(74812,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(98,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 11454198 (ipc=152.7) sim_rate=254537 (inst/sec) elapsed = 0:0:00:45 / Wed Mar  2 01:12:55 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(67,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (75742,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(75743,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(110,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 11707258 (ipc=153.0) sim_rate=254505 (inst/sec) elapsed = 0:0:00:46 / Wed Mar  2 01:12:56 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(56,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (76862,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(76863,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(90,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(72,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(101,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 12078570 (ipc=153.9) sim_rate=256990 (inst/sec) elapsed = 0:0:00:47 / Wed Mar  2 01:12:57 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(42,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (78908,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(78909,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(42,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (79206,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(79207,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(64,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(97,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 12439094 (ipc=155.5) sim_rate=259147 (inst/sec) elapsed = 0:0:00:48 / Wed Mar  2 01:12:58 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(26,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(61,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(56,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (81286,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(81287,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 12777361 (ipc=156.8) sim_rate=260762 (inst/sec) elapsed = 0:0:00:49 / Wed Mar  2 01:12:59 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(33,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (81798,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(81799,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (81835,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(81836,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(42,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(58,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 12991670 (ipc=157.5) sim_rate=259833 (inst/sec) elapsed = 0:0:00:50 / Wed Mar  2 01:13:00 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(31,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(33,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (83524,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(83525,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(77,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 13320896 (ipc=158.6) sim_rate=261194 (inst/sec) elapsed = 0:0:00:51 / Wed Mar  2 01:13:01 2016
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(96,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(100,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(84,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (85154,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(85155,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (85360,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(85361,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (85363,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(85364,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (85485,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(85486,0)
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 13610408 (ipc=159.2) sim_rate=261738 (inst/sec) elapsed = 0:0:00:52 / Wed Mar  2 01:13:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (85569,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(85570,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(45,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(39,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (86276,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(86277,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(97,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (86928,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(86929,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 13894481 (ipc=159.7) sim_rate=262160 (inst/sec) elapsed = 0:0:00:53 / Wed Mar  2 01:13:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (87158,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(87159,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(97,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (87232,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(87233,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(98,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(40,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 14141839 (ipc=159.8) sim_rate=261885 (inst/sec) elapsed = 0:0:00:54 / Wed Mar  2 01:13:04 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(111,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (89253,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(89254,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(89,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 14400728 (ipc=160.0) sim_rate=261831 (inst/sec) elapsed = 0:0:00:55 / Wed Mar  2 01:13:05 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(112,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(47,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (90617,0), 5 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(71,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (91092,0), 5 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(98,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 14777406 (ipc=160.6) sim_rate=263882 (inst/sec) elapsed = 0:0:00:56 / Wed Mar  2 01:13:06 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(78,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(63,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(38,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 15032820 (ipc=160.8) sim_rate=263733 (inst/sec) elapsed = 0:0:00:57 / Wed Mar  2 01:13:07 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(63,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (93976,0), 5 CTAs running
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(65,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(52,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (94827,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 15314767 (ipc=161.2) sim_rate=264047 (inst/sec) elapsed = 0:0:00:58 / Wed Mar  2 01:13:08 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(122,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(109,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(87,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (96241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (96243,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 15636278 (ipc=162.0) sim_rate=265021 (inst/sec) elapsed = 0:0:00:59 / Wed Mar  2 01:13:09 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(81,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(96,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 15807097 (ipc=162.1) sim_rate=263451 (inst/sec) elapsed = 0:0:01:00 / Wed Mar  2 01:13:10 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (97599,0), 4 CTAs running
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(81,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (97767,0), 5 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(82,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (98738,0), 5 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(49,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 16054403 (ipc=162.2) sim_rate=263186 (inst/sec) elapsed = 0:0:01:01 / Wed Mar  2 01:13:11 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(76,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (99669,0), 5 CTAs running
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(67,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (100065,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 16296482 (ipc=162.2) sim_rate=262846 (inst/sec) elapsed = 0:0:01:02 / Wed Mar  2 01:13:12 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(56,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(62,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (101300,0), 4 CTAs running
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(120,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 16545699 (ipc=162.2) sim_rate=262630 (inst/sec) elapsed = 0:0:01:03 / Wed Mar  2 01:13:13 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (102318,0), 5 CTAs running
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(64,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(50,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 16779022 (ipc=162.1) sim_rate=262172 (inst/sec) elapsed = 0:0:01:04 / Wed Mar  2 01:13:14 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(76,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(90,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (104314,0), 5 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(82,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 17046692 (ipc=162.3) sim_rate=262256 (inst/sec) elapsed = 0:0:01:05 / Wed Mar  2 01:13:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (105052,0), 5 CTAs running
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(74,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(91,0,0) tid=(222,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(60,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 17279849 (ipc=162.3) sim_rate=261815 (inst/sec) elapsed = 0:0:01:06 / Wed Mar  2 01:13:16 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (106820,0), 4 CTAs running
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(46,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (107313,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (107315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (107423,0), 4 CTAs running
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(78,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 17516515 (ipc=162.2) sim_rate=261440 (inst/sec) elapsed = 0:0:01:07 / Wed Mar  2 01:13:17 2016
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(77,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (108586,0), 4 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(114,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (108796,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (108990,0), 5 CTAs running
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(113,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 17777295 (ipc=162.3) sim_rate=261430 (inst/sec) elapsed = 0:0:01:08 / Wed Mar  2 01:13:18 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(63,0,0) tid=(100,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (110144,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (110407,0), 4 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(80,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(90,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 18087417 (ipc=162.2) sim_rate=262136 (inst/sec) elapsed = 0:0:01:09 / Wed Mar  2 01:13:19 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (111598,0), 5 CTAs running
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(96,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (111794,0), 4 CTAs running
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(82,0,0) tid=(251,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(103,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(100,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 18430277 (ipc=163.1) sim_rate=263289 (inst/sec) elapsed = 0:0:01:10 / Wed Mar  2 01:13:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (113109,0), 3 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(101,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(103,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (113910,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 18691874 (ipc=163.2) sim_rate=263265 (inst/sec) elapsed = 0:0:01:11 / Wed Mar  2 01:13:21 2016
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(81,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(106,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (115349,0), 4 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(61,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 18922184 (ipc=163.1) sim_rate=262808 (inst/sec) elapsed = 0:0:01:12 / Wed Mar  2 01:13:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (116066,0), 3 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(71,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(61,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (117065,0), 3 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(109,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (117702,0), 3 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(76,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 19273874 (ipc=163.3) sim_rate=264025 (inst/sec) elapsed = 0:0:01:13 / Wed Mar  2 01:13:23 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (118165,0), 2 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(81,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(100,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (119146,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 19549292 (ipc=163.6) sim_rate=264179 (inst/sec) elapsed = 0:0:01:14 / Wed Mar  2 01:13:24 2016
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(62,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (119644,0), 4 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(109,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (120141,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (120407,0), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(80,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (120695,0), 4 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(78,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (121075,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (121127,0), 3 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(78,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 20011231 (ipc=164.7) sim_rate=266816 (inst/sec) elapsed = 0:0:01:15 / Wed Mar  2 01:13:25 2016
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(108,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(113,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (122120,0), 3 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(89,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (122305,0), 3 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(96,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(117,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 20448694 (ipc=166.2) sim_rate=269061 (inst/sec) elapsed = 0:0:01:16 / Wed Mar  2 01:13:26 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (123072,0), 3 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(100,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(77,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(102,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(103,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (124461,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 20817473 (ipc=167.2) sim_rate=270356 (inst/sec) elapsed = 0:0:01:17 / Wed Mar  2 01:13:27 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (124636,0), 2 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(125,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (125011,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (125142,0), 2 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(100,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (125548,0), 2 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(103,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(101,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 21260483 (ipc=168.1) sim_rate=272570 (inst/sec) elapsed = 0:0:01:18 / Wed Mar  2 01:13:28 2016
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(119,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(92,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(116,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(119,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 21611681 (ipc=168.8) sim_rate=273565 (inst/sec) elapsed = 0:0:01:19 / Wed Mar  2 01:13:29 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (128196,0), 2 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(100,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (128478,0), 3 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(107,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(126,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(93,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 22027355 (ipc=169.4) sim_rate=275341 (inst/sec) elapsed = 0:0:01:20 / Wed Mar  2 01:13:30 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(118,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(127,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (130369,0), 4 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(102,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(126,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (131272,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (131369,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 22397113 (ipc=170.3) sim_rate=276507 (inst/sec) elapsed = 0:0:01:21 / Wed Mar  2 01:13:31 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (131579,0), 1 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(126,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (131735,0), 3 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(99,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(102,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (132823,0), 2 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(106,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (133445,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (133450,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (133588,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 22791376 (ipc=170.1) sim_rate=277943 (inst/sec) elapsed = 0:0:01:22 / Wed Mar  2 01:13:32 2016
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(116,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(118,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (134625,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (134718,0), 2 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(114,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (135366,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (135408,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(108,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (135876,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 23175692 (ipc=170.4) sim_rate=279225 (inst/sec) elapsed = 0:0:01:23 / Wed Mar  2 01:13:33 2016
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(95,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(123,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (136629,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (136641,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (136659,0), 1 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(113,0,0) tid=(221,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (137226,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(106,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 23519875 (ipc=170.4) sim_rate=279998 (inst/sec) elapsed = 0:0:01:24 / Wed Mar  2 01:13:34 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(106,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (138686,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(95,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (139060,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (139247,0), 1 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(107,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (139649,0), 2 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(120,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(127,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (140231,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(119,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 24063436 (ipc=171.3) sim_rate=283099 (inst/sec) elapsed = 0:0:01:25 / Wed Mar  2 01:13:35 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (140521,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (140838,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (140845,0), 1 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(122,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (140995,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (141093,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (141190,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (141194,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (141254,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (141297,0), 1 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(121,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (141819,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (141833,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (142420,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (142763,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(105,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (143414,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (143868,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(105,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (144940,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (146030,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 6.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 146031
gpu_sim_insn = 24441600
gpu_ipc =     167.3727
gpu_tot_sim_cycle = 146031
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     167.3727
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 257129
gpu_stall_icnt2sh    = 261
gpu_total_sim_rate=284204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 1938
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6695
L1D_cache:
	L1D_cache_core[0]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 111032
	L1D_cache_core[1]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 108332
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 96677
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106505
	L1D_cache_core[4]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109568
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105660
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103884
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102058
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 93233
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 88462
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98085
	L1D_cache_core[11]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102122
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98910
	L1D_cache_core[13]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106868
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98161
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1529557
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3519
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1528781
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 776
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461678
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1938
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6695
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 1533076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3519
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3519
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1529557
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2412527	W0_Idle:38251	W0_Scoreboard:946476	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 6005 
maxdqlatency = 0 
maxmflatency = 6965 
averagemflatency = 820 
max_icnt2mem_latency = 919 
max_icnt2sh_latency = 146030 
mrq_lat_table:30645 	480 	499 	888 	3124 	5753 	7592 	6307 	4103 	2859 	2280 	986 	62 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	172 	18006 	33562 	11486 	2369 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52420 	3951 	1645 	2184 	3194 	2123 	395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57539 	7959 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	52 	160 	44 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	26 	258 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         6         4         4         6         6         6         6         6         8         6         6         6         7         6         7 
dram[1]:         8         6         5         5         6        11         6         6         5         6         6         8         6         6         6         6 
dram[2]:         6         6         5         6         6         6         6         6         8         6         6         6         7         6         7         8 
dram[3]:         5         5         4         6         8         6         6         7         7         5         6         6         6         6         6         6 
dram[4]:         7         6         6         6         5         6         6         6         6         8         6         6         6         7         8         7 
dram[5]:         9         6         6         4         6        14         6         6         5         6         6         6         8         5         6         6 
maximum service time to same row:
dram[0]:      3753      1990      1963      1957      1982      2001      1979      2994      1947      1976      2397      2913      3682      1975      2150      2660 
dram[1]:      4137      2115      1969      1962      1988      4286      2943      2337      1951      1981      2792      5830      3086      1979      2201      2579 
dram[2]:      2693      2053      1972      1969      1991      1944      2548      2886      1956      1947      2532      4678      2005      5088      2284      2381 
dram[3]:      3447      1969      1976      2014      2016      1947      2240      2772      1960      1951      4764      3147      1996      3100      2378      2203 
dram[4]:      4052      1972      1950      2047      1991      2240      1963      2528      1965      1957      5530      2698      3384      1998      1992      3659 
dram[5]:      3650      1976      1954      2044      1996      2909      1966      2943      1972      1962      3665      3426      5408      3166      1950      2590 
average row accesses per activate:
dram[0]:  1.254647  1.287356  1.294798  1.282443  1.337255  1.377778  1.795918  2.278317  1.330813  1.313433  1.315385  1.345029  1.473684  1.448276  1.727506  2.093458 
dram[1]:  1.306202  1.302326  1.287356  1.294798  1.347826  1.400411  1.755611  2.300654  1.328302  1.330813  1.320463  1.365613  1.451404  1.451404  1.592417  2.126582 
dram[2]:  1.288719  1.320236  1.307393  1.320236  1.339882  1.381818  1.725490  2.242038  1.291743  1.325800  1.312860  1.417879  1.346693  1.520362  1.659259  2.061350 
dram[3]:  1.299228  1.270321  1.275142  1.320236  1.337255  1.368000  1.656471  2.560000  1.343511  1.343511  1.290566  1.311538  1.374233  1.464052  1.655172  2.160772 
dram[4]:  1.317647  1.270321  1.280000  1.322835  1.289225  1.343811  1.721271  2.278317  1.313433  1.280000  1.471338  1.311538  1.429787  1.464052  1.631068  1.994065 
dram[5]:  1.335984  1.304854  1.299807  1.251397  1.296578  1.393075  1.696386  2.541516  1.356455  1.323308  1.346380  1.306513  1.417722  1.405858  1.570094  2.225166 
average row locality = 65578/45274 = 1.448469
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65552
bank skew: 704/672 = 1.05
chip skew: 10927/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         6         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         7         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         9         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        577       547       597       582       650       686       835      1503       556       538       592       708       656       679       801      1378
dram[1]:        564       588       592       607       625       708       771      1666       552       568       579       776       648       723       756      1527
dram[2]:        480       606       494       620       527       705       649      1476       475       583       502       642       549       739       645      1402
dram[3]:        531       620       573       666       612       733       726      1818       520       578       562       636       622       725       705      1381
dram[4]:        916       957       947      1002       997      1098      1223      1940       891       947      1179       973       990      1088      1216      1786
dram[5]:        613       695       651       730       703       850       881      1707       601       673       750       706       675       774       884      1614
maximum mf latency per bank:
dram[0]:       1189      1148      1209      1162      2048      1571      2652      5354      1289      1118      1269      3437      1917      1689      2425      5130
dram[1]:       1080      1299      1146      1231      1298      1696      2414      6831      1156      1038      1045      5713      1522      1894      2115      5870
dram[2]:       1106      1494      1153      1799      1119      1863      2270      5877      1163      1441      1492      1376      1408      2179      2372      4967
dram[3]:        994      1230      1081      1649      1126      2262      1800      5189       984      1252      1092      1547      1536      1806      1741      4678
dram[4]:       1536      1886      1690      2146      2147      2999      2592      6965      1484      1779      6542      2048      1855      2436      2617      4190
dram[5]:       1211      1254      1373      1333      1428      1944      2440      5627      1175      1464      4232      1471      1311      1549      2419      4326

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192760 n_nop=90262 n_act=7537 n_pre=7521 n_req=10933 n_rd=87416 n_write=24 bw_util=0
n_activity=184473 dram_eff=0
bk0: 5400a 132669i bk1: 5376a 129175i bk2: 5376a 120739i bk3: 5376a 113524i bk4: 5456a 100095i bk5: 5456a 85140i bk6: 5632a 71234i bk7: 5632a 38329i bk8: 5632a 133649i bk9: 5632a 127424i bk10: 5472a 122861i bk11: 5472a 105573i bk12: 5376a 106256i bk13: 5376a 92160i bk14: 5376a 76618i bk15: 5376a 41837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.4281
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192760 n_nop=90314 n_act=7520 n_pre=7504 n_req=10933 n_rd=87408 n_write=14 bw_util=0
n_activity=184047 dram_eff=0
bk0: 5392a 133643i bk1: 5376a 125547i bk2: 5376a 117481i bk3: 5376a 112390i bk4: 5456a 103585i bk5: 5456a 87423i bk6: 5632a 70595i bk7: 5632a 35676i bk8: 5632a 133281i bk9: 5632a 127067i bk10: 5472a 120898i bk11: 5472a 101903i bk12: 5376a 103437i bk13: 5376a 89464i bk14: 5376a 77432i bk15: 5376a 47404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192760 n_nop=90306 n_act=7531 n_pre=7515 n_req=10926 n_rd=87408 n_write=0 bw_util=0
n_activity=184163 dram_eff=0
bk0: 5392a 135502i bk1: 5376a 130668i bk2: 5376a 124344i bk3: 5376a 114842i bk4: 5456a 105792i bk5: 5472a 88735i bk6: 5632a 80223i bk7: 5632a 37971i bk8: 5632a 133623i bk9: 5632a 127805i bk10: 5472a 123567i bk11: 5456a 115321i bk12: 5376a 106936i bk13: 5376a 94525i bk14: 5376a 80726i bk15: 5376a 40231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5337
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192760 n_nop=90264 n_act=7556 n_pre=7540 n_req=10925 n_rd=87400 n_write=0 bw_util=0
n_activity=183977 dram_eff=0
bk0: 5384a 134377i bk1: 5376a 126322i bk2: 5376a 115795i bk3: 5376a 109602i bk4: 5456a 101833i bk5: 5472a 83683i bk6: 5632a 70258i bk7: 5632a 29690i bk8: 5632a 133650i bk9: 5632a 124910i bk10: 5472a 119277i bk11: 5456a 114666i bk12: 5376a 106026i bk13: 5376a 93472i bk14: 5376a 80529i bk15: 5376a 44670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.2722
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192760 n_nop=90188 n_act=7583 n_pre=7567 n_req=10933 n_rd=87392 n_write=30 bw_util=0
n_activity=184320 dram_eff=0
bk0: 5376a 134523i bk1: 5376a 128248i bk2: 5376a 120656i bk3: 5376a 113529i bk4: 5456a 100143i bk5: 5472a 81211i bk6: 5632a 67126i bk7: 5632a 34377i bk8: 5632a 131897i bk9: 5632a 122560i bk10: 5472a 103760i bk11: 5456a 111101i bk12: 5376a 100177i bk13: 5376a 88972i bk14: 5376a 75716i bk15: 5376a 42176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7228
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=2 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=192760 n_nop=90282 n_act=7547 n_pre=7531 n_req=10928 n_rd=87392 n_write=8 bw_util=0
n_activity=184044 dram_eff=0
bk0: 5376a 132731i bk1: 5376a 126332i bk2: 5376a 120203i bk3: 5376a 110108i bk4: 5456a 99974i bk5: 5472a 86522i bk6: 5632a 69147i bk7: 5632a 34023i bk8: 5632a 134060i bk9: 5632a 126696i bk10: 5472a 110978i bk11: 5456a 112929i bk12: 5376a 103643i bk13: 5376a 92655i bk14: 5376a 72504i bk15: 5376a 41855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3703

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 3127
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 33502
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 1712
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 5, Reservation_fails = 47913
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 1, Reservation_fails = 741
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41772
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 1468
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49105
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 5, Reservation_fails = 16362
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65184
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 2587
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54861
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65552
L2_total_cache_miss_rate = 0.9945
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 318334
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 317642
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 234
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 84
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 508
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.150

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1733
	minimum = 6
	maximum = 581
Network latency average = 10.0107
	minimum = 6
	maximum = 581
Slowest packet = 71911
Flit latency average = 7.32054
	minimum = 6
	maximum = 581
Slowest flit = 214570
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0334338
	minimum = 0.0282132 (at node 2)
	maximum = 0.0378276 (at node 16)
Accepted packet rate average = 0.0334338
	minimum = 0.0282132 (at node 2)
	maximum = 0.0378276 (at node 16)
Injected flit rate average = 0.100099
	minimum = 0.0283228 (at node 2)
	maximum = 0.18835 (at node 15)
Accepted flit rate average= 0.100099
	minimum = 0.037403 (at node 20)
	maximum = 0.158158 (at node 0)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1733 (1 samples)
	minimum = 6 (1 samples)
	maximum = 581 (1 samples)
Network latency average = 10.0107 (1 samples)
	minimum = 6 (1 samples)
	maximum = 581 (1 samples)
Flit latency average = 7.32054 (1 samples)
	minimum = 6 (1 samples)
	maximum = 581 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0334338 (1 samples)
	minimum = 0.0282132 (1 samples)
	maximum = 0.0378276 (1 samples)
Accepted packet rate average = 0.0334338 (1 samples)
	minimum = 0.0282132 (1 samples)
	maximum = 0.0378276 (1 samples)
Injected flit rate average = 0.100099 (1 samples)
	minimum = 0.0283228 (1 samples)
	maximum = 0.18835 (1 samples)
Accepted flit rate average = 0.100099 (1 samples)
	minimum = 0.037403 (1 samples)
	maximum = 0.158158 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 284204 (inst/sec)
gpgpu_simulation_rate = 1698 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 84136.867188 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
