{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512487716559 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sistema_basico2 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"sistema_basico2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512487716638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512487716694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512487716694 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/github/Ixtopor-FPGA/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1512487716852 ""}  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/github/Ixtopor-FPGA/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 3768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1512487716852 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512487717221 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512487717240 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512487717782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512487717782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512487717782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512487717782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512487717782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512487717782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512487717782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512487717782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512487717782 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512487717782 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512487717782 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717804 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717804 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512487717804 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1512487717804 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1512487717804 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1512487717805 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1512487717805 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512487717806 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512487717806 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512487717815 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512487718440 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 112 " "No exact pin location assignment(s) for 23 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512487719049 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "60 " "TimeQuest Timing Analyzer is analyzing 60 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1512487720670 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1512487720679 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1512487720679 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sopc_2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512487720748 ""}
{ "Info" "ISTA_SDC_FOUND" "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.sdc " "Reading SDC File: 'sopc_2/synthesis/submodules/sopc_2_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512487720760 ""}
{ "Info" "ISTA_SDC_FOUND" "sistema_basico2.out.sdc " "Reading SDC File: 'sistema_basico2.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1512487720783 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir\|datab " "Node \"inst_motory\|signal_dir\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512487720797 ""} { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir\|combout " "Node \"inst_motory\|signal_dir\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512487720797 ""} { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir~0\|datac " "Node \"inst_motory\|signal_dir~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512487720797 ""} { "Warning" "WSTA_SCC_NODE" "inst_motory\|signal_dir~0\|combout " "Node \"inst_motory\|signal_dir~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512487720797 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1512487720797 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir\|datab " "Node \"inst_motorx\|signal_dir\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512487720797 ""} { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir\|combout " "Node \"inst_motorx\|signal_dir\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512487720797 ""} { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir~0\|datac " "Node \"inst_motorx\|signal_dir~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512487720797 ""} { "Warning" "WSTA_SCC_NODE" "inst_motorx\|signal_dir~0\|combout " "Node \"inst_motorx\|signal_dir~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512487720797 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1512487720797 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "endmym " "Node: endmym was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_linear:inst_motory\|distance\[15\]~1 endmym " "Latch stepper_linear:inst_motory\|distance\[15\]~1 is being clocked by endmym" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1512487720816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512487720816 "|sistema_basico2|endmym"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "endmxm " "Node: endmxm was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_linear:inst_motorx\|distance\[9\]~31 endmxm " "Latch stepper_linear:inst_motorx\|distance\[9\]~31 is being clocked by endmxm" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1512487720816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512487720816 "|sistema_basico2|endmxm"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Node: sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_angular:inst_motora\|distance\[15\]~1 sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Latch stepper_angular:inst_motora\|distance\[15\]~1 is being clocked by sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1512487720816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512487720816 "|sistema_basico2|sopc_2:inst|sopc_2_motora:motora|data_out[13]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Node: sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch stepper_angular:inst_motorb\|distance\[15\]~1 sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Latch stepper_angular:inst_motorb\|distance\[15\]~1 is being clocked by sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1512487720816 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1512487720816 "|sistema_basico2|sopc_2:inst|sopc_2_motora:motorb|data_out[13]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512487720829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|adc_1\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst\|adc_1\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512487720829 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1512487720829 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|adc_1\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: inst\|adc_1\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1512487720933 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1512487720933 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512487720936 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512487720936 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1512487720936 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1512487720936 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clock (Rise) clock (Rise) 0.020 0.090 " "Hold clock transfer from clock (Rise) to clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1512487720936 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clock (Fall) clock (Rise) 0.020 0.090 " "Hold clock transfer from clock (Fall) to clock (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.090" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1512487720936 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1512487720936 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1512487720937 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512487720937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512487720937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512487720937 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1512487720937 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1512487720937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512487721561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_motora:motorx\|data_out\[13\] " "Destination node sopc_2:inst\|sopc_2_motora:motorx\|data_out\[13\]" {  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_motora:motory\|data_out\[13\] " "Destination node sopc_2:inst\|sopc_2_motora:motory\|data_out\[13\]" {  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " "Destination node sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\]" {  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 2075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721561 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " "Destination node sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\]" {  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 5021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721561 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512487721561 ""}  } { { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 112 8 176 128 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512487721561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512487721561 ""}  } { { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 14313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512487721561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\]  " "Automatically promoted node sopc_2:inst\|sopc_2_motora:motora\|data_out\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|process_0~1 " "Destination node stepper_angular:inst_motora\|process_0~1" {  } { { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[15\]~2 " "Destination node stepper_angular:inst_motora\|distance\[15\]~2" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[14\]~6 " "Destination node stepper_angular:inst_motora\|distance\[14\]~6" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[13\]~10 " "Destination node stepper_angular:inst_motora\|distance\[13\]~10" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[4\]~46 " "Destination node stepper_angular:inst_motora\|distance\[4\]~46" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[3\]~50 " "Destination node stepper_angular:inst_motora\|distance\[3\]~50" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[2\]~54 " "Destination node stepper_angular:inst_motora\|distance\[2\]~54" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[1\]~58 " "Destination node stepper_angular:inst_motora\|distance\[1\]~58" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[12\]~14 " "Destination node stepper_angular:inst_motora\|distance\[12\]~14" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motora\|distance\[11\]~18 " "Destination node stepper_angular:inst_motora\|distance\[11\]~18" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1512487721562 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512487721562 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 2075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512487721562 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\]  " "Automatically promoted node sopc_2:inst\|sopc_2_motora:motorb\|data_out\[13\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|process_0~1 " "Destination node stepper_angular:inst_motorb\|process_0~1" {  } { { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[15\]~2 " "Destination node stepper_angular:inst_motorb\|distance\[15\]~2" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[14\]~6 " "Destination node stepper_angular:inst_motorb\|distance\[14\]~6" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[13\]~10 " "Destination node stepper_angular:inst_motorb\|distance\[13\]~10" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[12\]~14 " "Destination node stepper_angular:inst_motorb\|distance\[12\]~14" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[11\]~18 " "Destination node stepper_angular:inst_motorb\|distance\[11\]~18" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[10\]~22 " "Destination node stepper_angular:inst_motorb\|distance\[10\]~22" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[4\]~46 " "Destination node stepper_angular:inst_motorb\|distance\[4\]~46" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[3\]~50 " "Destination node stepper_angular:inst_motorb\|distance\[3\]~50" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_angular:inst_motorb\|distance\[2\]~54 " "Destination node stepper_angular:inst_motorb\|distance\[2\]~54" {  } { { "stepper_angular.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_angular.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721562 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1512487721562 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512487721562 ""}  } { { "sopc_2/synthesis/submodules/sopc_2_motora.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_motora.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 5021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512487721562 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stepper_linear:inst_motorx\|distance\[15\]~94  " "Automatically promoted node stepper_linear:inst_motorx\|distance\[15\]~94 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[15\]~2 " "Destination node stepper_linear:inst_motorx\|distance\[15\]~2" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[14\]~7 " "Destination node stepper_linear:inst_motorx\|distance\[14\]~7" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[13\]~12 " "Destination node stepper_linear:inst_motorx\|distance\[13\]~12" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[12\]~17 " "Destination node stepper_linear:inst_motorx\|distance\[12\]~17" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[11\]~22 " "Destination node stepper_linear:inst_motorx\|distance\[11\]~22" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[10\]~27 " "Destination node stepper_linear:inst_motorx\|distance\[10\]~27" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[9\]~32 " "Destination node stepper_linear:inst_motorx\|distance\[9\]~32" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6084 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[8\]~37 " "Destination node stepper_linear:inst_motorx\|distance\[8\]~37" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[7\]~42 " "Destination node stepper_linear:inst_motorx\|distance\[7\]~42" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motorx\|distance\[6\]~47 " "Destination node stepper_linear:inst_motorx\|distance\[6\]~47" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721563 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1512487721563 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512487721563 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 8373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512487721563 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stepper_linear:inst_motory\|distance\[15\]~94  " "Automatically promoted node stepper_linear:inst_motory\|distance\[15\]~94 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[15\]~2 " "Destination node stepper_linear:inst_motory\|distance\[15\]~2" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[14\]~7 " "Destination node stepper_linear:inst_motory\|distance\[14\]~7" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[13\]~12 " "Destination node stepper_linear:inst_motory\|distance\[13\]~12" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[12\]~17 " "Destination node stepper_linear:inst_motory\|distance\[12\]~17" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[11\]~22 " "Destination node stepper_linear:inst_motory\|distance\[11\]~22" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[10\]~27 " "Destination node stepper_linear:inst_motory\|distance\[10\]~27" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[9\]~32 " "Destination node stepper_linear:inst_motory\|distance\[9\]~32" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[8\]~37 " "Destination node stepper_linear:inst_motory\|distance\[8\]~37" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[7\]~42 " "Destination node stepper_linear:inst_motory\|distance\[7\]~42" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stepper_linear:inst_motory\|distance\[6\]~47 " "Destination node stepper_linear:inst_motory\|distance\[6\]~47" {  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 6174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721564 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1512487721564 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512487721564 ""}  } { { "stepper_linear.vhd" "" { Text "C:/github/Ixtopor-FPGA/stepper_linear.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 8398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512487721564 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 7064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|W_rf_wren " "Destination node sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|W_rf_wren" {  } { { "sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 3467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sopc_2:inst\|sopc_2_cpu:cpu\|sopc_2_cpu_cpu:cpu\|sopc_2_cpu_cpu_nios2_oci:the_sopc_2_cpu_cpu_nios2_oci\|sopc_2_cpu_cpu_nios2_oci_debug:the_sopc_2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 5303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512487721565 ""}  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512487721565 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node sopc_2:inst\|sopc_2_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[6\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[5\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[4\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[3\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[2\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[1\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[0\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_mka:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_mka.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_mka.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[6\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_2l6.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[5\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_2l6.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[4\] " "Destination node sopc_2:inst\|sopc_2_uart_rs232:uart_rs232\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_0e31:auto_generated\|a_dpfifo_j531:dpfifo\|cntr_2l6:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_2l6.tdf" "" { Text "C:/github/Ixtopor-FPGA/db/cntr_2l6.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512487721565 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1512487721565 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512487721565 ""}  } { { "sopc_2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 4294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512487721565 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node sopc_2:inst\|sopc_2_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512487721566 ""}  } { { "sopc_2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 0 { 0 ""} 0 10368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512487721566 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512487723039 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512487723050 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512487723051 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512487723074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512487723098 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512487723129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512487723129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512487723145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512487723699 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1512487723711 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512487723711 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 8 15 0 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 8 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1512487723790 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1512487723790 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512487723790 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 16 0 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 16 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512487723791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512487723791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512487723791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 17 31 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512487723791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 12 36 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512487723791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512487723791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 30 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512487723791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 22 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512487723791 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512487723791 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1512487723791 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512487723791 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"sopc_2:inst\|sopc_2_adc_1:adc_1\|altera_up_avalon_adv_adc:ADC_CTRL\|altpll:adc_pll\|MAX10_ADC_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/max10_adc_pll_altpll.v" "" { Text "C:/github/Ixtopor-FPGA/db/max10_adc_pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/altera_up_avalon_adv_adc.v" 105 0 0 } } { "sopc_2/synthesis/submodules/sopc_2_adc_1.v" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/submodules/sopc_2_adc_1.v" 69 0 0 } } { "sopc_2/synthesis/sopc_2.vhd" "" { Text "C:/github/Ixtopor-FPGA/sopc_2/synthesis/sopc_2.vhd" 848 0 0 } } { "sistema_basico2.bdf" "" { Schematic "C:/github/Ixtopor-FPGA/sistema_basico2.bdf" { { 16 472 792 984 "inst" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1512487723994 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512487724733 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512487724762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512487728365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512487731971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512487732068 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512487755617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512487755617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512487757854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/github/Ixtopor-FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512487767727 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512487767727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512487772534 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512487772534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512487772539 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.24 " "Total time spent on timing analysis during the Fitter is 11.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512487772989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512487773058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512487778396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512487778396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512487785330 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512487787412 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/github/Ixtopor-FPGA/output_files/sistema_basico2.fit.smsg " "Generated suppressed messages file C:/github/Ixtopor-FPGA/output_files/sistema_basico2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512487789755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1453 " "Peak virtual memory: 1453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512487791906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 13:29:51 2017 " "Processing ended: Tue Dec 05 13:29:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512487791906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512487791906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512487791906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512487791906 ""}
