
*** Running vivado
    with args -log neo430_test_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source neo430_test_top.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source neo430_test_top.tcl -notrace
Command: open_checkpoint C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_4/top/top.runs/impl_1/neo430_test_top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 236.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 1056.059 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.513 . Memory (MB): peak = 1056.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1056.059 ; gain = 824.840
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1056.059 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1256.320 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: f1511021

Time (s): cpu = 00:00:09 ; elapsed = 00:14:11 . Memory (MB): peak = 1256.320 ; gain = 112.781

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 81 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 18b2a3fea

Time (s): cpu = 00:00:10 ; elapsed = 00:14:16 . Memory (MB): peak = 1256.320 ; gain = 112.781
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 196a4d913

Time (s): cpu = 00:00:10 ; elapsed = 00:14:17 . Memory (MB): peak = 1256.320 ; gain = 112.781
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 17 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1b35e3b88

Time (s): cpu = 00:00:11 ; elapsed = 00:14:17 . Memory (MB): peak = 1256.320 ; gain = 112.781
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 46 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1b35e3b88

Time (s): cpu = 00:00:11 ; elapsed = 00:14:18 . Memory (MB): peak = 1256.320 ; gain = 112.781
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1b35e3b88

Time (s): cpu = 00:00:11 ; elapsed = 00:14:18 . Memory (MB): peak = 1256.320 ; gain = 112.781
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 209d70f4d

Time (s): cpu = 00:00:11 ; elapsed = 00:14:18 . Memory (MB): peak = 1256.320 ; gain = 112.781
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1256.320 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 209d70f4d

Time (s): cpu = 00:00:11 ; elapsed = 00:14:19 . Memory (MB): peak = 1256.320 ; gain = 112.781

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.085 | TNS=-21.339 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 1db76446b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1478.145 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1db76446b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1478.145 ; gain = 221.824
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:14:35 . Memory (MB): peak = 1478.145 ; gain = 422.086
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_4/top/top.runs/impl_1/neo430_test_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file neo430_test_top_drc_opted.rpt -pb neo430_test_top_drc_opted.pb -rpx neo430_test_top_drc_opted.rpx
Command: report_drc -file neo430_test_top_drc_opted.rpt -pb neo430_test_top_drc_opted.pb -rpx neo430_test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_4/top/top.runs/impl_1/neo430_test_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[11] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[8]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[4] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[5] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[2]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[6] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[3]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[7] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[4]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ENARDEN (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/p_1_in) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[11] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[4] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[5] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[6] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[7] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ENARDEN (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[0] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[1] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[11] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[4] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[5] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[6] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[7] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ENARDEN (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1478.145 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 16e6b9306

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1047d943d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b3e7bb3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b3e7bb3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 1478.145 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16b3e7bb3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1a5e0cb11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:51 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a5e0cb11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:52 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 199cb66be

Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bdfc95d4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1383cc5ed

Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1edd49925

Time (s): cpu = 00:00:29 ; elapsed = 00:00:59 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1863e072d

Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1863e072d

Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 1478.145 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1863e072d

Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 135e0ca1f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 135e0ca1f

Time (s): cpu = 00:00:33 ; elapsed = 00:01:05 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.512. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 176d19b0e

Time (s): cpu = 00:00:36 ; elapsed = 00:01:09 . Memory (MB): peak = 1478.145 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 176d19b0e

Time (s): cpu = 00:00:36 ; elapsed = 00:01:09 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 176d19b0e

Time (s): cpu = 00:00:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 176d19b0e

Time (s): cpu = 00:00:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b0d595ee

Time (s): cpu = 00:00:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1478.145 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b0d595ee

Time (s): cpu = 00:00:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1478.145 ; gain = 0.000
Ending Placer Task | Checksum: 16e67dec1

Time (s): cpu = 00:00:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:12 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_4/top/top.runs/impl_1/neo430_test_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file neo430_test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file neo430_test_top_utilization_placed.rpt -pb neo430_test_top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file neo430_test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1478.145 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 93cba91f ConstDB: 0 ShapeSum: da9c35a2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e870d0ef

Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 1478.145 ; gain = 0.000
Post Restoration Checksum: NetGraph: 8f369ddd NumContArr: 593a3312 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e870d0ef

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e870d0ef

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e870d0ef

Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 1478.145 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 235cf35bd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.618  | TNS=0.000  | WHS=-0.594 | THS=-109.604|

Phase 2 Router Initialization | Checksum: 2b945ab3e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d7759518

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 986
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.298  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14ce30839

Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.265  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cf937c6a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 1478.145 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1cf937c6a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:57 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cf937c6a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cf937c6a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1478.145 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1cf937c6a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 247b3e2ab

Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.345  | TNS=0.000  | WHS=-0.594 | THS=-1.164 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1e80dde0b

Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1478.145 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: 1e80dde0b

Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.345  | TNS=0.000  | WHS=-0.594 | THS=-1.164 |

Phase 6.2 Additional Hold Fix | Checksum: 1166a348a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:59 . Memory (MB): peak = 1478.145 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1abd363c6

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.53081 %
  Global Horizontal Routing Utilization  = 1.59318 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16d32bec3

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16d32bec3

Time (s): cpu = 00:01:11 ; elapsed = 00:01:00 . Memory (MB): peak = 1478.145 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f14a250c

Time (s): cpu = 00:01:12 ; elapsed = 00:01:01 . Memory (MB): peak = 1478.145 ; gain = 0.000
WARNING: [Route 35-419] Router was unable to fix hold violation on pin u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: f433df90

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.345  | TNS=0.000  | WHS=-0.594 | THS=-1.164 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: f433df90

Time (s): cpu = 00:01:13 ; elapsed = 00:01:01 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:13 ; elapsed = 00:01:02 . Memory (MB): peak = 1478.145 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:06 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_4/top/top.runs/impl_1/neo430_test_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file neo430_test_top_drc_routed.rpt -pb neo430_test_top_drc_routed.pb -rpx neo430_test_top_drc_routed.rpx
Command: report_drc -file neo430_test_top_drc_routed.rpt -pb neo430_test_top_drc_routed.pb -rpx neo430_test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_4/top/top.runs/impl_1/neo430_test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file neo430_test_top_methodology_drc_routed.rpt -pb neo430_test_top_methodology_drc_routed.pb -rpx neo430_test_top_methodology_drc_routed.rpx
Command: report_methodology -file neo430_test_top_methodology_drc_routed.rpt -pb neo430_test_top_methodology_drc_routed.pb -rpx neo430_test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_4/top/top.runs/impl_1/neo430_test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file neo430_test_top_power_routed.rpt -pb neo430_test_top_power_summary_routed.pb -rpx neo430_test_top_power_routed.rpx
Command: report_power -file neo430_test_top_power_routed.rpt -pb neo430_test_top_power_summary_routed.pb -rpx neo430_test_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1478.145 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file neo430_test_top_route_status.rpt -pb neo430_test_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file neo430_test_top_timing_summary_routed.rpt -pb neo430_test_top_timing_summary_routed.pb -rpx neo430_test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file neo430_test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file neo430_test_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 12:54:43 2018...

*** Running vivado
    with args -log neo430_test_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source neo430_test_top.tcl -notrace


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source neo430_test_top.tcl -notrace
Command: open_checkpoint neo430_test_top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 237.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 446 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a35tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ila_0 UUID: 23e7d65a-79bc-59f7-bc47-406c1714dfae 
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1123.785 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1123.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 84 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.1 (64-bit) build 2188600
open_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1123.785 ; gain = 892.047
Command: write_bitstream -force neo430_test_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[11] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[8]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[4] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[5] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[2]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[6] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[3]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ADDRARDADDR[7] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/addr_i[4]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/rdata_reg/ENARDEN (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_boot_rom_inst_true.neo430_boot_rom_inst/p_1_in) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[11] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[4] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[5] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[6] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ADDRARDADDR[7] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/ENARDEN (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[0] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_h_reg/WEA[1] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/wren_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[11] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[8]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[4] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[1]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[5] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[2]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[6] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[3]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ADDRARDADDR[7] (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/addr_i[4]) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg has an input control pin neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/dmem_file_l_reg/ENARDEN (net: neo430_top_std_logic_inst/neo430_top_inst/neo430_dmem_inst/acc_en) which is driven by a register (neo430_top_std_logic_inst/neo430_top_inst/neo430_cpu_inst/neo430_reg_file_inst/sreg_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 21 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[15], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[16]... and (the first 15 of 19 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11410272 bits.
Writing bitstream ./neo430_test_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/USER/Desktop/projects/ATFC_IPBus_neo_test/neo430_test/myFwArea/proj/neo430_example_4/top/top.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jul 11 12:58:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:01:07 . Memory (MB): peak = 1608.980 ; gain = 485.195
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 12:58:14 2018...
