/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  reg [5:0] celloutsig_0_4z;
  wire [21:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_10z ? celloutsig_1_8z : celloutsig_1_4z;
  assign celloutsig_0_9z = celloutsig_0_4z[1] ? celloutsig_0_2z : celloutsig_0_1z;
  assign celloutsig_0_12z = celloutsig_0_5z[3] ? celloutsig_0_7z : celloutsig_0_2z;
  assign celloutsig_0_11z = ~((celloutsig_0_7z | celloutsig_0_10z) & (in_data[31] | celloutsig_0_6z));
  assign celloutsig_0_15z = ~((celloutsig_0_13z | celloutsig_0_13z) & (celloutsig_0_3z[10] | celloutsig_0_13z));
  assign celloutsig_0_24z = ~((celloutsig_0_8z | celloutsig_0_22z[0]) & (celloutsig_0_4z[5] | celloutsig_0_15z));
  assign celloutsig_1_8z = celloutsig_1_1z | celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_10z ^ celloutsig_1_5z;
  assign celloutsig_0_13z = celloutsig_0_7z ^ celloutsig_0_2z;
  assign celloutsig_1_1z = ~(celloutsig_1_0z[0] ^ in_data[158]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[0] ^ celloutsig_1_1z);
  always_ff @(posedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 10'h000;
    else _00_ <= { celloutsig_0_5z[8:6], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_3z[8:4], celloutsig_0_1z } >= celloutsig_0_5z[5:0];
  assign celloutsig_1_5z = in_data[180:162] > in_data[121:103];
  assign celloutsig_1_15z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z } > { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_1_9z = celloutsig_1_6z[5:2] <= in_data[152:149];
  assign celloutsig_1_10z = celloutsig_1_6z[4:2] <= { in_data[97], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_18z } <= { celloutsig_0_17z[5], celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_12z } && in_data[152:144];
  assign celloutsig_0_1z = in_data[70:68] && in_data[74:72];
  assign celloutsig_1_3z = { in_data[150:139], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } && { in_data[164:154], celloutsig_1_0z };
  assign celloutsig_1_7z = ! { in_data[127], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_1_13z = { celloutsig_1_6z[7:3], celloutsig_1_10z, celloutsig_1_7z } < { in_data[121:118], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_6z[7], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_18z } < { celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_5z };
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_13z } < { celloutsig_0_3z[8:4], celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[53] & ~(celloutsig_0_1z);
  assign celloutsig_0_22z = { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_10z } * { celloutsig_0_17z[2:1], celloutsig_0_16z };
  assign celloutsig_0_5z = celloutsig_0_1z ? { in_data[54:53], celloutsig_0_3z, 1'h1 } : { celloutsig_0_4z[4:2], celloutsig_0_4z, 1'h0, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, 1'h0, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[163] ? in_data[153:150] : in_data[119:116];
  assign celloutsig_0_0z = in_data[37:29] != in_data[72:64];
  assign celloutsig_1_17z = & { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, in_data[172:169] };
  assign celloutsig_0_6z = & { celloutsig_0_1z, in_data[36:18] };
  assign celloutsig_0_7z = & { celloutsig_0_3z[9:8], celloutsig_0_1z, in_data[36:18], celloutsig_0_0z };
  assign celloutsig_0_8z = & celloutsig_0_5z[21:11];
  assign celloutsig_0_18z = & { celloutsig_0_15z, celloutsig_0_5z[15:12], celloutsig_0_3z[9:8], celloutsig_0_1z, in_data[36:18], celloutsig_0_0z };
  assign celloutsig_0_21z = & { _00_, celloutsig_0_11z, celloutsig_0_4z[5], celloutsig_0_1z, in_data[36:18] };
  assign celloutsig_1_4z = & { celloutsig_1_1z, in_data[162:147] };
  assign celloutsig_0_25z = { celloutsig_0_20z[7:4], celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_16z } >> celloutsig_0_5z[15:9];
  assign celloutsig_0_3z = { in_data[91:74], celloutsig_0_0z } ~^ in_data[38:20];
  assign celloutsig_1_6z = { in_data[180:178], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } ~^ { in_data[149:146], celloutsig_1_0z };
  assign celloutsig_0_17z = celloutsig_0_3z[12:7] ^ in_data[22:17];
  assign celloutsig_0_20z = { _00_[7:4], celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_15z } ^ { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_13z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_4z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_4z = celloutsig_0_3z[14:9];
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
