<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='401' type='TargetLoweringBase::AtomicExpansionKind llvm::AArch64TargetLowering::shouldExpandAtomicRMWInIR(llvm::AtomicRMWInst * AI) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1821' c='_ZNK4llvm18TargetLoweringBase25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11774' ll='11785' type='TargetLowering::AtomicExpansionKind llvm::AArch64TargetLowering::shouldExpandAtomicRMWInIR(llvm::AtomicRMWInst * AI) const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11773'>// For the real atomic operations, we have ldxr/stxr up to 128 bits,</doc>
