{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503952126539 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503952126540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 15:28:46 2017 " "Processing started: Mon Aug 28 15:28:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503952126540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952126540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avr109 -c avr109 " "Command: quartus_map --read_settings_files=on --write_settings_files=off avr109 -c avr109" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952126540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503952126744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503952126744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109tx " "Found entity 1: avr109tx" {  } { { "../avr109/avr109tx.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952137296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109rx " "Found entity 1: avr109rx" {  } { { "../avr109/avr109rx.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952137297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr109 " "Found entity 1: avr109" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952137298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-rtl " "Found design unit 1: registro-rtl" {  } { { "registro.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/registro.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137654 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/registro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952137654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codificador-rtl " "Found design unit 1: codificador-rtl" {  } { { "codificador.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/codificador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137654 ""} { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "codificador.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/codificador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952137654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_104us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_104us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_104us-rtl " "Found design unit 1: contador_104us-rtl" {  } { { "contador_104us.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/contador_104us.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137655 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_104us " "Found entity 1: contador_104us" {  } { { "contador_104us.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/contador_104us.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952137655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path_us.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path_us.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path_us-rtl " "Found design unit 1: control_path_us-rtl" {  } { { "control_path_us.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/control_path_us.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137655 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path_us " "Found entity 1: control_path_us" {  } { { "control_path_us.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/control_path_us.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952137655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "USART_transm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file USART_transm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USART_transm-rtl " "Found design unit 1: USART_transm-rtl" {  } { { "USART_transm.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/USART_transm.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137656 ""} { "Info" "ISGN_ENTITY_NAME" "1 USART_transm " "Found entity 1: USART_transm" {  } { { "USART_transm.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/USART_transm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952137656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " pkg_USART_transm.vhd 1 0 " "Found 1 design units, including 0 entities, in source file  pkg_USART_transm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_USART_transm " "Found design unit 1: pkg_USART_transm" {  } { { " pkg_USART_transm.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/ pkg_USART_transm.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952137656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sim_avr_109.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sim_avr_109.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sim_avr_109-rtl " "Found design unit 1: sim_avr_109-rtl" {  } { { "sim_avr_109.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/sim_avr_109.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137657 ""} { "Info" "ISGN_ENTITY_NAME" "1 sim_avr_109 " "Found entity 1: sim_avr_109" {  } { { "sim_avr_109.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/sim_avr_109.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503952137657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952137657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sim_avr_109 " "Elaborating entity \"sim_avr_109\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1503952137715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USART_transm USART_transm:USART_transmision " "Elaborating entity \"USART_transm\" for hierarchy \"USART_transm:USART_transmision\"" {  } { { "sim_avr_109.vhd" "USART_transmision" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/sim_avr_109.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503952137717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro USART_transm:USART_transmision\|registro:reg_data " "Elaborating entity \"registro\" for hierarchy \"USART_transm:USART_transmision\|registro:reg_data\"" {  } { { "USART_transm.vhd" "reg_data" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/USART_transm.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503952137718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador USART_transm:USART_transmision\|codificador:codificador_data " "Elaborating entity \"codificador\" for hierarchy \"USART_transm:USART_transmision\|codificador:codificador_data\"" {  } { { "USART_transm.vhd" "codificador_data" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/USART_transm.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503952137725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_104us USART_transm:USART_transmision\|contador_104us:time_cont " "Elaborating entity \"contador_104us\" for hierarchy \"USART_transm:USART_transmision\|contador_104us:time_cont\"" {  } { { "USART_transm.vhd" "time_cont" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/USART_transm.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503952137726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_path_us USART_transm:USART_transmision\|control_path_us:unidad_de_control " "Elaborating entity \"control_path_us\" for hierarchy \"USART_transm:USART_transmision\|control_path_us:unidad_de_control\"" {  } { { "USART_transm.vhd" "unidad_de_control" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/USART_transm.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503952137727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109 avr109:avr_109 " "Elaborating entity \"avr109\" for hierarchy \"avr109:avr_109\"" {  } { { "sim_avr_109.vhd" "avr_109" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/sim_avr_109.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503952137732 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(107) " "Verilog HDL assignment warning at avr109.v(107): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(113) " "Verilog HDL assignment warning at avr109.v(113): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 avr109.v(115) " "Verilog HDL assignment warning at avr109.v(115): truncated value with size 32 to match size of target (3)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(117) " "Verilog HDL assignment warning at avr109.v(117): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(126) " "Verilog HDL assignment warning at avr109.v(126): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(127) " "Verilog HDL assignment warning at avr109.v(127): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(128) " "Verilog HDL assignment warning at avr109.v(128): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(131) " "Verilog HDL assignment warning at avr109.v(131): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(135) " "Verilog HDL assignment warning at avr109.v(135): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(137) " "Verilog HDL assignment warning at avr109.v(137): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(138) " "Verilog HDL assignment warning at avr109.v(138): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(139) " "Verilog HDL assignment warning at avr109.v(139): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(140) " "Verilog HDL assignment warning at avr109.v(140): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(141) " "Verilog HDL assignment warning at avr109.v(141): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(142) " "Verilog HDL assignment warning at avr109.v(142): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(143) " "Verilog HDL assignment warning at avr109.v(143): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(152) " "Verilog HDL assignment warning at avr109.v(152): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(160) " "Verilog HDL assignment warning at avr109.v(160): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(168) " "Verilog HDL assignment warning at avr109.v(168): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(176) " "Verilog HDL assignment warning at avr109.v(176): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(184) " "Verilog HDL assignment warning at avr109.v(184): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(191) " "Verilog HDL assignment warning at avr109.v(191): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(198) " "Verilog HDL assignment warning at avr109.v(198): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(206) " "Verilog HDL assignment warning at avr109.v(206): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(212) " "Verilog HDL assignment warning at avr109.v(212): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(219) " "Verilog HDL assignment warning at avr109.v(219): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(226) " "Verilog HDL assignment warning at avr109.v(226): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(232) " "Verilog HDL assignment warning at avr109.v(232): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(239) " "Verilog HDL assignment warning at avr109.v(239): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(241) " "Verilog HDL assignment warning at avr109.v(241): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(247) " "Verilog HDL assignment warning at avr109.v(247): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(253) " "Verilog HDL assignment warning at avr109.v(253): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(255) " "Verilog HDL assignment warning at avr109.v(255): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109.v(260) " "Verilog HDL assignment warning at avr109.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(261) " "Verilog HDL assignment warning at avr109.v(261): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avr109.v(266) " "Verilog HDL assignment warning at avr109.v(266): truncated value with size 32 to match size of target (16)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(267) " "Verilog HDL assignment warning at avr109.v(267): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(273) " "Verilog HDL assignment warning at avr109.v(273): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(275) " "Verilog HDL assignment warning at avr109.v(275): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(281) " "Verilog HDL assignment warning at avr109.v(281): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137734 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(287) " "Verilog HDL assignment warning at avr109.v(287): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(289) " "Verilog HDL assignment warning at avr109.v(289): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 avr109.v(296) " "Verilog HDL assignment warning at avr109.v(296): truncated value with size 32 to match size of target (8)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(297) " "Verilog HDL assignment warning at avr109.v(297): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avr109.v(301) " "Verilog HDL assignment warning at avr109.v(301): truncated value with size 32 to match size of target (16)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(302) " "Verilog HDL assignment warning at avr109.v(302): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(309) " "Verilog HDL assignment warning at avr109.v(309): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(314) " "Verilog HDL assignment warning at avr109.v(314): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avr109.v(101) " "Verilog HDL Case Statement warning at avr109.v(101): incomplete case statement has no default case item" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 101 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 "|sim_avr_109|avr109:avr_109"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 avr109.v(324) " "Verilog HDL assignment warning at avr109.v(324): truncated value with size 32 to match size of target (5)" {  } { { "../avr109/avr109.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 "|sim_avr_109|avr109:avr_109"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109tx avr109:avr_109\|avr109tx:avr109tx_inst " "Elaborating entity \"avr109tx\" for hierarchy \"avr109:avr_109\|avr109tx:avr109tx_inst\"" {  } { { "../avr109/avr109.v" "avr109tx_inst" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503952137735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 avr109tx.v(43) " "Verilog HDL assignment warning at avr109tx.v(43): truncated value with size 32 to match size of target (4)" {  } { { "../avr109/avr109tx.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109tx.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137736 "|sim_avr_109|avr109:avr_109|avr109tx:avr109tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 avr109tx.v(46) " "Verilog HDL assignment warning at avr109tx.v(46): truncated value with size 32 to match size of target (13)" {  } { { "../avr109/avr109tx.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109tx.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137736 "|sim_avr_109|avr109:avr_109|avr109tx:avr109tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr109rx avr109:avr_109\|avr109rx:avr109rx_inst " "Elaborating entity \"avr109rx\" for hierarchy \"avr109:avr_109\|avr109rx:avr109rx_inst\"" {  } { { "../avr109/avr109.v" "avr109rx_inst" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503952137736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 avr109rx.v(48) " "Verilog HDL assignment warning at avr109rx.v(48): truncated value with size 32 to match size of target (4)" {  } { { "../avr109/avr109rx.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109rx.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137737 "|sim_avr_109|avr109:avr_109|avr109rx:avr109rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 avr109rx.v(52) " "Verilog HDL assignment warning at avr109rx.v(52): truncated value with size 32 to match size of target (13)" {  } { { "../avr109/avr109rx.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109rx.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137737 "|sim_avr_109|avr109:avr_109|avr109rx:avr109rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 avr109rx.v(57) " "Verilog HDL assignment warning at avr109rx.v(57): truncated value with size 32 to match size of target (13)" {  } { { "../avr109/avr109rx.v" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/avr109/avr109rx.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1503952137737 "|sim_avr_109|avr109:avr_109|avr109rx:avr109rx_inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "prog_addr\[15\] GND " "Pin \"prog_addr\[15\]\" is stuck at GND" {  } { { "sim_avr_109.vhd" "" { Text "/home/anfelo40/Documentos/Proyectos_Micros/P1_Simulacion_avr109/sim_avr_109.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1503952138419 "|sim_avr_109|prog_addr[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1503952138419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1503952138478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1503952138840 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1503952138840 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1503952138893 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1503952138893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1503952138893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1503952138893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1028 " "Peak virtual memory: 1028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503952138900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 15:28:58 2017 " "Processing ended: Mon Aug 28 15:28:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503952138900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503952138900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503952138900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503952138900 ""}
