{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733142219514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733142219515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 13:23:39 2024 " "Processing started: Mon Dec 02 13:23:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733142219515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142219515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tilt -c Tilt " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tilt -c Tilt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142219516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733142220499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733142220499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilt_tl-behav " "Found design unit 1: tilt_tl-behav" {  } { { "../top_level_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237345 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilt_tl " "Found entity 1: tilt_tl" {  } { { "../top_level_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilt-behav " "Found design unit 1: tilt-behav" {  } { { "../tilt_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237350 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilt " "Found entity 1: tilt" {  } { { "../tilt_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/sync_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/sync_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-behav " "Found design unit 1: sync-behav" {  } { { "../sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sync_ea.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237354 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../sync_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sync_ea.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/strb_generator_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/strb_generator_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 strb_generator-behav " "Found design unit 1: strb_generator-behav" {  } { { "../strb_generator_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/strb_generator_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237358 ""} { "Info" "ISGN_ENTITY_NAME" "1 strb_generator " "Found entity 1: strb_generator" {  } { { "../strb_generator_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/strb_generator_ea.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/std_definitions.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/simon/source/vhdl_projects/ex_6/std_definitions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 std_definitions " "Found design unit 1: std_definitions" {  } { { "../std_definitions.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/std_definitions.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/servo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/simon/source/vhdl_projects/ex_6/servo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo_pkg " "Found design unit 1: servo_pkg" {  } { { "../servo_pkg.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/servo_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-behav " "Found design unit 1: servo-behav" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237372 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_hold-behav " "Found design unit 1: sample_hold-behav" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237377 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_hold " "Found entity 1: sample_hold" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-behav " "Found design unit 1: pwm-behav" {  } { { "../pwm_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237383 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../pwm_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delta_adc-behav " "Found design unit 1: delta_adc-behav" {  } { { "../delta_adc_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237388 ""} { "Info" "ISGN_ENTITY_NAME" "1 delta_adc " "Found entity 1: delta_adc" {  } { { "../delta_adc_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/counter_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/counter_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "../counter_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/counter_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237394 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/counter_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/bin2bcd_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/bin2bcd_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-rtl " "Found design unit 1: bin2bcd-rtl" {  } { { "../bin2bcd_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/bin2bcd_ea.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237402 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../bin2bcd_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/bin2bcd_ea.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/simon/source/vhdl_projects/ex_6/bcd_to_7seg_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/simon/source/vhdl_projects/ex_6/bcd_to_7seg_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-rtl " "Found design unit 1: bcd_to_7seg-rtl" {  } { { "../bcd_to_7seg_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/bcd_to_7seg_ea.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237407 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "../bcd_to_7seg_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/bcd_to_7seg_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142237407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142237407 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tilt_tl " "Elaborating entity \"tilt_tl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733142237516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sync sync:sync_ent A:behav " "Elaborating entity \"sync\" using architecture \"A:behav\" for hierarchy \"sync:sync_ent\"" {  } { { "../top_level_ea.vhd" "sync_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "delta_adc delta_adc:adc_ent A:behav " "Elaborating entity \"delta_adc\" using architecture \"A:behav\" for hierarchy \"delta_adc:adc_ent\"" {  } { { "../top_level_ea.vhd" "adc_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 56 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm delta_adc:adc_ent\|pwm:pwm_ent A:behav " "Elaborating entity \"pwm\" using architecture \"A:behav\" for hierarchy \"delta_adc:adc_ent\|pwm:pwm_ent\"" {  } { { "../delta_adc_ea.vhd" "pwm_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter delta_adc:adc_ent\|pwm:pwm_ent\|counter:counter_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"delta_adc:adc_ent\|pwm:pwm_ent\|counter:counter_ent\"" {  } { { "../pwm_ea.vhd" "counter_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "strb_generator delta_adc:adc_ent\|strb_generator:sampling_strobe_ent A:behav " "Elaborating entity \"strb_generator\" using architecture \"A:behav\" for hierarchy \"delta_adc:adc_ent\|strb_generator:sampling_strobe_ent\"" {  } { { "../delta_adc_ea.vhd" "sampling_strobe_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/delta_adc_ea.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter delta_adc:adc_ent\|strb_generator:sampling_strobe_ent\|counter:counter_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"delta_adc:adc_ent\|strb_generator:sampling_strobe_ent\|counter:counter_ent\"" {  } { { "../strb_generator_ea.vhd" "counter_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/strb_generator_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sample_hold sample_hold:sample_hold_ent A:behav " "Elaborating entity \"sample_hold\" using architecture \"A:behav\" for hierarchy \"sample_hold:sample_hold_ent\"" {  } { { "../top_level_ea.vhd" "sample_hold_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hold_value sample_hold_ea.vhd(38) " "VHDL Process Statement warning at sample_hold_ea.vhd(38): signal \"hold_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../sample_hold_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/sample_hold_ea.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733142237545 "|tilt_tl|sample_hold:sample_hold_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tilt tilt:tilt_ent A:behav " "Elaborating entity \"tilt\" using architecture \"A:behav\" for hierarchy \"tilt:tilt_ent\"" {  } { { "../top_level_ea.vhd" "tilt_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo servo:servo_ent A:behav " "Elaborating entity \"servo\" using architecture \"A:behav\" for hierarchy \"servo:servo_ent\"" {  } { { "../top_level_ea.vhd" "servo_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237595 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "encoded_angle_i servo_ea.vhd(54) " "VHDL Process Statement warning at servo_ea.vhd(54): signal \"encoded_angle_i\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733142237597 "|tilt_tl|servo:servo_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm servo:servo_ent\|pwm:pwm_ent A:behav " "Elaborating entity \"pwm\" using architecture \"A:behav\" for hierarchy \"servo:servo_ent\|pwm:pwm_ent\"" {  } { { "../servo_ea.vhd" "pwm_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter servo:servo_ent\|pwm:pwm_ent\|counter:counter_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"servo:servo_ent\|pwm:pwm_ent\|counter:counter_ent\"" {  } { { "../pwm_ea.vhd" "counter_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/pwm_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin2bcd bin2bcd:bin2bcd_ent A:rtl " "Elaborating entity \"bin2bcd\" using architecture \"A:rtl\" for hierarchy \"bin2bcd:bin2bcd_ent\"" {  } { { "../top_level_ea.vhd" "bin2bcd_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd_to_7seg bcd_to_7seg:seg_ones_ent A:rtl " "Elaborating entity \"bcd_to_7seg\" using architecture \"A:rtl\" for hierarchy \"bcd_to_7seg:seg_ones_ent\"" {  } { { "../top_level_ea.vhd" "seg_ones_ent" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 107 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142237734 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tilt:tilt_ent\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tilt:tilt_ent\|Div0\"" {  } { { "../tilt_ea.vhd" "Div0" { Text "C:/Users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733142239021 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733142239021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tilt:tilt_ent\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tilt:tilt_ent\|lpm_divide:Div0\"" {  } { { "../tilt_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142239365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tilt:tilt_ent\|lpm_divide:Div0 " "Instantiated megafunction \"tilt:tilt_ent\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142239366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142239366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142239366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142239366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733142239366 ""}  } { { "../tilt_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/tilt_ea.vhd" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733142239366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dpo " "Found entity 1: lpm_divide_dpo" {  } { { "db/lpm_divide_dpo.tdf" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/quartus project/db/lpm_divide_dpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142239540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142239540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/quartus project/db/abs_divider_mbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142239600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142239600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/quartus project/db/alt_u_div_sve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142239710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142239710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_mn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_mn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_mn9 " "Found entity 1: lpm_abs_mn9" {  } { { "db/lpm_abs_mn9.tdf" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/quartus project/db/lpm_abs_mn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142239791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142239791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/quartus project/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733142239859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142239859 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_hundreds_o\[1\] GND " "Pin \"seg_hundreds_o\[1\]\" is stuck at GND" {  } { { "../top_level_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/top_level_ea.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733142241684 "|tilt_tl|seg_hundreds_o[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733142241684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733142241864 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[19\] High " "Register servo:servo_ent\|ON_counter_val\[19\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[16\] High " "Register servo:servo_ent\|ON_counter_val\[16\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[15\] High " "Register servo:servo_ent\|ON_counter_val\[15\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[14\] High " "Register servo:servo_ent\|ON_counter_val\[14\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[13\] High " "Register servo:servo_ent\|ON_counter_val\[13\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[10\] High " "Register servo:servo_ent\|ON_counter_val\[10\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[8\] High " "Register servo:servo_ent\|ON_counter_val\[8\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[6\] High " "Register servo:servo_ent\|ON_counter_val\[6\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[5\] High " "Register servo:servo_ent\|ON_counter_val\[5\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[4\] High " "Register servo:servo_ent\|ON_counter_val\[4\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[3\] High " "Register servo:servo_ent\|ON_counter_val\[3\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[2\] High " "Register servo:servo_ent\|ON_counter_val\[2\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[0\] High " "Register servo:servo_ent\|ON_counter_val\[0\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "servo:servo_ent\|ON_counter_val\[1\] High " "Register servo:servo_ent\|ON_counter_val\[1\] will power up to High" {  } { { "../servo_ea.vhd" "" { Text "C:/Users/simon/source/vhdl_projects/ex_6/servo_ea.vhd" 45 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1733142242145 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1733142242145 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733142243254 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733142243254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "804 " "Implemented 804 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733142243813 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733142243813 ""} { "Info" "ICUT_CUT_TM_LCELLS" "777 " "Implemented 777 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733142243813 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1733142243813 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733142243813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733142243849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 13:24:03 2024 " "Processing ended: Mon Dec 02 13:24:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733142243849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733142243849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733142243849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733142243849 ""}
