{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599796921420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599796921429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 00:02:01 2020 " "Processing started: Fri Sep 11 00:02:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599796921429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796921429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGALab -c VGALab " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGALab -c VGALab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796921429 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1599796922066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll/synthesis/pll.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/pll.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934914 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796934914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pll_0 " "Found entity 1: pll_pll_0" {  } { { "pll/synthesis/submodules/pll_pll_0.v" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/submodules/pll_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796934916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "vga.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934918 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "vga.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796934918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934920 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796934920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subr.vhd 2 0 " "Found 2 design units, including 0 entities, in source file subr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY " "Found design unit 1: MY" {  } { { "subR.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/subR.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MY-body " "Found design unit 2: MY-body" {  } { { "subR.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/subR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796934922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ticker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ticker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ticker-main " "Found design unit 1: ticker-main" {  } { { "ticker.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/ticker.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934924 ""} { "Info" "ISGN_ENTITY_NAME" "1 ticker " "Found entity 1: ticker" {  } { { "ticker.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/ticker.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599796934924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796934924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA " "Elaborating entity \"VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599796934972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:C " "Elaborating entity \"pll\" for hierarchy \"pll:C\"" {  } { { "vga.vhd" "C" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599796934997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_pll_0 pll:C\|pll_pll_0:pll_0 " "Elaborating entity \"pll_pll_0\" for hierarchy \"pll:C\|pll_pll_0:pll_0\"" {  } { { "pll/synthesis/pll.vhd" "pll_0" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/pll.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599796935000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "pll/synthesis/submodules/pll_pll_0.v" "altera_pll_i" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/submodules/pll_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599796935065 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599796935073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "pll/synthesis/submodules/pll_pll_0.v" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/submodules/pll_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599796935074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 108.000000 MHz " "Parameter \"output_clock_frequency0\" = \"108.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599796935076 ""}  } { { "pll/synthesis/submodules/pll_pll_0.v" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/pll/synthesis/submodules/pll_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599796935076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "vga.vhd" "C1" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599796935080 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch1 sync.vhd(60) " "VHDL Process Statement warning at sync.vhd(60): signal \"switch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599796935081 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square1_pos sync.vhd(61) " "VHDL Process Statement warning at sync.vhd(61): signal \"square1_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599796935081 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square1_pos sync.vhd(62) " "VHDL Process Statement warning at sync.vhd(62): signal \"square1_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599796935082 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch2 sync.vhd(66) " "VHDL Process Statement warning at sync.vhd(66): signal \"switch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599796935082 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square2_pos sync.vhd(67) " "VHDL Process Statement warning at sync.vhd(67): signal \"square2_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599796935082 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square2_pos sync.vhd(68) " "VHDL Process Statement warning at sync.vhd(68): signal \"square2_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599796935082 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "square1_pos sync.vhd(54) " "VHDL Process Statement warning at sync.vhd(54): inferring latch(es) for signal or variable \"square1_pos\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1599796935083 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "square2_pos sync.vhd(54) " "VHDL Process Statement warning at sync.vhd(54): inferring latch(es) for signal or variable \"square2_pos\", which holds its previous value in one or more paths through the process" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1599796935084 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square1_pos sync.vhd(121) " "VHDL Process Statement warning at sync.vhd(121): signal \"square1_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599796935085 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch3 sync.vhd(122) " "VHDL Process Statement warning at sync.vhd(122): signal \"switch3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599796935086 "|VGA|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "square2_pos sync.vhd(128) " "VHDL Process Statement warning at sync.vhd(128): signal \"square2_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599796935086 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[0\] sync.vhd(54) " "Inferred latch for \"square2_pos\[0\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935091 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[1\] sync.vhd(54) " "Inferred latch for \"square2_pos\[1\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935091 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[2\] sync.vhd(54) " "Inferred latch for \"square2_pos\[2\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935091 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[3\] sync.vhd(54) " "Inferred latch for \"square2_pos\[3\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935091 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[4\] sync.vhd(54) " "Inferred latch for \"square2_pos\[4\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935092 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[5\] sync.vhd(54) " "Inferred latch for \"square2_pos\[5\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935092 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[6\] sync.vhd(54) " "Inferred latch for \"square2_pos\[6\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935092 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[7\] sync.vhd(54) " "Inferred latch for \"square2_pos\[7\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935092 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[8\] sync.vhd(54) " "Inferred latch for \"square2_pos\[8\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935092 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[9\] sync.vhd(54) " "Inferred latch for \"square2_pos\[9\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935092 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[10\] sync.vhd(54) " "Inferred latch for \"square2_pos\[10\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935092 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[11\] sync.vhd(54) " "Inferred latch for \"square2_pos\[11\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935092 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[12\] sync.vhd(54) " "Inferred latch for \"square2_pos\[12\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935093 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[13\] sync.vhd(54) " "Inferred latch for \"square2_pos\[13\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935093 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[14\] sync.vhd(54) " "Inferred latch for \"square2_pos\[14\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935093 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[15\] sync.vhd(54) " "Inferred latch for \"square2_pos\[15\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935093 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[16\] sync.vhd(54) " "Inferred latch for \"square2_pos\[16\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935093 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[17\] sync.vhd(54) " "Inferred latch for \"square2_pos\[17\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935093 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[18\] sync.vhd(54) " "Inferred latch for \"square2_pos\[18\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935094 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[19\] sync.vhd(54) " "Inferred latch for \"square2_pos\[19\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935094 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[20\] sync.vhd(54) " "Inferred latch for \"square2_pos\[20\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935094 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[21\] sync.vhd(54) " "Inferred latch for \"square2_pos\[21\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935095 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[22\] sync.vhd(54) " "Inferred latch for \"square2_pos\[22\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935095 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[23\] sync.vhd(54) " "Inferred latch for \"square2_pos\[23\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935095 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[24\] sync.vhd(54) " "Inferred latch for \"square2_pos\[24\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935095 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[25\] sync.vhd(54) " "Inferred latch for \"square2_pos\[25\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935095 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[26\] sync.vhd(54) " "Inferred latch for \"square2_pos\[26\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935096 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[27\] sync.vhd(54) " "Inferred latch for \"square2_pos\[27\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935096 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[28\] sync.vhd(54) " "Inferred latch for \"square2_pos\[28\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935096 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[29\] sync.vhd(54) " "Inferred latch for \"square2_pos\[29\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935096 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[30\] sync.vhd(54) " "Inferred latch for \"square2_pos\[30\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935096 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square2_pos\[31\] sync.vhd(54) " "Inferred latch for \"square2_pos\[31\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935096 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[0\] sync.vhd(54) " "Inferred latch for \"square1_pos\[0\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935097 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[1\] sync.vhd(54) " "Inferred latch for \"square1_pos\[1\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935097 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[2\] sync.vhd(54) " "Inferred latch for \"square1_pos\[2\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935097 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[3\] sync.vhd(54) " "Inferred latch for \"square1_pos\[3\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935098 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[4\] sync.vhd(54) " "Inferred latch for \"square1_pos\[4\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935098 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[5\] sync.vhd(54) " "Inferred latch for \"square1_pos\[5\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935098 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[6\] sync.vhd(54) " "Inferred latch for \"square1_pos\[6\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935099 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[7\] sync.vhd(54) " "Inferred latch for \"square1_pos\[7\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935099 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[8\] sync.vhd(54) " "Inferred latch for \"square1_pos\[8\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935099 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[9\] sync.vhd(54) " "Inferred latch for \"square1_pos\[9\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935100 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[10\] sync.vhd(54) " "Inferred latch for \"square1_pos\[10\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935100 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[11\] sync.vhd(54) " "Inferred latch for \"square1_pos\[11\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935100 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[12\] sync.vhd(54) " "Inferred latch for \"square1_pos\[12\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935100 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[13\] sync.vhd(54) " "Inferred latch for \"square1_pos\[13\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935100 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[14\] sync.vhd(54) " "Inferred latch for \"square1_pos\[14\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935100 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[15\] sync.vhd(54) " "Inferred latch for \"square1_pos\[15\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935100 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[16\] sync.vhd(54) " "Inferred latch for \"square1_pos\[16\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935101 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[17\] sync.vhd(54) " "Inferred latch for \"square1_pos\[17\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935101 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[18\] sync.vhd(54) " "Inferred latch for \"square1_pos\[18\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935101 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[19\] sync.vhd(54) " "Inferred latch for \"square1_pos\[19\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935101 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[20\] sync.vhd(54) " "Inferred latch for \"square1_pos\[20\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935102 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[21\] sync.vhd(54) " "Inferred latch for \"square1_pos\[21\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935102 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[22\] sync.vhd(54) " "Inferred latch for \"square1_pos\[22\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935102 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[23\] sync.vhd(54) " "Inferred latch for \"square1_pos\[23\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935102 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[24\] sync.vhd(54) " "Inferred latch for \"square1_pos\[24\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935102 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[25\] sync.vhd(54) " "Inferred latch for \"square1_pos\[25\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935102 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[26\] sync.vhd(54) " "Inferred latch for \"square1_pos\[26\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935103 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[27\] sync.vhd(54) " "Inferred latch for \"square1_pos\[27\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935103 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[28\] sync.vhd(54) " "Inferred latch for \"square1_pos\[28\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935103 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[29\] sync.vhd(54) " "Inferred latch for \"square1_pos\[29\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935103 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[30\] sync.vhd(54) " "Inferred latch for \"square1_pos\[30\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935103 "|VGA|SYNC:C1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "square1_pos\[31\] sync.vhd(54) " "Inferred latch for \"square1_pos\[31\]\" at sync.vhd(54)" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796935103 "|VGA|SYNC:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ticker ticker:t " "Elaborating entity \"ticker\" for hierarchy \"ticker:t\"" {  } { { "vga.vhd" "t" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599796935166 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg ticker.vhd(32) " "VHDL Process Statement warning at ticker.vhd(32): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ticker.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/ticker.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599796935168 "|VGA|ticker:t"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599796935916 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599796936307 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[10\] High " "Register SYNC:C1\|HPOS\[10\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[9\] High " "Register SYNC:C1\|HPOS\[9\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[7\] High " "Register SYNC:C1\|HPOS\[7\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[4\] High " "Register SYNC:C1\|HPOS\[4\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|VPOS\[5\] High " "Register SYNC:C1\|VPOS\[5\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|VPOS\[3\] High " "Register SYNC:C1\|VPOS\[3\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|VPOS\[0\] High " "Register SYNC:C1\|VPOS\[0\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|VPOS\[10\] High " "Register SYNC:C1\|VPOS\[10\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[2\] High " "Register SYNC:C1\|HPOS\[2\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[0\] High " "Register SYNC:C1\|HPOS\[0\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "SYNC:C1\|HPOS\[1\] High " "Register SYNC:C1\|HPOS\[1\] will power up to High" {  } { { "sync.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/sync.vhd" 77 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1599796936484 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1599796936484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599796937017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599796937017 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "vga.vhd" "" { Text "D:/GitHub Repositories/My Repositories/VGA Controller/vga.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599796937237 "|VGA|CLOCK_24[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599796937237 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "508 " "Implemented 508 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599796937241 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599796937241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "473 " "Implemented 473 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599796937241 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1599796937241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599796937241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5061 " "Peak virtual memory: 5061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599796937318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 00:02:17 2020 " "Processing ended: Fri Sep 11 00:02:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599796937318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599796937318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599796937318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599796937318 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1599796939261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599796939270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 00:02:18 2020 " "Processing started: Fri Sep 11 00:02:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599796939270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1599796939270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGALab -c VGALab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGALab -c VGALab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1599796939270 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1599796939444 ""}
{ "Info" "0" "" "Project  = VGALab" {  } {  } 0 0 "Project  = VGALab" 0 0 "Fitter" 0 0 1599796939445 ""}
{ "Info" "0" "" "Revision = VGALab" {  } {  } 0 0 "Revision = VGALab" 0 0 "Fitter" 0 0 1599796939445 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1599796939654 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGALab 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"VGALab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599796939671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599796939733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599796939733 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1599796939906 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599796942414 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599796942438 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599796942596 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1599796942940 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1599796956568 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 23 global CLKCTRL_G0 " "pll:C\|pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 23 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599796956843 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1599796956843 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 33 global CLKCTRL_G8 " "clk~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599796956844 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1599796956844 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599796956845 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1599796958080 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGALab.sdc " "Synopsys Design Constraints File file not found: 'VGALab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1599796958082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1599796958082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1599796958085 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599796958088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599796958088 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599796958088 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1599796958088 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1599796958092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1599796958093 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1599796958094 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599796958108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599796958109 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599796958109 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599796958110 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599796958110 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599796958111 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599796958111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1599796958112 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599796958112 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599796958160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599796970026 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1599796970367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599796976861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599796984350 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599796987386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599796987387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599796989258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y23 X21_Y34 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y23 to location X21_Y34" {  } { { "loc" "" { Generic "D:/GitHub Repositories/My Repositories/VGA Controller/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y23 to location X21_Y34"} { { 12 { 0 ""} 11 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1599797000222 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599797000222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1599797007008 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599797007008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599797007012 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1599797010203 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599797010262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599797011340 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599797011341 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599797012322 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599797016146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repositories/My Repositories/VGA Controller/output_files/VGALab.fit.smsg " "Generated suppressed messages file D:/GitHub Repositories/My Repositories/VGA Controller/output_files/VGALab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599797016538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6353 " "Peak virtual memory: 6353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599797017649 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 00:03:37 2020 " "Processing ended: Fri Sep 11 00:03:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599797017649 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599797017649 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599797017649 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599797017649 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1599797019458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599797019467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 00:03:39 2020 " "Processing started: Fri Sep 11 00:03:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599797019467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1599797019467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGALab -c VGALab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGALab -c VGALab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1599797019468 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1599797027759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5029 " "Peak virtual memory: 5029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599797028369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 00:03:48 2020 " "Processing ended: Fri Sep 11 00:03:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599797028369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599797028369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599797028369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1599797028369 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1599797029133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1599797030078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599797030087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 00:03:49 2020 " "Processing started: Fri Sep 11 00:03:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599797030087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797030087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGALab -c VGALab " "Command: quartus_sta VGALab -c VGALab" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797030087 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1599797030292 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797031189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797031254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797031254 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "TimeQuest Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032040 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGALab.sdc " "Synopsys Design Constraints File file not found: 'VGALab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032093 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032094 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_24\[0\] CLOCK_24\[0\] " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_24\[0\] CLOCK_24\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599797032096 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599797032096 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1599797032096 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032096 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032097 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch1 switch1 " "create_clock -period 1.000 -name switch1 switch1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1599797032098 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1599797032098 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032098 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797032101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797032101 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797032101 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032101 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032104 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1599797032106 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599797032134 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1599797032197 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.696 " "Worst-case setup slack is -4.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.696            -258.050 switch1  " "   -4.696            -258.050 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.552             -90.264 clk  " "   -2.552             -90.264 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.756               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.756               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.358               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 switch1  " "    0.894               0.000 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.775 " "Worst-case recovery slack is -4.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.775            -151.570 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.775            -151.570 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.298            -247.975 switch1  " "   -4.298            -247.975 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.195 " "Worst-case removal slack is 1.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.195               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.195               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.293               0.000 switch1  " "    1.293               0.000 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -22.103 clk  " "   -0.394             -22.103 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -7.447 switch1  " "   -0.179              -7.447 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.914               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.914               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 CLOCK_24\[0\]  " "    9.900               0.000 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797032306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032306 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599797032320 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797032381 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797034399 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797034534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797034534 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797034534 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797034534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797034535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1599797034553 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797034553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.596 " "Worst-case setup slack is -4.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.596            -257.292 switch1  " "   -4.596            -257.292 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.559             -89.625 clk  " "   -2.559             -89.625 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.745               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797034562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.335               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 clk  " "    0.375               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034571 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 switch1  " "    0.799               0.000 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034571 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797034571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.495 " "Worst-case recovery slack is -4.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.495            -142.211 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.495            -142.211 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.460            -258.005 switch1  " "   -4.460            -258.005 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797034579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.901 " "Worst-case removal slack is 0.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.901               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.354               0.000 switch1  " "    1.354               0.000 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797034589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -24.901 clk  " "   -0.394             -24.901 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -6.099 switch1  " "   -0.186              -6.099 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.876               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.876               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 CLOCK_24\[0\]  " "    9.926               0.000 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797034601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797034601 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599797034615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797034871 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797036652 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797036820 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797036820 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797036820 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797036820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797036820 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1599797036822 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797036822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.287 " "Worst-case setup slack is -2.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287            -118.184 switch1  " "   -2.287            -118.184 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.088             -33.870 clk  " "   -1.088             -33.870 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.649               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.649               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797036845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.194               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clk  " "    0.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 switch1  " "    0.459               0.000 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797036858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.359 " "Worst-case recovery slack is -3.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.359            -106.829 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.359            -106.829 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952            -112.664 switch1  " "   -1.952            -112.664 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797036876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.467 " "Worst-case removal slack is 0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 switch1  " "    0.467               0.000 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.745               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.745               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797036886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.378 " "Worst-case minimum pulse width slack is -0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378             -34.799 switch1  " "   -0.378             -34.799 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -3.212 clk  " "   -0.085              -3.212 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.175               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.175               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 CLOCK_24\[0\]  " "    9.643               0.000 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797036895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797036895 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599797036914 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797037168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797037168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1599797037168 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797037168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797037169 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1599797037170 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797037170 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.003 " "Worst-case setup slack is -2.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.003            -104.043 switch1  " "   -2.003            -104.043 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923             -28.063 clk  " "   -0.923             -28.063 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.824               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.824               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797037180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.184               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 clk  " "    0.190               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 switch1  " "    0.409               0.000 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797037195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.840 " "Worst-case recovery slack is -2.840" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.840             -90.401 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.840             -90.401 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.788            -102.584 switch1  " "   -1.788            -102.584 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797037211 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.422 " "Worst-case removal slack is 0.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.422               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 switch1  " "    0.448               0.000 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797037223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.318 " "Worst-case minimum pulse width slack is -0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318             -28.300 switch1  " "   -0.318             -28.300 switch1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -3.284 clk  " "   -0.084              -3.284 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.925               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.168               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.168               0.000 C\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 CLOCK_24\[0\]  " "    9.632               0.000 CLOCK_24\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599797037231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797037231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797039247 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797039256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5323 " "Peak virtual memory: 5323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599797039386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 00:03:59 2020 " "Processing ended: Fri Sep 11 00:03:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599797039386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599797039386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599797039386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797039386 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus Prime Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599797040265 ""}
