$comment
	File created using the following command:
		vcd file Aula5_JSR.msim.vcd -direction
$end
$date
	Thu Mar 14 09:39:33 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_jsr_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 Palavra_Controle [11] $end
$var wire 1 1 Palavra_Controle [10] $end
$var wire 1 2 Palavra_Controle [9] $end
$var wire 1 3 Palavra_Controle [8] $end
$var wire 1 4 Palavra_Controle [7] $end
$var wire 1 5 Palavra_Controle [6] $end
$var wire 1 6 Palavra_Controle [5] $end
$var wire 1 7 Palavra_Controle [4] $end
$var wire 1 8 Palavra_Controle [3] $end
$var wire 1 9 Palavra_Controle [2] $end
$var wire 1 : Palavra_Controle [1] $end
$var wire 1 ; Palavra_Controle [0] $end
$var wire 1 < PC_OUT [8] $end
$var wire 1 = PC_OUT [7] $end
$var wire 1 > PC_OUT [6] $end
$var wire 1 ? PC_OUT [5] $end
$var wire 1 @ PC_OUT [4] $end
$var wire 1 A PC_OUT [3] $end
$var wire 1 B PC_OUT [2] $end
$var wire 1 C PC_OUT [1] $end
$var wire 1 D PC_OUT [0] $end

$scope module i1 $end
$var wire 1 E gnd $end
$var wire 1 F vcc $end
$var wire 1 G unknown $end
$var wire 1 H devoe $end
$var wire 1 I devclrn $end
$var wire 1 J devpor $end
$var wire 1 K ww_devoe $end
$var wire 1 L ww_devclrn $end
$var wire 1 M ww_devpor $end
$var wire 1 N ww_CLOCK_50 $end
$var wire 1 O ww_KEY [3] $end
$var wire 1 P ww_KEY [2] $end
$var wire 1 Q ww_KEY [1] $end
$var wire 1 R ww_KEY [0] $end
$var wire 1 S ww_PC_OUT [8] $end
$var wire 1 T ww_PC_OUT [7] $end
$var wire 1 U ww_PC_OUT [6] $end
$var wire 1 V ww_PC_OUT [5] $end
$var wire 1 W ww_PC_OUT [4] $end
$var wire 1 X ww_PC_OUT [3] $end
$var wire 1 Y ww_PC_OUT [2] $end
$var wire 1 Z ww_PC_OUT [1] $end
$var wire 1 [ ww_PC_OUT [0] $end
$var wire 1 \ ww_LEDR [9] $end
$var wire 1 ] ww_LEDR [8] $end
$var wire 1 ^ ww_LEDR [7] $end
$var wire 1 _ ww_LEDR [6] $end
$var wire 1 ` ww_LEDR [5] $end
$var wire 1 a ww_LEDR [4] $end
$var wire 1 b ww_LEDR [3] $end
$var wire 1 c ww_LEDR [2] $end
$var wire 1 d ww_LEDR [1] $end
$var wire 1 e ww_LEDR [0] $end
$var wire 1 f ww_Palavra_Controle [11] $end
$var wire 1 g ww_Palavra_Controle [10] $end
$var wire 1 h ww_Palavra_Controle [9] $end
$var wire 1 i ww_Palavra_Controle [8] $end
$var wire 1 j ww_Palavra_Controle [7] $end
$var wire 1 k ww_Palavra_Controle [6] $end
$var wire 1 l ww_Palavra_Controle [5] $end
$var wire 1 m ww_Palavra_Controle [4] $end
$var wire 1 n ww_Palavra_Controle [3] $end
$var wire 1 o ww_Palavra_Controle [2] $end
$var wire 1 p ww_Palavra_Controle [1] $end
$var wire 1 q ww_Palavra_Controle [0] $end
$var wire 1 r \CLOCK_50~input_o\ $end
$var wire 1 s \KEY[1]~input_o\ $end
$var wire 1 t \KEY[2]~input_o\ $end
$var wire 1 u \KEY[3]~input_o\ $end
$var wire 1 v \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 w \KEY[0]~input_o\ $end
$var wire 1 x \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 y \incrementaPC|Add0~14\ $end
$var wire 1 z \incrementaPC|Add0~18\ $end
$var wire 1 { \incrementaPC|Add0~21_sumout\ $end
$var wire 1 | \ROM1|memROM~2_combout\ $end
$var wire 1 } \ROM1|memROM~4_combout\ $end
$var wire 1 ~ \ROM1|memROM~0_combout\ $end
$var wire 1 !! \decoderInstru1|saida~6_combout\ $end
$var wire 1 "! \MUX2|saida_MUX[5]~5_combout\ $end
$var wire 1 #! \incrementaPC|Add0~22\ $end
$var wire 1 $! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 %! \MUX2|saida_MUX[6]~6_combout\ $end
$var wire 1 &! \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 '! \incrementaPC|Add0~26\ $end
$var wire 1 (! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 )! \MUX2|saida_MUX[7]~7_combout\ $end
$var wire 1 *! \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 +! \incrementaPC|Add0~30\ $end
$var wire 1 ,! \incrementaPC|Add0~33_sumout\ $end
$var wire 1 -! \RAM1|process_0~0_combout\ $end
$var wire 1 .! \MUX2|saida_MUX[8]~8_combout\ $end
$var wire 1 /! \PC|DOUT[8]~DUPLICATE_q\ $end
$var wire 1 0! \ROM1|memROM~10_combout\ $end
$var wire 1 1! \ROM1|memROM~6_combout\ $end
$var wire 1 2! \incrementaPC|Add0~2\ $end
$var wire 1 3! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 4! \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 5! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 6! \incrementaPC|Add0~6\ $end
$var wire 1 7! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 8! \ROM1|memROM~7_combout\ $end
$var wire 1 9! \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 :! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 ;! \incrementaPC|Add0~10\ $end
$var wire 1 <! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 =! \ROM1|memROM~8_combout\ $end
$var wire 1 >! \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 ?! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 @! \ROM1|memROM~3_combout\ $end
$var wire 1 A! \decoderInstru1|saida~2_combout\ $end
$var wire 1 B! \Flag_Igual|DOUT~0_combout\ $end
$var wire 1 C! \decoderInstru1|saida[6]~4_combout\ $end
$var wire 1 D! \decoderInstru1|saida[4]~0_combout\ $end
$var wire 1 E! \ROM1|memROM~9_combout\ $end
$var wire 1 F! \ROM1|memROM~5_combout\ $end
$var wire 1 G! \decoderInstru1|Equal5~0_combout\ $end
$var wire 1 H! \RAM1|ram~174_combout\ $end
$var wire 1 I! \RAM1|ram~42_q\ $end
$var wire 1 J! \RAM1|ram~148_combout\ $end
$var wire 1 K! \RAM1|ram~175_combout\ $end
$var wire 1 L! \RAM1|ram~18_q\ $end
$var wire 1 M! \RAM1|ram~149_combout\ $end
$var wire 1 N! \RAM1|ram~176_combout\ $end
$var wire 1 O! \RAM1|ram~26_q\ $end
$var wire 1 P! \RAM1|ram~150_combout\ $end
$var wire 1 Q! \RAM1|ram~173_combout\ $end
$var wire 1 R! \RAM1|ram~34_q\ $end
$var wire 1 S! \RAM1|ram~147_combout\ $end
$var wire 1 T! \RAM1|ram~151_combout\ $end
$var wire 1 U! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 V! \decoderInstru1|saida[5]~3_combout\ $end
$var wire 1 W! \RAM1|ram~25_q\ $end
$var wire 1 X! \RAM1|ram~41_q\ $end
$var wire 1 Y! \RAM1|ram~33_q\ $end
$var wire 1 Z! \RAM1|ram~17_q\ $end
$var wire 1 [! \RAM1|ram~145_combout\ $end
$var wire 1 \! \RAM1|ram~146_combout\ $end
$var wire 1 ]! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 ^! \ULA1|Add0~34_cout\ $end
$var wire 1 _! \ULA1|Add0~1_sumout\ $end
$var wire 1 `! \ULA1|saida[0]~0_combout\ $end
$var wire 1 a! \REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 b! \ULA1|Add0~2\ $end
$var wire 1 c! \ULA1|Add0~5_sumout\ $end
$var wire 1 d! \ULA1|saida[1]~1_combout\ $end
$var wire 1 e! \ULA1|Add0~6\ $end
$var wire 1 f! \ULA1|Add0~9_sumout\ $end
$var wire 1 g! \ULA1|saida[2]~2_combout\ $end
$var wire 1 h! \RAM1|ram~19_q\ $end
$var wire 1 i! \RAM1|ram~35_q\ $end
$var wire 1 j! \RAM1|ram~27_q\ $end
$var wire 1 k! \RAM1|ram~43_q\ $end
$var wire 1 l! \RAM1|ram~152_combout\ $end
$var wire 1 m! \RAM1|ram~153_combout\ $end
$var wire 1 n! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 o! \ULA1|Add0~10\ $end
$var wire 1 p! \ULA1|Add0~13_sumout\ $end
$var wire 1 q! \ULA1|saida[3]~3_combout\ $end
$var wire 1 r! \RAM1|ram~36_q\ $end
$var wire 1 s! \RAM1|ram~154_combout\ $end
$var wire 1 t! \RAM1|ram~44_q\ $end
$var wire 1 u! \RAM1|ram~155_combout\ $end
$var wire 1 v! \RAM1|ram~28_q\ $end
$var wire 1 w! \RAM1|ram~157_combout\ $end
$var wire 1 x! \RAM1|ram~20_q\ $end
$var wire 1 y! \RAM1|ram~156_combout\ $end
$var wire 1 z! \RAM1|ram~158_combout\ $end
$var wire 1 {! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 |! \Flag_Igual|DOUT~3_combout\ $end
$var wire 1 }! \Flag_Igual|DOUT~2_combout\ $end
$var wire 1 ~! \decoderInstru1|Equal10~0_combout\ $end
$var wire 1 !" \ULA1|saida[5]~4_combout\ $end
$var wire 1 "" \logicaDesvio1|saida[0]~1_combout\ $end
$var wire 1 #" \ULA1|saida[4]~5_combout\ $end
$var wire 1 $" \RAM1|ram~21_q\ $end
$var wire 1 %" \RAM1|ram~37_q\ $end
$var wire 1 &" \RAM1|ram~45_q\ $end
$var wire 1 '" \RAM1|ram~29_q\ $end
$var wire 1 (" \RAM1|ram~159_combout\ $end
$var wire 1 )" \RAM1|ram~160_combout\ $end
$var wire 1 *" \ULA1|Add0~14\ $end
$var wire 1 +" \ULA1|Add0~17_sumout\ $end
$var wire 1 ," \ULA1|saida[5]~6_combout\ $end
$var wire 1 -" \RAM1|ram~22_q\ $end
$var wire 1 ." \RAM1|ram~163_combout\ $end
$var wire 1 /" \RAM1|ram~38_q\ $end
$var wire 1 0" \RAM1|ram~161_combout\ $end
$var wire 1 1" \RAM1|ram~30_q\ $end
$var wire 1 2" \RAM1|ram~164_combout\ $end
$var wire 1 3" \RAM1|ram~46_q\ $end
$var wire 1 4" \RAM1|ram~162_combout\ $end
$var wire 1 5" \RAM1|ram~165_combout\ $end
$var wire 1 6" \ULA1|Add0~18\ $end
$var wire 1 7" \ULA1|Add0~21_sumout\ $end
$var wire 1 8" \Flag_Igual|DOUT~1_combout\ $end
$var wire 1 9" \RAM1|ram~39_q\ $end
$var wire 1 :" \RAM1|ram~23_q\ $end
$var wire 1 ;" \RAM1|ram~47_q\ $end
$var wire 1 <" \RAM1|ram~31_q\ $end
$var wire 1 =" \RAM1|ram~166_combout\ $end
$var wire 1 >" \RAM1|ram~167_combout\ $end
$var wire 1 ?" \ULA1|Add0~22\ $end
$var wire 1 @" \ULA1|Add0~25_sumout\ $end
$var wire 1 A" \ULA1|saida[6]~7_combout\ $end
$var wire 1 B" \RAM1|ram~48_q\ $end
$var wire 1 C" \RAM1|ram~169_combout\ $end
$var wire 1 D" \RAM1|ram~32_q\ $end
$var wire 1 E" \RAM1|ram~171_combout\ $end
$var wire 1 F" \RAM1|ram~40_q\ $end
$var wire 1 G" \RAM1|ram~168_combout\ $end
$var wire 1 H" \RAM1|ram~24_q\ $end
$var wire 1 I" \RAM1|ram~170_combout\ $end
$var wire 1 J" \RAM1|ram~172_combout\ $end
$var wire 1 K" \ULA1|Add0~26\ $end
$var wire 1 L" \ULA1|Add0~29_sumout\ $end
$var wire 1 M" \ULA1|saida[7]~8_combout\ $end
$var wire 1 N" \Flag_Igual|DOUT~4_combout\ $end
$var wire 1 O" \Flag_Igual|DOUT~q\ $end
$var wire 1 P" \logicaDesvio1|saida[0]~0_combout\ $end
$var wire 1 Q" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 R" \MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 S" \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 T" \PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 U" \ROM1|memROM~1_combout\ $end
$var wire 1 V" \decoderInstru1|Equal0~0_combout\ $end
$var wire 1 W" \incrementaPC|Add0~1_sumout\ $end
$var wire 1 X" \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 Y" \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 Z" \decoderInstru1|saida[1]~1_combout\ $end
$var wire 1 [" \decoderInstru1|saida~5_combout\ $end
$var wire 1 \" \decoderInstru1|Equal4~0_combout\ $end
$var wire 1 ]" \PC|DOUT\ [8] $end
$var wire 1 ^" \PC|DOUT\ [7] $end
$var wire 1 _" \PC|DOUT\ [6] $end
$var wire 1 `" \PC|DOUT\ [5] $end
$var wire 1 a" \PC|DOUT\ [4] $end
$var wire 1 b" \PC|DOUT\ [3] $end
$var wire 1 c" \PC|DOUT\ [2] $end
$var wire 1 d" \PC|DOUT\ [1] $end
$var wire 1 e" \PC|DOUT\ [0] $end
$var wire 1 f" \End_Retorno|DOUT\ [8] $end
$var wire 1 g" \End_Retorno|DOUT\ [7] $end
$var wire 1 h" \End_Retorno|DOUT\ [6] $end
$var wire 1 i" \End_Retorno|DOUT\ [5] $end
$var wire 1 j" \End_Retorno|DOUT\ [4] $end
$var wire 1 k" \End_Retorno|DOUT\ [3] $end
$var wire 1 l" \End_Retorno|DOUT\ [2] $end
$var wire 1 m" \End_Retorno|DOUT\ [1] $end
$var wire 1 n" \End_Retorno|DOUT\ [0] $end
$var wire 1 o" \REGA|DOUT\ [7] $end
$var wire 1 p" \REGA|DOUT\ [6] $end
$var wire 1 q" \REGA|DOUT\ [5] $end
$var wire 1 r" \REGA|DOUT\ [4] $end
$var wire 1 s" \REGA|DOUT\ [3] $end
$var wire 1 t" \REGA|DOUT\ [2] $end
$var wire 1 u" \REGA|DOUT\ [1] $end
$var wire 1 v" \REGA|DOUT\ [0] $end
$var wire 1 w" \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 ~" \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 !# \End_Retorno|ALT_INV_DOUT\ [8] $end
$var wire 1 "# \End_Retorno|ALT_INV_DOUT\ [7] $end
$var wire 1 ## \End_Retorno|ALT_INV_DOUT\ [6] $end
$var wire 1 $# \End_Retorno|ALT_INV_DOUT\ [5] $end
$var wire 1 %# \End_Retorno|ALT_INV_DOUT\ [4] $end
$var wire 1 &# \End_Retorno|ALT_INV_DOUT\ [3] $end
$var wire 1 '# \End_Retorno|ALT_INV_DOUT\ [2] $end
$var wire 1 (# \End_Retorno|ALT_INV_DOUT\ [1] $end
$var wire 1 )# \End_Retorno|ALT_INV_DOUT\ [0] $end
$var wire 1 *# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 +# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 ,# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 -# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 .# \logicaDesvio1|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 /# \Flag_Igual|ALT_INV_DOUT~q\ $end
$var wire 1 0# \decoderInstru1|ALT_INV_Equal0~0_combout\ $end
$var wire 1 1# \decoderInstru1|ALT_INV_saida[6]~4_combout\ $end
$var wire 1 2# \decoderInstru1|ALT_INV_saida~2_combout\ $end
$var wire 1 3# \decoderInstru1|ALT_INV_Equal5~0_combout\ $end
$var wire 1 4# \decoderInstru1|ALT_INV_saida[4]~0_combout\ $end
$var wire 1 5# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 6# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 7# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 8# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 :# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 ;# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 <# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 =# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 ># \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 ?# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 @# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 A# \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 B# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 C# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 D# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 E# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 F# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 G# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 H# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 I# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 J# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 K# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 L# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 M# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 N# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 O# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 P# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 Q# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 R# \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 S# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 T# \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 U# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 V# \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 W# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 X# \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 Y# \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 Z# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 [# \REGA|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 \# \PC|ALT_INV_DOUT[8]~DUPLICATE_q\ $end
$var wire 1 ]# \PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 ^# \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 _# \PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 `# \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 a# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 b# \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 c# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 d# \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 e# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 f# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 g# \logicaDesvio1|ALT_INV_saida[0]~1_combout\ $end
$var wire 1 h# \Flag_Igual|ALT_INV_DOUT~3_combout\ $end
$var wire 1 i# \Flag_Igual|ALT_INV_DOUT~2_combout\ $end
$var wire 1 j# \Flag_Igual|ALT_INV_DOUT~1_combout\ $end
$var wire 1 k# \Flag_Igual|ALT_INV_DOUT~0_combout\ $end
$var wire 1 l# \ULA1|ALT_INV_saida[7]~8_combout\ $end
$var wire 1 m# \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 n# \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 p# \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 q# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 r# \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 v# \ULA1|ALT_INV_saida[6]~7_combout\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 #$ \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 '$ \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 ($ \ULA1|ALT_INV_saida[5]~4_combout\ $end
$var wire 1 )$ \decoderInstru1|ALT_INV_Equal10~0_combout\ $end
$var wire 1 *$ \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 +$ \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 /$ \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 0$ \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 6$ \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 8$ \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 9$ \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 :$ \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 ;$ \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 <$ \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 >$ \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 ?$ \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 @$ \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 A$ \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 B$ \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 C$ \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 D$ \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 E$ \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 F$ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 G$ \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 H$ \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 I$ \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 J$ \RAM1|ALT_INV_ram~34_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0E
1F
xG
1H
1I
1J
1K
1L
1M
xN
xr
xs
xt
xu
xv
1w
1x
0y
0z
0{
1|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
11!
02!
03!
14!
05!
06!
07!
18!
19!
0:!
0;!
0<!
1=!
1>!
0?!
1@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
0_!
0`!
0a!
1b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
0}!
1~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
1*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
16"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1K"
0L"
0M"
0N"
0O"
1P"
0Q"
0R"
0S"
0T"
1U"
0V"
1W"
0X"
0Y"
0Z"
0["
0\"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
0*#
0+#
0,#
1-#
0.#
1/#
10#
11#
02#
13#
14#
15#
06#
07#
08#
19#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
0Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
0e#
1f#
0g#
0h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
0)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
x"
x#
x$
1%
xO
xP
xQ
1R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
1f
0g
0h
1i
0j
0k
0l
0m
0n
0o
0p
0q
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
10
01
02
13
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
$end
#10000
0%
0R
0w
0x
#20000
1%
1R
1w
1x
1b"
1d"
1c"
15!
1:!
1?!
1n"
0)#
0a#
0b#
0c#
0G#
0H#
0F#
1<!
13!
0=!
0|
17!
08!
00!
0@!
16#
1e#
1+#
0X#
17#
1*#
0Y#
0W#
1X
1Y
1Z
0>!
0""
09!
01!
0!!
0~!
0P"
1C
1B
1A
1.#
1)$
1,#
1g#
19!
1>!
1X"
0i
0f
03
00
#30000
0%
0R
0w
0x
#40000
1%
1R
1w
1x
1e"
1Y"
0d#
0I#
0W"
12!
1|
1~
09#
07#
1Z#
1[
03!
16!
0X"
1~!
1""
1V"
1Y#
1D
07!
1;!
00#
0g#
0)$
04!
1X#
09!
0>!
1X"
0<!
1y
1W#
1h
1Q"
0V#
12
#50000
0%
0R
0w
0x
#60000
1%
1R
1w
1x
0b"
0d"
0c"
05!
0:!
0?!
1a#
1b#
1c#
1G#
1H#
1F#
1<!
0y
1}
13!
06!
0|
17!
0;!
18!
1E!
0f#
0+#
0X#
17#
0Y#
05#
0W#
0X
0Y
0Z
0<!
07!
0Q"
1P"
0V"
1\"
1F!
1V#
1X#
1W#
0C
0B
0A
0-#
10#
0.#
19!
1g
0h
02
11
#70000
0%
0R
0w
0x
#80000
1%
1R
1w
1x
1c"
1:!
0b#
0G#
0~
17!
0X#
19#
1Y
1C!
1D!
1V!
0P"
0\"
1B
1.#
04#
01#
1]!
1n!
1!"
14!
0X"
0($
0:$
0w"
0g
1l
1\
1m
1k
1_!
0b!
1`!
1f!
0o!
1g!
0|!
17
16
15
01
1&
1h#
0O#
0Q#
1p!
0*"
1c!
0e!
0P#
0N#
0f!
1+"
06"
0M#
1O#
17"
0?"
0L#
1@"
0K"
0K#
1L"
0J#
#90000
0%
0R
0w
0x
#100000
1%
1R
1w
1x
1d"
0e"
15!
1v"
1a!
1t"
0Y"
1d#
0?#
0[#
0c#
1I#
0H#
1W"
02!
03!
16!
0E!
0_!
1b!
1f!
1-!
08!
1@!
06#
1+#
0~"
0O#
1Q#
1f#
1Y#
0Z#
0[
1c
1e
1Z
0c!
1e!
07!
1;!
13!
06!
1X"
04!
0F!
0n!
0C!
0D!
1G!
0V!
0Y#
1X#
1P#
0D
1C
1/
1-
17!
0;!
1<!
0f!
1o!
03#
14#
11#
1:$
1-#
09!
14!
1O#
0W#
0X#
1f!
0]!
0!"
0`!
1q!
1K!
0p!
1*"
0<!
19!
1>!
0g!
1W#
1N#
1($
1w"
0O#
0l
1q
0\
0m
0k
0+"
16"
1g!
1_!
1#"
1,"
18"
1A"
1M"
0q!
0>!
1M#
1;
07
06
05
0&
07"
1?"
0l#
0v#
0j#
0Q#
0#"
1L#
1`!
0@"
1K"
0,"
08"
1K#
0L"
1j#
0A"
1J#
1v#
0M"
1l#
#110000
0%
0R
0w
0x
#120000
1%
1R
1w
1x
1e"
1Z!
1h!
1Y"
0d#
0>$
0{"
0I#
0W"
12!
1[!
1l!
1|
0}
0@!
16#
15#
07#
0<$
0y"
1Z#
1[
03!
16!
0X"
1\!
1m!
0A!
0G!
1Z"
1Y#
1D
07!
1;!
13#
12#
0;$
0x"
04!
1X#
1]!
1n!
0K!
1<!
09!
0W#
0:$
0w"
1p
0q
1o
0_!
0f!
1>!
0;
1:
1O#
1Q#
19
0`!
1}!
0g!
1|!
0h#
0i#
1N"
#130000
0%
0R
0w
0x
#140000
1%
1R
1w
1x
1b"
0d"
0c"
0e"
05!
0:!
1?!
1O"
0Y"
1d#
0/#
0a#
1b#
1c#
1I#
1G#
1H#
0F#
0<!
1y
1W"
02!
13!
06!
17!
0;!
10!
0|
1}
1~
0-!
1~"
09#
05#
17#
0e#
0X#
0Y#
0Z#
1W#
0[
1X
0Y
0Z
1<!
0y
07!
03!
1Q"
0>!
1X"
14!
19!
11!
1A!
1P"
0Z"
1\"
0V#
1Y#
1X#
0W#
0D
0C
0B
1A
0Q"
0.#
02#
0,#
1>!
09!
04!
1R"
1V#
0[!
0l!
1B!
0}!
14!
0>!
0R"
0X"
1i#
0k#
1<$
1y"
1g
0p
0o
0\!
0m!
0:
11
1;$
1x"
09
0]!
0n!
1:$
1w"
1_!
1f!
0O#
0Q#
1`!
1g!
0|!
1h#
#150000
0%
0R
0w
0x
#160000
1%
1R
1w
1x
0b"
1d"
15!
0?!
1a#
0c#
0H#
1F#
0<!
13!
1=!
00!
1@!
1E!
0f#
06#
1e#
0*#
0Y#
1W#
0X
1Z
1>!
01!
1["
0\"
1F!
1C
0A
0-#
1,#
04!
1X"
0g
1j
14
01
#170000
0%
0R
0w
0x
#180000
1%
1R
1w
1x
1b"
0d"
1e"
05!
1?!
1Y"
0d#
0a#
1c#
0I#
1H#
0F#
1<!
0W"
12!
03!
0E!
0}
0~
0=!
0@!
16#
1*#
19#
15#
1f#
1Y#
1Z#
0W#
1[
1X
0Z
13!
0F!
0""
0>!
0~!
0P"
0["
0Y#
1D
0C
1A
1.#
1)$
1g#
1-#
1[!
1l!
14!
1>!
0X"
0<$
0y"
0j
1\!
1m!
04
0;$
0x"
1]!
1n!
0:$
0w"
0_!
0f!
1O#
1Q#
0`!
0g!
1|!
0h#
#190000
0%
0R
0w
0x
#200000
1%
1R
1w
1x
1d"
0e"
15!
0Y"
1d#
0c#
1I#
0H#
1W"
02!
03!
16!
1}
18!
0+#
05#
1Y#
0Z#
0[
1Z
17!
13!
06!
1X"
04!
1C!
1D!
1V!
1~!
1""
0\!
0m!
0Y#
0X#
0D
1C
07!
1;$
1x"
0g#
0)$
04#
01#
19!
14!
1X#
1`!
1g!
0|!
1!"
0]!
09!
1w"
0($
1h#
1l
1\
1m
1k
1_!
0`!
17
16
15
1&
0Q#
#210000
0%
0R
0w
0x
#220000
1%
1R
1w
1x
1e"
0v"
0a!
1Y"
0d#
1[#
0I#
0W"
12!
0_!
1|
0}
1-!
08!
1+#
0~"
15#
07#
1Q#
1Z#
1[
0e
03!
16!
0X"
0A!
0C!
0D!
0V!
1Z"
1\!
1m!
0n!
1Y#
1D
0/
17!
1:$
0;$
0x"
14#
11#
12#
04!
0X#
0B!
0!"
1}!
1]!
1n!
1f!
0g!
1|!
19!
0h#
0O#
0:$
0w"
0i#
1($
1k#
1p
0l
0\
0m
0k
1o
1_!
0b!
0f!
1g!
0|!
1:
07
06
05
0&
1h#
1O#
0Q#
19
1c!
0e!
1`!
0}!
0g!
1|!
0N"
0P#
1f!
0o!
0h#
1i#
1d!
0O#
1p!
0*"
1g!
0|!
0N#
1+"
06"
1h#
1q!
0M#
17"
0?"
1#"
18"
0L#
1@"
0K"
0j#
1,"
0K#
1L"
1A"
0J#
0v#
1M"
0l#
#230000
0%
0R
0w
0x
#240000
1%
1R
1w
1x
0d"
1c"
0e"
05!
1:!
0O"
0Y"
1d#
1/#
0b#
1c#
1I#
0G#
1H#
1W"
02!
13!
06!
10!
07!
1;!
1E!
0|
1}
1~
0-!
1@!
06#
1~"
09#
05#
17#
0f#
1X#
0e#
0Y#
0Z#
0[
1Y
0Z
0<!
1y
17!
0;!
03!
1X"
14!
11!
09!
1F!
1A!
0Z"
1["
1Y#
0X#
1W#
0D
0C
1B
1<!
0y
1Q"
02#
0-#
0,#
0>!
19!
04!
0V#
0W#
0[!
0l!
0Q"
1>!
1R"
1V#
1<$
1y"
1j
0p
0o
0\!
0m!
0R"
0:
14
1;$
1x"
09
0]!
0n!
1:$
1w"
0_!
1b!
0f!
1o!
1O#
1Q#
0p!
1*"
0c!
1e!
0`!
0g!
1P#
1N#
1f!
0+"
16"
0q!
1|!
0d!
1M#
0O#
07"
1?"
0h#
1g!
0|!
0#"
1L#
0@"
1K"
1h#
0,"
08"
1K#
0L"
1j#
0A"
1J#
1v#
0M"
1l#
#250000
0%
0R
0w
0x
#260000
1%
1R
1w
1x
1e"
1Y"
0d#
0I#
00!
0W"
12!
18!
1=!
0@!
16#
0*#
0+#
1Z#
1e#
1[
13!
01!
0X"
1P"
0["
1\"
0Y#
1D
0.#
1,#
14!
04!
1X"
1g
0j
04
11
#270000
0%
0R
0w
0x
#280000
1%
1R
1w
1x
#290000
0%
0R
0w
0x
#300000
1%
1R
1w
1x
#310000
0%
0R
0w
0x
#320000
1%
1R
1w
1x
#330000
0%
0R
0w
0x
#340000
1%
1R
1w
1x
#350000
0%
0R
0w
0x
#360000
1%
1R
1w
1x
#370000
0%
0R
0w
0x
#380000
1%
1R
1w
1x
#390000
0%
0R
0w
0x
#400000
1%
1R
1w
1x
#410000
0%
0R
0w
0x
#420000
1%
1R
1w
1x
#430000
0%
0R
0w
0x
#440000
1%
1R
1w
1x
#450000
0%
0R
0w
0x
#460000
1%
1R
1w
1x
#470000
0%
0R
0w
0x
#480000
1%
1R
1w
1x
#490000
0%
0R
0w
0x
#500000
1%
1R
1w
1x
#510000
0%
0R
0w
0x
#520000
1%
1R
1w
1x
#530000
0%
0R
0w
0x
#540000
1%
1R
1w
1x
#550000
0%
0R
0w
0x
#560000
1%
1R
1w
1x
#570000
0%
0R
0w
0x
#580000
1%
1R
1w
1x
#590000
0%
0R
0w
0x
#600000
1%
1R
1w
1x
#610000
0%
0R
0w
0x
#620000
1%
1R
1w
1x
#630000
0%
0R
0w
0x
#640000
1%
1R
1w
1x
#650000
0%
0R
0w
0x
#660000
1%
1R
1w
1x
#670000
0%
0R
0w
0x
#680000
1%
1R
1w
1x
#690000
0%
0R
0w
0x
#700000
1%
1R
1w
1x
#710000
0%
0R
0w
0x
#720000
1%
1R
1w
1x
#730000
0%
0R
0w
0x
#740000
1%
1R
1w
1x
#750000
0%
0R
0w
0x
#760000
1%
1R
1w
1x
#770000
0%
0R
0w
0x
#780000
1%
1R
1w
1x
#790000
0%
0R
0w
0x
#800000
1%
1R
1w
1x
#810000
0%
0R
0w
0x
#820000
1%
1R
1w
1x
#830000
0%
0R
0w
0x
#840000
1%
1R
1w
1x
#850000
0%
0R
0w
0x
#860000
1%
1R
1w
1x
#870000
0%
0R
0w
0x
#880000
1%
1R
1w
1x
#890000
0%
0R
0w
0x
#900000
1%
1R
1w
1x
#910000
0%
0R
0w
0x
#920000
1%
1R
1w
1x
#930000
0%
0R
0w
0x
#940000
1%
1R
1w
1x
#950000
0%
0R
0w
0x
#960000
1%
1R
1w
1x
#970000
0%
0R
0w
0x
#980000
1%
1R
1w
1x
#990000
0%
0R
0w
0x
#1000000
