# FPGA
Project under Professor

This repository contains files and folders of my project under a professor at IIT Kanpur involving familiarising with Verilog and FPGA through running basic codes on Vivado Design Suite and then working on a more complex problem ahead.
