Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 26 22:26:30 2025
| Host         : parkjiho running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_dut_timing_summary_routed.rpt -pb top_dut_timing_summary_routed.pb -rpx top_dut_timing_summary_routed.rpx -warn_on_violation
| Design       : top_dut
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.490        0.000                      0                   97        0.134        0.000                      0                   97        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.490        0.000                      0                   97        0.134        0.000                      0                   97        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 U_DUT_CTR/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.259ns (29.660%)  route 2.986ns (70.340%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  U_DUT_CTR/delay_counter_reg[2]/Q
                         net (fo=8, routed)           0.841     6.408    U_DUT_CTR/delay_counter_reg_n_0_[2]
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.330     6.738 r  U_DUT_CTR/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.482     7.220    U_DUT_CTR/FSM_sequential_state[3]_i_7_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.327     7.547 f  U_DUT_CTR/FSM_sequential_state[3]_i_4/O
                         net (fo=7, routed)           1.007     8.554    U_DUT_CTR/FSM_sequential_state[3]_i_4_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.656     9.334    U_DUT_CTR/delay_counter
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.449    14.790    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[3]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.824    U_DUT_CTR/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 U_DUT_CTR/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.259ns (29.660%)  route 2.986ns (70.340%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  U_DUT_CTR/delay_counter_reg[2]/Q
                         net (fo=8, routed)           0.841     6.408    U_DUT_CTR/delay_counter_reg_n_0_[2]
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.330     6.738 r  U_DUT_CTR/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.482     7.220    U_DUT_CTR/FSM_sequential_state[3]_i_7_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.327     7.547 f  U_DUT_CTR/FSM_sequential_state[3]_i_4/O
                         net (fo=7, routed)           1.007     8.554    U_DUT_CTR/FSM_sequential_state[3]_i_4_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.656     9.334    U_DUT_CTR/delay_counter
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.449    14.790    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[6]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.824    U_DUT_CTR/delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 U_DUT_CTR/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.259ns (29.660%)  route 2.986ns (70.340%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  U_DUT_CTR/delay_counter_reg[2]/Q
                         net (fo=8, routed)           0.841     6.408    U_DUT_CTR/delay_counter_reg_n_0_[2]
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.330     6.738 r  U_DUT_CTR/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.482     7.220    U_DUT_CTR/FSM_sequential_state[3]_i_7_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.327     7.547 f  U_DUT_CTR/FSM_sequential_state[3]_i_4/O
                         net (fo=7, routed)           1.007     8.554    U_DUT_CTR/FSM_sequential_state[3]_i_4_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.656     9.334    U_DUT_CTR/delay_counter
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.449    14.790    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[7]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X13Y41         FDCE (Setup_fdce_C_CE)      -0.205    14.824    U_DUT_CTR/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 U_DUT_CTR/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.259ns (29.622%)  route 2.991ns (70.378%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  U_DUT_CTR/delay_counter_reg[2]/Q
                         net (fo=8, routed)           0.841     6.408    U_DUT_CTR/delay_counter_reg_n_0_[2]
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.330     6.738 r  U_DUT_CTR/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.482     7.220    U_DUT_CTR/FSM_sequential_state[3]_i_7_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.327     7.547 f  U_DUT_CTR/FSM_sequential_state[3]_i_4/O
                         net (fo=7, routed)           1.007     8.554    U_DUT_CTR/FSM_sequential_state[3]_i_4_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.661     9.339    U_DUT_CTR/delay_counter
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.449    14.790    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[1]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X14Y41         FDCE (Setup_fdce_C_CE)      -0.169    14.885    U_DUT_CTR/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 U_DUT_CTR/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.259ns (29.622%)  route 2.991ns (70.378%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  U_DUT_CTR/delay_counter_reg[2]/Q
                         net (fo=8, routed)           0.841     6.408    U_DUT_CTR/delay_counter_reg_n_0_[2]
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.330     6.738 r  U_DUT_CTR/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.482     7.220    U_DUT_CTR/FSM_sequential_state[3]_i_7_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.327     7.547 f  U_DUT_CTR/FSM_sequential_state[3]_i_4/O
                         net (fo=7, routed)           1.007     8.554    U_DUT_CTR/FSM_sequential_state[3]_i_4_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.661     9.339    U_DUT_CTR/delay_counter
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.449    14.790    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/C
                         clock pessimism              0.299    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X14Y41         FDCE (Setup_fdce_C_CE)      -0.169    14.885    U_DUT_CTR/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 U_DUT_CTR/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.259ns (30.678%)  route 2.845ns (69.322%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  U_DUT_CTR/delay_counter_reg[2]/Q
                         net (fo=8, routed)           0.841     6.408    U_DUT_CTR/delay_counter_reg_n_0_[2]
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.330     6.738 r  U_DUT_CTR/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.482     7.220    U_DUT_CTR/FSM_sequential_state[3]_i_7_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.327     7.547 f  U_DUT_CTR/FSM_sequential_state[3]_i_4/O
                         net (fo=7, routed)           1.007     8.554    U_DUT_CTR/FSM_sequential_state[3]_i_4_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.515     9.193    U_DUT_CTR/delay_counter
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[5]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X13Y40         FDCE (Setup_fdce_C_CE)      -0.205    14.823    U_DUT_CTR/delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                          -9.193    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 U_DUT_CTR/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.259ns (30.691%)  route 2.843ns (69.309%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  U_DUT_CTR/delay_counter_reg[2]/Q
                         net (fo=8, routed)           0.841     6.408    U_DUT_CTR/delay_counter_reg_n_0_[2]
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.330     6.738 r  U_DUT_CTR/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.482     7.220    U_DUT_CTR/FSM_sequential_state[3]_i_7_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.327     7.547 f  U_DUT_CTR/FSM_sequential_state[3]_i_4/O
                         net (fo=7, routed)           1.007     8.554    U_DUT_CTR/FSM_sequential_state[3]_i_4_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.513     9.191    U_DUT_CTR/delay_counter
    SLICE_X12Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[0]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X12Y40         FDCE (Setup_fdce_C_CE)      -0.169    14.859    U_DUT_CTR/delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 U_DUT_CTR/delay_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.259ns (30.691%)  route 2.843ns (69.309%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.568     5.089    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.478     5.567 r  U_DUT_CTR/delay_counter_reg[2]/Q
                         net (fo=8, routed)           0.841     6.408    U_DUT_CTR/delay_counter_reg_n_0_[2]
    SLICE_X13Y40         LUT2 (Prop_lut2_I0_O)        0.330     6.738 r  U_DUT_CTR/FSM_sequential_state[3]_i_7/O
                         net (fo=1, routed)           0.482     7.220    U_DUT_CTR/FSM_sequential_state[3]_i_7_n_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.327     7.547 f  U_DUT_CTR/FSM_sequential_state[3]_i_4/O
                         net (fo=7, routed)           1.007     8.554    U_DUT_CTR/FSM_sequential_state[3]_i_4_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_DUT_CTR/delay_counter[7]_i_1/O
                         net (fo=8, routed)           0.513     9.191    U_DUT_CTR/delay_counter
    SLICE_X12Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.448    14.789    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X12Y40         FDCE                                         r  U_DUT_CTR/delay_counter_reg[4]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X12Y40         FDCE (Setup_fdce_C_CE)      -0.169    14.859    U_DUT_CTR/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.667    

Slack (MET) :             5.724ns  (required time - arrival time)
  Source:                 U_TICK_GEN/tick_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICK_GEN/tick_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 2.077ns (48.006%)  route 2.250ns (51.994%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.566     5.087    U_TICK_GEN/clk
    SLICE_X10Y38         FDCE                                         r  U_TICK_GEN/tick_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_TICK_GEN/tick_counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.413    U_TICK_GEN/tick_counter_reg[7]
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.537 f  U_TICK_GEN/tick_10msec_i_5/O
                         net (fo=1, routed)           0.798     7.335    U_TICK_GEN/tick_10msec_i_5_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.459 f  U_TICK_GEN/tick_10msec_i_2/O
                         net (fo=22, routed)          0.644     8.103    U_TICK_GEN/tick_10msec_i_2_n_0
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.227 r  U_TICK_GEN/tick_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.227    U_TICK_GEN/tick_counter[0]_i_6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.740 r  U_TICK_GEN/tick_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.740    U_TICK_GEN/tick_counter_reg[0]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.857 r  U_TICK_GEN/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    U_TICK_GEN/tick_counter_reg[4]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.974 r  U_TICK_GEN/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U_TICK_GEN/tick_counter_reg[8]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.091 r  U_TICK_GEN/tick_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.091    U_TICK_GEN/tick_counter_reg[12]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.414 r  U_TICK_GEN/tick_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.414    U_TICK_GEN/tick_counter_reg[16]_i_1_n_6
    SLICE_X10Y41         FDCE                                         r  U_TICK_GEN/tick_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.450    14.791    U_TICK_GEN/clk
    SLICE_X10Y41         FDCE                                         r  U_TICK_GEN/tick_counter_reg[17]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y41         FDCE (Setup_fdce_C_D)        0.109    15.138    U_TICK_GEN/tick_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                  5.724    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 U_TICK_GEN/tick_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICK_GEN/tick_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 2.069ns (47.910%)  route 2.250ns (52.090%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.566     5.087    U_TICK_GEN/clk
    SLICE_X10Y38         FDCE                                         r  U_TICK_GEN/tick_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.518     5.605 f  U_TICK_GEN/tick_counter_reg[7]/Q
                         net (fo=3, routed)           0.807     6.413    U_TICK_GEN/tick_counter_reg[7]
    SLICE_X11Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.537 f  U_TICK_GEN/tick_10msec_i_5/O
                         net (fo=1, routed)           0.798     7.335    U_TICK_GEN/tick_10msec_i_5_n_0
    SLICE_X11Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.459 f  U_TICK_GEN/tick_10msec_i_2/O
                         net (fo=22, routed)          0.644     8.103    U_TICK_GEN/tick_10msec_i_2_n_0
    SLICE_X10Y37         LUT2 (Prop_lut2_I1_O)        0.124     8.227 r  U_TICK_GEN/tick_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     8.227    U_TICK_GEN/tick_counter[0]_i_6_n_0
    SLICE_X10Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.740 r  U_TICK_GEN/tick_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.740    U_TICK_GEN/tick_counter_reg[0]_i_1_n_0
    SLICE_X10Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.857 r  U_TICK_GEN/tick_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.857    U_TICK_GEN/tick_counter_reg[4]_i_1_n_0
    SLICE_X10Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.974 r  U_TICK_GEN/tick_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.974    U_TICK_GEN/tick_counter_reg[8]_i_1_n_0
    SLICE_X10Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.091 r  U_TICK_GEN/tick_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.091    U_TICK_GEN/tick_counter_reg[12]_i_1_n_0
    SLICE_X10Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.406 r  U_TICK_GEN/tick_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.406    U_TICK_GEN/tick_counter_reg[16]_i_1_n_4
    SLICE_X10Y41         FDCE                                         r  U_TICK_GEN/tick_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.450    14.791    U_TICK_GEN/clk
    SLICE_X10Y41         FDCE                                         r  U_TICK_GEN/tick_counter_reg[19]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y41         FDCE (Setup_fdce_C_D)        0.109    15.138    U_TICK_GEN/tick_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_TICK_GEN/tick_10msec_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/tick_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.564     1.447    U_TICK_GEN/clk
    SLICE_X11Y39         FDCE                                         r  U_TICK_GEN/tick_10msec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_TICK_GEN/tick_10msec_reg/Q
                         net (fo=3, routed)           0.068     1.656    U_DUT_CTR/tick_10msec
    SLICE_X11Y39         FDCE                                         r  U_DUT_CTR/tick_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.834     1.961    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X11Y39         FDCE                                         r  U_DUT_CTR/tick_prev_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.075     1.522    U_DUT_CTR/tick_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_DUT_CTR/btn_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/btn_edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  U_DUT_CTR/btn_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y42         FDCE (Prop_fdce_C_Q)         0.148     1.596 f  U_DUT_CTR/btn_sync_reg[2]/Q
                         net (fo=1, routed)           0.059     1.655    U_DUT_CTR/p_0_in
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.098     1.753 r  U_DUT_CTR/btn_edge_i_1/O
                         net (fo=1, routed)           0.000     1.753    U_DUT_CTR/btn_edge0
    SLICE_X10Y42         FDCE                                         r  U_DUT_CTR/btn_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  U_DUT_CTR/btn_edge_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.120     1.568    U_DUT_CTR/btn_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_DUT_CTR/delay_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.080%)  route 0.117ns (35.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_DUT_CTR/delay_counter_reg[1]/Q
                         net (fo=8, routed)           0.117     1.729    U_DUT_CTR/delay_counter_reg_n_0_[1]
    SLICE_X13Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  U_DUT_CTR/delay_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.774    U_DUT_CTR/delay_counter[3]_i_1_n_0
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[3]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.091     1.555    U_DUT_CTR/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_TICK_GEN/tick_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TICK_GEN/tick_10msec_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.185%)  route 0.133ns (38.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.563     1.446    U_TICK_GEN/clk
    SLICE_X10Y37         FDCE                                         r  U_TICK_GEN/tick_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  U_TICK_GEN/tick_counter_reg[2]/Q
                         net (fo=3, routed)           0.133     1.743    U_TICK_GEN/tick_counter_reg[2]
    SLICE_X11Y39         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  U_TICK_GEN/tick_10msec_i_1/O
                         net (fo=1, routed)           0.000     1.788    U_TICK_GEN/tick_10msec_i_1_n_0
    SLICE_X11Y39         FDCE                                         r  U_TICK_GEN/tick_10msec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.834     1.961    U_TICK_GEN/clk
    SLICE_X11Y39         FDCE                                         r  U_TICK_GEN/tick_10msec_reg/C
                         clock pessimism             -0.498     1.463    
    SLICE_X11Y39         FDCE (Hold_fdce_C_D)         0.091     1.554    U_TICK_GEN/tick_10msec_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_DUT_CTR/bit_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/bit_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  U_DUT_CTR/bit_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_DUT_CTR/bit_count_reg[4]/Q
                         net (fo=4, routed)           0.149     1.761    U_DUT_CTR/bit_count_reg_n_0_[4]
    SLICE_X14Y40         LUT5 (Prop_lut5_I2_O)        0.045     1.806 r  U_DUT_CTR/bit_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.806    U_DUT_CTR/bit_count[4]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  U_DUT_CTR/bit_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  U_DUT_CTR/bit_count_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.121     1.569    U_DUT_CTR/bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U_DUT_CTR/bit_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/bit_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.451%)  route 0.161ns (43.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  U_DUT_CTR/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  U_DUT_CTR/bit_count_reg[0]/Q
                         net (fo=7, routed)           0.161     1.773    U_DUT_CTR/bit_count_reg_n_0_[0]
    SLICE_X14Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.818 r  U_DUT_CTR/bit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    U_DUT_CTR/bit_count[0]_i_1_n_0
    SLICE_X14Y40         FDCE                                         r  U_DUT_CTR/bit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  U_DUT_CTR/bit_count_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.121     1.569    U_DUT_CTR/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_DUT_CTR/delay_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/delay_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.284%)  route 0.157ns (45.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_DUT_CTR/delay_counter_reg[6]/Q
                         net (fo=7, routed)           0.157     1.746    U_DUT_CTR/delay_counter_reg_n_0_[6]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  U_DUT_CTR/delay_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    U_DUT_CTR/delay_counter[6]_i_1_n_0
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X13Y41         FDCE                                         r  U_DUT_CTR/delay_counter_reg[6]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.092     1.540    U_DUT_CTR/delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_DUT_CTR/btn_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/btn_sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.287%)  route 0.183ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  U_DUT_CTR/btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_DUT_CTR/btn_sync_reg[1]/Q
                         net (fo=2, routed)           0.183     1.795    U_DUT_CTR/btn_sync_reg_n_0_[1]
    SLICE_X10Y42         FDCE                                         r  U_DUT_CTR/btn_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  U_DUT_CTR/btn_sync_reg[2]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.060     1.544    U_DUT_CTR/btn_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_DUT_CTR/next_btn_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/next_btn_edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.209ns (50.416%)  route 0.206ns (49.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  U_DUT_CTR/next_btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_DUT_CTR/next_btn_sync_reg[1]/Q
                         net (fo=2, routed)           0.206     1.818    U_DUT_CTR/next_btn_sync[1]
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.045     1.863 r  U_DUT_CTR/next_btn_edge_i_1/O
                         net (fo=1, routed)           0.000     1.863    U_DUT_CTR/next_btn_edge0
    SLICE_X10Y42         FDCE                                         r  U_DUT_CTR/next_btn_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  U_DUT_CTR/next_btn_edge_reg/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.121     1.605    U_DUT_CTR/next_btn_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 U_DUT_CTR/next_btn_sync_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/next_btn_sync_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.287%)  route 0.183ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.565     1.448    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X8Y42          FDCE                                         r  U_DUT_CTR/next_btn_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  U_DUT_CTR/next_btn_sync_reg[1]/Q
                         net (fo=2, routed)           0.183     1.795    U_DUT_CTR/next_btn_sync[1]
    SLICE_X10Y42         FDCE                                         r  U_DUT_CTR/next_btn_sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.835     1.962    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X10Y42         FDCE                                         r  U_DUT_CTR/next_btn_sync_reg[2]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X10Y42         FDCE (Hold_fdce_C_D)         0.053     1.537    U_DUT_CTR/next_btn_sync_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   U_DUT_CTR/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   U_DUT_CTR/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y39   U_DUT_CTR/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y41   U_DUT_CTR/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y40   U_DUT_CTR/bit_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y40   U_DUT_CTR/bit_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y40   U_DUT_CTR/bit_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y40   U_DUT_CTR/bit_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y40   U_DUT_CTR/bit_count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   U_DUT_CTR/data_bit_out_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y37   U_DUT_CTR/data_sync_out_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   U_DUT_CTR/data_sync_out_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38   U_DUT_CTR/idle_reg_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   U_DUT_CTR/read_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   U_DUT_CTR/start_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   U_DUT_CTR/sync_high_out_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   U_DUT_CTR/sync_low_out_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   U_DUT_CTR/wait_state_reg_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y37   U_TICK_GEN/tick_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y41   U_DUT_CTR/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42   U_DUT_CTR/btn_edge_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42    U_DUT_CTR/btn_sync_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y42    U_DUT_CTR/btn_sync_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42   U_DUT_CTR/btn_sync_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y41   U_DUT_CTR/current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y41   U_DUT_CTR/current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y41   U_DUT_CTR/current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X15Y41   U_DUT_CTR/current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y42   U_DUT_CTR/data_bit_out_reg_lopt_replica/C



