{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1540643165365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1540643165385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 20:26:04 2018 " "Processing started: Sat Oct 27 20:26:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1540643165385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1540643165385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off run_led -c run_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off run_led -c run_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1540643165397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1540643167242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "source/top_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540643182113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540643182113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/led3_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/led3_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led3_module " "Found entity 1: led3_module" {  } { { "source/led3_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/led3_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540643182140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540643182140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/led2_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/led2_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led2_module " "Found entity 1: led2_module" {  } { { "source/led2_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/led2_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540643182152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540643182152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/led1_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/led1_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led1_module " "Found entity 1: led1_module" {  } { { "source/led1_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/led1_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540643182166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540643182166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/led0_module.v 1 1 " "Found 1 design units, including 1 entities, in source file source/led0_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 led0_module " "Found entity 1: led0_module" {  } { { "source/led0_module.v" "" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/led0_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1540643182177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1540643182177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1540643182387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led0_module led0_module:U1 " "Elaborating entity \"led0_module\" for hierarchy \"led0_module:U1\"" {  } { { "source/top_module.v" "U1" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/top_module.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540643182586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led1_module led1_module:U2 " "Elaborating entity \"led1_module\" for hierarchy \"led1_module:U2\"" {  } { { "source/top_module.v" "U2" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/top_module.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540643182610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led2_module led2_module:U3 " "Elaborating entity \"led2_module\" for hierarchy \"led2_module:U3\"" {  } { { "source/top_module.v" "U3" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/top_module.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540643182620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led3_module led3_module:U4 " "Elaborating entity \"led3_module\" for hierarchy \"led3_module:U4\"" {  } { { "source/top_module.v" "U4" { Text "E:/BaiduNetdiskDownload/EDA_soft/VERILOG/1_module/Experiment/run_led -/source/top_module.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1540643182633 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1540643186012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1540643188270 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540643188270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1540643189391 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1540643189391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "143 " "Implemented 143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1540643189391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1540643189391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540643189551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 20:26:29 2018 " "Processing ended: Sat Oct 27 20:26:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540643189551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540643189551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540643189551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1540643189551 ""}
