.model test_20150805_mismatch_map
.inputs clk data vcc gnd
.outputs out_tgate

# gnd_dig
.subckt tgate in[0]=vcc in[1]=gnd out=gnd_dig

# mismatch_map_local_swc 
.subckt mmap_local_swc in[0]=clk in[1]=gnd_dig in[2]=data out[0]=out_tgate out[1]=net_f1 out[2]=net_f2 out[3]=net_f3 #mmap_ls_fg =0&mmap_ls_in_r0_vdd =0&mmap_ls_in_r0 =100E-09

.end
