Layer Pairs Export File for PCB: D:\青萍科技\Bran\硬件部分\电子\V2 设计文件\06 base_power_assy PCB（03 USB）\base_power_assy PCB.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=base_power_assy pcb-roundholes.txt|LayerPairs=gtl,gbl
LayersSetName=Top_Bot_Slot_Holes|DrillFile=base_power_assy pcb-slotholes.txt|LayerPairs=gtl,gbl
