# Benchmark "tehb" written by ABC on Sat Oct 19 00:41:46 2024
.model tehb
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs_valid

.latch        n58 dataReg[0]  0
.latch        n63 dataReg[1]  0
.latch        n68 dataReg[2]  0
.latch        n73 dataReg[3]  0
.latch        n78 dataReg[4]  0
.latch        n83 dataReg[5]  0
.latch        n88 dataReg[6]  0
.latch        n93 dataReg[7]  0
.latch        n98 dataReg[8]  0
.latch       n103 dataReg[9]  0
.latch       n108 dataReg[10]  0
.latch       n113 control.fullReg  0

.names dataReg[0] control.fullReg new_n65
11 1
.names ins[0] control.fullReg new_n66
10 1
.names new_n65 new_n66 outs[0]
00 0
.names dataReg[1] control.fullReg new_n68_1
11 1
.names ins[1] control.fullReg new_n69
10 1
.names new_n68_1 new_n69 outs[1]
00 0
.names dataReg[2] control.fullReg new_n71
11 1
.names ins[2] control.fullReg new_n72
10 1
.names new_n71 new_n72 outs[2]
00 0
.names dataReg[3] control.fullReg new_n74
11 1
.names ins[3] control.fullReg new_n75
10 1
.names new_n74 new_n75 outs[3]
00 0
.names dataReg[4] control.fullReg new_n77
11 1
.names ins[4] control.fullReg new_n78_1
10 1
.names new_n77 new_n78_1 outs[4]
00 0
.names dataReg[5] control.fullReg new_n80
11 1
.names ins[5] control.fullReg new_n81
10 1
.names new_n80 new_n81 outs[5]
00 0
.names dataReg[6] control.fullReg new_n83_1
11 1
.names ins[6] control.fullReg new_n84
10 1
.names new_n83_1 new_n84 outs[6]
00 0
.names dataReg[7] control.fullReg new_n86
11 1
.names ins[7] control.fullReg new_n87
10 1
.names new_n86 new_n87 outs[7]
00 0
.names dataReg[8] control.fullReg new_n89
11 1
.names ins[8] control.fullReg new_n90
10 1
.names new_n89 new_n90 outs[8]
00 0
.names dataReg[9] control.fullReg new_n92
11 1
.names ins[9] control.fullReg new_n93_1
10 1
.names new_n92 new_n93_1 outs[9]
00 0
.names dataReg[10] control.fullReg new_n95
11 1
.names ins[10] control.fullReg new_n96
10 1
.names new_n95 new_n96 outs[10]
00 0
.names ins_valid control.fullReg outs_valid
00 0
.names ins_valid outs_ready new_n99
10 1
.names control.fullReg new_n99 new_n100
01 1
.names dataReg[0] new_n100 new_n101
10 1
.names ins[0] new_n100 new_n102
11 1
.names new_n101 new_n102 new_n103_1
00 1
.names rst new_n103_1 n58
00 1
.names dataReg[1] new_n100 new_n105
10 1
.names ins[1] new_n100 new_n106
11 1
.names new_n105 new_n106 new_n107
00 1
.names rst new_n107 n63
00 1
.names dataReg[2] new_n100 new_n109
10 1
.names ins[2] new_n100 new_n110
11 1
.names new_n109 new_n110 new_n111
00 1
.names rst new_n111 n68
00 1
.names dataReg[3] new_n100 new_n113_1
10 1
.names ins[3] new_n100 new_n114
11 1
.names new_n113_1 new_n114 new_n115
00 1
.names rst new_n115 n73
00 1
.names dataReg[4] new_n100 new_n117
10 1
.names ins[4] new_n100 new_n118
11 1
.names new_n117 new_n118 new_n119
00 1
.names rst new_n119 n78
00 1
.names dataReg[5] new_n100 new_n121
10 1
.names ins[5] new_n100 new_n122
11 1
.names new_n121 new_n122 new_n123
00 1
.names rst new_n123 n83
00 1
.names dataReg[6] new_n100 new_n125
10 1
.names ins[6] new_n100 new_n126
11 1
.names new_n125 new_n126 new_n127
00 1
.names rst new_n127 n88
00 1
.names dataReg[7] new_n100 new_n129
10 1
.names ins[7] new_n100 new_n130
11 1
.names new_n129 new_n130 new_n131
00 1
.names rst new_n131 n93
00 1
.names dataReg[8] new_n100 new_n133
10 1
.names ins[8] new_n100 new_n134
11 1
.names new_n133 new_n134 new_n135
00 1
.names rst new_n135 n98
00 1
.names dataReg[9] new_n100 new_n137
10 1
.names ins[9] new_n100 new_n138
11 1
.names new_n137 new_n138 new_n139
00 1
.names rst new_n139 n103
00 1
.names dataReg[10] new_n100 new_n141
10 1
.names ins[10] new_n100 new_n142
11 1
.names new_n141 new_n142 new_n143
00 1
.names rst new_n143 n108
00 1
.names rst outs_ready new_n145
00 1
.names outs_valid new_n145 n113
11 1
.names control.fullReg ins_ready
0 1
.end
