$date
	Mon Jun 26 10:56:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sub $end
$var wire 32 ! out [31:0] $end
$var reg 32 " in1 [31:0] $end
$var reg 32 # in2 [31:0] $end
$scope module inst_sub $end
$var wire 32 $ in1 [31:0] $end
$var wire 32 % in2 [31:0] $end
$var reg 32 & out [31:0] $end
$upscope $end
$scope task stimulus $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 &
b1000 %
b10010 $
b1000 #
b10010 "
b1010 !
$end
#5
b11111111111111111111111111111010 !
b11111111111111111111111111111010 &
b110 #
b110 %
b0 "
b0 $
#10
b11111111111111111111111111111000 !
b11111111111111111111111111111000 &
b11000 #
b11000 %
b10000 "
b10000 $
#15
b101 !
b101 &
b1 #
b1 %
b110 "
b110 $
#20
b0 !
b0 &
b10000 #
b10000 %
b10000 "
b10000 $
#25
b100 !
b100 &
b10011 #
b10011 %
b10111 "
b10111 $
#30
b110 !
b110 &
b11000 #
b11000 %
b11110 "
b11110 $
#35
b10011 !
b10011 &
b1100 #
b1100 %
b11111 "
b11111 $
#40
b10 !
b10 &
b1010 #
b1010 %
b1100 "
b1100 $
#45
b10111 !
b10111 &
b111 #
b111 %
b11110 "
b11110 $
#500
