
==============================================================
    Jasper Verification Results
==============================================================
    2024.06 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: blackrock-s.ece.virginia.edu
    User Name: brg8ve
    Printed on: Monday, Dec22, 2025 06:59:36 PM EST
    Working Directory: /net/marysrock.ece.Virginia.EDU/maryisan/users/brg8ve/cva6_verif


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 54
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 27                  
           - proven       : 26                  ( 96.3% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 1                   ( 3.7% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 27                  
           - unreachable  : 14                  ( 51.9% )
           - covered      : 13                  ( 48.1% )
           - ar_covered   : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )

==============================================================
RESULTS
==============================================================

-------------------------------------------------------------------------------------------------------
       Name                                           |    Result    |  Engine  |  Bound  |  Time    
-------------------------------------------------------------------------------------------------------

---[ <embedded> ]--------------------------------------------------------------------------------------
[1]   cva6.controller_i._assert_1                          proven          PRE    Infinite    0.000 s      
[2]   cva6.controller_i._assert_1:precondition1            unreachable     PRE    Infinite    0.000 s      
[3]   cva6.controller_i._assert_2                          proven          PRE    Infinite    0.000 s      
[4]   cva6.controller_i._assert_2:precondition1            unreachable     PRE    Infinite    0.000 s      
[5]   cva6.controller_i._assert_3                          proven          PRE    Infinite    0.000 s      
[6]   cva6.controller_i._assert_3:precondition1            unreachable     PRE    Infinite    0.000 s      
[7]   cva6.controller_i._assert_4                          proven          N      Infinite    0.054 s      
[8]   cva6.controller_i._assert_4:precondition1            covered         Bm          262    12.903 s     
[9]   cva6.controller_i._assert_5                          proven          N      Infinite    0.054 s      
[10]  cva6.controller_i._assert_5:precondition1            covered         Bm          262    12.903 s     
[11]  cva6.controller_i._assert_6                          proven          Hp     Infinite    0.411 s      
[12]  cva6.controller_i._assert_6:precondition1            covered         Bm          263    13.976 s     
[13]  cva6.controller_i._assert_7                          cex             Bm          282    129.831 s    
[14]  cva6.controller_i._assert_7:precondition1            covered         Bm          263    13.976 s     
[15]  cva6.controller_i._assert_8                          proven          PRE    Infinite    0.000 s      
[16]  cva6.controller_i._assert_8:precondition1            unreachable     PRE    Infinite    0.000 s      
[17]  cva6.controller_i._assert_9                          proven          Hp     Infinite    0.412 s      
[18]  cva6.controller_i._assert_9:precondition1            covered         Bm          263    14.644 s     
[19]  cva6.controller_i._assert_10                         proven          PRE    Infinite    0.000 s      
[20]  cva6.controller_i._assert_10:precondition1           unreachable     PRE    Infinite    0.000 s      
[21]  cva6.controller_i._assert_11                         proven          PRE    Infinite    0.000 s      
[22]  cva6.controller_i._assert_11:precondition1           unreachable     PRE    Infinite    0.000 s      
[23]  cva6.controller_i._assert_12                         proven          PRE    Infinite    0.000 s      
[24]  cva6.controller_i._assert_12:precondition1           unreachable     PRE    Infinite    0.000 s      
[25]  cva6.controller_i._assert_13                         proven          Hp     Infinite    0.412 s      
[26]  cva6.controller_i._assert_13:precondition1           covered         Bm          263    14.957 s     
[27]  cva6.controller_i._assert_14                         proven          PRE    Infinite    0.000 s      
[28]  cva6.controller_i._assert_14:precondition1           covered         Bm          263    14.957 s     
[29]  cva6.controller_i._assert_15                         proven          PRE    Infinite    0.000 s      
[30]  cva6.controller_i._assert_15:precondition1           unreachable     PRE    Infinite    0.000 s      
[31]  cva6.controller_i._assert_16                         proven          PRE    Infinite    0.000 s      
[32]  cva6.controller_i._assert_16:precondition1           unreachable     PRE    Infinite    0.000 s      
[33]  cva6.controller_i._assert_17                         proven          PRE    Infinite    0.000 s      
[34]  cva6.controller_i._assert_17:precondition1           unreachable     PRE    Infinite    0.000 s      
[35]  cva6.controller_i._assert_18                         proven          Hp     Infinite    0.413 s      
[36]  cva6.controller_i._assert_18:precondition1           covered         Bm          263    14.331 s     
[37]  cva6.controller_i._assert_19                         proven          Hp     Infinite    0.413 s      
[38]  cva6.controller_i._assert_19:precondition1           covered         Bm          266    18.943 s     
[39]  cva6.controller_i._assert_20                         proven          Hp     Infinite    0.413 s      
[40]  cva6.controller_i._assert_20:precondition1           covered         Bm          262    13.060 s     
[41]  cva6.controller_i._assert_21                         proven          PRE    Infinite    0.000 s      
[42]  cva6.controller_i._assert_21:precondition1           covered         Bm          262    13.060 s     
[43]  cva6.controller_i._assert_22                         proven          PRE    Infinite    0.000 s      
[44]  cva6.controller_i._assert_22:precondition1           unreachable     PRE    Infinite    0.000 s      
[45]  cva6.controller_i._assert_23                         proven          PRE    Infinite    0.000 s      
[46]  cva6.controller_i._assert_23:precondition1           covered         Bm          264    16.270 s     
[47]  cva6.controller_i._assert_24                         proven          PRE    Infinite    0.000 s      
[48]  cva6.controller_i._assert_24:precondition1           unreachable     PRE    Infinite    0.000 s      
[49]  cva6.controller_i._assert_25                         proven          Hp     Infinite    0.414 s      
[50]  cva6.controller_i._assert_25:precondition1           covered         Bm          263    14.644 s     
[51]  cva6.controller_i._assert_26                         proven          PRE    Infinite    0.000 s      
[52]  cva6.controller_i._assert_26:precondition1           unreachable     PRE    Infinite    0.000 s      
[53]  cva6.controller_i._assert_27                         proven          PRE    Infinite    0.000 s      
[54]  cva6.controller_i._assert_27:precondition1           unreachable     PRE    Infinite    0.000 s      
