Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 00:37:49 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.195        0.000                      0                 1081        0.116        0.000                      0                 1081        3.750        0.000                       0                   423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.195        0.000                      0                 1077        0.116        0.000                      0                 1077        3.750        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.069        0.000                      0                    4        1.103        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 2.471ns (26.818%)  route 6.743ns (73.182%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  sm/D_states_q_reg[6]_rep/Q
                         net (fo=192, routed)         0.937     6.590    sm/D_states_q_reg[6]_rep_0
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.740 f  sm/D_game_tick_q_i_28/O
                         net (fo=3, routed)           0.858     7.598    sm/D_game_tick_q_i_28_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.326     7.924 f  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.647     8.571    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.695 f  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.303     8.998    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.122 f  sm/out_sig0_carry__0_i_17/O
                         net (fo=24, routed)          0.645     9.767    sm/M_sm_bsel[0]
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.124     9.891 r  sm/out_sig0_carry_i_19/O
                         net (fo=3, routed)           0.825    10.715    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y91         LUT4 (Prop_lut4_I3_O)        0.124    10.839 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.839    alum/S[0]
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.266 r  alum/out_sig0_carry/O[1]
                         net (fo=1, routed)           0.772    12.039    alum/data0[1]
    SLICE_X40Y91         LUT3 (Prop_lut3_I2_O)        0.306    12.345 r  alum/ram_reg_i_82/O
                         net (fo=1, routed)           0.299    12.644    sm/ram_reg_13
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124    12.768 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.598    13.366    sm/ram_reg_i_40_n_0
    SLICE_X40Y93         LUT5 (Prop_lut5_I4_O)        0.124    13.490 r  sm/ram_reg_i_12/O
                         net (fo=1, routed)           0.860    14.349    brams/bram2/ram_reg_1[1]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 3.268ns (35.473%)  route 5.945ns (64.527%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=192, routed)         0.937     6.590    sm/D_states_q_reg[6]_rep_0
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.740 r  sm/D_game_tick_q_i_28/O
                         net (fo=3, routed)           0.858     7.598    sm/D_game_tick_q_i_28_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.326     7.924 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.647     8.571    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.303     8.998    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.122 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=24, routed)          0.914    10.036    sm/M_sm_bsel[0]
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.152    10.188 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.463    10.651    sm/out_sig0_carry_i_18_n_0
    SLICE_X45Y91         LUT2 (Prop_lut2_I1_O)        0.326    10.977 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.977    alum/ram_reg_i_41_0[1]
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.527 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.527    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.641 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.641    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.755 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.755    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.978 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.545    12.523    alum/p_0_in
    SLICE_X45Y95         LUT3 (Prop_lut3_I0_O)        0.299    12.822 f  alum/ram_reg_i_57/O
                         net (fo=1, routed)           0.301    13.122    sm/ram_reg_0
    SLICE_X47Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.246 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.402    13.648    display/ram_reg
    SLICE_X49Y96         LUT5 (Prop_lut5_I2_O)        0.124    13.772 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.576    14.348    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.200ns  (logic 3.240ns (35.219%)  route 5.960ns (64.781%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=192, routed)         0.937     6.590    sm/D_states_q_reg[6]_rep_0
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.740 r  sm/D_game_tick_q_i_28/O
                         net (fo=3, routed)           0.858     7.598    sm/D_game_tick_q_i_28_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.326     7.924 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.647     8.571    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.303     8.998    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.122 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=24, routed)          0.914    10.036    sm/M_sm_bsel[0]
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.152    10.188 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.481    10.669    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y91         LUT2 (Prop_lut2_I1_O)        0.326    10.995 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.995    alum/S[1]
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.528    alum/out_sig0_carry_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.645    alum/out_sig0_carry__0_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.960 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.598    12.558    sm/ram_reg_i_19_0[8]
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.307    12.865 f  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.306    13.171    sm/ram_reg_i_61_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.295 r  sm/ram_reg_i_19/O
                         net (fo=3, routed)           0.183    13.477    sm/D_registers_q_reg[3][11]
    SLICE_X46Y97         LUT5 (Prop_lut5_I4_O)        0.124    13.601 r  sm/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.733    14.335    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 3.153ns (34.281%)  route 6.045ns (65.719%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=192, routed)         0.937     6.590    sm/D_states_q_reg[6]_rep_0
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.740 r  sm/D_game_tick_q_i_28/O
                         net (fo=3, routed)           0.858     7.598    sm/D_game_tick_q_i_28_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.326     7.924 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.647     8.571    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.303     8.998    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.122 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=24, routed)          0.914    10.036    sm/M_sm_bsel[0]
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.152    10.188 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.463    10.651    sm/out_sig0_carry_i_18_n_0
    SLICE_X45Y91         LUT2 (Prop_lut2_I1_O)        0.326    10.977 r  sm/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.977    alum/ram_reg_i_41_0[1]
    SLICE_X45Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.527 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.527    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.641 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.641    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.863 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.582    12.445    sm/ram_reg_i_19_1[5]
    SLICE_X44Y94         LUT5 (Prop_lut5_I1_O)        0.299    12.744 f  sm/ram_reg_i_67/O
                         net (fo=1, routed)           0.443    13.187    sm/ram_reg_i_67_n_0
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.311 r  sm/ram_reg_i_25/O
                         net (fo=3, routed)           0.177    13.487    sm/D_registers_q_reg[3][8]
    SLICE_X43Y96         LUT5 (Prop_lut5_I4_O)        0.124    13.611 r  sm/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.721    14.333    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.333    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.189ns  (logic 3.006ns (32.711%)  route 6.183ns (67.288%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=192, routed)         0.937     6.590    sm/D_states_q_reg[6]_rep_0
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.740 r  sm/D_game_tick_q_i_28/O
                         net (fo=3, routed)           0.858     7.598    sm/D_game_tick_q_i_28_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.326     7.924 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.647     8.571    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.303     8.998    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.122 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=24, routed)          0.914    10.036    sm/M_sm_bsel[0]
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.152    10.188 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.481    10.669    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y91         LUT2 (Prop_lut2_I1_O)        0.326    10.995 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.995    alum/S[1]
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.528    alum/out_sig0_carry_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.851 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.737    12.587    sm/ram_reg_i_19_0[2]
    SLICE_X41Y93         LUT6 (Prop_lut6_I2_O)        0.306    12.893 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.732    13.625    display/ram_reg_7
    SLICE_X48Y95         LUT5 (Prop_lut5_I2_O)        0.124    13.749 r  display/ram_reg_i_8/O
                         net (fo=1, routed)           0.576    14.324    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.324    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.978ns  (logic 2.919ns (32.514%)  route 6.059ns (67.486%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=192, routed)         0.937     6.590    sm/D_states_q_reg[6]_rep_0
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.740 r  sm/D_game_tick_q_i_28/O
                         net (fo=3, routed)           0.858     7.598    sm/D_game_tick_q_i_28_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.326     7.924 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.647     8.571    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.303     8.998    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.122 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=24, routed)          0.914    10.036    sm/M_sm_bsel[0]
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.152    10.188 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.481    10.669    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y91         LUT2 (Prop_lut2_I1_O)        0.326    10.995 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.995    alum/S[1]
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.528    alum/out_sig0_carry_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.747 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.566    12.312    sm/ram_reg_i_19_0[1]
    SLICE_X40Y93         LUT6 (Prop_lut6_I2_O)        0.295    12.607 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.651    13.258    sm/ram_reg_i_54_2
    SLICE_X41Y94         LUT5 (Prop_lut5_I4_O)        0.152    13.410 r  sm/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.703    14.113    brams/bram2/ram_reg_1[4]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.774    14.336    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.336    
                         arrival time                         -14.113    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.175ns  (logic 3.240ns (35.315%)  route 5.935ns (64.685%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=192, routed)         0.937     6.590    sm/D_states_q_reg[6]_rep_0
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.740 r  sm/D_game_tick_q_i_28/O
                         net (fo=3, routed)           0.858     7.598    sm/D_game_tick_q_i_28_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.326     7.924 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.647     8.571    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.303     8.998    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.122 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=24, routed)          0.914    10.036    sm/M_sm_bsel[0]
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.152    10.188 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.481    10.669    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y91         LUT2 (Prop_lut2_I1_O)        0.326    10.995 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.995    alum/S[1]
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.528    alum/out_sig0_carry_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.645 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.645    alum/out_sig0_carry__0_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.960 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.598    12.558    sm/ram_reg_i_19_0[8]
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.307    12.865 f  sm/ram_reg_i_61/O
                         net (fo=1, routed)           0.306    13.171    sm/ram_reg_i_61_n_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.124    13.295 r  sm/ram_reg_i_19/O
                         net (fo=3, routed)           0.365    13.660    display/ram_reg_1
    SLICE_X47Y97         LUT5 (Prop_lut5_I2_O)        0.124    13.784 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.526    14.310    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.847ns (31.055%)  route 6.321ns (68.945%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=192, routed)         0.937     6.590    sm/D_states_q_reg[6]_rep_0
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.740 r  sm/D_game_tick_q_i_28/O
                         net (fo=3, routed)           0.858     7.598    sm/D_game_tick_q_i_28_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.326     7.924 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.647     8.571    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.303     8.998    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.122 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=24, routed)          0.914    10.036    sm/M_sm_bsel[0]
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.152    10.188 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.481    10.669    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y91         LUT2 (Prop_lut2_I1_O)        0.326    10.995 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.995    alum/S[1]
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.573 r  alum/out_sig0_carry/O[2]
                         net (fo=1, routed)           0.413    11.985    alum/data0[2]
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.301    12.286 r  alum/ram_reg_i_76/O
                         net (fo=1, routed)           0.630    12.917    sm/ram_reg_12
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.041 r  sm/ram_reg_i_37/O
                         net (fo=3, routed)           0.543    13.584    display/ram_reg_10
    SLICE_X49Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.708 r  display/ram_reg_i_11/O
                         net (fo=1, routed)           0.595    14.303    brams/bram1/ADDRARDADDR[2]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.303    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.161ns  (logic 2.847ns (31.076%)  route 6.314ns (68.924%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=192, routed)         0.937     6.590    sm/D_states_q_reg[6]_rep_0
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.740 r  sm/D_game_tick_q_i_28/O
                         net (fo=3, routed)           0.858     7.598    sm/D_game_tick_q_i_28_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.326     7.924 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.647     8.571    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.303     8.998    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.122 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=24, routed)          0.914    10.036    sm/M_sm_bsel[0]
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.152    10.188 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.481    10.669    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y91         LUT2 (Prop_lut2_I1_O)        0.326    10.995 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.995    alum/S[1]
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.573 r  alum/out_sig0_carry/O[2]
                         net (fo=1, routed)           0.413    11.985    alum/data0[2]
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.301    12.286 r  alum/ram_reg_i_76/O
                         net (fo=1, routed)           0.630    12.917    sm/ram_reg_12
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124    13.041 r  sm/ram_reg_i_37/O
                         net (fo=3, routed)           0.556    13.596    sm/ram_reg_i_54_4
    SLICE_X48Y93         LUT5 (Prop_lut5_I4_O)        0.124    13.720 r  sm/ram_reg_i_11__0/O
                         net (fo=1, routed)           0.576    14.296    brams/bram2/ram_reg_1[2]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.296    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 2.891ns (31.566%)  route 6.267ns (68.434%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X42Y88         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDRE (Prop_fdre_C_Q)         0.518     5.653 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=192, routed)         0.937     6.590    sm/D_states_q_reg[6]_rep_0
    SLICE_X44Y90         LUT2 (Prop_lut2_I1_O)        0.150     6.740 r  sm/D_game_tick_q_i_28/O
                         net (fo=3, routed)           0.858     7.598    sm/D_game_tick_q_i_28_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I3_O)        0.326     7.924 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.647     8.571    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124     8.695 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.303     8.998    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X43Y93         LUT5 (Prop_lut5_I4_O)        0.124     9.122 r  sm/out_sig0_carry__0_i_17/O
                         net (fo=24, routed)          0.914    10.036    sm/M_sm_bsel[0]
    SLICE_X45Y94         LUT3 (Prop_lut3_I0_O)        0.152    10.188 r  sm/out_sig0_carry_i_18/O
                         net (fo=3, routed)           0.481    10.669    sm/out_sig0_carry_i_18_n_0
    SLICE_X46Y91         LUT2 (Prop_lut2_I1_O)        0.326    10.995 r  sm/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.995    alum/S[1]
    SLICE_X46Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.528 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.528    alum/out_sig0_carry_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.747 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.566    12.312    sm/ram_reg_i_19_0[1]
    SLICE_X40Y93         LUT6 (Prop_lut6_I2_O)        0.295    12.607 r  sm/ram_reg_i_33/O
                         net (fo=3, routed)           0.651    13.258    display/ram_reg_8
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124    13.382 r  display/ram_reg_i_9/O
                         net (fo=1, routed)           0.912    14.293    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.294    
  -------------------------------------------------------------------
                         slack                                  0.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.172%)  route 0.297ns (67.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.297     1.946    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y96         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y96         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.521    
    SLICE_X52Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.172%)  route 0.297ns (67.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.297     1.946    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y96         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y96         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.521    
    SLICE_X52Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.172%)  route 0.297ns (67.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.297     1.946    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y96         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y96         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.521    
    SLICE_X52Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.172%)  route 0.297ns (67.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.297     1.946    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y96         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y96         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.521    
    SLICE_X52Y96         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.830    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.050%)  route 0.328ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.328     1.977    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.050%)  route 0.328ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.328     1.977    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.050%)  route 0.328ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.328     1.977    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.050%)  route 0.328ns (69.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.328     1.977    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y93         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y93         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.290%)  route 0.340ns (70.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.340     1.989    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y92         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y92         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X56Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.290%)  route 0.340ns (70.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.340     1.989    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y92         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.833     2.023    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y92         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.544    
    SLICE_X56Y92         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y90   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y94   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y94   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y92   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y92   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y96   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y92   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y92   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.932ns (20.704%)  route 3.570ns (79.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X45Y90         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=93, routed)          1.454     7.047    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X53Y86         LUT2 (Prop_lut2_I0_O)        0.150     7.197 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.494     8.691    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.326     9.017 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     9.639    fifo_reset_cond/AS[0]
    SLICE_X50Y96         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y96         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y96         FDPE (Recov_fdpe_C_PRE)     -0.361    14.708    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.932ns (20.704%)  route 3.570ns (79.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X45Y90         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=93, routed)          1.454     7.047    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X53Y86         LUT2 (Prop_lut2_I0_O)        0.150     7.197 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.494     8.691    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.326     9.017 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     9.639    fifo_reset_cond/AS[0]
    SLICE_X50Y96         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y96         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y96         FDPE (Recov_fdpe_C_PRE)     -0.361    14.708    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.932ns (20.704%)  route 3.570ns (79.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X45Y90         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=93, routed)          1.454     7.047    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X53Y86         LUT2 (Prop_lut2_I0_O)        0.150     7.197 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.494     8.691    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.326     9.017 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     9.639    fifo_reset_cond/AS[0]
    SLICE_X50Y96         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y96         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y96         FDPE (Recov_fdpe_C_PRE)     -0.361    14.708    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.932ns (20.704%)  route 3.570ns (79.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X45Y90         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=93, routed)          1.454     7.047    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X53Y86         LUT2 (Prop_lut2_I0_O)        0.150     7.197 r  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.494     8.691    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I0_O)        0.326     9.017 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.621     9.639    fifo_reset_cond/AS[0]
    SLICE_X50Y96         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.442    14.846    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y96         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X50Y96         FDPE (Recov_fdpe_C_PRE)     -0.361    14.708    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -9.639    
  -------------------------------------------------------------------
                         slack                                  5.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.186ns (17.366%)  route 0.885ns (82.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X44Y95         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          0.660     2.307    sm/M_display_reading
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045     2.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.225     2.577    fifo_reset_cond/AS[0]
    SLICE_X50Y96         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y96         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X50Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.186ns (17.366%)  route 0.885ns (82.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X44Y95         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          0.660     2.307    sm/M_display_reading
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045     2.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.225     2.577    fifo_reset_cond/AS[0]
    SLICE_X50Y96         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y96         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X50Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.186ns (17.366%)  route 0.885ns (82.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X44Y95         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          0.660     2.307    sm/M_display_reading
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045     2.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.225     2.577    fifo_reset_cond/AS[0]
    SLICE_X50Y96         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y96         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X50Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.186ns (17.366%)  route 0.885ns (82.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X44Y95         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_ddr_q_reg/Q
                         net (fo=85, routed)          0.660     2.307    sm/M_display_reading
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045     2.352 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.225     2.577    fifo_reset_cond/AS[0]
    SLICE_X50Y96         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y96         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.545    
    SLICE_X50Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  1.103    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.301ns  (logic 10.846ns (30.725%)  route 24.454ns (69.274%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=19, routed)          2.711     8.304    L_reg/Q[8]
    SLICE_X43Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.456 f  L_reg/L_4aba7395_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           0.709     9.165    L_reg/L_4aba7395_remainder0__0_carry_i_19__0_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.332     9.497 r  L_reg/L_4aba7395_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.664    10.161    L_reg/L_4aba7395_remainder0__0_carry_i_16__0_n_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.285 f  L_reg/L_4aba7395_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.815    11.100    L_reg/L_4aba7395_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.152    11.252 r  L_reg/L_4aba7395_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.127    12.378    L_reg/L_4aba7395_remainder0__0_carry_i_8__0_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.326    12.704 r  L_reg/L_4aba7395_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.704    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[3]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.105 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.105    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.219 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.219    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.553 f  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.907    14.460    L_reg/L_4aba7395_remainder0_1[9]
    SLICE_X45Y73         LUT5 (Prop_lut5_I3_O)        0.303    14.763 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           1.458    16.222    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I0_O)        0.124    16.346 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.867    17.212    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.336 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.732    18.069    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X49Y73         LUT3 (Prop_lut3_I2_O)        0.150    18.219 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           1.139    19.358    L_reg/i__carry_i_18__1_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.332    19.690 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.038    20.727    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.150    20.877 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.335    21.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    21.818 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.818    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.121    23.177    L_reg/L_4aba7395_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.301    23.478 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.010    24.488    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    24.612 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.853    25.465    L_reg/i__carry_i_12__0_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.589 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.999    26.588    L_reg/i__carry_i_14__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124    26.712 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.691    27.403    L_reg/i__carry_i_9__1_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.150    27.553 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    27.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.523 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.523    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.637 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.637    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.751    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.973 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.793    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.299    30.092 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    30.254    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.378 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.818    31.196    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y70         LUT4 (Prop_lut4_I2_O)        0.124    31.320 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.859    32.179    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I0_O)        0.124    32.303 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.266    33.569    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.152    33.721 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.973    36.693    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    40.438 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.438    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.281ns  (logic 10.619ns (30.098%)  route 24.662ns (69.902%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=19, routed)          2.711     8.304    L_reg/Q[8]
    SLICE_X43Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.456 f  L_reg/L_4aba7395_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           0.709     9.165    L_reg/L_4aba7395_remainder0__0_carry_i_19__0_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.332     9.497 r  L_reg/L_4aba7395_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.664    10.161    L_reg/L_4aba7395_remainder0__0_carry_i_16__0_n_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.285 f  L_reg/L_4aba7395_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.815    11.100    L_reg/L_4aba7395_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.152    11.252 r  L_reg/L_4aba7395_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.127    12.378    L_reg/L_4aba7395_remainder0__0_carry_i_8__0_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.326    12.704 r  L_reg/L_4aba7395_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.704    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[3]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.105 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.105    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.219 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.219    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.553 f  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.907    14.460    L_reg/L_4aba7395_remainder0_1[9]
    SLICE_X45Y73         LUT5 (Prop_lut5_I3_O)        0.303    14.763 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           1.458    16.222    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I0_O)        0.124    16.346 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.867    17.212    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.336 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.732    18.069    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X49Y73         LUT3 (Prop_lut3_I2_O)        0.150    18.219 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           1.139    19.358    L_reg/i__carry_i_18__1_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.332    19.690 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.038    20.727    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.150    20.877 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.335    21.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    21.818 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.818    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.121    23.177    L_reg/L_4aba7395_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.301    23.478 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.010    24.488    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    24.612 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.853    25.465    L_reg/i__carry_i_12__0_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.589 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.999    26.588    L_reg/i__carry_i_14__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124    26.712 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.691    27.403    L_reg/i__carry_i_9__1_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.150    27.553 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    27.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.523 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.523    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.637 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.637    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.751    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.973 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.793    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.299    30.092 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    30.254    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.378 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.818    31.196    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y70         LUT4 (Prop_lut4_I2_O)        0.124    31.320 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.859    32.179    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I0_O)        0.124    32.303 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.266    33.569    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.124    33.693 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.180    36.873    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.418 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.418    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.259ns  (logic 10.618ns (30.114%)  route 24.641ns (69.886%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=19, routed)          2.711     8.304    L_reg/Q[8]
    SLICE_X43Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.456 f  L_reg/L_4aba7395_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           0.709     9.165    L_reg/L_4aba7395_remainder0__0_carry_i_19__0_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.332     9.497 r  L_reg/L_4aba7395_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.664    10.161    L_reg/L_4aba7395_remainder0__0_carry_i_16__0_n_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.285 f  L_reg/L_4aba7395_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.815    11.100    L_reg/L_4aba7395_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.152    11.252 r  L_reg/L_4aba7395_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.127    12.378    L_reg/L_4aba7395_remainder0__0_carry_i_8__0_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.326    12.704 r  L_reg/L_4aba7395_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.704    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[3]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.105 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.105    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.219 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.219    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.553 f  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.907    14.460    L_reg/L_4aba7395_remainder0_1[9]
    SLICE_X45Y73         LUT5 (Prop_lut5_I3_O)        0.303    14.763 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           1.458    16.222    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I0_O)        0.124    16.346 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.867    17.212    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.336 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.732    18.069    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X49Y73         LUT3 (Prop_lut3_I2_O)        0.150    18.219 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           1.139    19.358    L_reg/i__carry_i_18__1_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.332    19.690 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.038    20.727    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.150    20.877 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.335    21.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    21.818 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.818    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.121    23.177    L_reg/L_4aba7395_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.301    23.478 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.010    24.488    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    24.612 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.853    25.465    L_reg/i__carry_i_12__0_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.589 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.999    26.588    L_reg/i__carry_i_14__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124    26.712 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.691    27.403    L_reg/i__carry_i_9__1_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.150    27.553 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    27.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.523 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.523    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.637 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.637    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.751    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.973 f  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.793    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.299    30.092 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    30.254    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.378 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.953    31.331    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    31.455 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.883    32.339    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I1_O)        0.124    32.463 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.888    33.351    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I2_O)        0.124    33.475 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.377    36.852    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    40.396 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.396    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.231ns  (logic 10.618ns (30.137%)  route 24.613ns (69.863%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=3 LUT4=4 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=19, routed)          2.711     8.304    L_reg/Q[8]
    SLICE_X43Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.456 f  L_reg/L_4aba7395_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           0.709     9.165    L_reg/L_4aba7395_remainder0__0_carry_i_19__0_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.332     9.497 r  L_reg/L_4aba7395_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.664    10.161    L_reg/L_4aba7395_remainder0__0_carry_i_16__0_n_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.285 f  L_reg/L_4aba7395_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.815    11.100    L_reg/L_4aba7395_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.152    11.252 r  L_reg/L_4aba7395_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.127    12.378    L_reg/L_4aba7395_remainder0__0_carry_i_8__0_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.326    12.704 r  L_reg/L_4aba7395_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.704    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[3]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.105 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.105    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.219 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.219    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.553 f  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.907    14.460    L_reg/L_4aba7395_remainder0_1[9]
    SLICE_X45Y73         LUT5 (Prop_lut5_I3_O)        0.303    14.763 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           1.458    16.222    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I0_O)        0.124    16.346 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.867    17.212    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.336 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.732    18.069    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X49Y73         LUT3 (Prop_lut3_I2_O)        0.150    18.219 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           1.139    19.358    L_reg/i__carry_i_18__1_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.332    19.690 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.038    20.727    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.150    20.877 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.335    21.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    21.818 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.818    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.121    23.177    L_reg/L_4aba7395_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.301    23.478 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.010    24.488    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    24.612 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.853    25.465    L_reg/i__carry_i_12__0_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.589 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.999    26.588    L_reg/i__carry_i_14__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124    26.712 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.691    27.403    L_reg/i__carry_i_9__1_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.150    27.553 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    27.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.523 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.523    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.637 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.637    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.751    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.973 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.793    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.299    30.092 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    30.254    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.378 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.953    31.331    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    31.455 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.883    32.339    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I1_O)        0.124    32.463 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.881    33.344    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y68         LUT3 (Prop_lut3_I2_O)        0.124    33.468 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.356    36.824    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.368 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.368    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.206ns  (logic 10.840ns (30.790%)  route 24.366ns (69.210%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=19, routed)          2.711     8.304    L_reg/Q[8]
    SLICE_X43Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.456 f  L_reg/L_4aba7395_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           0.709     9.165    L_reg/L_4aba7395_remainder0__0_carry_i_19__0_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.332     9.497 r  L_reg/L_4aba7395_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.664    10.161    L_reg/L_4aba7395_remainder0__0_carry_i_16__0_n_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.285 f  L_reg/L_4aba7395_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.815    11.100    L_reg/L_4aba7395_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.152    11.252 r  L_reg/L_4aba7395_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.127    12.378    L_reg/L_4aba7395_remainder0__0_carry_i_8__0_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.326    12.704 r  L_reg/L_4aba7395_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.704    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[3]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.105 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.105    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.219 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.219    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.553 f  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.907    14.460    L_reg/L_4aba7395_remainder0_1[9]
    SLICE_X45Y73         LUT5 (Prop_lut5_I3_O)        0.303    14.763 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           1.458    16.222    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I0_O)        0.124    16.346 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.867    17.212    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.336 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.732    18.069    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X49Y73         LUT3 (Prop_lut3_I2_O)        0.150    18.219 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           1.139    19.358    L_reg/i__carry_i_18__1_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.332    19.690 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.038    20.727    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.150    20.877 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.335    21.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    21.818 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.818    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.121    23.177    L_reg/L_4aba7395_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.301    23.478 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.010    24.488    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    24.612 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.853    25.465    L_reg/i__carry_i_12__0_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.589 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.999    26.588    L_reg/i__carry_i_14__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124    26.712 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.691    27.403    L_reg/i__carry_i_9__1_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.150    27.553 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    27.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.523 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.523    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.637 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.637    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.751    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.973 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.793    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.299    30.092 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    30.254    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.378 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.953    31.331    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    31.455 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.883    32.339    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I1_O)        0.124    32.463 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.888    33.351    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I1_O)        0.153    33.504 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.103    36.606    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    40.343 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.343    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.195ns  (logic 10.842ns (30.806%)  route 24.353ns (69.194%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=19, routed)          2.711     8.304    L_reg/Q[8]
    SLICE_X43Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.456 f  L_reg/L_4aba7395_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           0.709     9.165    L_reg/L_4aba7395_remainder0__0_carry_i_19__0_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.332     9.497 r  L_reg/L_4aba7395_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.664    10.161    L_reg/L_4aba7395_remainder0__0_carry_i_16__0_n_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.285 f  L_reg/L_4aba7395_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.815    11.100    L_reg/L_4aba7395_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.152    11.252 r  L_reg/L_4aba7395_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.127    12.378    L_reg/L_4aba7395_remainder0__0_carry_i_8__0_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.326    12.704 r  L_reg/L_4aba7395_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.704    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[3]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.105 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.105    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.219 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.219    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.553 f  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.907    14.460    L_reg/L_4aba7395_remainder0_1[9]
    SLICE_X45Y73         LUT5 (Prop_lut5_I3_O)        0.303    14.763 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           1.458    16.222    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I0_O)        0.124    16.346 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.867    17.212    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.336 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.732    18.069    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X49Y73         LUT3 (Prop_lut3_I2_O)        0.150    18.219 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           1.139    19.358    L_reg/i__carry_i_18__1_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.332    19.690 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.038    20.727    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.150    20.877 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.335    21.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    21.818 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.818    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.121    23.177    L_reg/L_4aba7395_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.301    23.478 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.010    24.488    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    24.612 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.853    25.465    L_reg/i__carry_i_12__0_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.589 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.999    26.588    L_reg/i__carry_i_14__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124    26.712 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.691    27.403    L_reg/i__carry_i_9__1_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.150    27.553 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    27.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.523 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.523    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.637 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.637    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.751    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.973 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.793    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.299    30.092 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    30.254    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.378 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.953    31.331    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    31.455 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.883    32.339    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I1_O)        0.124    32.463 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.061    33.523    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I3_O)        0.152    33.675 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.917    36.592    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    40.332 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.332    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.027ns  (logic 11.235ns (32.075%)  route 23.792ns (67.925%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=3 LUT4=7 LUT5=3 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X37Y94         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=19, routed)          2.285     7.878    L_reg/D_registers_q_reg[2][11]_0[8]
    SLICE_X38Y76         LUT3 (Prop_lut3_I2_O)        0.152     8.030 r  L_reg/L_4aba7395_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.967     8.997    L_reg/L_4aba7395_remainder0__0_carry_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.348     9.345 f  L_reg/L_4aba7395_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.667    10.012    L_reg/L_4aba7395_remainder0__0_carry_i_13_n_0
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.152    10.164 f  L_reg/L_4aba7395_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.894    11.058    L_reg/L_4aba7395_remainder0__0_carry_i_11__0_n_0
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.358    11.416 r  L_reg/L_4aba7395_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.653    12.070    L_reg/L_4aba7395_remainder0__0_carry_i_9_n_0
    SLICE_X39Y75         LUT4 (Prop_lut4_I2_O)        0.328    12.398 r  L_reg/L_4aba7395_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.398    aseg_driver/decimal_renderer/i__carry__0_i_22[1]
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.948 r  aseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.948    aseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.282 r  aseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           1.231    14.513    L_reg/L_4aba7395_remainder0[5]
    SLICE_X38Y76         LUT3 (Prop_lut3_I2_O)        0.303    14.816 r  L_reg/i__carry__0_i_25/O
                         net (fo=6, routed)           1.356    16.172    L_reg/i__carry__0_i_25_n_0
    SLICE_X37Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.296 r  L_reg/i__carry__0_i_16/O
                         net (fo=3, routed)           0.816    17.112    L_reg/i__carry__0_i_16_n_0
    SLICE_X36Y75         LUT5 (Prop_lut5_I2_O)        0.154    17.266 r  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           0.848    18.114    L_reg/i__carry_i_17__0_n_0
    SLICE_X36Y75         LUT3 (Prop_lut3_I0_O)        0.355    18.469 r  L_reg/i__carry_i_11__0/O
                         net (fo=4, routed)           0.816    19.285    L_reg/i__carry_i_11__0_n_0
    SLICE_X35Y75         LUT2 (Prop_lut2_I0_O)        0.326    19.611 r  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.031    20.642    L_reg/i__carry_i_13_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I4_O)        0.124    20.766 r  L_reg/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000    20.766    aseg_driver/decimal_renderer/i__carry_i_12_0[3]
    SLICE_X34Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.142 r  aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009    21.151    aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry_n_0
    SLICE_X34Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.268 r  aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.268    aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X34Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.583 r  aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.987    22.570    L_reg/L_4aba7395_remainder0_inferred__1/i__carry__2[3]
    SLICE_X35Y72         LUT5 (Prop_lut5_I0_O)        0.307    22.877 r  L_reg/i__carry__0_i_17/O
                         net (fo=13, routed)          1.445    24.321    L_reg/L_4aba7395_remainder0_inferred__0/i__carry__1
    SLICE_X30Y71         LUT6 (Prop_lut6_I1_O)        0.124    24.445 f  L_reg/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.683    25.128    L_reg/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.124    25.252 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           0.602    25.854    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X30Y70         LUT4 (Prop_lut4_I0_O)        0.124    25.978 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           0.845    26.823    L_reg/i__carry_i_14_n_0
    SLICE_X33Y69         LUT4 (Prop_lut4_I0_O)        0.124    26.947 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.947    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_7_0[1]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.497 r  aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.497    aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.611 r  aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.611    aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.725    aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.947 r  aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    28.750    aseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X32Y71         LUT4 (Prop_lut4_I1_O)        0.299    29.049 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.280    29.328    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_n_0
    SLICE_X32Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.452 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.843    30.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_36_0
    SLICE_X32Y70         LUT6 (Prop_lut6_I5_O)        0.124    30.419 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.197    31.616    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X34Y72         LUT6 (Prop_lut6_I0_O)        0.124    31.740 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.940    32.680    L_reg/aseg[9]
    SLICE_X34Y70         LUT4 (Prop_lut4_I0_O)        0.153    32.833 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.595    36.428    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    40.164 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.164    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.976ns  (logic 10.606ns (30.324%)  route 24.370ns (69.675%))
  Logic Levels:           31  (CARRY4=9 LUT2=2 LUT3=2 LUT4=5 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X36Y94         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=19, routed)          2.711     8.304    L_reg/Q[8]
    SLICE_X43Y74         LUT3 (Prop_lut3_I2_O)        0.152     8.456 f  L_reg/L_4aba7395_remainder0__0_carry_i_19__0/O
                         net (fo=2, routed)           0.709     9.165    L_reg/L_4aba7395_remainder0__0_carry_i_19__0_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I4_O)        0.332     9.497 r  L_reg/L_4aba7395_remainder0__0_carry_i_16__0/O
                         net (fo=2, routed)           0.664    10.161    L_reg/L_4aba7395_remainder0__0_carry_i_16__0_n_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124    10.285 f  L_reg/L_4aba7395_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.815    11.100    L_reg/L_4aba7395_remainder0__0_carry_i_13__0_n_0
    SLICE_X43Y74         LUT4 (Prop_lut4_I0_O)        0.152    11.252 r  L_reg/L_4aba7395_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           1.127    12.378    L_reg/L_4aba7395_remainder0__0_carry_i_8__0_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I1_O)        0.326    12.704 r  L_reg/L_4aba7395_remainder0__0_carry_i_4__0/O
                         net (fo=1, routed)           0.000    12.704    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[3]
    SLICE_X44Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.105 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.105    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.219 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.219    bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.553 f  bseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.907    14.460    L_reg/L_4aba7395_remainder0_1[9]
    SLICE_X45Y73         LUT5 (Prop_lut5_I3_O)        0.303    14.763 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           1.458    16.222    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X48Y74         LUT4 (Prop_lut4_I0_O)        0.124    16.346 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           0.867    17.212    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I3_O)        0.124    17.336 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           0.732    18.069    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X49Y73         LUT3 (Prop_lut3_I2_O)        0.150    18.219 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           1.139    19.358    L_reg/i__carry_i_18__1_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.332    19.690 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           1.038    20.727    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X47Y74         LUT4 (Prop_lut4_I3_O)        0.150    20.877 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.335    21.212    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X46Y73         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    21.818 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.818    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.057 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.121    23.177    L_reg/L_4aba7395_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.301    23.478 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.010    24.488    bseg_driver/decimal_renderer/i__carry_i_21__1
    SLICE_X44Y70         LUT5 (Prop_lut5_I0_O)        0.124    24.612 r  bseg_driver/decimal_renderer/i__carry__0_i_11__0/O
                         net (fo=5, routed)           0.853    25.465    L_reg/i__carry_i_12__0_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.589 f  L_reg/i__carry_i_14__1/O
                         net (fo=4, routed)           0.999    26.588    L_reg/i__carry_i_14__1_n_0
    SLICE_X42Y70         LUT5 (Prop_lut5_I3_O)        0.124    26.712 f  L_reg/i__carry_i_9__1/O
                         net (fo=3, routed)           0.691    27.403    L_reg/i__carry_i_9__1_n_0
    SLICE_X44Y69         LUT2 (Prop_lut2_I1_O)        0.150    27.553 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.382    27.936    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_0[2]
    SLICE_X45Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    28.523 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.523    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.637 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.637    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.751 r  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.751    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.973 f  bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.793    bseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X44Y71         LUT6 (Prop_lut6_I4_O)        0.299    30.092 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.161    30.254    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X44Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.378 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.953    31.331    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X46Y69         LUT4 (Prop_lut4_I1_O)        0.124    31.455 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.883    32.339    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X47Y69         LUT6 (Prop_lut6_I1_O)        0.124    32.463 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.061    33.523    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I0_O)        0.124    33.647 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.933    36.581    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.532    40.113 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.113    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.947ns  (logic 11.424ns (32.689%)  route 23.523ns (67.311%))
  Logic Levels:           30  (CARRY4=7 LUT2=7 LUT3=2 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.550     7.143    L_reg/D_registers_q_reg[6][11]_0[9]
    SLICE_X36Y82         LUT5 (Prop_lut5_I2_O)        0.152     7.295 r  L_reg/L_4aba7395_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.674     7.969    L_reg/L_4aba7395_remainder0__0_carry_i_18__1_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.326     8.295 f  L_reg/L_4aba7395_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.671     8.966    L_reg/L_4aba7395_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.150     9.116 r  L_reg/L_4aba7395_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.862     9.978    L_reg/L_4aba7395_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.355    10.333 r  L_reg/L_4aba7395_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.322    11.655    L_reg/L_4aba7395_remainder0__0_carry_i_10__1_n_0
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.124    11.779 r  L_reg/L_4aba7395_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.779    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.329 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.329    timerseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.551 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           0.844    13.394    L_reg/L_4aba7395_remainder0_3[4]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.325    13.719 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          1.171    14.890    L_reg/i__carry__1_i_12_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.328    15.218 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.498    15.716    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.118    15.834 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           1.008    16.842    L_reg/i__carry_i_16__4_n_0
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.354    17.196 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.830    18.026    L_reg/i__carry_i_19__4_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.354    18.380 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.680    19.059    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.332    19.391 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.602    19.993    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.124    20.117 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.520    20.637    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.163 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.163    timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.402 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           1.264    22.666    L_reg/L_4aba7395_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X45Y80         LUT4 (Prop_lut4_I1_O)        0.330    22.996 f  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           0.991    23.987    L_reg/i__carry_i_25__1_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.326    24.313 r  L_reg/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.798    25.111    L_reg/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X47Y79         LUT2 (Prop_lut2_I0_O)        0.124    25.235 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.536    25.771    L_reg/i__carry_i_17__4_n_0
    SLICE_X46Y78         LUT5 (Prop_lut5_I1_O)        0.124    25.895 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.963    26.858    L_reg/i__carry_i_9__4_n_0
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.982 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.480    27.461    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X43Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.846 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.846    timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.960 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.960    timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.273 f  timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.814    29.087    timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.306    29.393 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.805    30.198    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    30.322 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.843    31.165    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X44Y78         LUT3 (Prop_lut3_I2_O)        0.152    31.317 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.991    32.308    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.326    32.634 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.839    33.473    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.124    33.597 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.970    36.567    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    40.084 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.084    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.864ns  (logic 11.486ns (32.946%)  route 23.378ns (67.054%))
  Logic Levels:           30  (CARRY4=7 LUT2=7 LUT3=2 LUT4=3 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X40Y92         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          1.550     7.143    L_reg/D_registers_q_reg[6][11]_0[9]
    SLICE_X36Y82         LUT5 (Prop_lut5_I2_O)        0.152     7.295 r  L_reg/L_4aba7395_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.674     7.969    L_reg/L_4aba7395_remainder0__0_carry_i_18__1_n_0
    SLICE_X37Y82         LUT6 (Prop_lut6_I5_O)        0.326     8.295 f  L_reg/L_4aba7395_remainder0__0_carry__1_i_8__1/O
                         net (fo=3, routed)           0.671     8.966    L_reg/L_4aba7395_remainder0__0_carry__1_i_8__1_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.150     9.116 r  L_reg/L_4aba7395_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           0.862     9.978    L_reg/L_4aba7395_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I5_O)        0.355    10.333 r  L_reg/L_4aba7395_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.322    11.655    L_reg/L_4aba7395_remainder0__0_carry_i_10__1_n_0
    SLICE_X39Y80         LUT4 (Prop_lut4_I0_O)        0.124    11.779 r  L_reg/L_4aba7395_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.779    timerseg_driver/decimal_renderer/i__carry__1_i_10_0[1]
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.329 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.329    timerseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.551 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0__0_carry__0/O[0]
                         net (fo=6, routed)           0.844    13.394    L_reg/L_4aba7395_remainder0_3[4]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.325    13.719 r  L_reg/i__carry__1_i_12/O
                         net (fo=10, routed)          1.171    14.890    L_reg/i__carry__1_i_12_n_0
    SLICE_X40Y82         LUT6 (Prop_lut6_I2_O)        0.328    15.218 f  L_reg/i__carry__1_i_8/O
                         net (fo=2, routed)           0.498    15.716    L_reg/i__carry__1_i_8_n_0
    SLICE_X40Y82         LUT4 (Prop_lut4_I3_O)        0.118    15.834 f  L_reg/i__carry_i_16__4/O
                         net (fo=3, routed)           1.008    16.842    L_reg/i__carry_i_16__4_n_0
    SLICE_X40Y81         LUT2 (Prop_lut2_I1_O)        0.354    17.196 r  L_reg/i__carry_i_19__4/O
                         net (fo=3, routed)           0.830    18.026    L_reg/i__carry_i_19__4_n_0
    SLICE_X40Y80         LUT2 (Prop_lut2_I1_O)        0.354    18.380 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.680    19.059    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.332    19.391 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.602    19.993    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.124    20.117 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.520    20.637    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X41Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.163 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.163    timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.402 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=5, routed)           1.264    22.666    L_reg/L_4aba7395_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X45Y80         LUT4 (Prop_lut4_I1_O)        0.330    22.996 f  L_reg/i__carry_i_25__1/O
                         net (fo=4, routed)           0.991    23.987    L_reg/i__carry_i_25__1_n_0
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.326    24.313 r  L_reg/timerseg_OBUF[10]_inst_i_36/O
                         net (fo=2, routed)           0.798    25.111    L_reg/timerseg_OBUF[10]_inst_i_36_n_0
    SLICE_X47Y79         LUT2 (Prop_lut2_I0_O)        0.124    25.235 f  L_reg/i__carry_i_17__4/O
                         net (fo=2, routed)           0.536    25.771    L_reg/i__carry_i_17__4_n_0
    SLICE_X46Y78         LUT5 (Prop_lut5_I1_O)        0.124    25.895 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           0.963    26.858    L_reg/i__carry_i_9__4_n_0
    SLICE_X41Y78         LUT2 (Prop_lut2_I1_O)        0.124    26.982 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.480    27.461    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X43Y78         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.846 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.846    timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.960 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.960    timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.273 r  timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.814    29.087    timerseg_driver/decimal_renderer/L_4aba7395_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X44Y80         LUT6 (Prop_lut6_I0_O)        0.306    29.393 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.805    30.198    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    30.322 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.843    31.165    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X44Y78         LUT3 (Prop_lut3_I2_O)        0.152    31.317 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.991    32.308    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I4_O)        0.326    32.634 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.859    33.493    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I3_O)        0.124    33.617 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.805    36.422    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    40.001 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.001    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1743313044[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.455ns (72.712%)  route 0.546ns (27.288%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.591     1.535    forLoop_idx_0_1743313044[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  forLoop_idx_0_1743313044[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  forLoop_idx_0_1743313044[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.777    forLoop_idx_0_1743313044[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.098     1.875 r  forLoop_idx_0_1743313044[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=7, routed)           0.432     2.307    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.536 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.536    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1743313044[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.482ns (73.423%)  route 0.536ns (26.577%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.591     1.535    forLoop_idx_0_1743313044[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1743313044[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDRE (Prop_fdre_C_Q)         0.148     1.683 r  forLoop_idx_0_1743313044[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.796    forLoop_idx_0_1743313044[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.099     1.895 r  forLoop_idx_0_1743313044[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.423     2.318    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.553 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.553    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.456ns (68.677%)  route 0.664ns (31.323%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.591     1.535    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y60         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.133     1.796    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X62Y60         LUT6 (Prop_lut6_I5_O)        0.098     1.894 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.531     2.425    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.655 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.655    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.396ns (63.709%)  route 0.795ns (36.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.588     1.532    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y83         FDPE (Prop_fdpe_C_Q)         0.164     1.696 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.795     2.491    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.723 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.723    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.369ns (56.478%)  route 1.055ns (43.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           1.055     2.703    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.931 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.931    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.383ns (56.380%)  route 1.070ns (43.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X48Y93         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           1.070     2.719    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.961 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.961    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1845281024[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.198ns  (logic 1.617ns (38.527%)  route 2.581ns (61.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.967     3.460    forLoop_idx_0_1845281024[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.584 r  forLoop_idx_0_1845281024[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.614     4.198    forLoop_idx_0_1845281024[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y69         SRLC32E                                      r  forLoop_idx_0_1845281024[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.432     4.836    forLoop_idx_0_1845281024[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y69         SRLC32E                                      r  forLoop_idx_0_1845281024[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1845281024[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.196ns  (logic 1.619ns (38.572%)  route 2.578ns (61.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.894     3.389    forLoop_idx_0_1845281024[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X56Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.513 r  forLoop_idx_0_1845281024[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.684     4.196    forLoop_idx_0_1845281024[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y69         SRLC32E                                      r  forLoop_idx_0_1845281024[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.432     4.836    forLoop_idx_0_1845281024[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y69         SRLC32E                                      r  forLoop_idx_0_1845281024[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 1.622ns (38.951%)  route 2.543ns (61.049%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.909     3.408    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.532 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.634     4.166    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.572ns  (logic 1.611ns (45.091%)  route 1.962ns (54.909%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.316     2.803    forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.124     2.927 r  forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.645     3.572    forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.508     4.912    forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.477ns  (logic 1.618ns (46.538%)  route 1.859ns (53.462%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.244     2.738    forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.124     2.862 r  forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.615     3.477    forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.505     4.909    forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.355ns  (logic 1.615ns (48.142%)  route 1.740ns (51.858%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.265     2.756    forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.880 r  forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.475     3.355    forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.506     4.910    forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.305ns  (logic 1.625ns (49.168%)  route 1.680ns (50.833%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.206     2.706    forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.124     2.830 r  forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.474     3.305    forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.506     4.910    forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.628ns (50.011%)  route 1.627ns (49.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.593    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.717 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.255    reset_cond/M_reset_cond_in
    SLICE_X65Y83         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y83         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.628ns (50.011%)  route 1.627ns (49.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.593    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.717 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.255    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.255ns  (logic 1.628ns (50.011%)  route 1.627ns (49.989%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.089     2.593    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.124     2.717 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.255    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.316ns (35.057%)  route 0.586ns (64.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.674    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.719 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.902    reset_cond/M_reset_cond_in
    SLICE_X65Y83         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y83         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.316ns (35.057%)  route 0.586ns (64.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.674    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.719 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.902    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.316ns (35.057%)  route 0.586ns (64.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.674    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.719 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.902    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.316ns (35.057%)  route 0.586ns (64.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.674    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.719 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.902    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.316ns (35.057%)  route 0.586ns (64.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.403     0.674    reset_cond/butt_reset_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.719 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     0.902    reset_cond/M_reset_cond_in
    SLICE_X64Y83         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y83         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.313ns (33.228%)  route 0.630ns (66.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.461     0.729    forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.774 r  forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.169     0.943    forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.861     2.051    forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_1845281024[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.957ns  (logic 0.304ns (31.723%)  route 0.654ns (68.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.484     0.742    forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.787 r  forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.170     0.957    forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.861     2.051    forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y88         SRLC32E                                      r  forLoop_idx_0_1845281024[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.307ns (30.669%)  route 0.694ns (69.331%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.471     0.733    forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.778 r  forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.223     1.001    forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.859     2.049    forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y62         SRLC32E                                      r  forLoop_idx_0_1743313044[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.300ns (27.892%)  route 0.775ns (72.108%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.546     0.801    forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.846 r  forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.228     1.074    forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.861     2.051    forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  forLoop_idx_0_1743313044[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.311ns (24.249%)  route 0.972ns (75.751%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.037    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.082 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.202     1.283    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y55         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





