// Seed: 832290362
module module_0;
  wire id_1;
  module_2 modCall_1 ();
endmodule
program module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wor id_6,
    input tri id_7,
    input wor id_8
);
  if (1) assign id_4 = id_6;
  else begin : LABEL_0
    wire id_10;
  end
  module_0 modCall_1 ();
endprogram
module module_2;
  wire id_1;
  ;
endmodule
module module_3 (
    input  uwire id_0,
    output uwire id_1
);
  wire id_3;
  not primCall (id_1, id_3);
  module_2 modCall_1 ();
endmodule
