#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan 17 11:12:16 2020
# Process ID: 4144
# Current directory: C:/Users/jsickafo/Downloads/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6700 C:\Users\jsickafo\Downloads\lab2\lab2.xpr
# Log file: C:/Users/jsickafo/Downloads/lab2/vivado.log
# Journal file: C:/Users/jsickafo/Downloads/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jsickafo/Downloads/lab2/lab2.xpr
INFO: [Project 1-313] Project file moved from 'D:/Windows/Downloads/lab2/.Xil/Vivado-3300-DESKTOP-NOA060L/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 732.227 ; gain = 145.734
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A89BC7A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.137 ; gain = 1121.449
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
add_files -norecurse C:/Users/jsickafo/Downloads/lab2_tests.v
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  C:/Users/jsickafo/Downloads/lab2_tests.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/segConv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segConv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/lab2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto 812cdeb609d44ef3b1500e0ccf7d667c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_behav xil_defaultlib.lab2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 812cdeb609d44ef3b1500e0ccf7d667c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_behav xil_defaultlib.lab2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.segConv
Compiling module xil_defaultlib.lab2
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/lab2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/lab2_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jan 17 11:19:38 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 17 11:19:38 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1956.969 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_behav -key {Behavioral:sim_1:Functional:lab2} -tclbatch {lab2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1971.770 ; gain = 0.602
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1971.770 ; gain = 14.801
add_bp {C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v} 32
add_bp {C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v} 33
add_bp {C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v} 34
add_bp {C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v} 35
add_bp {C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v} 36
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: lab2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2477.410 ; gain = 181.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab2' [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/lab2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'fullAdder' [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fullAdder' (1#1) [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (2#1) [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'segConv' [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/segConv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segConv' (3#1) [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/segConv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lab2' (4#1) [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/lab2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2533.672 ; gain = 237.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2538.586 ; gain = 242.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2538.586 ; gain = 242.641
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/jsickafo/Downloads/lab2/lab2.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2649.637 ; gain = 353.691
12 Infos, 10 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 2649.637 ; gain = 567.391
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim/simulate.log"
launch_runs impl_1 -to_step write_bitstream
[Fri Jan 17 11:45:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/jsickafo/Downloads/lab2/lab2.runs/synth_1/runme.log
[Fri Jan 17 11:45:02 2020] Launched impl_1...
Run output will be captured here: C:/Users/jsickafo/Downloads/lab2/lab2.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Jan 17 11:51:03 2020] Launched synth_1...
Run output will be captured here: C:/Users/jsickafo/Downloads/lab2/lab2.runs/synth_1/runme.log
[Fri Jan 17 11:51:03 2020] Launched impl_1...
Run output will be captured here: C:/Users/jsickafo/Downloads/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jsickafo/Downloads/lab2/lab2.runs/impl_1/lab2.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4031.082 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/lab2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/segConv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segConv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto 812cdeb609d44ef3b1500e0ccf7d667c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 812cdeb609d44ef3b1500e0ccf7d667c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.segConv
Compiling module xil_defaultlib.lab2
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/lab2_tests_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/lab2_tests_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jan 17 12:11:42 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 17 12:11:42 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4031.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lab2_tests_behav -key {Behavioral:sim_1:Functional:lab2_tests} -tclbatch {lab2_tests.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source lab2_tests.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab2_tests_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 4031.082 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1500 ns
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4031.082 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto 812cdeb609d44ef3b1500e0ccf7d667c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 812cdeb609d44ef3b1500e0ccf7d667c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.segConv
Compiling module xil_defaultlib.lab2
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 4031.082 ; gain = 0.000
run 1500 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lab2_tests' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lab2_tests_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/lab2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2/lab2.srcs/sources_1/new/segConv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segConv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jsickafo/Downloads/lab2_tests.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_tests
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jsickafo/Downloads/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto 812cdeb609d44ef3b1500e0ccf7d667c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 812cdeb609d44ef3b1500e0ccf7d667c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_tests_behav xil_defaultlib.lab2_tests xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.segConv
Compiling module xil_defaultlib.lab2
Compiling module xil_defaultlib.lab2_tests
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_tests_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4031.082 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1500 ns
run 1700 ns
save_wave_config {C:/Users/jsickafo/Downloads/lab2/lab2_tests_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/jsickafo/Downloads/lab2/lab2_tests_behav.wcfg
set_property xsim.view C:/Users/jsickafo/Downloads/lab2/lab2_tests_behav.wcfg [get_filesets sim_1]
archive_project C:/Users/jsickafo/Desktop/lab2.xpr.zip -temp_dir C:/Users/jsickafo/Downloads/lab2/.Xil/Vivado-4144-104PC08 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jsickafo/Downloads/lab2/.Xil/Vivado-4144-104PC08' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/jsickafo/Desktop/lab2.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4031.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 17 12:42:39 2020...
