Loading sample_part1.txt Instructions...

total clock cycles: 1
Fetch Stage  | Fetching instruction 0
Decode Stage | NOP Instruction
Execute Stage| NOP Instruction
Write Stage  | NOP Instruction
Memory Stage | NOP Instruction
pc is modified to 0x4

total clock cycles: 2
Decode Stage | lw x3, x10, 4 | Instruction Dependence Offsets: (0, 0) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 5, Need: 5, Dep: 0)
Memory Stage | NOP Instruction
Execute Stage| NOP Instruction
Write Stage  | NOP Instruction
Fetch Stage  | Fetching instruction 1
pc is modified to 0x8

total clock cycles: 3
Execute Stage| 0, 0 | 116 = 112 + 4
Fetch Stage  | Fetching instruction 2
Decode Stage | sub x5, x1, x2 | Instruction Dependence Offsets: (0, 0) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 2, Need: 2, Dep: 0)
Write Stage  | NOP Instruction
Memory Stage | NOP Instruction
pc is modified to 0xc

total clock cycles: 4
Fetch Stage  | Fetching instruction 3
Decode Stage | beq x5, x3, 12 | Instruction Dependence Offsets: (1, 2) | Stalling
Memory Stage | Read memory at 0x74 = 0x10
Execute Stage| 0, 0 | 27 = 32 - 5
Write Stage  | NOP Instruction
pc is modified to 0xc

total clock cycles: 5
Decode Stage | beq x5, x3, 12 | Instruction Dependence Offsets: (2, 3) | Instruction Dependencies: (Buf: 3, Need: 1, Dep: 1), (Buf: 4, Need: 1, Dep: 1)
Execute Stage| NOP Instruction
Fetch Stage  | Fetching instruction 3
Memory Stage | Did not use Memory
Write Stage  | x3 is modified to 0x10
pc is modified to 0x10

total clock cycles: 6
Decode Stage | add x5, x5, x3 | Instruction Dependence Offsets: (3, 0) | Instruction Dependencies: (Buf: 5, Need: 2, Dep: 1), (Buf: 2, Need: 2, Dep: 0)
Fetch Stage  | Fetching instruction 4
Memory Stage | NOP Instruction
Execute Stage| 0, 0 | 11 = 27 - 16
Write Stage  | x5 is modified to 0x1b
pc is modified to 0x14

total clock cycles: 7
Execute Stage| 5, 0 | 43 = 27 + 16
Memory Stage | NOP Instruction
Write Stage  | NOP Instruction
Decode Stage | or x5, x11, x5 | Instruction Dependence Offsets: (0, 1) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 3, Need: 2, Dep: 1)
Fetch Stage  | Fetching instruction 5
pc is modified to 0x18

total clock cycles: 8
Execute Stage| 0, 3 | 47 = 4 | 43
Decode Stage | sw x10, x5, 0 | Instruction Dependence Offsets: (0, 1) | Instruction Dependencies: (Buf: 2, Need: 2, Dep: 0), (Buf: 4, Need: 3, Dep: 1)
Fetch Stage  | Fetching NOP Instruction (max_pc)
Write Stage  | NOP Instruction
Memory Stage | Did not use Memory
pc is modified to 0x18

total clock cycles: 9
Execute Stage| 0, 0 | 112 = 112 + 0
Memory Stage | Did not use Memory
Decode Stage | NOP Instruction
Fetch Stage  | Fetching NOP Instruction (max_pc)
Write Stage  | x5 is modified to 0x2b
pc is modified to 0x18

total clock cycles: 10
Memory Stage | memory 0x70 is modified to 0x2f
Execute Stage| NOP Instruction
Fetch Stage  | Fetching NOP Instruction (max_pc)
Decode Stage | NOP Instruction
Write Stage  | x5 is modified to 0x2f
pc is modified to 0x18

total clock cycles: 11
Decode Stage | NOP Instruction
Execute Stage| NOP Instruction
Fetch Stage  | Fetching NOP Instruction (max_pc)
Memory Stage | NOP Instruction
Write Stage  | NOP Instruction
pc is modified to 0x18

Program Finished


  Addr:  Instruction Memory (Binary)     | Reg (hex) | Data Memory (hex)
-------------------------------------------------------------------------
0x   0: 00000000010001010010000110000011 | x 0:    0 | 0x   0:    0
0x   4: 01000000001000001000001010110011 | x 1:   20 | 0x   4:    0
0x   8: 00000000001100101000011001100011 | x 2:    5 | 0x   8:    0
0x   c: 00000000001100101000001010110011 | x 3:   10 | 0x   c:    0
0x  10: 00000000010101011110001010110011 | x 4:    0 | 0x  10:    0
0x  14: 00000000010101010010000000100011 | x 5:   2f | 0x  14:    0
0x  18: 00000000000000000000000000000000 | x 6:    0 | 0x  18:    0
0x  1c: 00000000000000000000000000000000 | x 7:    0 | 0x  1c:    0
0x  20: 00000000000000000000000000000000 | x 8:    0 | 0x  20:    0
0x  24: 00000000000000000000000000000000 | x 9:    0 | 0x  24:    0
0x  28: 00000000000000000000000000000000 | x10:   70 | 0x  28:    0
0x  2c: 00000000000000000000000000000000 | x11:    4 | 0x  2c:    0
0x  30: 00000000000000000000000000000000 | x12:    0 | 0x  30:    0
0x  34: 00000000000000000000000000000000 | x13:    0 | 0x  34:    0
0x  38: 00000000000000000000000000000000 | x14:    0 | 0x  38:    0
0x  3c: 00000000000000000000000000000000 | x15:    0 | 0x  3c:    0
0x  40: 00000000000000000000000000000000 | x16:    0 | 0x  40:    0
0x  44: 00000000000000000000000000000000 | x17:    0 | 0x  44:    0
0x  48: 00000000000000000000000000000000 | x18:    0 | 0x  48:    0
0x  4c: 00000000000000000000000000000000 | x19:    0 | 0x  4c:    0
0x  50: 00000000000000000000000000000000 | x20:    0 | 0x  50:    0
0x  54: 00000000000000000000000000000000 | x21:    0 | 0x  54:    0
0x  58: 00000000000000000000000000000000 | x22:    0 | 0x  58:    0
0x  5c: 00000000000000000000000000000000 | x23:    0 | 0x  5c:    0
0x  60: 00000000000000000000000000000000 | x24:    0 | 0x  60:    0
0x  64: 00000000000000000000000000000000 | x25:    0 | 0x  64:    0
0x  68: 00000000000000000000000000000000 | x26:    0 | 0x  68:    0
0x  6c: 00000000000000000000000000000000 | x27:    0 | 0x  6c:    0
0x  70: 00000000000000000000000000000000 | x28:    0 | 0x  70:   2f
0x  74: 00000000000000000000000000000000 | x29:    0 | 0x  74:   10
0x  78: 00000000000000000000000000000000 | x30:    0 | 0x  78:    0
0x  7c: 00000000000000000000000000000000 | x31:    0 | 0x  7c:    0
