{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n"
     ]
    }
   ],
   "source": [
    "import magma as m\n",
    "from loam.boards.icestick import IceStick"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![](./images/counter_diagram.jpg)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We will use the `DefineCircuit` pattern to define a counter module.\n",
    "\n",
    "`DefineCircuit` takes as a firt argument the name of the circuit, and then an even number of arguments of the form `port1_name, port1_type, port2_name, port2_type, ...`. By using the python `*` operator, we can programmatically construct a list of argument names and types.\n",
    "\n",
    "For this example we compose a list literal with the output of the `ClockInterface` function which produces a standard set of inputs for a clock, clock enable, and reset. In this case, we only include a clock (by default) and an optional clock enable `has_ce=has_ce`.\n",
    "\n",
    "We instance an n-bit `Adders` and `Register` from the `mantle` library. We wire them up based on our counter diagram above. Finally, we call `m.wireclock` to automatically wire up the clock inputs to the `Register` instance."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "from mantle import Add, Register\n",
    "\n",
    "\n",
    "def DefineCounter(n, has_ce=False):\n",
    "\n",
    "    name = \"Counter{}{}\".format(n, has_ce)\n",
    "\n",
    "    args = [\"O\", m.Out(m.Bits(n)), \"COUT\", m.Out(m.Bit)] + m.ClockInterface(has_ce=has_ce)\n",
    "    Counter = m.DefineCircuit(name, *args)\n",
    "\n",
    "    add = Add(n, cin=False, cout=True)\n",
    "    reg = Register(n, has_ce=has_ce)\n",
    "\n",
    "    m.wire( reg.O, add.I0 )\n",
    "    m.wire( m.bits(1, n), add.I1 )\n",
    "\n",
    "    m.wire(add.O, reg.I)\n",
    "\n",
    "    m.wire( reg.O, Counter.O )\n",
    "\n",
    "    m.wire( add.COUT, Counter.COUT )\n",
    "\n",
    "    m.wireclock(Counter, reg)\n",
    "    m.wiredefaultclock(Counter, reg)\n",
    "\n",
    "    m.EndDefine()\n",
    "    return Counter"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can inspect the generated verilog"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Register4\n",
      "compiling Counter4False\n",
      "module FullAdder (input  I0, input  I1, input  CIN, output  O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst1_CO;\n",
      "SB_LUT4 #(.LUT_INIT(16'h9696)) inst0 (.I0(I0), .I1(I1), .I2(CIN), .I3(1'b0), .O(inst0_O));\n",
      "SB_CARRY inst1 (.I0(I0), .I1(I1), .CI(CIN), .CO(inst1_CO));\n",
      "assign O = inst0_O;\n",
      "assign COUT = inst1_CO;\n",
      "endmodule\n",
      "\n",
      "module Add4Cout (input [3:0] I0, input [3:0] I1, output [3:0] O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire  inst1_O;\n",
      "wire  inst1_COUT;\n",
      "wire  inst2_O;\n",
      "wire  inst2_COUT;\n",
      "wire  inst3_O;\n",
      "wire  inst3_COUT;\n",
      "FullAdder inst0 (.I0(I0[0]), .I1(I1[0]), .CIN(1'b0), .O(inst0_O), .COUT(inst0_COUT));\n",
      "FullAdder inst1 (.I0(I0[1]), .I1(I1[1]), .CIN(inst0_COUT), .O(inst1_O), .COUT(inst1_COUT));\n",
      "FullAdder inst2 (.I0(I0[2]), .I1(I1[2]), .CIN(inst1_COUT), .O(inst2_O), .COUT(inst2_COUT));\n",
      "FullAdder inst3 (.I0(I0[3]), .I1(I1[3]), .CIN(inst2_COUT), .O(inst3_O), .COUT(inst3_COUT));\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "assign COUT = inst3_COUT;\n",
      "endmodule\n",
      "\n",
      "module Register4 (input [3:0] I, output [3:0] O, input  CLK);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\n",
      "assign O = {inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Counter4False (output [3:0] O, output  COUT, input  CLK);\n",
      "wire [3:0] inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire [3:0] inst1_O;\n",
      "Add4Cout inst0 (.I0(inst1_O), .I1({1'b0,1'b0,1'b0,1'b1}), .O(inst0_O), .COUT(inst0_COUT));\n",
      "Register4 inst1 (.I(inst0_O), .O(inst1_O), .CLK(CLK));\n",
      "assign O = inst1_O;\n",
      "assign COUT = inst0_COUT;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from magma.backend.verilog import compile as compile_verilog\n",
    "print(compile_verilog(DefineCounter(4)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To test our counter circuit, we will instance two versions. A 5-bit counter will be wired up to the icestick leds. Because the icestick clock runs too fast to see without a high-speed camera, we will wire up the carry out of a 23-bit counter to the clock enable of our 5-bit counter. This causes the 5-bit counter to advance slower (the clock enable will be asserted True for 1 cycle every time the 23-bit counter reaches it's maximum value)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "collapsed": true,
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "icestick = IceStick()\n",
    "\n",
    "icestick.Clock.on()\n",
    "icestick.D1.on()\n",
    "icestick.D2.on()\n",
    "icestick.D3.on()\n",
    "icestick.D4.on()\n",
    "icestick.D5.on()\n",
    "\n",
    "main = icestick.main()\n",
    "\n",
    "counter4 = DefineCounter(5, has_ce=True)()\n",
    "counter23 = DefineCounter(23)()\n",
    "m.wire(counter23.COUT, counter4.CE)\n",
    "m.wire(counter4.O, m.bits([main.D1, main.D2, main.D3, main.D4, main.D5]))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Compile and flash our design onto the icestick. The leds should blink in a 5-bit counter pattern. Change the size of the 23-bit control counter or replace it with a different circuit to experiment with the counting pattern."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling FullAdder\n",
      "compiling Add5Cout\n",
      "compiling Register5CE\n",
      "compiling Counter5True\n",
      "compiling Add23Cout\n",
      "compiling Register23\n",
      "compiling Counter23False\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/ice_counter\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "init..\n",
      "cdone: high\n",
      "reset..\n",
      "cdone: low\n",
      "flash ID: 0x20 0xBA 0x16 0x10 0x00 0x00 0x23 0x51 0x73 0x10 0x23 0x00 0x35 0x00 0x35 0x06 0x06 0x15 0x43 0xB6\n",
      "file size: 32220\n",
      "erase 64kB sector at 0x000000..\n",
      "programming..\n",
      "reading..\n",
      "VERIFY OK\n",
      "cdone: high\n",
      "Bye.\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "cd build\n",
    "yosys -q -p 'synth_ice40 -top main -blif ice_counter.blif' ice_counter.v\n",
    "arachne-pnr -q -d 1k -o ice_counter.txt -p ice_counter.pcf ice_counter.blif\n",
    "icepack ice_counter.txt ice_counter.bin\n",
    "\n",
    "iceprog ice_counter.bin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/ice_counter\", main, output=\"coreir\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{\"top\":\"global.main\",\n",
      "\"namespaces\":{\n",
      "  \"global\":{\n",
      "    \"modules\":{\n",
      "      \"Add23Cout\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",[\"Array\",23,\"BitIn\"]],\n",
      "          [\"I1\",[\"Array\",23,\"BitIn\"]],\n",
      "          [\"O\",[\"Array\",23,\"Bit\"]],\n",
      "          [\"COUT\",\"Bit\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst10\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst11\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst12\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst13\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst14\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst15\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst16\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst17\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst18\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst19\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst2\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst20\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst21\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst22\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst3\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst4\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst5\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst6\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst7\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst8\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst9\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.CIN\",\"bit_const_GND.out\"],\n",
      "          [\"inst1.CIN\",\"inst0.COUT\"],\n",
      "          [\"self.I0.0\",\"inst0.I0\"],\n",
      "          [\"self.I1.0\",\"inst0.I1\"],\n",
      "          [\"self.O.0\",\"inst0.O\"],\n",
      "          [\"inst2.CIN\",\"inst1.COUT\"],\n",
      "          [\"self.I0.1\",\"inst1.I0\"],\n",
      "          [\"self.I1.1\",\"inst1.I1\"],\n",
      "          [\"self.O.1\",\"inst1.O\"],\n",
      "          [\"inst9.COUT\",\"inst10.CIN\"],\n",
      "          [\"inst11.CIN\",\"inst10.COUT\"],\n",
      "          [\"self.I0.10\",\"inst10.I0\"],\n",
      "          [\"self.I1.10\",\"inst10.I1\"],\n",
      "          [\"self.O.10\",\"inst10.O\"],\n",
      "          [\"inst12.CIN\",\"inst11.COUT\"],\n",
      "          [\"self.I0.11\",\"inst11.I0\"],\n",
      "          [\"self.I1.11\",\"inst11.I1\"],\n",
      "          [\"self.O.11\",\"inst11.O\"],\n",
      "          [\"inst13.CIN\",\"inst12.COUT\"],\n",
      "          [\"self.I0.12\",\"inst12.I0\"],\n",
      "          [\"self.I1.12\",\"inst12.I1\"],\n",
      "          [\"self.O.12\",\"inst12.O\"],\n",
      "          [\"inst14.CIN\",\"inst13.COUT\"],\n",
      "          [\"self.I0.13\",\"inst13.I0\"],\n",
      "          [\"self.I1.13\",\"inst13.I1\"],\n",
      "          [\"self.O.13\",\"inst13.O\"],\n",
      "          [\"inst15.CIN\",\"inst14.COUT\"],\n",
      "          [\"self.I0.14\",\"inst14.I0\"],\n",
      "          [\"self.I1.14\",\"inst14.I1\"],\n",
      "          [\"self.O.14\",\"inst14.O\"],\n",
      "          [\"inst16.CIN\",\"inst15.COUT\"],\n",
      "          [\"self.I0.15\",\"inst15.I0\"],\n",
      "          [\"self.I1.15\",\"inst15.I1\"],\n",
      "          [\"self.O.15\",\"inst15.O\"],\n",
      "          [\"inst17.CIN\",\"inst16.COUT\"],\n",
      "          [\"self.I0.16\",\"inst16.I0\"],\n",
      "          [\"self.I1.16\",\"inst16.I1\"],\n",
      "          [\"self.O.16\",\"inst16.O\"],\n",
      "          [\"inst18.CIN\",\"inst17.COUT\"],\n",
      "          [\"self.I0.17\",\"inst17.I0\"],\n",
      "          [\"self.I1.17\",\"inst17.I1\"],\n",
      "          [\"self.O.17\",\"inst17.O\"],\n",
      "          [\"inst19.CIN\",\"inst18.COUT\"],\n",
      "          [\"self.I0.18\",\"inst18.I0\"],\n",
      "          [\"self.I1.18\",\"inst18.I1\"],\n",
      "          [\"self.O.18\",\"inst18.O\"],\n",
      "          [\"inst20.CIN\",\"inst19.COUT\"],\n",
      "          [\"self.I0.19\",\"inst19.I0\"],\n",
      "          [\"self.I1.19\",\"inst19.I1\"],\n",
      "          [\"self.O.19\",\"inst19.O\"],\n",
      "          [\"inst3.CIN\",\"inst2.COUT\"],\n",
      "          [\"self.I0.2\",\"inst2.I0\"],\n",
      "          [\"self.I1.2\",\"inst2.I1\"],\n",
      "          [\"self.O.2\",\"inst2.O\"],\n",
      "          [\"inst21.CIN\",\"inst20.COUT\"],\n",
      "          [\"self.I0.20\",\"inst20.I0\"],\n",
      "          [\"self.I1.20\",\"inst20.I1\"],\n",
      "          [\"self.O.20\",\"inst20.O\"],\n",
      "          [\"inst22.CIN\",\"inst21.COUT\"],\n",
      "          [\"self.I0.21\",\"inst21.I0\"],\n",
      "          [\"self.I1.21\",\"inst21.I1\"],\n",
      "          [\"self.O.21\",\"inst21.O\"],\n",
      "          [\"self.COUT\",\"inst22.COUT\"],\n",
      "          [\"self.I0.22\",\"inst22.I0\"],\n",
      "          [\"self.I1.22\",\"inst22.I1\"],\n",
      "          [\"self.O.22\",\"inst22.O\"],\n",
      "          [\"inst4.CIN\",\"inst3.COUT\"],\n",
      "          [\"self.I0.3\",\"inst3.I0\"],\n",
      "          [\"self.I1.3\",\"inst3.I1\"],\n",
      "          [\"self.O.3\",\"inst3.O\"],\n",
      "          [\"inst5.CIN\",\"inst4.COUT\"],\n",
      "          [\"self.I0.4\",\"inst4.I0\"],\n",
      "          [\"self.I1.4\",\"inst4.I1\"],\n",
      "          [\"self.O.4\",\"inst4.O\"],\n",
      "          [\"inst6.CIN\",\"inst5.COUT\"],\n",
      "          [\"self.I0.5\",\"inst5.I0\"],\n",
      "          [\"self.I1.5\",\"inst5.I1\"],\n",
      "          [\"self.O.5\",\"inst5.O\"],\n",
      "          [\"inst7.CIN\",\"inst6.COUT\"],\n",
      "          [\"self.I0.6\",\"inst6.I0\"],\n",
      "          [\"self.I1.6\",\"inst6.I1\"],\n",
      "          [\"self.O.6\",\"inst6.O\"],\n",
      "          [\"inst8.CIN\",\"inst7.COUT\"],\n",
      "          [\"self.I0.7\",\"inst7.I0\"],\n",
      "          [\"self.I1.7\",\"inst7.I1\"],\n",
      "          [\"self.O.7\",\"inst7.O\"],\n",
      "          [\"inst9.CIN\",\"inst8.COUT\"],\n",
      "          [\"self.I0.8\",\"inst8.I0\"],\n",
      "          [\"self.I1.8\",\"inst8.I1\"],\n",
      "          [\"self.O.8\",\"inst8.O\"],\n",
      "          [\"self.I0.9\",\"inst9.I0\"],\n",
      "          [\"self.I1.9\",\"inst9.I1\"],\n",
      "          [\"self.O.9\",\"inst9.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Add5Cout\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",[\"Array\",5,\"BitIn\"]],\n",
      "          [\"I1\",[\"Array\",5,\"BitIn\"]],\n",
      "          [\"O\",[\"Array\",5,\"Bit\"]],\n",
      "          [\"COUT\",\"Bit\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst2\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst3\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          },\n",
      "          \"inst4\":{\n",
      "            \"modref\":\"global.FullAdder\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.CIN\",\"bit_const_GND.out\"],\n",
      "          [\"inst1.CIN\",\"inst0.COUT\"],\n",
      "          [\"self.I0.0\",\"inst0.I0\"],\n",
      "          [\"self.I1.0\",\"inst0.I1\"],\n",
      "          [\"self.O.0\",\"inst0.O\"],\n",
      "          [\"inst2.CIN\",\"inst1.COUT\"],\n",
      "          [\"self.I0.1\",\"inst1.I0\"],\n",
      "          [\"self.I1.1\",\"inst1.I1\"],\n",
      "          [\"self.O.1\",\"inst1.O\"],\n",
      "          [\"inst3.CIN\",\"inst2.COUT\"],\n",
      "          [\"self.I0.2\",\"inst2.I0\"],\n",
      "          [\"self.I1.2\",\"inst2.I1\"],\n",
      "          [\"self.O.2\",\"inst2.O\"],\n",
      "          [\"inst4.CIN\",\"inst3.COUT\"],\n",
      "          [\"self.I0.3\",\"inst3.I0\"],\n",
      "          [\"self.I1.3\",\"inst3.I1\"],\n",
      "          [\"self.O.3\",\"inst3.O\"],\n",
      "          [\"self.COUT\",\"inst4.COUT\"],\n",
      "          [\"self.I0.4\",\"inst4.I0\"],\n",
      "          [\"self.I1.4\",\"inst4.I1\"],\n",
      "          [\"self.O.4\",\"inst4.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Counter23False\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"O\",[\"Array\",23,\"Bit\"]],\n",
      "          [\"COUT\",\"Bit\"],\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_VCC\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",true]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.Add23Cout\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.Register23\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.I1.10\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.11\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.12\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.13\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.14\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.15\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.16\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.17\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.18\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.19\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.1\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.20\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.21\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.22\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.2\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.3\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.4\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.5\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.6\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.7\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.8\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.9\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.0\",\"bit_const_VCC.out\"],\n",
      "          [\"self.COUT\",\"inst0.COUT\"],\n",
      "          [\"inst1.O\",\"inst0.I0\"],\n",
      "          [\"inst1.I\",\"inst0.O\"],\n",
      "          [\"self.CLK\",\"inst1.CLK\"],\n",
      "          [\"self.O\",\"inst1.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Counter5True\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"O\",[\"Array\",5,\"Bit\"]],\n",
      "          [\"COUT\",\"Bit\"],\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]],\n",
      "          [\"CE\",\"BitIn\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"bit_const_VCC\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",true]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.Add5Cout\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.Register5CE\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.I1.1\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.2\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.3\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.4\",\"bit_const_GND.out\"],\n",
      "          [\"inst0.I1.0\",\"bit_const_VCC.out\"],\n",
      "          [\"self.COUT\",\"inst0.COUT\"],\n",
      "          [\"inst1.O\",\"inst0.I0\"],\n",
      "          [\"inst1.I\",\"inst0.O\"],\n",
      "          [\"self.CE\",\"inst1.CE\"],\n",
      "          [\"self.CLK\",\"inst1.CLK\"],\n",
      "          [\"self.O\",\"inst1.O\"]\n",
      "        ]\n",
      "      },\n",
      "      \"FullAdder\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I0\",\"BitIn\"],\n",
      "          [\"I1\",\"BitIn\"],\n",
      "          [\"CIN\",\"BitIn\"],\n",
      "          [\"O\",\"Bit\"],\n",
      "          [\"COUT\",\"Bit\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"bit_const_GND\":{\n",
      "            \"modref\":\"corebit.const\",\n",
      "            \"modargs\":{\"value\":[\"Bool\",false]}\n",
      "          },\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"ice40.SB_LUT4\",\n",
      "            \"modargs\":{\"LUT_INIT\":[[\"BitVector\",16],\"16'h9696\"]}\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"ice40.SB_CARRY\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst0.I3\",\"bit_const_GND.out\"],\n",
      "          [\"self.I0\",\"inst0.I0\"],\n",
      "          [\"self.I1\",\"inst0.I1\"],\n",
      "          [\"self.CIN\",\"inst0.I2\"],\n",
      "          [\"self.O\",\"inst0.O\"],\n",
      "          [\"self.CIN\",\"inst1.CI\"],\n",
      "          [\"self.COUT\",\"inst1.CO\"],\n",
      "          [\"self.I0\",\"inst1.I0\"],\n",
      "          [\"self.I1\",\"inst1.I1\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Register23\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I\",[\"Array\",23,\"BitIn\"]],\n",
      "          [\"O\",[\"Array\",23,\"Bit\"]],\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst10\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst11\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst12\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst13\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst14\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst15\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst16\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst17\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst18\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst19\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst2\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst20\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst21\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst22\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst3\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst4\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst5\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst6\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst7\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst8\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          },\n",
      "          \"inst9\":{\n",
      "            \"modref\":\"ice40.SB_DFF\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.CLK\",\"inst0.C\"],\n",
      "          [\"self.I.0\",\"inst0.D\"],\n",
      "          [\"self.O.0\",\"inst0.Q\"],\n",
      "          [\"self.CLK\",\"inst1.C\"],\n",
      "          [\"self.I.1\",\"inst1.D\"],\n",
      "          [\"self.O.1\",\"inst1.Q\"],\n",
      "          [\"self.CLK\",\"inst10.C\"],\n",
      "          [\"self.I.10\",\"inst10.D\"],\n",
      "          [\"self.O.10\",\"inst10.Q\"],\n",
      "          [\"self.CLK\",\"inst11.C\"],\n",
      "          [\"self.I.11\",\"inst11.D\"],\n",
      "          [\"self.O.11\",\"inst11.Q\"],\n",
      "          [\"self.CLK\",\"inst12.C\"],\n",
      "          [\"self.I.12\",\"inst12.D\"],\n",
      "          [\"self.O.12\",\"inst12.Q\"],\n",
      "          [\"self.CLK\",\"inst13.C\"],\n",
      "          [\"self.I.13\",\"inst13.D\"],\n",
      "          [\"self.O.13\",\"inst13.Q\"],\n",
      "          [\"self.CLK\",\"inst14.C\"],\n",
      "          [\"self.I.14\",\"inst14.D\"],\n",
      "          [\"self.O.14\",\"inst14.Q\"],\n",
      "          [\"self.CLK\",\"inst15.C\"],\n",
      "          [\"self.I.15\",\"inst15.D\"],\n",
      "          [\"self.O.15\",\"inst15.Q\"],\n",
      "          [\"self.CLK\",\"inst16.C\"],\n",
      "          [\"self.I.16\",\"inst16.D\"],\n",
      "          [\"self.O.16\",\"inst16.Q\"],\n",
      "          [\"self.CLK\",\"inst17.C\"],\n",
      "          [\"self.I.17\",\"inst17.D\"],\n",
      "          [\"self.O.17\",\"inst17.Q\"],\n",
      "          [\"self.CLK\",\"inst18.C\"],\n",
      "          [\"self.I.18\",\"inst18.D\"],\n",
      "          [\"self.O.18\",\"inst18.Q\"],\n",
      "          [\"self.CLK\",\"inst19.C\"],\n",
      "          [\"self.I.19\",\"inst19.D\"],\n",
      "          [\"self.O.19\",\"inst19.Q\"],\n",
      "          [\"self.CLK\",\"inst2.C\"],\n",
      "          [\"self.I.2\",\"inst2.D\"],\n",
      "          [\"self.O.2\",\"inst2.Q\"],\n",
      "          [\"self.CLK\",\"inst20.C\"],\n",
      "          [\"self.I.20\",\"inst20.D\"],\n",
      "          [\"self.O.20\",\"inst20.Q\"],\n",
      "          [\"self.CLK\",\"inst21.C\"],\n",
      "          [\"self.I.21\",\"inst21.D\"],\n",
      "          [\"self.O.21\",\"inst21.Q\"],\n",
      "          [\"self.CLK\",\"inst22.C\"],\n",
      "          [\"self.I.22\",\"inst22.D\"],\n",
      "          [\"self.O.22\",\"inst22.Q\"],\n",
      "          [\"self.CLK\",\"inst3.C\"],\n",
      "          [\"self.I.3\",\"inst3.D\"],\n",
      "          [\"self.O.3\",\"inst3.Q\"],\n",
      "          [\"self.CLK\",\"inst4.C\"],\n",
      "          [\"self.I.4\",\"inst4.D\"],\n",
      "          [\"self.O.4\",\"inst4.Q\"],\n",
      "          [\"self.CLK\",\"inst5.C\"],\n",
      "          [\"self.I.5\",\"inst5.D\"],\n",
      "          [\"self.O.5\",\"inst5.Q\"],\n",
      "          [\"self.CLK\",\"inst6.C\"],\n",
      "          [\"self.I.6\",\"inst6.D\"],\n",
      "          [\"self.O.6\",\"inst6.Q\"],\n",
      "          [\"self.CLK\",\"inst7.C\"],\n",
      "          [\"self.I.7\",\"inst7.D\"],\n",
      "          [\"self.O.7\",\"inst7.Q\"],\n",
      "          [\"self.CLK\",\"inst8.C\"],\n",
      "          [\"self.I.8\",\"inst8.D\"],\n",
      "          [\"self.O.8\",\"inst8.Q\"],\n",
      "          [\"self.CLK\",\"inst9.C\"],\n",
      "          [\"self.I.9\",\"inst9.D\"],\n",
      "          [\"self.O.9\",\"inst9.Q\"]\n",
      "        ]\n",
      "      },\n",
      "      \"Register5CE\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"I\",[\"Array\",5,\"BitIn\"]],\n",
      "          [\"O\",[\"Array\",5,\"Bit\"]],\n",
      "          [\"CLK\",[\"Named\",\"coreir.clkIn\"]],\n",
      "          [\"CE\",\"BitIn\"]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"ice40.SB_DFFE\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"ice40.SB_DFFE\"\n",
      "          },\n",
      "          \"inst2\":{\n",
      "            \"modref\":\"ice40.SB_DFFE\"\n",
      "          },\n",
      "          \"inst3\":{\n",
      "            \"modref\":\"ice40.SB_DFFE\"\n",
      "          },\n",
      "          \"inst4\":{\n",
      "            \"modref\":\"ice40.SB_DFFE\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"self.CLK\",\"inst0.C\"],\n",
      "          [\"self.I.0\",\"inst0.D\"],\n",
      "          [\"self.CE\",\"inst0.E\"],\n",
      "          [\"self.O.0\",\"inst0.Q\"],\n",
      "          [\"self.CLK\",\"inst1.C\"],\n",
      "          [\"self.I.1\",\"inst1.D\"],\n",
      "          [\"self.CE\",\"inst1.E\"],\n",
      "          [\"self.O.1\",\"inst1.Q\"],\n",
      "          [\"self.CLK\",\"inst2.C\"],\n",
      "          [\"self.I.2\",\"inst2.D\"],\n",
      "          [\"self.CE\",\"inst2.E\"],\n",
      "          [\"self.O.2\",\"inst2.Q\"],\n",
      "          [\"self.CLK\",\"inst3.C\"],\n",
      "          [\"self.I.3\",\"inst3.D\"],\n",
      "          [\"self.CE\",\"inst3.E\"],\n",
      "          [\"self.O.3\",\"inst3.Q\"],\n",
      "          [\"self.CLK\",\"inst4.C\"],\n",
      "          [\"self.I.4\",\"inst4.D\"],\n",
      "          [\"self.CE\",\"inst4.E\"],\n",
      "          [\"self.O.4\",\"inst4.Q\"]\n",
      "        ]\n",
      "      },\n",
      "      \"main\":{\n",
      "        \"type\":[\"Record\",[\n",
      "          [\"D5\",\"Bit\"],\n",
      "          [\"D4\",\"Bit\"],\n",
      "          [\"D3\",\"Bit\"],\n",
      "          [\"D2\",\"Bit\"],\n",
      "          [\"D1\",\"Bit\"],\n",
      "          [\"CLKIN\",[\"Named\",\"coreir.clkIn\"]]\n",
      "        ]],\n",
      "        \"instances\":{\n",
      "          \"inst0\":{\n",
      "            \"modref\":\"global.Counter5True\"\n",
      "          },\n",
      "          \"inst1\":{\n",
      "            \"modref\":\"global.Counter23False\"\n",
      "          }\n",
      "        },\n",
      "        \"connections\":[\n",
      "          [\"inst1.COUT\",\"inst0.CE\"],\n",
      "          [\"self.CLKIN\",\"inst0.CLK\"],\n",
      "          [\"self.D1\",\"inst0.O.0\"],\n",
      "          [\"self.D2\",\"inst0.O.1\"],\n",
      "          [\"self.D3\",\"inst0.O.2\"],\n",
      "          [\"self.D4\",\"inst0.O.3\"],\n",
      "          [\"self.D5\",\"inst0.O.4\"],\n",
      "          [\"self.CLKIN\",\"inst1.CLK\"]\n",
      "        ]\n",
      "      }\n",
      "    }\n",
      "  }\n",
      "}\n",
      "}"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "ERROR: Cannot find lib libcoreir-ice40.dylib\n",
      "\n",
      "0   coreir                              0x000000010ea9370c _Z8parseLibNSt3__112basic_stringIcNS_11char_traitsIcEENS_9allocatorIcEEEERS5_S6_RNS_6vectorIS5_NS3_IS5_EEEE + 11484\n",
      "1   coreir                              0x000000010ea9af49 main + 24409\n",
      "2   libdyld.dylib                       0x00007fff63e73015 start + 1\n",
      "ERROR: Can't open input file `ice_counter_coreir.v' for reading: No such file or directory\n",
      "fatal error: read_blif: failed to open `ice_counter_coreir.blif': No such file or directory\n",
      "Error: Failed to open input file.\n",
      "iceprog: can't open 'ice_counter_coreir.bin' for reading: No such file or directory\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "cd build\n",
    "cat ice_counter.json\n",
    "coreir --load_libs libcoreir-ice40.dylib -i ice_counter.json -o ice_counter_coreir.v\n",
    "yosys -q -p 'synth_ice40 -top main -blif ice_counter_coreir.blif' ice_counter_coreir.v\n",
    "arachne-pnr -q -d 1k -o ice_counter_coreir.txt -p ice_counter.pcf ice_counter_coreir.blif\n",
    "icepack ice_counter_coreir.txt ice_counter_coreir.bin\n",
    "\n",
    "iceprog ice_counter_coreir.bin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
