// Seed: 1850289118
module module_0;
  wire id_2;
endmodule
module module_1 (
    output tri id_0,
    output logic id_1,
    output tri0 id_2,
    output uwire id_3,
    output tri0 id_4,
    output wand id_5,
    output wor id_6,
    input tri0 id_7,
    input logic id_8,
    input wire id_9,
    input supply0 id_10,
    input uwire id_11,
    input wand id_12
);
  logic id_14 = id_8;
  module_0(); id_15 :
  assert property (@(id_10) (1))
  else begin
    id_4 = 1 == id_14;
    id_1 <= id_14;
  end
endmodule
