Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jun  7 12:54:22 2021
| Host         : houyayuepc running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file Num_Clock_control_sets_placed.rpt
| Design       : Num_Clock
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------+------------------+------------------+----------------+--------------+
|        Clock Signal        |   Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-------------------+------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG             |                   |                  |                2 |              4 |         2.00 |
|  clk1_reg_n_0_[0]          |                   | btnC_IBUF        |                3 |              7 |         2.33 |
|  clk1_reg_n_0_[0]          | minute[6]_i_1_n_0 | btnC_IBUF        |                4 |              7 |         1.75 |
|  CLK_IBUF_BUFG             |                   | clk1             |                7 |             28 |         4.00 |
|  CLK_IBUF_BUFG             |                   | clk2             |                7 |             28 |         4.00 |
|  an_counter_reg[1]_i_2_n_0 |                   |                  |               14 |             37 |         2.64 |
+----------------------------+-------------------+------------------+------------------+----------------+--------------+


