/********************************************************************************************
 * arch/arm/src/cxd56xx/audio/drivers/baseband/src/ac_reg_map.c
 *
 *   Copyright (C) 2014 Sony Corporation. All rights reserved.
 *   Author: Tomonobu Hayakawa<Tomonobu.Hayakawa@sony.com>
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 * 3. Neither the name NuttX nor Sony nor the names of its contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
 * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 *
 ********************************************************************************************/
/*
 * This header file is generated as follows.
 * % perl genRegHeader.pl AC_TOP_regmap_20140805.xlsm
 * Output file: ac_reg_map.h, ac_reg_map.c
 * Number of detected registers: 317
 */

#include <arch/chip/audio.h>
#include "audio/ac_reg_map.h"

const acReg acRegMap[RI_REG_MAX_ENTRY] = {
	{0x0000, 16,  8, 0x00000020},	// REVID (0x10)
	{0x0000, 24,  8, 0x00000002},	// DEVICEID (0x01)
	{0x0100,  4,  1, 0x00000001},	// PDN_AMICEXT (0x01)
	{0x0100,  5,  1, 0x00000001},	// PDN_AMIC1 (0x01)
	{0x0100,  6,  1, 0x00000001},	// PDN_AMIC2 (0x01)
	{0x0100,  8,  1, 0x00000001},	// PDN_DAC (0x01)
	{0x0100,  9,  1, 0x00000001},	// PDN_LINEIN (0x01)
	{0x0100, 10,  1, 0x00000001},	// PDN_MIC (0x01)
	{0x0100, 15,  1, 0x00000001},	// PDN_DMIC (0x01)
	{0x0100, 16,  1, 0x00000001},	// PDN_DSPB (0x01)
	{0x0100, 17,  1, 0x00000001},	// PDN_ANC (0x01)
	{0x0100, 18,  1, 0x00000001},	// PDN_DNC1 (0x01)
	{0x0100, 19,  1, 0x00000001},	// PDN_DNC2 (0x01)
	{0x0100, 20,  1, 0x00000001},	// PDN_SMSTR (0x01)
	{0x0100, 21,  1, 0x00000001},	// PDN_DSPS2 (0x01)
	{0x0100, 22,  1, 0x00000001},	// PDN_DSPS1 (0x01)
	{0x0100, 23,  1, 0x00000001},	// PDN_DSPC (0x01)
	{0x0104,  0,  1, 0x00000000},	// FS_FS (0x00)
	{0x0104, 16,  1, 0x00000000},	// DECIM0_EN (0x00)
	{0x0104, 17,  1, 0x00000000},	// DECIM1_EN (0x00)
	{0x0104, 18,  1, 0x00000000},	// SDES_EN (0x00)
	{0x0104, 19,  1, 0x00000000},	// MCK_AHBMSTR_EN (0x00)
	{0x0108, 16,  3, 0x00000000},	// AU_DAT_SEL2 (0x00)
	{0x0108, 20,  3, 0x00000000},	// AU_DAT_SEL1 (0x00)
	{0x0108, 24,  2, 0x00000000},	// COD_INSEL3 (0x00)
	{0x0108, 26,  2, 0x00000000},	// COD_INSEL2 (0x00)
	{0x0108, 28,  2, 0x00000000},	// COD_INSEL1 (0x00)
	{0x0200,  0,  3, 0x00000000},	// DSR_RATE (0x00)
	{0x0200, 12,  1, 0x00000001},	// DIGSFT (0x01)
	{0x0200, 16,  2, 0x00000001},	// SRC1 (0x01)
	{0x0200, 18,  2, 0x00000002},	// SRC1IN_SEL (0x02)
	{0x0200, 20,  2, 0x00000001},	// SRC2 (0x01)
	{0x0200, 22,  2, 0x00000002},	// SRC2IN_SEL (0x02)
	{0x0200, 26,  1, 0x00000001},	// DIF2 (0x01)
	{0x0200, 27,  1, 0x00000001},	// DIF1 (0x01)
	{0x0200, 28,  1, 0x00000000},	// SD2MASTER (0x00)
	{0x0200, 29,  1, 0x00000000},	// SD1MASTER (0x00)
	{0x0200, 30,  1, 0x00000000},	// SDCK_OUTENX (0x00)
	{0x0200, 31,  1, 0x00000000},	// HI_RES_MODE (0x00)
	{0x0204,  0,  2, 0x00000000},	// HPF2_MODE (0x00)
	{0x0204,  5,  1, 0x00000000},	// CIC2IN_SWAP (0x00)
	{0x0204,  6,  1, 0x00000000},	// INV_DMIC2L (0x00)
	{0x0204,  7,  1, 0x00000000},	// INV_DMIC2R (0x00)
	{0x0204,  8,  1, 0x00000000},	// CIC2_GAIN_MODE (0x00)
	{0x0204,  9,  1, 0x00000000},	// CIC2IN_SEL (0x00)
	{0x0204, 10,  1, 0x00000000},	// ADC2_BOOST (0x00)
	{0x0204, 14,  1, 0x00000000},	// INV_AMIC2L (0x00)
	{0x0204, 15,  1, 0x00000000},	// INV_AMIC2R (0x00)
	{0x0204, 16,  2, 0x00000000},	// HPF1_MODE (0x00)
	{0x0204, 21,  1, 0x00000000},	// CIC1IN_SWAP (0x00)
	{0x0204, 22,  1, 0x00000000},	// INV_DMIC1L (0x00)
	{0x0204, 23,  1, 0x00000000},	// INV_DMIC1R (0x00)
	{0x0204, 24,  1, 0x00000000},	// CIC1_GAIN_MODE (0x00)
	{0x0204, 25,  1, 0x00000000},	// CIC1IN_SEL (0x00)
	{0x0204, 26,  1, 0x00000000},	// ADC1_BOOST (0x00)
	{0x0204, 28,  2, 0x00000000},	// ADC_FS (0x00)
	{0x0204, 30,  1, 0x00000000},	// INV_AMIC1L (0x00)
	{0x0204, 31,  1, 0x00000000},	// INV_AMIC1R (0x00)
	{0x0208,  0,  2, 0x00000000},	// HPF4_MODE (0x00)
	{0x0208,  5,  1, 0x00000000},	// CIC4IN_SWAP (0x00)
	{0x0208,  6,  1, 0x00000000},	// INV_DMIC4L (0x00)
	{0x0208,  7,  1, 0x00000000},	// INV_DMIC4R (0x00)
	{0x0208,  9,  1, 0x00000000},	// CIC4IN_SEL (0x00)
	{0x0208, 10,  1, 0x00000000},	// ADC4_BOOST (0x00)
	{0x0208, 14,  1, 0x00000000},	// INV_AMIC4L (0x00)
	{0x0208, 15,  1, 0x00000000},	// INV_AMIC4R (0x00)
	{0x0208, 16,  2, 0x00000000},	// HPF3_MODE (0x00)
	{0x0208, 21,  1, 0x00000000},	// CIC3IN_SWAP (0x00)
	{0x0208, 22,  1, 0x00000000},	// INV_DMIC3L (0x00)
	{0x0208, 23,  1, 0x00000000},	// INV_DMIC3R (0x00)
	{0x0208, 25,  1, 0x00000000},	// CIC3IN_SEL (0x00)
	{0x0208, 26,  1, 0x00000000},	// ADC_3_BOOST (0x00)
	{0x0208, 30,  1, 0x00000000},	// INV_AMIC3L (0x00)
	{0x0208, 31,  1, 0x00000000},	// INV_AMIC3R (0x00)
	{0x020c,  0, 16, 0x00004000},	// CIC1_RGAIN (0x4000)
	{0x020c, 16, 16, 0x00004000},	// CIC1_LGAIN (0x4000)
	{0x0210,  0, 16, 0x00004000},	// CIC2_RGAIN (0x4000)
	{0x0210, 16, 16, 0x00004000},	// CIC2_LGAIN (0x4000)
	{0x0214,  0, 16, 0x00004000},	// CIC3_RGAIN (0x4000)
	{0x0214, 16, 16, 0x00004000},	// CIC3_LGAIN (0x4000)
	{0x0218,  0, 16, 0x00004000},	// CIC4_RGAIN (0x4000)
	{0x0218, 16, 16, 0x00004000},	// CIC4_LGAIN (0x4000)
	{0x021c,  8,  7, 0x00000000},	// SPC_LIMIT (0x00)
	{0x021c, 15,  1, 0x00000000},	// SPC_EN (0x00)
	{0x021c, 16,  7, 0x00000008},	// ALC_KNEE (0x08)
	{0x021c, 24,  6, 0x00000000},	// ALCTARGET (0x00)
	{0x021c, 30,  1, 0x00000001},	// ALC_REC (0x01)
	{0x021c, 31,  1, 0x00000000},	// ALC_EN (0x00)
	{0x0220, 16,  1, 0x00000000},	// INV_ASP2R (0x00)
	{0x0220, 17,  1, 0x00000000},	// INV_ASP2L (0x00)
	{0x0220, 18,  1, 0x00000000},	// INV_ASP1R (0x00)
	{0x0220, 19,  1, 0x00000000},	// INV_ASP1L (0x00)
	{0x0220, 29,  3, 0x00000004},	// ARC (0x04)
	{0x0224,  8, 24, 0x00800000},	// ARC_VOL (0x800000)
	{0x0228,  0,  7, 0x00000000},	// CS_VOL (0x00)
	{0x0228,  7,  1, 0x00000000},	// CS_SIGN (0x00)
	{0x0228,  8,  8, 0x00000033},	// SDOUT_VOL (0x33)
	{0x0228, 16,  8, 0x00000033},	// SDIN2_VOL (0x33)
	{0x0228, 24,  8, 0x00000033},	// SDIN1_VOL (0x33)
	{0x022c,  0,  1, 0x00000000},	// SDIN1_EN (0x00)
	{0x022c,  1,  1, 0x00000000},	// SDIN2_EN (0x00)
	{0x022c,  2,  1, 0x00000000},	// SDOUT1_EN (0x00)
	{0x022c,  3,  1, 0x00000000},	// SDOUT2_EN (0x00)
	{0x022c,  4,  1, 0x00000000},	// MUTE_B (0x00)
	{0x022c,  5,  1, 0x00000000},	// BLF_EN (0x00)
	{0x022c,  6,  1, 0x00000000},	// TRANS_MODE (0x00)
	{0x022c,  8,  8, 0x00000033},	// DAC_VOL (0x33)
	{0x022c, 16,  8, 0x00000033},	// LINEIN_VOL (0x33)
	{0x0230, 16,  5, 0x00000004},	// BEEP_VOL (0x04)
	{0x0230, 24,  6, 0x00000010},	// BEEP_FREQ (0x10)
	{0x0230, 31,  1, 0x00000000},	// BEEP_ON (0x00)
	{0x0234,  0,  1, 0x00000001},	// M_SPCLKERR1 (0x01)
	{0x0234,  1,  1, 0x00000001},	// M_SPCLKERR2 (0x01)
	{0x0240,  0,  7, 0x00000000},	// ADC1L_VOL (0x00)
	{0x0240,  8,  7, 0x00000000},	// ADC1R_VOL (0x00)
	{0x0240, 16,  7, 0x00000000},	// ADC2L_VOL (0x00)
	{0x0240, 24,  7, 0x00000000},	// ADC2R_VOL (0x00)
	{0x0300,  0,  8, 0x00000000},	// SMS_INTIM (0x00)
	{0x0304,  0,  3, 0x00000000},	// DNC2_AVF (0x00)
	{0x0304,  4,  1, 0x00000000},	// DNC2_MONION1 (0x00)
	{0x0304,  5,  1, 0x00000000},	// DNC2_MONIEN1 (0x00)
	{0x0304,  6,  1, 0x00000000},	// DNC2_MONION0 (0x00)
	{0x0304,  7,  1, 0x00000000},	// DNC2_MONIEN0 (0x00)
	{0x0304,  8,  3, 0x00000000},	// DNC1_AVF (0x00)
	{0x0304, 12,  1, 0x00000000},	// DNC1_MONION1 (0x00)
	{0x0304, 13,  1, 0x00000000},	// DNC1_MONIEN1 (0x00)
	{0x0304, 14,  1, 0x00000000},	// DNC1_MONION0 (0x00)
	{0x0304, 15,  1, 0x00000000},	// DNC1_MONIEN0 (0x00)
	{0x0304, 16,  3, 0x00000000},	// DNC2_CFMD (0x00)
	{0x0304, 20,  1, 0x00000000},	// DNC2_ESS (0x00)
	{0x0304, 21,  1, 0x00000000},	// DNC2_ZWR (0x00)
	{0x0304, 22,  1, 0x00000001},	// DNC2_MUTE (0x01)
	{0x0304, 23,  1, 0x00000000},	// DNC2_START (0x00)
	{0x0304, 24,  3, 0x00000000},	// DNC1_CFMD (0x00)
	{0x0304, 28,  1, 0x00000000},	// DNC1_ESS (0x00)
	{0x0304, 29,  1, 0x00000000},	// DNC1_ZWR (0x00)
	{0x0304, 30,  1, 0x00000001},	// DNC1_MUTE (0x01)
	{0x0304, 31,  1, 0x00000000},	// DNC1_START (0x00)
	{0x0308, 16,  1, 0x00000000},	// DNC_STB (0x00)
	{0x0308, 22,  2, 0x00000001},	// DCMFS_34 (0x01)
	{0x0308, 29,  1, 0x00000000},	// DNC_512 (0x00)
	{0x0308, 30,  2, 0x00000001},	// DCMFS (0x01)
	{0x030c,  0, 16, 0x00000000},	// DNC1_CANVOL1 (0x0000)
	{0x030c, 16, 16, 0x00000000},	// DNC1_CANVOL0 (0x0000)
	{0x0310,  0, 16, 0x00000000},	// DNC2_CANVOL1 (0x0000)
	{0x0310, 16, 16, 0x00000000},	// DNC2_CANVOL0 (0x0000)
	{0x0314,  0, 16, 0x00000000},	// DNC1_MONVOL1 (0x0000)
	{0x0314, 16, 16, 0x00000000},	// DNC1_MONVOL0 (0x0000)
	{0x0318,  0, 16, 0x00000000},	// DNC2_MONVOL1 (0x0000)
	{0x0318, 16, 16, 0x00000000},	// DNC2_MONVOL0 (0x0000)
	{0x031c,  0, 16, 0x00000000},	// DNC1_ALGAIN1 (0x0000)
	{0x031c, 16, 16, 0x00000000},	// DNC1_ALGAIN0 (0x0000)
	{0x0320,  0, 16, 0x00000000},	// DNC2_ALGAIN1 (0x0000)
	{0x0320, 16, 16, 0x00000000},	// DNC2_ALGAIN0 (0x0000)
	{0x0324, 24,  8, 0x00000000},	// DNC_PHD (0x00)
	{0x0328,  8,  5, 0x0000001f},	// DNC1_LIMIYT (0x1f)
	{0x0328, 15,  1, 0x00000000},	// DNC1_LMTON0 (0x00)
	{0x0328, 16,  5, 0x00000000},	// DNC1_LIMITR (0x00)
	{0x0328, 24,  5, 0x00000000},	// DNC1_LIMITA (0x00)
	{0x0328, 30,  2, 0x00000000},	// DNC1_INSTMD (0x00)
	{0x032c,  8,  5, 0x0000001f},	// DNC2_LIMIYT (0x1f)
	{0x032c, 15,  1, 0x00000000},	// DNC2_LMTON0 (0x00)
	{0x032c, 16,  5, 0x00000000},	// DNC2_LIMITR (0x00)
	{0x032c, 24,  5, 0x00000000},	// DNC2_LIMITA (0x00)
	{0x032c, 30,  2, 0x00000000},	// DNC2_INSTMD (0x00)
	{0x0330,  0, 16, 0x00000100},	// ANC_FALVL (0x0100)
	{0x0330, 24,  1, 0x00000000},	// ANC_TST (0x00)
	{0x0330, 25,  1, 0x00000000},	// ANC_FATST (0x00)
	{0x0330, 26,  1, 0x00000000},	// ENVREG_RESET (0x00)
	{0x0330, 30,  2, 0x00000000},	// ANC_CHSEL (0x00)
	{0x0334,  8,  2, 0x00000000},	// ANC_TR (0x00)
	{0x0334, 10,  2, 0x00000000},	// ANC_TA (0x00)
	{0x0334, 16,  1, 0x00000000},	// ANC_SOUT (0x00)
	{0x0334, 17,  3, 0x00000003},	// ANC_FASPN (0x03)
	{0x0334, 20,  1, 0x00000000},	// ANC_ZWR (0x00)
	{0x0334, 21,  1, 0x00000001},	// ANC_MUTE (0x01)
	{0x0334, 22,  1, 0x00000000},	// ANC_START (0x00)
	{0x0334, 23,  1, 0x00000000},	// ANC_FASTART (0x00)
	{0x0334, 24,  3, 0x00000000},	// ANC_FAWTB (0x00)
	{0x0334, 28,  3, 0x00000000},	// ANC_FAWTA (0x00)
	{0x0338,  0, 16, 0x00000000},	// ANC_ENV1 (0x0000)
	{0x0338, 16, 16, 0x00000000},	// ANC_ENV0 (0x0000)
	{0x033c,  8,  4, 0x00000000},	// ANC_CURST (0x00)
	{0x033c, 12,  2, 0x00000000},	// ANC_FAST (0x00)
	{0x033c, 16, 16, 0x00000000},	// ANC_ENV2 (0x0000)
	{0x0340,  0,  4, 0x00000000},	// NS_AMMD (0x00)
	{0x0340,  8,  8, 0x000000ff},	// BPGAIN (0xff)
	{0x0340, 16,  4, 0x00000000},	// BPSEL (0x00)
	{0x0340, 21,  1, 0x00000000},	// NSDI (0x00)
	{0x0340, 22,  1, 0x00000000},	// NSII (0x00)
	{0x0340, 23,  1, 0x00000000},	// BPON (0x00)
	{0x0340, 24,  3, 0x00000002},	// NSMS (0x02)
	{0x0340, 27,  1, 0x00000000},	// CHSEL (0x00)
	{0x0340, 29,  1, 0x00000000},	// NSADJON (0x00)
	{0x0340, 30,  1, 0x00000000},	// NSX2 (0x00)
	{0x0340, 31,  1, 0x00000001},	// NSPMUTE (0x01)
	{0x0344,  0, 20, 0x00000000},	// NSDD (0x000000)
	{0x0344, 20,  4, 0x00000000},	// OUT2DLY (0x00)
	{0x0348,  0, 20, 0x00000000},	// NSAD (0x000000)
	{0x0348, 20,  2, 0x00000001},	// PWMMD (0x01)
	{0x0348, 22,  2, 0x00000000},	// NSAS (0x00)
	{0x034c, 16,  8, 0x00000000},	// NSADJ (0x00)
	{0x034c, 24,  8, 0x00000000},	// VCONT (0x00)
	{0x0400,  0,  6, 0x00000000},	// TEST_OUT (0x00)
	{0x0400,  6,  1, 0x00000000},	// RI_TEST_OUT_SEL0 (0x00)
	{0x0400,  7,  1, 0x00000000},	// RI_TEST_OUT_SEL1 (0x00)
	{0x0400,  8,  8, 0x00000000},	// TEST_IN (0x00)
	{0x0400, 16,  1, 0x00000000},	// S_RESET (0x00)
	{0x0400, 19,  1, 0x00000001},	// HALT_INHIBIT (0x01)
	{0x0400, 21,  1, 0x00000000},	// FSRDBGMD (0x00)
	{0x0400, 22,  1, 0x00000000},	// BEEP_TEST (0x00)
	{0x0400, 23,  1, 0x00000000},	// ARWPHSET (0x00)
	{0x0400, 28,  1, 0x00000000},	// DSPRAM4_CLR (0x00)
	{0x0400, 29,  1, 0x00000000},	// DSPRAM3_CLR (0x00)
	{0x0400, 30,  1, 0x00000000},	// DSPRAM2_CLR (0x00)
	{0x0400, 31,  1, 0x00000000},	// DSPRAM1_CLR (0x00)
	{0x0404,  8,  7, 0x00000010},	// ALC_DELAY (0x10)
	{0x0404, 15,  1, 0x00000000},	// ALC_ALG (0x00)
	{0x0404, 16,  4, 0x00000000},	// ARC_TIMER (0x00)
	{0x0404, 20,  2, 0x00000002},	// ARC_DLY (0x02)
	{0x0404, 23,  1, 0x00000001},	// SPC_AWEIGHT (0x01)
	{0x0408,  0, 24, 0x00400000},	// SPC_ALC_ATTACK (0x400000)
	{0x040c,  0, 24, 0x00000100},	// SPC_ALC_RELEASE (0x000100)
	{0x0410,  0, 24, 0x000141b3},	// ALC_LPF (0x0141b3)
	{0x0414,  0, 24, 0x00000000},	// SPC_ENERGY (0x000000)
	{0x0418, 16, 16, 0x00000000},	// W_RSRV (0x0000)
	{0x041c,  0,  8, 0x00000000},	// R_RSRV (0x00)
	{0x0500,  0,  1, 0x00000000},	// SER_MODE (0x00)
	{0x0500, 16,  1, 0x00000000},	// PDM_OUT_EN (0x00)
	{0x0500, 24,  1, 0x00000000},	// FS_CLK_EN (0x00)
	{0x0504,  0,  3, 0x00000007},	// SEL_OUT4_R (0x07)
	{0x0504,  4,  3, 0x00000006},	// SEL_OUT4_L (0x06)
	{0x0504,  8,  3, 0x00000005},	// SEL_OUT3_R (0x05)
	{0x0504, 12,  3, 0x00000004},	// SEL_OUT3_L (0x04)
	{0x0504, 16,  3, 0x00000003},	// SEL_OUT2_R (0x03)
	{0x0504, 20,  3, 0x00000002},	// SEL_OUT2_L (0x02)
	{0x0504, 24,  3, 0x00000001},	// SEL_OUT1_R (0x01)
	{0x0504, 28,  3, 0x00000000},	// SEL_OUT1_L (0x00)
	{0x0580,  0,  1, 0x00000000},	// OUTEN_MIC1L_B (0x00)
	{0x0580,  1,  1, 0x00000000},	// OUTEN_MIC1R_B (0x00)
	{0x0580,  2,  1, 0x00000000},	// OUTEN_MIC2L_B (0x00)
	{0x0580,  3,  1, 0x00000000},	// OUTEN_MIC2R_B (0x00)
	{0x0580,  4,  1, 0x00000000},	// OUTEN_MIC1L_A (0x00)
	{0x0580,  5,  1, 0x00000000},	// OUTEN_MIC1R_A (0x00)
	{0x0580,  6,  1, 0x00000000},	// OUTEN_MIC2L_A (0x00)
	{0x0580,  7,  1, 0x00000000},	// OUTEN_MIC2R_A (0x00)
	{0x0580, 16,  2, 0x00000000},	// SEL_OUTF (0x00)
	{0x0580, 20,  1, 0x00000000},	// SEL_INF (0x00)
	{0x0580, 24,  1, 0x00000000},	// SEL_DECIM (0x00)
	{0x0600,  0, 24, 0x00200000},	// DEQ_COEF_1B0 (0x200000)
	{0x0600, 31,  1, 0x00000000},	// DEQ_EN (0x00)
	{0x0604,  0, 24, 0x00000000},	// DEQ_COEF_1B1 (0x000000)
	{0x0608,  0, 24, 0x00000000},	// DEQ_COEF_1B2 (0x000000)
	{0x060c,  0, 24, 0x00000000},	// DEQ_COEF_1A1 (0x000000)
	{0x0610,  0, 24, 0x00000000},	// DEQ_COEF_1A2 (0x000000)
	{0x0614,  0, 24, 0x00200000},	// DEQ_COEF_2B0 (0x200000)
	{0x0618,  0, 24, 0x00000000},	// DEQ_COEF_2B1 (0x000000)
	{0x061c,  0, 24, 0x00000000},	// DEQ_COEF_2B2 (0x000000)
	{0x0620,  0, 24, 0x00000000},	// DEQ_COEF_2A1 (0x000000)
	{0x0624,  0, 24, 0x00000000},	// DEQ_COEF_2A2 (0x000000)
	{0x0628,  0, 24, 0x00200000},	// DEQ_COEF_3B0 (0x200000)
	{0x062c,  0, 24, 0x00000000},	// DEQ_COEF_3B1 (0x000000)
	{0x0630,  0, 24, 0x00000000},	// DEQ_COEF_3B2 (0x000000)
	{0x0634,  0, 24, 0x00000000},	// DEQ_COEF_3A1 (0x000000)
	{0x0638,  0, 24, 0x00000000},	// DEQ_COEF_3A2 (0x000000)
	{0x063c,  0, 24, 0x00200000},	// DEQ_COEF_4B0 (0x200000)
	{0x0640,  0, 24, 0x00000000},	// DEQ_COEF_4B1 (0x000000)
	{0x0644,  0, 24, 0x00000000},	// DEQ_COEF_4B2 (0x000000)
	{0x0648,  0, 24, 0x00000000},	// DEQ_COEF_4A1 (0x000000)
	{0x064c,  0, 24, 0x00000000},	// DEQ_COEF_4A2 (0x000000)
	{0x0650,  0, 24, 0x00200000},	// DEQ_COEF_5B0 (0x200000)
	{0x0654,  0, 24, 0x00000000},	// DEQ_COEF_5B1 (0x000000)
	{0x0658,  0, 24, 0x00000000},	// DEQ_COEF_5B2 (0x000000)
	{0x065c,  0, 24, 0x00000000},	// DEQ_COEF_5A1 (0x000000)
	{0x0660,  0, 24, 0x00000000},	// DEQ_COEF_5A2 (0x000000)
	{0x0664,  0, 24, 0x00200000},	// DEQ_COEF_6B0 (0x200000)
	{0x0668,  0, 24, 0x00000000},	// DEQ_COEF_6B1 (0x000000)
	{0x066c,  0, 24, 0x00000000},	// DEQ_COEF_6B2 (0x000000)
	{0x0670,  0, 24, 0x00000000},	// DEQ_COEF_6A1 (0x000000)
	{0x0674,  0, 24, 0x00000000},	// DEQ_COEF_6A2 (0x000000)
	{0x0678,  0,  1, 0x00000000},	// LR_SWAP1 (0x000000)
	{0x0678,  1,  1, 0x00000000},	// LR_SWAP2 (0x000000)
	{0x0700,  0,  1, 0x00000000},	// DUMMY_0 (0x00)
	{0x0700,  1,  1, 0x00000000},	// DUMMY_1 (0x00)
	{0x0700,  2,  1, 0x00000000},	// DUMMY_2 (0x00)
	{0x0700,  3,  1, 0x00000000},	// DUMMY_3 (0x00)
	{0x0700,  4,  1, 0x00000000},	// DUMMY_4 (0x00)
	{0x0700,  5,  1, 0x00000000},	// DUMMY_5 (0x00)
	{0x0700,  6,  1, 0x00000000},	// DUMMY_6 (0x00)
	{0x0700,  7,  1, 0x00000000},	// DUMMY_7 (0x00)
	{0x0700,  8,  1, 0x00000000},	// DUMMY_8 (0x00)
	{0x0700,  9,  1, 0x00000000},	// DUMMY_9 (0x00)
	{0x0700, 10,  1, 0x00000000},	// DUMMY_10 (0x00)
	{0x0700, 11,  1, 0x00000000},	// DUMMY_11 (0x00)
	{0x0700, 12,  1, 0x00000000},	// DUMMY_12 (0x00)
	{0x0700, 13,  1, 0x00000000},	// DUMMY_13 (0x00)
	{0x0700, 14,  1, 0x00000000},	// DUMMY_14 (0x00)
	{0x0700, 15,  1, 0x00000000},	// DUMMY_15 (0x00)
	{0x0700, 16,  1, 0x00000000},	// DUMMY_16 (0x00)
	{0x0700, 17,  1, 0x00000000},	// DUMMY_17 (0x00)
	{0x0700, 18,  1, 0x00000000},	// DUMMY_18 (0x00)
	{0x0700, 19,  1, 0x00000000},	// DUMMY_19 (0x00)
	{0x0700, 20,  1, 0x00000000},	// DUMMY_20 (0x00)
	{0x0700, 21,  1, 0x00000000},	// DUMMY_21 (0x00)
	{0x0700, 22,  1, 0x00000000},	// DUMMY_22 (0x00)
	{0x0700, 23,  1, 0x00000000},	// DUMMY_23 (0x00)
	{0x0700, 24,  1, 0x00000000},	// DUMMY_24 (0x00)
	{0x0700, 25,  1, 0x00000000},	// DUMMY_25 (0x00)
	{0x0700, 26,  1, 0x00000000},	// DUMMY_26 (0x00)
	{0x0700, 27,  1, 0x00000000},	// DUMMY_27 (0x00)
	{0x0700, 28,  1, 0x00000000},	// DUMMY_28 (0x00)
	{0x0700, 29,  1, 0x00000000},	// DUMMY_29 (0x00)
	{0x0700, 30,  1, 0x00000000},	// DUMMY_30 (0x00)
	{0x0700, 31,  1, 0x00000000},	// DUMMY_31 (0x00)
	{0x0780,  0,  1, 0x00000000},	// RAM_RW_EN (0x00)
};
