<stg><name>test_state_buffer</name>


<trans_list>

<trans id="2618" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="4" to="270">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="2"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="4" to="261">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="!0"/>
<literal name="op_type" val="!1"/>
<literal name="op_type" val="!2"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="4" to="268">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
<literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
<literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="5" to="266">
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="5" to="262">
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="1"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="8" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln1085" val="0"/>
<literal name="icmp_ln113_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="12" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln1085_1" val="0"/>
<literal name="icmp_ln113_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2641" from="13" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2643" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2644" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2646" from="16" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln1085_2" val="0"/>
<literal name="icmp_ln113_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2647" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2649" from="17" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2650" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2651" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2652" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2654" from="20" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln1085_3" val="0"/>
<literal name="icmp_ln113_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2655" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2657" from="21" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2658" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2659" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2660" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2662" from="24" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln1085_4" val="0"/>
<literal name="icmp_ln113_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2663" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2665" from="25" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2666" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2667" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2668" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2670" from="28" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln1085_5" val="0"/>
<literal name="icmp_ln113_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2671" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2673" from="29" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2674" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2675" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2676" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2678" from="32" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln1085_6" val="0"/>
<literal name="icmp_ln113_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2679" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2681" from="33" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2682" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2683" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2684" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2686" from="36" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln1085_7" val="0"/>
<literal name="icmp_ln113_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2687" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2689" from="37" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2690" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2691" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2692" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2694" from="40" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln1085_8" val="0"/>
<literal name="icmp_ln113_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2695" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2697" from="41" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2698" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2699" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2700" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2702" from="44" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln1085_9" val="0"/>
<literal name="icmp_ln113_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2703" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2705" from="45" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2706" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2707" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2708" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2710" from="48" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln1085_10" val="0"/>
<literal name="icmp_ln113_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2711" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2713" from="49" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2714" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2715" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2716" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2718" from="52" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln1085_11" val="0"/>
<literal name="icmp_ln113_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2719" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2721" from="53" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2722" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2723" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2724" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2726" from="56" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln1085_12" val="0"/>
<literal name="icmp_ln113_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2727" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2729" from="57" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2730" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2731" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2732" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2734" from="60" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln1085_13" val="0"/>
<literal name="icmp_ln113_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2735" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2737" from="61" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2738" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2739" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2740" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2742" from="64" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln1085_14" val="0"/>
<literal name="icmp_ln113_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2743" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_14" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2745" from="65" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2746" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2747" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2748" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2750" from="68" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln1085_15" val="0"/>
<literal name="icmp_ln113_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2751" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2753" from="69" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2754" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2755" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2756" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2758" from="72" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln1085_16" val="0"/>
<literal name="icmp_ln113_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2759" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_16" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2761" from="73" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2762" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2763" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2764" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2766" from="76" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln1085_17" val="0"/>
<literal name="icmp_ln113_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2767" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2769" from="77" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2770" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2771" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2772" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2774" from="80" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln1085_18" val="0"/>
<literal name="icmp_ln113_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2775" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2777" from="81" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2778" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2779" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2780" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="84" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln1085_19" val="0"/>
<literal name="icmp_ln113_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="85" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="88" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln1085_20" val="0"/>
<literal name="icmp_ln113_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_20" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="89" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="92" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln1085_21" val="0"/>
<literal name="icmp_ln113_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="93" to="96">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="93" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="96" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln1085_22" val="0"/>
<literal name="icmp_ln113_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="96" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_22" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="97" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="100" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln1085_23" val="0"/>
<literal name="icmp_ln113_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="101" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="104" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln1085_24" val="0"/>
<literal name="icmp_ln113_49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_24" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="105" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="108" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln1085_25" val="0"/>
<literal name="icmp_ln113_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="109" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="112" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln1085_26" val="0"/>
<literal name="icmp_ln113_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="112" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="113" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="113" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2844" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="116" to="114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln1085_27" val="0"/>
<literal name="icmp_ln113_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2847" from="116" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="117" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="117" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="120" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln1085_28" val="0"/>
<literal name="icmp_ln113_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_28" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="121" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2858" from="121" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2859" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2860" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="124" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln1085_29" val="0"/>
<literal name="icmp_ln113_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2863" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2865" from="125" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2866" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="128" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln1085_30" val="0"/>
<literal name="icmp_ln113_61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_30" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="129" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2874" from="129" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2878" from="132" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln1085_31" val="0"/>
<literal name="icmp_ln113_63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="132" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="133" to="136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2882" from="133" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="136" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln1085_32" val="0"/>
<literal name="icmp_ln113_65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="136" to="137">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_32" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="137" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="137" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2891" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2894" from="140" to="138">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln1085_33" val="0"/>
<literal name="icmp_ln113_67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="140" to="141">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="141" to="144">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="141" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2899" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2902" from="144" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln1085_34" val="0"/>
<literal name="icmp_ln113_69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="144" to="145">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_69" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_34" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2905" from="145" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="145" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2908" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2910" from="148" to="146">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln1085_35" val="0"/>
<literal name="icmp_ln113_71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="148" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_71" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="149" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2914" from="149" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="152" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln1085_36" val="0"/>
<literal name="icmp_ln113_73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="152" to="153">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_73" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_36" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="153" to="156">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="153" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2923" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2924" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="156" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln1085_37" val="0"/>
<literal name="icmp_ln113_75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="156" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_75" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="157" to="160">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="157" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="160" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln1085_38" val="0"/>
<literal name="icmp_ln113_77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="160" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_77" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_38" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="161" to="164">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="161" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="164" to="162">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln1085_39" val="0"/>
<literal name="icmp_ln113_79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2943" from="164" to="165">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_79" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="165" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="168" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln1085_40" val="0"/>
<literal name="icmp_ln113_81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="168" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_81" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_40" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="169" to="172">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2954" from="169" to="170">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2955" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="172" to="170">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln1085_41" val="0"/>
<literal name="icmp_ln113_83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2959" from="172" to="173">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_83" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2961" from="173" to="176">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2962" from="173" to="174">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2963" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2966" from="176" to="174">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln1085_42" val="0"/>
<literal name="icmp_ln113_85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="176" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_42" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_84" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2969" from="177" to="180">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2970" from="177" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2971" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2972" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="180" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln1085_43" val="0"/>
<literal name="icmp_ln113_87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="180" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_87" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="181" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="181" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2979" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2980" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2982" from="184" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln1085_44" val="0"/>
<literal name="icmp_ln113_89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2983" from="184" to="185">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_89" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_44" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2985" from="185" to="188">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2986" from="185" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2987" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2988" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2990" from="188" to="186">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln1085_45" val="0"/>
<literal name="icmp_ln113_91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2991" from="188" to="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_91" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="189" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2994" from="189" to="190">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2995" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2996" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2998" from="192" to="190">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln1085_46" val="0"/>
<literal name="icmp_ln113_93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2999" from="192" to="193">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_46" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3001" from="193" to="196">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3002" from="193" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3004" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3006" from="196" to="194">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln1085_47" val="0"/>
<literal name="icmp_ln113_95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3007" from="196" to="197">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_94" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3009" from="197" to="200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3010" from="197" to="198">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3012" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3014" from="200" to="198">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln1085_48" val="0"/>
<literal name="icmp_ln113_97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3015" from="200" to="201">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_97" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_48" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3017" from="201" to="204">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="201" to="202">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3019" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3022" from="204" to="202">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln1085_49" val="0"/>
<literal name="icmp_ln113_99" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3023" from="204" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_99" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3025" from="205" to="208">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3026" from="205" to="206">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3027" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3028" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3030" from="208" to="206">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln1085_50" val="0"/>
<literal name="icmp_ln113_101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3031" from="208" to="209">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_101" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_50" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_100" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3033" from="209" to="212">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3034" from="209" to="210">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3035" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3036" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="212" to="210">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln1085_51" val="0"/>
<literal name="icmp_ln113_103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="212" to="213">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_103" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3041" from="213" to="216">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3042" from="213" to="214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3043" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3044" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3046" from="216" to="214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln1085_52" val="0"/>
<literal name="icmp_ln113_105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="216" to="217">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_105" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_52" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="217" to="220">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3050" from="217" to="218">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3051" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3052" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3054" from="220" to="218">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln1085_53" val="0"/>
<literal name="icmp_ln113_107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3055" from="220" to="221">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3057" from="221" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="221" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3060" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="224" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln1085_54" val="0"/>
<literal name="icmp_ln113_109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3063" from="224" to="225">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_109" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="225" to="228">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="225" to="226">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3068" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="228" to="226">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln1085_55" val="0"/>
<literal name="icmp_ln113_111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="228" to="229">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_110" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="229" to="232">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="229" to="230">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="232" to="230">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln1085_56" val="0"/>
<literal name="icmp_ln113_113" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="232" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_113" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_56" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3081" from="233" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="233" to="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="236" to="234">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln1085_57" val="0"/>
<literal name="icmp_ln113_115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="236" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_115" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="237" to="240">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="237" to="238">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="240" to="238">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln1085_58" val="0"/>
<literal name="icmp_ln113_117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="240" to="241">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_117" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_58" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="241" to="244">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3098" from="241" to="242">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3102" from="244" to="242">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln1085_59" val="0"/>
<literal name="icmp_ln113_119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3103" from="244" to="245">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="245" to="248">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3106" from="245" to="246">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="248" to="246">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln1085_60" val="0"/>
<literal name="icmp_ln113_121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="248" to="249">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_121" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_60" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_120" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="249" to="252">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="249" to="250">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3115" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="252" to="250">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln1085_61" val="0"/>
<literal name="icmp_ln113_123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="252" to="253">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_123" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="253" to="256">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="253" to="254">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3126" from="256" to="254">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln1085_62" val="0"/>
<literal name="icmp_ln113_125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="256" to="257">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_125" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_62" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3129" from="257" to="260">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3130" from="257" to="258">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="260" to="258">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln1085_63" val="0"/>
<literal name="icmp_ln113_127" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="260" to="261">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_127" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="261" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3141" from="263" to="264">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="263" to="265">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="264" to="262">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="264" to="265">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3146" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="267" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3157" from="269" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3161" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="271" to="272">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="271" to="276">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3167" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="275" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %buffer_free_list_head = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_free_list_head"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %buffer_current_gvt_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="buffer_current_gvt_V"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %buffer_buffer_state_lvt_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_buffer_state_lvt_V"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %buffer_buffer_next = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_buffer_next"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %buffer_lp_heads = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_lp_heads"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %buffer_lp_heads_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_lp_heads_2"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %buffer_lp_sizes = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_lp_sizes"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %buffer_lp_sizes_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buffer_lp_sizes_2"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %call_ln0 = call void @test_state_buffer_Pipeline_VITIS_LOOP_34_1, i32 %buffer_buffer_next

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:21 %call_ln0 = call void @test_state_buffer_Pipeline_VITIS_LOOP_39_2, i32 %buffer_lp_sizes, i32 %buffer_lp_sizes_2, i32 %buffer_lp_heads, i32 %buffer_lp_heads_2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:146 %store_ln19 = store i32 0, i32 %buffer_free_list_head

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="288" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:18 %call_ln0 = call void @test_state_buffer_Pipeline_VITIS_LOOP_34_1, i32 %buffer_buffer_next

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
entry:21 %call_ln0 = call void @test_state_buffer_Pipeline_VITIS_LOOP_39_2, i32 %buffer_lp_sizes, i32 %buffer_lp_sizes_2, i32 %buffer_lp_heads, i32 %buffer_lp_heads_2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln11"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %in_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %in_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %this_lp_heads_addr = getelementptr i32 %buffer_lp_heads, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %this_lp_heads_1_addr = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %this_lp_sizes_addr = getelementptr i32 %buffer_lp_sizes, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %this_lp_sizes_1_addr = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %this_buffer_next_addr = getelementptr i32 %buffer_buffer_next, i64 0, i64 127

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
entry:20 %store_ln37 = store i32 4294967295, i7 %this_buffer_next_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %this_lp_heads_addr_1 = getelementptr i32 %buffer_lp_heads, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_1"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %this_lp_sizes_addr_1 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_1"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %this_lp_heads_1_addr_1 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_1"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %this_lp_sizes_1_addr_1 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %this_lp_heads_addr_2 = getelementptr i32 %buffer_lp_heads, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_2"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %this_lp_sizes_addr_2 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_2"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %this_lp_heads_1_addr_2 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_2"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %this_lp_sizes_1_addr_2 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_2"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %this_lp_heads_addr_3 = getelementptr i32 %buffer_lp_heads, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_3"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %this_lp_sizes_addr_3 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_3"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %this_lp_heads_1_addr_3 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_3"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %this_lp_sizes_1_addr_3 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_3"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %this_lp_heads_addr_4 = getelementptr i32 %buffer_lp_heads, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_4"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %this_lp_sizes_addr_4 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_4"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %this_lp_heads_1_addr_4 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_4"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %this_lp_sizes_1_addr_4 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_4"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %this_lp_heads_addr_5 = getelementptr i32 %buffer_lp_heads, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_5"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %this_lp_sizes_addr_5 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_5"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %this_lp_heads_1_addr_5 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_5"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %this_lp_sizes_1_addr_5 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_5"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %this_lp_heads_addr_6 = getelementptr i32 %buffer_lp_heads, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_6"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %this_lp_sizes_addr_6 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_6"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %this_lp_heads_1_addr_6 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_6"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %this_lp_sizes_1_addr_6 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_6"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %this_lp_heads_addr_7 = getelementptr i32 %buffer_lp_heads, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_7"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %this_lp_sizes_addr_7 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_7"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %this_lp_heads_1_addr_7 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_7"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %this_lp_sizes_1_addr_7 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_7"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %this_lp_heads_addr_8 = getelementptr i32 %buffer_lp_heads, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_8"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %this_lp_sizes_addr_8 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_8"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %this_lp_heads_1_addr_8 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_8"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %this_lp_sizes_1_addr_8 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_8"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %this_lp_heads_addr_9 = getelementptr i32 %buffer_lp_heads, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_9"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %this_lp_sizes_addr_9 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_9"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %this_lp_heads_1_addr_9 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_9"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %this_lp_sizes_1_addr_9 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_9"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %this_lp_heads_addr_10 = getelementptr i32 %buffer_lp_heads, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_10"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %this_lp_sizes_addr_10 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_10"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %this_lp_heads_1_addr_10 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_10"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %this_lp_sizes_1_addr_10 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_10"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %this_lp_heads_addr_11 = getelementptr i32 %buffer_lp_heads, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_11"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %this_lp_sizes_addr_11 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_11"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %this_lp_heads_1_addr_11 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_11"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %this_lp_sizes_1_addr_11 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_11"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %this_lp_heads_addr_12 = getelementptr i32 %buffer_lp_heads, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_12"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %this_lp_sizes_addr_12 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_12"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %this_lp_heads_1_addr_12 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_12"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %this_lp_sizes_1_addr_12 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_12"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %this_lp_heads_addr_13 = getelementptr i32 %buffer_lp_heads, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_13"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %this_lp_sizes_addr_13 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_13"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %this_lp_heads_1_addr_13 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_13"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %this_lp_sizes_1_addr_13 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_13"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %this_lp_heads_addr_14 = getelementptr i32 %buffer_lp_heads, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_14"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %this_lp_sizes_addr_14 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_14"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %this_lp_heads_1_addr_14 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_14"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %this_lp_sizes_1_addr_14 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_14"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %this_lp_heads_addr_15 = getelementptr i32 %buffer_lp_heads, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_15"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %this_lp_sizes_addr_15 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_15"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %this_lp_heads_1_addr_15 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_15"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:81 %this_lp_sizes_1_addr_15 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_15"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %this_lp_heads_addr_16 = getelementptr i32 %buffer_lp_heads, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_16"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %this_lp_sizes_addr_16 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_16"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84 %this_lp_heads_1_addr_16 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_16"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %this_lp_sizes_1_addr_16 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_16"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %this_lp_heads_addr_17 = getelementptr i32 %buffer_lp_heads, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_17"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %this_lp_sizes_addr_17 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_17"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %this_lp_heads_1_addr_17 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_17"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %this_lp_sizes_1_addr_17 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_17"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %this_lp_heads_addr_18 = getelementptr i32 %buffer_lp_heads, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_18"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %this_lp_sizes_addr_18 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_18"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %this_lp_heads_1_addr_18 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_18"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:93 %this_lp_sizes_1_addr_18 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_18"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %this_lp_heads_addr_19 = getelementptr i32 %buffer_lp_heads, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_19"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %this_lp_sizes_addr_19 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_19"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %this_lp_heads_1_addr_19 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_19"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %this_lp_sizes_1_addr_19 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_19"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %this_lp_heads_addr_20 = getelementptr i32 %buffer_lp_heads, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_20"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:99 %this_lp_sizes_addr_20 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_20"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:100 %this_lp_heads_1_addr_20 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_20"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101 %this_lp_sizes_1_addr_20 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_20"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %this_lp_heads_addr_21 = getelementptr i32 %buffer_lp_heads, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_21"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %this_lp_sizes_addr_21 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_21"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %this_lp_heads_1_addr_21 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_21"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %this_lp_sizes_1_addr_21 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_21"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %this_lp_heads_addr_22 = getelementptr i32 %buffer_lp_heads, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_22"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %this_lp_sizes_addr_22 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_22"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %this_lp_heads_1_addr_22 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_22"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %this_lp_sizes_1_addr_22 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_22"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110 %this_lp_heads_addr_23 = getelementptr i32 %buffer_lp_heads, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_23"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %this_lp_sizes_addr_23 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_23"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112 %this_lp_heads_1_addr_23 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_23"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %this_lp_sizes_1_addr_23 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_23"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %this_lp_heads_addr_24 = getelementptr i32 %buffer_lp_heads, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_24"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %this_lp_sizes_addr_24 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_24"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %this_lp_heads_1_addr_24 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_24"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %this_lp_sizes_1_addr_24 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_24"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %this_lp_heads_addr_25 = getelementptr i32 %buffer_lp_heads, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_25"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %this_lp_sizes_addr_25 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_25"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:120 %this_lp_heads_1_addr_25 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_25"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %this_lp_sizes_1_addr_25 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_25"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %this_lp_heads_addr_26 = getelementptr i32 %buffer_lp_heads, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_26"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %this_lp_sizes_addr_26 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_26"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %this_lp_heads_1_addr_26 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_26"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %this_lp_sizes_1_addr_26 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_26"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:126 %this_lp_heads_addr_27 = getelementptr i32 %buffer_lp_heads, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_27"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %this_lp_sizes_addr_27 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_27"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:128 %this_lp_heads_1_addr_27 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_27"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:129 %this_lp_sizes_1_addr_27 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_27"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:130 %this_lp_heads_addr_28 = getelementptr i32 %buffer_lp_heads, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_28"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %this_lp_sizes_addr_28 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_28"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %this_lp_heads_1_addr_28 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_28"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:133 %this_lp_sizes_1_addr_28 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_28"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:134 %this_lp_heads_addr_29 = getelementptr i32 %buffer_lp_heads, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_29"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:135 %this_lp_sizes_addr_29 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_29"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %this_lp_heads_1_addr_29 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_29"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %this_lp_sizes_1_addr_29 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_29"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:138 %this_lp_heads_addr_30 = getelementptr i32 %buffer_lp_heads, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_30"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %this_lp_sizes_addr_30 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_30"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %this_lp_heads_1_addr_30 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_30"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %this_lp_sizes_1_addr_30 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_30"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:142 %this_lp_heads_addr_31 = getelementptr i32 %buffer_lp_heads, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_31"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %this_lp_sizes_addr_31 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_31"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:144 %this_lp_heads_1_addr_31 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_31"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %this_lp_sizes_1_addr_31 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_31"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
entry:147 %br_ln19 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:0 %new_head = load i32 %buffer_free_list_head

]]></Node>
<StgValue><ssdm name="new_head"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="96" op_2_bw="32">
<![CDATA[
while.cond:1 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i96P128A, i96 %in_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:2 %br_ln19 = br i1 %tmp, void %while.end, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body:0 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="0">
<![CDATA[
while.body:2 %in_stream_read = read i96 @_ssdm_op_Read.axis.volatile.i96P128A, i96 %in_stream

]]></Node>
<StgValue><ssdm name="in_stream_read"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="96">
<![CDATA[
while.body:3 %op_type = trunc i96 %in_stream_read

]]></Node>
<StgValue><ssdm name="op_type"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
while.body:4 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i96, i96 %in_stream_read, i96 32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:5 %op_time_V = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %in_stream_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="op_time_V"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
while.body:6 %switch_ln23 = switch i32 %op_type, void %sw.epilog, i32 0, void %sw.bb, i32 1, void %sw.bb3, i32 2, void %for.body.i

]]></Node>
<StgValue><ssdm name="switch_ln23"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="5">
<![CDATA[
for.body.i:0 %current_5 = load i5 %this_lp_heads_addr

]]></Node>
<StgValue><ssdm name="current_5"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="5" op_0_bw="5" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb3:0 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i96.i32.i32, i96 %in_stream_read, i32 33, i32 37

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="64" op_0_bw="5">
<![CDATA[
sw.bb3:1 %zext_ln82 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3:2 %this_lp_heads_addr_32 = getelementptr i32 %buffer_lp_heads, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_32"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sw.bb3:3 %this_lp_heads_1_addr_32 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_32"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="5">
<![CDATA[
sw.bb3:4 %this_lp_heads_load = load i5 %this_lp_heads_addr_32

]]></Node>
<StgValue><ssdm name="this_lp_heads_load"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="5">
<![CDATA[
sw.bb3:5 %this_lp_heads_1_load = load i5 %this_lp_heads_1_addr_32

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_load"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:0 %icmp_ln48 = icmp_eq  i32 %new_head, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb:1 %br_ln48 = br i1 %icmp_ln48, void %if.end.i39, void %sw.bb.sw.epilog_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="64" op_0_bw="32">
<![CDATA[
if.end.i39:0 %zext_ln51 = zext i32 %new_head

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i39:1 %this_buffer_next_addr_1 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="7">
<![CDATA[
if.end.i39:2 %next_free = load i7 %this_buffer_next_addr_1

]]></Node>
<StgValue><ssdm name="next_free"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i39:3 %this_buffer_state_lvt_V_addr = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
if.end.i39:4 %store_ln52 = store i32 %op_time_V, i7 %this_buffer_state_lvt_V_addr

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="5" op_0_bw="5" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i39:5 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i96.i32.i32, i96 %in_stream_read, i32 33, i32 37

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="64" op_0_bw="5">
<![CDATA[
if.end.i39:6 %zext_ln54 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i39:7 %this_lp_heads_addr_33 = getelementptr i32 %buffer_lp_heads, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_33"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i39:8 %this_lp_heads_1_addr_33 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_33"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="5">
<![CDATA[
if.end.i39:9 %this_lp_heads_load_2 = load i5 %this_lp_heads_addr_33

]]></Node>
<StgValue><ssdm name="this_lp_heads_load_2"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="5">
<![CDATA[
if.end.i39:10 %this_lp_heads_1_load_1 = load i5 %this_lp_heads_1_addr_33

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_load_1"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
sw.bb.sw.epilog_crit_edge:0 %store_ln48 = store i32 4294967295, i32 %buffer_free_list_head

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="op_type" val="0"/>
<literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="0" op_0_bw="0">
<![CDATA[
sw.bb.sw.epilog_crit_edge:1 %br_ln48 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="7" op_0_bw="32">
<![CDATA[
while.end:0 %lp_id = alloca i32 1

]]></Node>
<StgValue><ssdm name="lp_id"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="32">
<![CDATA[
while.end:1 %buffer_current_gvt_V_load = load i32 %buffer_current_gvt_V

]]></Node>
<StgValue><ssdm name="buffer_current_gvt_V_load"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end:2 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 %buffer_current_gvt_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
while.end:3 %store_ln41 = store i7 0, i7 %lp_id

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="463" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="5">
<![CDATA[
for.body.i:0 %current_5 = load i5 %this_lp_heads_addr

]]></Node>
<StgValue><ssdm name="current_5"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:1 %icmp_ln113 = icmp_eq  i32 %current_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:2 %br_ln113 = br i1 %icmp_ln113, void %land.rhs.i.preheader, void %while.end.i

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
<literal name="icmp_ln113" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.preheader:0 %br_ln109 = br void %land.rhs.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="32" op_0_bw="5">
<![CDATA[
sw.bb3:4 %this_lp_heads_load = load i5 %this_lp_heads_addr_32

]]></Node>
<StgValue><ssdm name="this_lp_heads_load"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="32" op_0_bw="5">
<![CDATA[
sw.bb3:5 %this_lp_heads_1_load = load i5 %this_lp_heads_1_addr_32

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_load"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
sw.bb3:6 %current = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %this_lp_heads_load, i32 %this_lp_heads_1_load, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="current"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb3:7 %icmp_ln85 = icmp_eq  i32 %current, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb3:8 %br_ln85 = br i1 %icmp_ln85, void %land.rhs.i24.preheader, void %while.end.i29

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="1"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i24.preheader:0 %br_ln82 = br void %land.rhs.i24

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i:1 %current_4 = phi i32 %next_1, void %while.body.i, i32 %current_5, void %land.rhs.i.preheader

]]></Node>
<StgValue><ssdm name="current_4"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i:3 %zext_ln113 = zext i32 %current_4

]]></Node>
<StgValue><ssdm name="zext_ln113"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i:4 %this_buffer_state_lvt_V_addr_2 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_2"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i:5 %this_buffer_state_lvt_V_load_1 = load i7 %this_buffer_state_lvt_V_addr_2

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i:0 %removed_1 = phi i32 %removed_3, void %while.body.i, i32 0, void %land.rhs.i.preheader

]]></Node>
<StgValue><ssdm name="removed_1"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i:2 %current_0_i130144 = phi i32 %current_4, void %while.body.i, i32 %new_head, void %land.rhs.i.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130144"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i:5 %this_buffer_state_lvt_V_load_1 = load i7 %this_buffer_state_lvt_V_addr_2

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_1"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i:6 %icmp_ln1085 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_1, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085"/></StgValue>
</operation>

<operation id="481" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i:7 %removed_3 = add i32 %removed_1, i32 1

]]></Node>
<StgValue><ssdm name="removed_3"/></StgValue>
</operation>

<operation id="482" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i:8 %br_ln113 = br i1 %icmp_ln1085, void %while.body.i, void %while.end.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="483" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i:1 %this_buffer_next_addr_3 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_3"/></StgValue>
</operation>

<operation id="484" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="7">
<![CDATA[
while.body.i:2 %next_1 = load i7 %this_buffer_next_addr_3

]]></Node>
<StgValue><ssdm name="next_1"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i:4 %store_ln122 = store i32 %current_0_i130144, i7 %this_buffer_next_addr_3

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="486" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="7">
<![CDATA[
while.body.i:2 %next_1 = load i7 %this_buffer_next_addr_3

]]></Node>
<StgValue><ssdm name="next_1"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i:3 %store_ln117 = store i32 %next_1, i5 %this_lp_heads_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:5 %icmp_ln113_1 = icmp_eq  i32 %next_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_1"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln1085" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:6 %br_ln113 = br i1 %icmp_ln113_1, void %land.rhs.i, void %while.end.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln113_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln1085" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.loopexit:0 %current_0_i130_lcssa_ph = phi i32 %current_0_i130144, void %land.rhs.i, i32 %current_4, void %while.body.i

]]></Node>
<StgValue><ssdm name="current_0_i130_lcssa_ph"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln113_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln1085" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.loopexit:1 %removed_0_i_lcssa_ph = phi i32 %removed_1, void %land.rhs.i, i32 %removed_3, void %while.body.i

]]></Node>
<StgValue><ssdm name="removed_0_i_lcssa_ph"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln113_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113" val="0"/>
<literal name="icmp_ln1085" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.loopexit:2 %br_ln0 = br void %while.end.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="5">
<![CDATA[
while.end.i:2 %this_lp_sizes_load_1 = load i5 %this_lp_sizes_addr

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_1"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="5">
<![CDATA[
while.end.i:5 %current_8 = load i5 %this_lp_heads_1_addr

]]></Node>
<StgValue><ssdm name="current_8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="496" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i:0 %current_0_i130_lcssa = phi i32 %new_head, void %for.body.i, i32 %current_0_i130_lcssa_ph, void %while.end.i.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_lcssa"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i:1 %removed_0_i_lcssa = phi i32 0, void %for.body.i, i32 %removed_0_i_lcssa_ph, void %while.end.i.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_lcssa"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="5">
<![CDATA[
while.end.i:2 %this_lp_sizes_load_1 = load i5 %this_lp_sizes_addr

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_1"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i:3 %sub_ln129 = sub i32 %this_lp_sizes_load_1, i32 %removed_0_i_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i:4 %store_ln129 = store i32 %sub_ln129, i5 %this_lp_sizes_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="5">
<![CDATA[
while.end.i:5 %current_8 = load i5 %this_lp_heads_1_addr

]]></Node>
<StgValue><ssdm name="current_8"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i:6 %icmp_ln113_2 = icmp_eq  i32 %current_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_2"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i:7 %br_ln113 = br i1 %icmp_ln113_2, void %land.rhs.i.1.preheader, void %while.end.i.1

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.1.preheader:0 %br_ln109 = br void %land.rhs.i.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="505" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.1:1 %current_9 = phi i32 %next_2, void %while.body.i.1, i32 %current_8, void %land.rhs.i.1.preheader

]]></Node>
<StgValue><ssdm name="current_9"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.1:3 %zext_ln113_1 = zext i32 %current_9

]]></Node>
<StgValue><ssdm name="zext_ln113_1"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.1:4 %this_buffer_state_lvt_V_addr_3 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_3"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.1:5 %this_buffer_state_lvt_V_load_2 = load i7 %this_buffer_state_lvt_V_addr_3

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="509" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.1:0 %removed_4 = phi i32 %removed_5, void %while.body.i.1, i32 0, void %land.rhs.i.1.preheader

]]></Node>
<StgValue><ssdm name="removed_4"/></StgValue>
</operation>

<operation id="510" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.1:2 %current_0_i130_1151 = phi i32 %current_9, void %while.body.i.1, i32 %current_0_i130_lcssa, void %land.rhs.i.1.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_1151"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.1:5 %this_buffer_state_lvt_V_load_2 = load i7 %this_buffer_state_lvt_V_addr_3

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_2"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.1:6 %icmp_ln1085_1 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_2, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_1"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.1:7 %removed_5 = add i32 %removed_4, i32 1

]]></Node>
<StgValue><ssdm name="removed_5"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.1:8 %br_ln113 = br i1 %icmp_ln1085_1, void %while.body.i.1, void %while.end.i.1.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.1:1 %this_buffer_next_addr_4 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_1

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_4"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.1:2 %next_2 = load i7 %this_buffer_next_addr_4

]]></Node>
<StgValue><ssdm name="next_2"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.1:4 %store_ln122 = store i32 %current_0_i130_1151, i7 %this_buffer_next_addr_4

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="518" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln1085_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.1:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln1085_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.1:2 %next_2 = load i7 %this_buffer_next_addr_4

]]></Node>
<StgValue><ssdm name="next_2"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln1085_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.1:3 %store_ln117 = store i32 %next_2, i5 %this_lp_heads_1_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln1085_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.1:5 %icmp_ln113_3 = icmp_eq  i32 %next_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_3"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln1085_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.1:6 %br_ln113 = br i1 %icmp_ln113_3, void %land.rhs.i.1, void %while.end.i.1.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln113_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln1085_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.1.loopexit:0 %current_0_i130_1_lcssa_ph = phi i32 %current_9, void %while.body.i.1, i32 %current_0_i130_1151, void %land.rhs.i.1

]]></Node>
<StgValue><ssdm name="current_0_i130_1_lcssa_ph"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln113_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln1085_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.1.loopexit:1 %removed_0_i_1_lcssa_ph = phi i32 %removed_5, void %while.body.i.1, i32 %removed_4, void %land.rhs.i.1

]]></Node>
<StgValue><ssdm name="removed_0_i_1_lcssa_ph"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln113_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_2" val="0"/>
<literal name="icmp_ln1085_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.1.loopexit:2 %br_ln0 = br void %while.end.i.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.1:2 %this_lp_sizes_1_load_2 = load i5 %this_lp_sizes_1_addr

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_2"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.1:5 %current_11 = load i5 %this_lp_heads_addr_1

]]></Node>
<StgValue><ssdm name="current_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.1:0 %current_0_i130_1_lcssa = phi i32 %current_0_i130_lcssa, void %while.end.i, i32 %current_0_i130_1_lcssa_ph, void %while.end.i.1.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_1_lcssa"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.1:1 %removed_0_i_1_lcssa = phi i32 0, void %while.end.i, i32 %removed_0_i_1_lcssa_ph, void %while.end.i.1.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_1_lcssa"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.1:2 %this_lp_sizes_1_load_2 = load i5 %this_lp_sizes_1_addr

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_2"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.1:3 %sub_ln129_1 = sub i32 %this_lp_sizes_1_load_2, i32 %removed_0_i_1_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_1"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.1:4 %store_ln129 = store i32 %sub_ln129_1, i5 %this_lp_sizes_1_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.1:5 %current_11 = load i5 %this_lp_heads_addr_1

]]></Node>
<StgValue><ssdm name="current_11"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.1:6 %icmp_ln113_4 = icmp_eq  i32 %current_11, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_4"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.1:7 %br_ln113 = br i1 %icmp_ln113_4, void %land.rhs.i.2.preheader, void %while.end.i.2

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.2.preheader:0 %br_ln109 = br void %land.rhs.i.2

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.2:1 %current_12 = phi i32 %next_3, void %while.body.i.2, i32 %current_11, void %land.rhs.i.2.preheader

]]></Node>
<StgValue><ssdm name="current_12"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.2:3 %zext_ln113_2 = zext i32 %current_12

]]></Node>
<StgValue><ssdm name="zext_ln113_2"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.2:4 %this_buffer_state_lvt_V_addr_4 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_4"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.2:5 %this_buffer_state_lvt_V_load_3 = load i7 %this_buffer_state_lvt_V_addr_4

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="541" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.2:0 %removed_6 = phi i32 %removed_7, void %while.body.i.2, i32 0, void %land.rhs.i.2.preheader

]]></Node>
<StgValue><ssdm name="removed_6"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.2:2 %current_0_i130_2159 = phi i32 %current_12, void %while.body.i.2, i32 %current_0_i130_1_lcssa, void %land.rhs.i.2.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_2159"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.2:5 %this_buffer_state_lvt_V_load_3 = load i7 %this_buffer_state_lvt_V_addr_4

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_3"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.2:6 %icmp_ln1085_2 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_3, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_2"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.2:7 %removed_7 = add i32 %removed_6, i32 1

]]></Node>
<StgValue><ssdm name="removed_7"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.2:8 %br_ln113 = br i1 %icmp_ln1085_2, void %while.body.i.2, void %while.end.i.2.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.2:1 %this_buffer_next_addr_5 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_2

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_5"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.2:2 %next_3 = load i7 %this_buffer_next_addr_5

]]></Node>
<StgValue><ssdm name="next_3"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.2:4 %store_ln122 = store i32 %current_0_i130_2159, i7 %this_buffer_next_addr_5

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="550" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln1085_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.2:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="551" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln1085_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.2:2 %next_3 = load i7 %this_buffer_next_addr_5

]]></Node>
<StgValue><ssdm name="next_3"/></StgValue>
</operation>

<operation id="552" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln1085_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.2:3 %store_ln117 = store i32 %next_3, i5 %this_lp_heads_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="553" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln1085_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.2:5 %icmp_ln113_5 = icmp_eq  i32 %next_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_5"/></StgValue>
</operation>

<operation id="554" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln1085_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.2:6 %br_ln113 = br i1 %icmp_ln113_5, void %land.rhs.i.2, void %while.end.i.2.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="555" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln113_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln1085_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.2.loopexit:0 %current_0_i130_2_lcssa_ph = phi i32 %current_12, void %while.body.i.2, i32 %current_0_i130_2159, void %land.rhs.i.2

]]></Node>
<StgValue><ssdm name="current_0_i130_2_lcssa_ph"/></StgValue>
</operation>

<operation id="556" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln113_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln1085_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.2.loopexit:1 %removed_0_i_2_lcssa_ph = phi i32 %removed_7, void %while.body.i.2, i32 %removed_6, void %land.rhs.i.2

]]></Node>
<StgValue><ssdm name="removed_0_i_2_lcssa_ph"/></StgValue>
</operation>

<operation id="557" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln113_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_4" val="0"/>
<literal name="icmp_ln1085_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.2.loopexit:2 %br_ln0 = br void %while.end.i.2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="558" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.2:2 %this_lp_sizes_load_3 = load i5 %this_lp_sizes_addr_1

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_3"/></StgValue>
</operation>

<operation id="559" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.2:5 %current_14 = load i5 %this_lp_heads_1_addr_1

]]></Node>
<StgValue><ssdm name="current_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="560" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.2:0 %current_0_i130_2_lcssa = phi i32 %current_0_i130_1_lcssa, void %while.end.i.1, i32 %current_0_i130_2_lcssa_ph, void %while.end.i.2.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_2_lcssa"/></StgValue>
</operation>

<operation id="561" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.2:1 %removed_0_i_2_lcssa = phi i32 0, void %while.end.i.1, i32 %removed_0_i_2_lcssa_ph, void %while.end.i.2.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_2_lcssa"/></StgValue>
</operation>

<operation id="562" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.2:2 %this_lp_sizes_load_3 = load i5 %this_lp_sizes_addr_1

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_3"/></StgValue>
</operation>

<operation id="563" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.2:3 %sub_ln129_2 = sub i32 %this_lp_sizes_load_3, i32 %removed_0_i_2_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_2"/></StgValue>
</operation>

<operation id="564" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.2:4 %store_ln129 = store i32 %sub_ln129_2, i5 %this_lp_sizes_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="565" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.2:5 %current_14 = load i5 %this_lp_heads_1_addr_1

]]></Node>
<StgValue><ssdm name="current_14"/></StgValue>
</operation>

<operation id="566" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.2:6 %icmp_ln113_6 = icmp_eq  i32 %current_14, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_6"/></StgValue>
</operation>

<operation id="567" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.2:7 %br_ln113 = br i1 %icmp_ln113_6, void %land.rhs.i.3.preheader, void %while.end.i.3

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="568" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.3.preheader:0 %br_ln109 = br void %land.rhs.i.3

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.3:1 %current_15 = phi i32 %next_4, void %while.body.i.3, i32 %current_14, void %land.rhs.i.3.preheader

]]></Node>
<StgValue><ssdm name="current_15"/></StgValue>
</operation>

<operation id="570" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.3:3 %zext_ln113_3 = zext i32 %current_15

]]></Node>
<StgValue><ssdm name="zext_ln113_3"/></StgValue>
</operation>

<operation id="571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.3:4 %this_buffer_state_lvt_V_addr_5 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_5"/></StgValue>
</operation>

<operation id="572" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.3:5 %this_buffer_state_lvt_V_load_4 = load i7 %this_buffer_state_lvt_V_addr_5

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="573" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.3:0 %removed_8 = phi i32 %removed_9, void %while.body.i.3, i32 0, void %land.rhs.i.3.preheader

]]></Node>
<StgValue><ssdm name="removed_8"/></StgValue>
</operation>

<operation id="574" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.3:2 %current_0_i130_3167 = phi i32 %current_15, void %while.body.i.3, i32 %current_0_i130_2_lcssa, void %land.rhs.i.3.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_3167"/></StgValue>
</operation>

<operation id="575" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.3:5 %this_buffer_state_lvt_V_load_4 = load i7 %this_buffer_state_lvt_V_addr_5

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_4"/></StgValue>
</operation>

<operation id="576" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.3:6 %icmp_ln1085_3 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_4, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_3"/></StgValue>
</operation>

<operation id="577" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.3:7 %removed_9 = add i32 %removed_8, i32 1

]]></Node>
<StgValue><ssdm name="removed_9"/></StgValue>
</operation>

<operation id="578" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.3:8 %br_ln113 = br i1 %icmp_ln1085_3, void %while.body.i.3, void %while.end.i.3.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="579" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.3:1 %this_buffer_next_addr_6 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_3

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_6"/></StgValue>
</operation>

<operation id="580" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.3:2 %next_4 = load i7 %this_buffer_next_addr_6

]]></Node>
<StgValue><ssdm name="next_4"/></StgValue>
</operation>

<operation id="581" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.3:4 %store_ln122 = store i32 %current_0_i130_3167, i7 %this_buffer_next_addr_6

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="582" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln1085_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.3:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="583" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln1085_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.3:2 %next_4 = load i7 %this_buffer_next_addr_6

]]></Node>
<StgValue><ssdm name="next_4"/></StgValue>
</operation>

<operation id="584" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln1085_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.3:3 %store_ln117 = store i32 %next_4, i5 %this_lp_heads_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="585" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln1085_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.3:5 %icmp_ln113_7 = icmp_eq  i32 %next_4, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_7"/></StgValue>
</operation>

<operation id="586" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln1085_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.3:6 %br_ln113 = br i1 %icmp_ln113_7, void %land.rhs.i.3, void %while.end.i.3.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="587" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln113_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln1085_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.3.loopexit:0 %current_0_i130_3_lcssa_ph = phi i32 %current_15, void %while.body.i.3, i32 %current_0_i130_3167, void %land.rhs.i.3

]]></Node>
<StgValue><ssdm name="current_0_i130_3_lcssa_ph"/></StgValue>
</operation>

<operation id="588" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln113_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln1085_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.3.loopexit:1 %removed_0_i_3_lcssa_ph = phi i32 %removed_9, void %while.body.i.3, i32 %removed_8, void %land.rhs.i.3

]]></Node>
<StgValue><ssdm name="removed_0_i_3_lcssa_ph"/></StgValue>
</operation>

<operation id="589" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln113_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_6" val="0"/>
<literal name="icmp_ln1085_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.3.loopexit:2 %br_ln0 = br void %while.end.i.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="590" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.3:2 %this_lp_sizes_1_load_3 = load i5 %this_lp_sizes_1_addr_1

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_3"/></StgValue>
</operation>

<operation id="591" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.3:5 %current_17 = load i5 %this_lp_heads_addr_2

]]></Node>
<StgValue><ssdm name="current_17"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="592" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.3:0 %current_0_i130_3_lcssa = phi i32 %current_0_i130_2_lcssa, void %while.end.i.2, i32 %current_0_i130_3_lcssa_ph, void %while.end.i.3.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_3_lcssa"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.3:1 %removed_0_i_3_lcssa = phi i32 0, void %while.end.i.2, i32 %removed_0_i_3_lcssa_ph, void %while.end.i.3.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_3_lcssa"/></StgValue>
</operation>

<operation id="594" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.3:2 %this_lp_sizes_1_load_3 = load i5 %this_lp_sizes_1_addr_1

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_3"/></StgValue>
</operation>

<operation id="595" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.3:3 %sub_ln129_3 = sub i32 %this_lp_sizes_1_load_3, i32 %removed_0_i_3_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_3"/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.3:4 %store_ln129 = store i32 %sub_ln129_3, i5 %this_lp_sizes_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.3:5 %current_17 = load i5 %this_lp_heads_addr_2

]]></Node>
<StgValue><ssdm name="current_17"/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.3:6 %icmp_ln113_8 = icmp_eq  i32 %current_17, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_8"/></StgValue>
</operation>

<operation id="599" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.3:7 %br_ln113 = br i1 %icmp_ln113_8, void %land.rhs.i.4.preheader, void %while.end.i.4

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="600" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.4.preheader:0 %br_ln109 = br void %land.rhs.i.4

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="601" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.4:1 %current_18 = phi i32 %next_5, void %while.body.i.4, i32 %current_17, void %land.rhs.i.4.preheader

]]></Node>
<StgValue><ssdm name="current_18"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.4:3 %zext_ln113_4 = zext i32 %current_18

]]></Node>
<StgValue><ssdm name="zext_ln113_4"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.4:4 %this_buffer_state_lvt_V_addr_6 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_6"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.4:5 %this_buffer_state_lvt_V_load_5 = load i7 %this_buffer_state_lvt_V_addr_6

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.4:0 %removed_10 = phi i32 %removed_11, void %while.body.i.4, i32 0, void %land.rhs.i.4.preheader

]]></Node>
<StgValue><ssdm name="removed_10"/></StgValue>
</operation>

<operation id="606" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.4:2 %current_0_i130_4175 = phi i32 %current_18, void %while.body.i.4, i32 %current_0_i130_3_lcssa, void %land.rhs.i.4.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_4175"/></StgValue>
</operation>

<operation id="607" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.4:5 %this_buffer_state_lvt_V_load_5 = load i7 %this_buffer_state_lvt_V_addr_6

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_5"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.4:6 %icmp_ln1085_4 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_5, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_4"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.4:7 %removed_11 = add i32 %removed_10, i32 1

]]></Node>
<StgValue><ssdm name="removed_11"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.4:8 %br_ln113 = br i1 %icmp_ln1085_4, void %while.body.i.4, void %while.end.i.4.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.4:1 %this_buffer_next_addr_7 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_4

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_7"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.4:2 %next_5 = load i7 %this_buffer_next_addr_7

]]></Node>
<StgValue><ssdm name="next_5"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.4:4 %store_ln122 = store i32 %current_0_i130_4175, i7 %this_buffer_next_addr_7

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="614" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln1085_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.4:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln1085_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.4:2 %next_5 = load i7 %this_buffer_next_addr_7

]]></Node>
<StgValue><ssdm name="next_5"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln1085_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.4:3 %store_ln117 = store i32 %next_5, i5 %this_lp_heads_addr_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln1085_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.4:5 %icmp_ln113_9 = icmp_eq  i32 %next_5, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_9"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln1085_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.4:6 %br_ln113 = br i1 %icmp_ln113_9, void %land.rhs.i.4, void %while.end.i.4.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln113_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln1085_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.4.loopexit:0 %current_0_i130_4_lcssa_ph = phi i32 %current_18, void %while.body.i.4, i32 %current_0_i130_4175, void %land.rhs.i.4

]]></Node>
<StgValue><ssdm name="current_0_i130_4_lcssa_ph"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln113_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln1085_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.4.loopexit:1 %removed_0_i_4_lcssa_ph = phi i32 %removed_11, void %while.body.i.4, i32 %removed_10, void %land.rhs.i.4

]]></Node>
<StgValue><ssdm name="removed_0_i_4_lcssa_ph"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln113_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_8" val="0"/>
<literal name="icmp_ln1085_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.4.loopexit:2 %br_ln0 = br void %while.end.i.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.4:2 %this_lp_sizes_load_4 = load i5 %this_lp_sizes_addr_2

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_4"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.4:5 %current_20 = load i5 %this_lp_heads_1_addr_2

]]></Node>
<StgValue><ssdm name="current_20"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="624" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.4:0 %current_0_i130_4_lcssa = phi i32 %current_0_i130_3_lcssa, void %while.end.i.3, i32 %current_0_i130_4_lcssa_ph, void %while.end.i.4.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_4_lcssa"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.4:1 %removed_0_i_4_lcssa = phi i32 0, void %while.end.i.3, i32 %removed_0_i_4_lcssa_ph, void %while.end.i.4.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_4_lcssa"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.4:2 %this_lp_sizes_load_4 = load i5 %this_lp_sizes_addr_2

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_4"/></StgValue>
</operation>

<operation id="627" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.4:3 %sub_ln129_4 = sub i32 %this_lp_sizes_load_4, i32 %removed_0_i_4_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_4"/></StgValue>
</operation>

<operation id="628" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.4:4 %store_ln129 = store i32 %sub_ln129_4, i5 %this_lp_sizes_addr_2

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="629" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.4:5 %current_20 = load i5 %this_lp_heads_1_addr_2

]]></Node>
<StgValue><ssdm name="current_20"/></StgValue>
</operation>

<operation id="630" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.4:6 %icmp_ln113_10 = icmp_eq  i32 %current_20, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_10"/></StgValue>
</operation>

<operation id="631" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.4:7 %br_ln113 = br i1 %icmp_ln113_10, void %land.rhs.i.5.preheader, void %while.end.i.5

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="632" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.5.preheader:0 %br_ln109 = br void %land.rhs.i.5

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="633" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.5:1 %current_21 = phi i32 %next_6, void %while.body.i.5, i32 %current_20, void %land.rhs.i.5.preheader

]]></Node>
<StgValue><ssdm name="current_21"/></StgValue>
</operation>

<operation id="634" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.5:3 %zext_ln113_5 = zext i32 %current_21

]]></Node>
<StgValue><ssdm name="zext_ln113_5"/></StgValue>
</operation>

<operation id="635" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.5:4 %this_buffer_state_lvt_V_addr_7 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_5

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_7"/></StgValue>
</operation>

<operation id="636" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.5:5 %this_buffer_state_lvt_V_load_6 = load i7 %this_buffer_state_lvt_V_addr_7

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="637" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.5:0 %removed_12 = phi i32 %removed_13, void %while.body.i.5, i32 0, void %land.rhs.i.5.preheader

]]></Node>
<StgValue><ssdm name="removed_12"/></StgValue>
</operation>

<operation id="638" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.5:2 %current_0_i130_5183 = phi i32 %current_21, void %while.body.i.5, i32 %current_0_i130_4_lcssa, void %land.rhs.i.5.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_5183"/></StgValue>
</operation>

<operation id="639" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.5:5 %this_buffer_state_lvt_V_load_6 = load i7 %this_buffer_state_lvt_V_addr_7

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_6"/></StgValue>
</operation>

<operation id="640" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.5:6 %icmp_ln1085_5 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_6, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_5"/></StgValue>
</operation>

<operation id="641" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.5:7 %removed_13 = add i32 %removed_12, i32 1

]]></Node>
<StgValue><ssdm name="removed_13"/></StgValue>
</operation>

<operation id="642" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.5:8 %br_ln113 = br i1 %icmp_ln1085_5, void %while.body.i.5, void %while.end.i.5.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="643" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.5:1 %this_buffer_next_addr_8 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_5

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_8"/></StgValue>
</operation>

<operation id="644" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.5:2 %next_6 = load i7 %this_buffer_next_addr_8

]]></Node>
<StgValue><ssdm name="next_6"/></StgValue>
</operation>

<operation id="645" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.5:4 %store_ln122 = store i32 %current_0_i130_5183, i7 %this_buffer_next_addr_8

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="646" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln1085_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.5:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="647" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln1085_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.5:2 %next_6 = load i7 %this_buffer_next_addr_8

]]></Node>
<StgValue><ssdm name="next_6"/></StgValue>
</operation>

<operation id="648" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln1085_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.5:3 %store_ln117 = store i32 %next_6, i5 %this_lp_heads_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="649" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln1085_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.5:5 %icmp_ln113_11 = icmp_eq  i32 %next_6, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_11"/></StgValue>
</operation>

<operation id="650" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln1085_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.5:6 %br_ln113 = br i1 %icmp_ln113_11, void %land.rhs.i.5, void %while.end.i.5.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="651" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln113_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln1085_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.5.loopexit:0 %current_0_i130_5_lcssa_ph = phi i32 %current_21, void %while.body.i.5, i32 %current_0_i130_5183, void %land.rhs.i.5

]]></Node>
<StgValue><ssdm name="current_0_i130_5_lcssa_ph"/></StgValue>
</operation>

<operation id="652" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln113_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln1085_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.5.loopexit:1 %removed_0_i_5_lcssa_ph = phi i32 %removed_13, void %while.body.i.5, i32 %removed_12, void %land.rhs.i.5

]]></Node>
<StgValue><ssdm name="removed_0_i_5_lcssa_ph"/></StgValue>
</operation>

<operation id="653" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln113_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_10" val="0"/>
<literal name="icmp_ln1085_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.5.loopexit:2 %br_ln0 = br void %while.end.i.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="654" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.5:2 %this_lp_sizes_1_load_4 = load i5 %this_lp_sizes_1_addr_2

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_4"/></StgValue>
</operation>

<operation id="655" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_5" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.5:5 %current_23 = load i5 %this_lp_heads_addr_3

]]></Node>
<StgValue><ssdm name="current_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="656" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.5:0 %current_0_i130_5_lcssa = phi i32 %current_0_i130_4_lcssa, void %while.end.i.4, i32 %current_0_i130_5_lcssa_ph, void %while.end.i.5.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_5_lcssa"/></StgValue>
</operation>

<operation id="657" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.5:1 %removed_0_i_5_lcssa = phi i32 0, void %while.end.i.4, i32 %removed_0_i_5_lcssa_ph, void %while.end.i.5.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_5_lcssa"/></StgValue>
</operation>

<operation id="658" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.5:2 %this_lp_sizes_1_load_4 = load i5 %this_lp_sizes_1_addr_2

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_4"/></StgValue>
</operation>

<operation id="659" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.5:3 %sub_ln129_5 = sub i32 %this_lp_sizes_1_load_4, i32 %removed_0_i_5_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_5"/></StgValue>
</operation>

<operation id="660" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.5:4 %store_ln129 = store i32 %sub_ln129_5, i5 %this_lp_sizes_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="661" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.5:5 %current_23 = load i5 %this_lp_heads_addr_3

]]></Node>
<StgValue><ssdm name="current_23"/></StgValue>
</operation>

<operation id="662" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.5:6 %icmp_ln113_12 = icmp_eq  i32 %current_23, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_12"/></StgValue>
</operation>

<operation id="663" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.5:7 %br_ln113 = br i1 %icmp_ln113_12, void %land.rhs.i.6.preheader, void %while.end.i.6

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="664" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.6.preheader:0 %br_ln109 = br void %land.rhs.i.6

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="665" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.6:1 %current_24 = phi i32 %next_7, void %while.body.i.6, i32 %current_23, void %land.rhs.i.6.preheader

]]></Node>
<StgValue><ssdm name="current_24"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.6:3 %zext_ln113_6 = zext i32 %current_24

]]></Node>
<StgValue><ssdm name="zext_ln113_6"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.6:4 %this_buffer_state_lvt_V_addr_8 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_8"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.6:5 %this_buffer_state_lvt_V_load_7 = load i7 %this_buffer_state_lvt_V_addr_8

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_7"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="669" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.6:0 %removed_14 = phi i32 %removed_15, void %while.body.i.6, i32 0, void %land.rhs.i.6.preheader

]]></Node>
<StgValue><ssdm name="removed_14"/></StgValue>
</operation>

<operation id="670" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.6:2 %current_0_i130_6191 = phi i32 %current_24, void %while.body.i.6, i32 %current_0_i130_5_lcssa, void %land.rhs.i.6.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_6191"/></StgValue>
</operation>

<operation id="671" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.6:5 %this_buffer_state_lvt_V_load_7 = load i7 %this_buffer_state_lvt_V_addr_8

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_7"/></StgValue>
</operation>

<operation id="672" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.6:6 %icmp_ln1085_6 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_7, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_6"/></StgValue>
</operation>

<operation id="673" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.6:7 %removed_15 = add i32 %removed_14, i32 1

]]></Node>
<StgValue><ssdm name="removed_15"/></StgValue>
</operation>

<operation id="674" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.6:8 %br_ln113 = br i1 %icmp_ln1085_6, void %while.body.i.6, void %while.end.i.6.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="675" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.6:1 %this_buffer_next_addr_9 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_6

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_9"/></StgValue>
</operation>

<operation id="676" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.6:2 %next_7 = load i7 %this_buffer_next_addr_9

]]></Node>
<StgValue><ssdm name="next_7"/></StgValue>
</operation>

<operation id="677" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.6:4 %store_ln122 = store i32 %current_0_i130_6191, i7 %this_buffer_next_addr_9

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="678" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln1085_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.6:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln1085_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.6:2 %next_7 = load i7 %this_buffer_next_addr_9

]]></Node>
<StgValue><ssdm name="next_7"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln1085_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.6:3 %store_ln117 = store i32 %next_7, i5 %this_lp_heads_addr_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln1085_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.6:5 %icmp_ln113_13 = icmp_eq  i32 %next_7, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_13"/></StgValue>
</operation>

<operation id="682" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln1085_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.6:6 %br_ln113 = br i1 %icmp_ln113_13, void %land.rhs.i.6, void %while.end.i.6.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="683" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln113_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln1085_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.6.loopexit:0 %current_0_i130_6_lcssa_ph = phi i32 %current_24, void %while.body.i.6, i32 %current_0_i130_6191, void %land.rhs.i.6

]]></Node>
<StgValue><ssdm name="current_0_i130_6_lcssa_ph"/></StgValue>
</operation>

<operation id="684" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln113_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln1085_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.6.loopexit:1 %removed_0_i_6_lcssa_ph = phi i32 %removed_15, void %while.body.i.6, i32 %removed_14, void %land.rhs.i.6

]]></Node>
<StgValue><ssdm name="removed_0_i_6_lcssa_ph"/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln113_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_12" val="0"/>
<literal name="icmp_ln1085_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.6.loopexit:2 %br_ln0 = br void %while.end.i.6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="686" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.6:2 %this_lp_sizes_load_5 = load i5 %this_lp_sizes_addr_3

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_5"/></StgValue>
</operation>

<operation id="687" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_6" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.6:5 %current_26 = load i5 %this_lp_heads_1_addr_3

]]></Node>
<StgValue><ssdm name="current_26"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="688" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.6:0 %current_0_i130_6_lcssa = phi i32 %current_0_i130_5_lcssa, void %while.end.i.5, i32 %current_0_i130_6_lcssa_ph, void %while.end.i.6.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_6_lcssa"/></StgValue>
</operation>

<operation id="689" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.6:1 %removed_0_i_6_lcssa = phi i32 0, void %while.end.i.5, i32 %removed_0_i_6_lcssa_ph, void %while.end.i.6.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_6_lcssa"/></StgValue>
</operation>

<operation id="690" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.6:2 %this_lp_sizes_load_5 = load i5 %this_lp_sizes_addr_3

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_5"/></StgValue>
</operation>

<operation id="691" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.6:3 %sub_ln129_6 = sub i32 %this_lp_sizes_load_5, i32 %removed_0_i_6_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_6"/></StgValue>
</operation>

<operation id="692" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.6:4 %store_ln129 = store i32 %sub_ln129_6, i5 %this_lp_sizes_addr_3

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="693" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.6:5 %current_26 = load i5 %this_lp_heads_1_addr_3

]]></Node>
<StgValue><ssdm name="current_26"/></StgValue>
</operation>

<operation id="694" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.6:6 %icmp_ln113_14 = icmp_eq  i32 %current_26, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_14"/></StgValue>
</operation>

<operation id="695" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.6:7 %br_ln113 = br i1 %icmp_ln113_14, void %land.rhs.i.7.preheader, void %while.end.i.7

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="696" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.7.preheader:0 %br_ln109 = br void %land.rhs.i.7

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="697" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.7:1 %current_27 = phi i32 %next_8, void %while.body.i.7, i32 %current_26, void %land.rhs.i.7.preheader

]]></Node>
<StgValue><ssdm name="current_27"/></StgValue>
</operation>

<operation id="698" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.7:3 %zext_ln113_7 = zext i32 %current_27

]]></Node>
<StgValue><ssdm name="zext_ln113_7"/></StgValue>
</operation>

<operation id="699" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.7:4 %this_buffer_state_lvt_V_addr_9 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_9"/></StgValue>
</operation>

<operation id="700" st_id="34" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.7:5 %this_buffer_state_lvt_V_load_8 = load i7 %this_buffer_state_lvt_V_addr_9

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="701" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.7:0 %removed_16 = phi i32 %removed_17, void %while.body.i.7, i32 0, void %land.rhs.i.7.preheader

]]></Node>
<StgValue><ssdm name="removed_16"/></StgValue>
</operation>

<operation id="702" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.7:2 %current_0_i130_7199 = phi i32 %current_27, void %while.body.i.7, i32 %current_0_i130_6_lcssa, void %land.rhs.i.7.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_7199"/></StgValue>
</operation>

<operation id="703" st_id="35" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.7:5 %this_buffer_state_lvt_V_load_8 = load i7 %this_buffer_state_lvt_V_addr_9

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_8"/></StgValue>
</operation>

<operation id="704" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.7:6 %icmp_ln1085_7 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_8, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_7"/></StgValue>
</operation>

<operation id="705" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.7:7 %removed_17 = add i32 %removed_16, i32 1

]]></Node>
<StgValue><ssdm name="removed_17"/></StgValue>
</operation>

<operation id="706" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.7:8 %br_ln113 = br i1 %icmp_ln1085_7, void %while.body.i.7, void %while.end.i.7.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="707" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.7:1 %this_buffer_next_addr_10 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_7

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_10"/></StgValue>
</operation>

<operation id="708" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.7:2 %next_8 = load i7 %this_buffer_next_addr_10

]]></Node>
<StgValue><ssdm name="next_8"/></StgValue>
</operation>

<operation id="709" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.7:4 %store_ln122 = store i32 %current_0_i130_7199, i7 %this_buffer_next_addr_10

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="710" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln1085_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.7:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="711" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln1085_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.7:2 %next_8 = load i7 %this_buffer_next_addr_10

]]></Node>
<StgValue><ssdm name="next_8"/></StgValue>
</operation>

<operation id="712" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln1085_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.7:3 %store_ln117 = store i32 %next_8, i5 %this_lp_heads_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="713" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln1085_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.7:5 %icmp_ln113_15 = icmp_eq  i32 %next_8, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_15"/></StgValue>
</operation>

<operation id="714" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln1085_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.7:6 %br_ln113 = br i1 %icmp_ln113_15, void %land.rhs.i.7, void %while.end.i.7.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="715" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln113_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln1085_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.7.loopexit:0 %current_0_i130_7_lcssa_ph = phi i32 %current_27, void %while.body.i.7, i32 %current_0_i130_7199, void %land.rhs.i.7

]]></Node>
<StgValue><ssdm name="current_0_i130_7_lcssa_ph"/></StgValue>
</operation>

<operation id="716" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln113_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln1085_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.7.loopexit:1 %removed_0_i_7_lcssa_ph = phi i32 %removed_17, void %while.body.i.7, i32 %removed_16, void %land.rhs.i.7

]]></Node>
<StgValue><ssdm name="removed_0_i_7_lcssa_ph"/></StgValue>
</operation>

<operation id="717" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln113_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_14" val="0"/>
<literal name="icmp_ln1085_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.7.loopexit:2 %br_ln0 = br void %while.end.i.7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="718" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.7:2 %this_lp_sizes_1_load_5 = load i5 %this_lp_sizes_1_addr_3

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_5"/></StgValue>
</operation>

<operation id="719" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_7" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.7:5 %current_29 = load i5 %this_lp_heads_addr_4

]]></Node>
<StgValue><ssdm name="current_29"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="720" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.7:0 %current_0_i130_7_lcssa = phi i32 %current_0_i130_6_lcssa, void %while.end.i.6, i32 %current_0_i130_7_lcssa_ph, void %while.end.i.7.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_7_lcssa"/></StgValue>
</operation>

<operation id="721" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.7:1 %removed_0_i_7_lcssa = phi i32 0, void %while.end.i.6, i32 %removed_0_i_7_lcssa_ph, void %while.end.i.7.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_7_lcssa"/></StgValue>
</operation>

<operation id="722" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.7:2 %this_lp_sizes_1_load_5 = load i5 %this_lp_sizes_1_addr_3

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_5"/></StgValue>
</operation>

<operation id="723" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.7:3 %sub_ln129_7 = sub i32 %this_lp_sizes_1_load_5, i32 %removed_0_i_7_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_7"/></StgValue>
</operation>

<operation id="724" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.7:4 %store_ln129 = store i32 %sub_ln129_7, i5 %this_lp_sizes_1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="725" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.7:5 %current_29 = load i5 %this_lp_heads_addr_4

]]></Node>
<StgValue><ssdm name="current_29"/></StgValue>
</operation>

<operation id="726" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.7:6 %icmp_ln113_16 = icmp_eq  i32 %current_29, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_16"/></StgValue>
</operation>

<operation id="727" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.7:7 %br_ln113 = br i1 %icmp_ln113_16, void %land.rhs.i.8.preheader, void %while.end.i.8

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="728" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.8.preheader:0 %br_ln109 = br void %land.rhs.i.8

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="729" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.8:1 %current_30 = phi i32 %next_9, void %while.body.i.8, i32 %current_29, void %land.rhs.i.8.preheader

]]></Node>
<StgValue><ssdm name="current_30"/></StgValue>
</operation>

<operation id="730" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.8:3 %zext_ln113_8 = zext i32 %current_30

]]></Node>
<StgValue><ssdm name="zext_ln113_8"/></StgValue>
</operation>

<operation id="731" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.8:4 %this_buffer_state_lvt_V_addr_10 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_8

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_10"/></StgValue>
</operation>

<operation id="732" st_id="38" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.8:5 %this_buffer_state_lvt_V_load_9 = load i7 %this_buffer_state_lvt_V_addr_10

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_9"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="733" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.8:0 %removed_18 = phi i32 %removed_19, void %while.body.i.8, i32 0, void %land.rhs.i.8.preheader

]]></Node>
<StgValue><ssdm name="removed_18"/></StgValue>
</operation>

<operation id="734" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.8:2 %current_0_i130_8207 = phi i32 %current_30, void %while.body.i.8, i32 %current_0_i130_7_lcssa, void %land.rhs.i.8.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_8207"/></StgValue>
</operation>

<operation id="735" st_id="39" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.8:5 %this_buffer_state_lvt_V_load_9 = load i7 %this_buffer_state_lvt_V_addr_10

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_9"/></StgValue>
</operation>

<operation id="736" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.8:6 %icmp_ln1085_8 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_9, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_8"/></StgValue>
</operation>

<operation id="737" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.8:7 %removed_19 = add i32 %removed_18, i32 1

]]></Node>
<StgValue><ssdm name="removed_19"/></StgValue>
</operation>

<operation id="738" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.8:8 %br_ln113 = br i1 %icmp_ln1085_8, void %while.body.i.8, void %while.end.i.8.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="739" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.8:1 %this_buffer_next_addr_11 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_8

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_11"/></StgValue>
</operation>

<operation id="740" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.8:2 %next_9 = load i7 %this_buffer_next_addr_11

]]></Node>
<StgValue><ssdm name="next_9"/></StgValue>
</operation>

<operation id="741" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.8:4 %store_ln122 = store i32 %current_0_i130_8207, i7 %this_buffer_next_addr_11

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="742" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln1085_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.8:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="743" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln1085_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.8:2 %next_9 = load i7 %this_buffer_next_addr_11

]]></Node>
<StgValue><ssdm name="next_9"/></StgValue>
</operation>

<operation id="744" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln1085_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.8:3 %store_ln117 = store i32 %next_9, i5 %this_lp_heads_addr_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="745" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln1085_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.8:5 %icmp_ln113_17 = icmp_eq  i32 %next_9, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_17"/></StgValue>
</operation>

<operation id="746" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln1085_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.8:6 %br_ln113 = br i1 %icmp_ln113_17, void %land.rhs.i.8, void %while.end.i.8.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="747" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln113_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln1085_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.8.loopexit:0 %current_0_i130_8_lcssa_ph = phi i32 %current_30, void %while.body.i.8, i32 %current_0_i130_8207, void %land.rhs.i.8

]]></Node>
<StgValue><ssdm name="current_0_i130_8_lcssa_ph"/></StgValue>
</operation>

<operation id="748" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln113_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln1085_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.8.loopexit:1 %removed_0_i_8_lcssa_ph = phi i32 %removed_19, void %while.body.i.8, i32 %removed_18, void %land.rhs.i.8

]]></Node>
<StgValue><ssdm name="removed_0_i_8_lcssa_ph"/></StgValue>
</operation>

<operation id="749" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln113_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_16" val="0"/>
<literal name="icmp_ln1085_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.8.loopexit:2 %br_ln0 = br void %while.end.i.8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="750" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.8:2 %this_lp_sizes_load_6 = load i5 %this_lp_sizes_addr_4

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_6"/></StgValue>
</operation>

<operation id="751" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_8" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.8:5 %current_32 = load i5 %this_lp_heads_1_addr_4

]]></Node>
<StgValue><ssdm name="current_32"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="752" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.8:0 %current_0_i130_8_lcssa = phi i32 %current_0_i130_7_lcssa, void %while.end.i.7, i32 %current_0_i130_8_lcssa_ph, void %while.end.i.8.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_8_lcssa"/></StgValue>
</operation>

<operation id="753" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.8:1 %removed_0_i_8_lcssa = phi i32 0, void %while.end.i.7, i32 %removed_0_i_8_lcssa_ph, void %while.end.i.8.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_8_lcssa"/></StgValue>
</operation>

<operation id="754" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.8:2 %this_lp_sizes_load_6 = load i5 %this_lp_sizes_addr_4

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_6"/></StgValue>
</operation>

<operation id="755" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.8:3 %sub_ln129_8 = sub i32 %this_lp_sizes_load_6, i32 %removed_0_i_8_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_8"/></StgValue>
</operation>

<operation id="756" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.8:4 %store_ln129 = store i32 %sub_ln129_8, i5 %this_lp_sizes_addr_4

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="757" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.8:5 %current_32 = load i5 %this_lp_heads_1_addr_4

]]></Node>
<StgValue><ssdm name="current_32"/></StgValue>
</operation>

<operation id="758" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.8:6 %icmp_ln113_18 = icmp_eq  i32 %current_32, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_18"/></StgValue>
</operation>

<operation id="759" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.8:7 %br_ln113 = br i1 %icmp_ln113_18, void %land.rhs.i.9.preheader, void %while.end.i.9

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="760" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.9.preheader:0 %br_ln109 = br void %land.rhs.i.9

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="761" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.9:1 %current_33 = phi i32 %next_10, void %while.body.i.9, i32 %current_32, void %land.rhs.i.9.preheader

]]></Node>
<StgValue><ssdm name="current_33"/></StgValue>
</operation>

<operation id="762" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.9:3 %zext_ln113_9 = zext i32 %current_33

]]></Node>
<StgValue><ssdm name="zext_ln113_9"/></StgValue>
</operation>

<operation id="763" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.9:4 %this_buffer_state_lvt_V_addr_11 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_9

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_11"/></StgValue>
</operation>

<operation id="764" st_id="42" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.9:5 %this_buffer_state_lvt_V_load_10 = load i7 %this_buffer_state_lvt_V_addr_11

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_10"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="765" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.9:0 %removed_20 = phi i32 %removed_21, void %while.body.i.9, i32 0, void %land.rhs.i.9.preheader

]]></Node>
<StgValue><ssdm name="removed_20"/></StgValue>
</operation>

<operation id="766" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.9:2 %current_0_i130_9215 = phi i32 %current_33, void %while.body.i.9, i32 %current_0_i130_8_lcssa, void %land.rhs.i.9.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_9215"/></StgValue>
</operation>

<operation id="767" st_id="43" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.9:5 %this_buffer_state_lvt_V_load_10 = load i7 %this_buffer_state_lvt_V_addr_11

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_10"/></StgValue>
</operation>

<operation id="768" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.9:6 %icmp_ln1085_9 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_10, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_9"/></StgValue>
</operation>

<operation id="769" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.9:7 %removed_21 = add i32 %removed_20, i32 1

]]></Node>
<StgValue><ssdm name="removed_21"/></StgValue>
</operation>

<operation id="770" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.9:8 %br_ln113 = br i1 %icmp_ln1085_9, void %while.body.i.9, void %while.end.i.9.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="771" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.9:1 %this_buffer_next_addr_12 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_9

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_12"/></StgValue>
</operation>

<operation id="772" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.9:2 %next_10 = load i7 %this_buffer_next_addr_12

]]></Node>
<StgValue><ssdm name="next_10"/></StgValue>
</operation>

<operation id="773" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.9:4 %store_ln122 = store i32 %current_0_i130_9215, i7 %this_buffer_next_addr_12

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="774" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln1085_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.9:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="775" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln1085_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.9:2 %next_10 = load i7 %this_buffer_next_addr_12

]]></Node>
<StgValue><ssdm name="next_10"/></StgValue>
</operation>

<operation id="776" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln1085_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.9:3 %store_ln117 = store i32 %next_10, i5 %this_lp_heads_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="777" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln1085_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.9:5 %icmp_ln113_19 = icmp_eq  i32 %next_10, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_19"/></StgValue>
</operation>

<operation id="778" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln1085_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.9:6 %br_ln113 = br i1 %icmp_ln113_19, void %land.rhs.i.9, void %while.end.i.9.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="779" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln113_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln1085_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.9.loopexit:0 %current_0_i130_9_lcssa_ph = phi i32 %current_33, void %while.body.i.9, i32 %current_0_i130_9215, void %land.rhs.i.9

]]></Node>
<StgValue><ssdm name="current_0_i130_9_lcssa_ph"/></StgValue>
</operation>

<operation id="780" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln113_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln1085_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.9.loopexit:1 %removed_0_i_9_lcssa_ph = phi i32 %removed_21, void %while.body.i.9, i32 %removed_20, void %land.rhs.i.9

]]></Node>
<StgValue><ssdm name="removed_0_i_9_lcssa_ph"/></StgValue>
</operation>

<operation id="781" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln113_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_18" val="0"/>
<literal name="icmp_ln1085_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.9.loopexit:2 %br_ln0 = br void %while.end.i.9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="782" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.9:2 %this_lp_sizes_1_load_6 = load i5 %this_lp_sizes_1_addr_4

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_6"/></StgValue>
</operation>

<operation id="783" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_9" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.9:5 %current_35 = load i5 %this_lp_heads_addr_5

]]></Node>
<StgValue><ssdm name="current_35"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="784" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.9:0 %current_0_i130_9_lcssa = phi i32 %current_0_i130_8_lcssa, void %while.end.i.8, i32 %current_0_i130_9_lcssa_ph, void %while.end.i.9.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_9_lcssa"/></StgValue>
</operation>

<operation id="785" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.9:1 %removed_0_i_9_lcssa = phi i32 0, void %while.end.i.8, i32 %removed_0_i_9_lcssa_ph, void %while.end.i.9.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_9_lcssa"/></StgValue>
</operation>

<operation id="786" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.9:2 %this_lp_sizes_1_load_6 = load i5 %this_lp_sizes_1_addr_4

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_6"/></StgValue>
</operation>

<operation id="787" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.9:3 %sub_ln129_9 = sub i32 %this_lp_sizes_1_load_6, i32 %removed_0_i_9_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_9"/></StgValue>
</operation>

<operation id="788" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.9:4 %store_ln129 = store i32 %sub_ln129_9, i5 %this_lp_sizes_1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="789" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.9:5 %current_35 = load i5 %this_lp_heads_addr_5

]]></Node>
<StgValue><ssdm name="current_35"/></StgValue>
</operation>

<operation id="790" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.9:6 %icmp_ln113_20 = icmp_eq  i32 %current_35, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_20"/></StgValue>
</operation>

<operation id="791" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.9:7 %br_ln113 = br i1 %icmp_ln113_20, void %land.rhs.i.10.preheader, void %while.end.i.10

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="792" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.10.preheader:0 %br_ln109 = br void %land.rhs.i.10

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="793" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.10:1 %current_36 = phi i32 %next_11, void %while.body.i.10, i32 %current_35, void %land.rhs.i.10.preheader

]]></Node>
<StgValue><ssdm name="current_36"/></StgValue>
</operation>

<operation id="794" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.10:3 %zext_ln113_10 = zext i32 %current_36

]]></Node>
<StgValue><ssdm name="zext_ln113_10"/></StgValue>
</operation>

<operation id="795" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.10:4 %this_buffer_state_lvt_V_addr_12 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_10

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_12"/></StgValue>
</operation>

<operation id="796" st_id="46" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.10:5 %this_buffer_state_lvt_V_load_11 = load i7 %this_buffer_state_lvt_V_addr_12

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_11"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="797" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.10:0 %removed_22 = phi i32 %removed_23, void %while.body.i.10, i32 0, void %land.rhs.i.10.preheader

]]></Node>
<StgValue><ssdm name="removed_22"/></StgValue>
</operation>

<operation id="798" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.10:2 %current_0_i130_10223 = phi i32 %current_36, void %while.body.i.10, i32 %current_0_i130_9_lcssa, void %land.rhs.i.10.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_10223"/></StgValue>
</operation>

<operation id="799" st_id="47" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.10:5 %this_buffer_state_lvt_V_load_11 = load i7 %this_buffer_state_lvt_V_addr_12

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_11"/></StgValue>
</operation>

<operation id="800" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.10:6 %icmp_ln1085_10 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_11, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_10"/></StgValue>
</operation>

<operation id="801" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.10:7 %removed_23 = add i32 %removed_22, i32 1

]]></Node>
<StgValue><ssdm name="removed_23"/></StgValue>
</operation>

<operation id="802" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.10:8 %br_ln113 = br i1 %icmp_ln1085_10, void %while.body.i.10, void %while.end.i.10.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="803" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.10:1 %this_buffer_next_addr_13 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_10

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_13"/></StgValue>
</operation>

<operation id="804" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.10:2 %next_11 = load i7 %this_buffer_next_addr_13

]]></Node>
<StgValue><ssdm name="next_11"/></StgValue>
</operation>

<operation id="805" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.10:4 %store_ln122 = store i32 %current_0_i130_10223, i7 %this_buffer_next_addr_13

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="806" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln1085_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.10:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="807" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln1085_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.10:2 %next_11 = load i7 %this_buffer_next_addr_13

]]></Node>
<StgValue><ssdm name="next_11"/></StgValue>
</operation>

<operation id="808" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln1085_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.10:3 %store_ln117 = store i32 %next_11, i5 %this_lp_heads_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="809" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln1085_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.10:5 %icmp_ln113_21 = icmp_eq  i32 %next_11, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_21"/></StgValue>
</operation>

<operation id="810" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln1085_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.10:6 %br_ln113 = br i1 %icmp_ln113_21, void %land.rhs.i.10, void %while.end.i.10.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="811" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln113_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln1085_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.10.loopexit:0 %current_0_i130_10_lcssa_ph = phi i32 %current_36, void %while.body.i.10, i32 %current_0_i130_10223, void %land.rhs.i.10

]]></Node>
<StgValue><ssdm name="current_0_i130_10_lcssa_ph"/></StgValue>
</operation>

<operation id="812" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln113_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln1085_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.10.loopexit:1 %removed_0_i_10_lcssa_ph = phi i32 %removed_23, void %while.body.i.10, i32 %removed_22, void %land.rhs.i.10

]]></Node>
<StgValue><ssdm name="removed_0_i_10_lcssa_ph"/></StgValue>
</operation>

<operation id="813" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln113_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_20" val="0"/>
<literal name="icmp_ln1085_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.10.loopexit:2 %br_ln0 = br void %while.end.i.10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="814" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.10:2 %this_lp_sizes_load_7 = load i5 %this_lp_sizes_addr_5

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_7"/></StgValue>
</operation>

<operation id="815" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_10" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.10:5 %current_38 = load i5 %this_lp_heads_1_addr_5

]]></Node>
<StgValue><ssdm name="current_38"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="816" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.10:0 %current_0_i130_10_lcssa = phi i32 %current_0_i130_9_lcssa, void %while.end.i.9, i32 %current_0_i130_10_lcssa_ph, void %while.end.i.10.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_10_lcssa"/></StgValue>
</operation>

<operation id="817" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.10:1 %removed_0_i_10_lcssa = phi i32 0, void %while.end.i.9, i32 %removed_0_i_10_lcssa_ph, void %while.end.i.10.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_10_lcssa"/></StgValue>
</operation>

<operation id="818" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.10:2 %this_lp_sizes_load_7 = load i5 %this_lp_sizes_addr_5

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_7"/></StgValue>
</operation>

<operation id="819" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.10:3 %sub_ln129_10 = sub i32 %this_lp_sizes_load_7, i32 %removed_0_i_10_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_10"/></StgValue>
</operation>

<operation id="820" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.10:4 %store_ln129 = store i32 %sub_ln129_10, i5 %this_lp_sizes_addr_5

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="821" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.10:5 %current_38 = load i5 %this_lp_heads_1_addr_5

]]></Node>
<StgValue><ssdm name="current_38"/></StgValue>
</operation>

<operation id="822" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.10:6 %icmp_ln113_22 = icmp_eq  i32 %current_38, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_22"/></StgValue>
</operation>

<operation id="823" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.10:7 %br_ln113 = br i1 %icmp_ln113_22, void %land.rhs.i.11.preheader, void %while.end.i.11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="824" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.11.preheader:0 %br_ln109 = br void %land.rhs.i.11

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="825" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.11:1 %current_39 = phi i32 %next_12, void %while.body.i.11, i32 %current_38, void %land.rhs.i.11.preheader

]]></Node>
<StgValue><ssdm name="current_39"/></StgValue>
</operation>

<operation id="826" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.11:3 %zext_ln113_11 = zext i32 %current_39

]]></Node>
<StgValue><ssdm name="zext_ln113_11"/></StgValue>
</operation>

<operation id="827" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.11:4 %this_buffer_state_lvt_V_addr_13 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_11

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_13"/></StgValue>
</operation>

<operation id="828" st_id="50" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.11:5 %this_buffer_state_lvt_V_load_12 = load i7 %this_buffer_state_lvt_V_addr_13

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_12"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="829" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.11:0 %removed_24 = phi i32 %removed_25, void %while.body.i.11, i32 0, void %land.rhs.i.11.preheader

]]></Node>
<StgValue><ssdm name="removed_24"/></StgValue>
</operation>

<operation id="830" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.11:2 %current_0_i130_11231 = phi i32 %current_39, void %while.body.i.11, i32 %current_0_i130_10_lcssa, void %land.rhs.i.11.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_11231"/></StgValue>
</operation>

<operation id="831" st_id="51" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.11:5 %this_buffer_state_lvt_V_load_12 = load i7 %this_buffer_state_lvt_V_addr_13

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_12"/></StgValue>
</operation>

<operation id="832" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.11:6 %icmp_ln1085_11 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_12, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_11"/></StgValue>
</operation>

<operation id="833" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.11:7 %removed_25 = add i32 %removed_24, i32 1

]]></Node>
<StgValue><ssdm name="removed_25"/></StgValue>
</operation>

<operation id="834" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.11:8 %br_ln113 = br i1 %icmp_ln1085_11, void %while.body.i.11, void %while.end.i.11.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="835" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.11:1 %this_buffer_next_addr_14 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_11

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_14"/></StgValue>
</operation>

<operation id="836" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.11:2 %next_12 = load i7 %this_buffer_next_addr_14

]]></Node>
<StgValue><ssdm name="next_12"/></StgValue>
</operation>

<operation id="837" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.11:4 %store_ln122 = store i32 %current_0_i130_11231, i7 %this_buffer_next_addr_14

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="838" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln1085_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.11:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="839" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln1085_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.11:2 %next_12 = load i7 %this_buffer_next_addr_14

]]></Node>
<StgValue><ssdm name="next_12"/></StgValue>
</operation>

<operation id="840" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln1085_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.11:3 %store_ln117 = store i32 %next_12, i5 %this_lp_heads_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="841" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln1085_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.11:5 %icmp_ln113_23 = icmp_eq  i32 %next_12, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_23"/></StgValue>
</operation>

<operation id="842" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln1085_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.11:6 %br_ln113 = br i1 %icmp_ln113_23, void %land.rhs.i.11, void %while.end.i.11.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="843" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln113_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln1085_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.11.loopexit:0 %current_0_i130_11_lcssa_ph = phi i32 %current_39, void %while.body.i.11, i32 %current_0_i130_11231, void %land.rhs.i.11

]]></Node>
<StgValue><ssdm name="current_0_i130_11_lcssa_ph"/></StgValue>
</operation>

<operation id="844" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln113_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln1085_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.11.loopexit:1 %removed_0_i_11_lcssa_ph = phi i32 %removed_25, void %while.body.i.11, i32 %removed_24, void %land.rhs.i.11

]]></Node>
<StgValue><ssdm name="removed_0_i_11_lcssa_ph"/></StgValue>
</operation>

<operation id="845" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln113_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_22" val="0"/>
<literal name="icmp_ln1085_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.11.loopexit:2 %br_ln0 = br void %while.end.i.11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="846" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.11:2 %this_lp_sizes_1_load_7 = load i5 %this_lp_sizes_1_addr_5

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_7"/></StgValue>
</operation>

<operation id="847" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_11" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.11:5 %current_41 = load i5 %this_lp_heads_addr_6

]]></Node>
<StgValue><ssdm name="current_41"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="848" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.11:0 %current_0_i130_11_lcssa = phi i32 %current_0_i130_10_lcssa, void %while.end.i.10, i32 %current_0_i130_11_lcssa_ph, void %while.end.i.11.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_11_lcssa"/></StgValue>
</operation>

<operation id="849" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.11:1 %removed_0_i_11_lcssa = phi i32 0, void %while.end.i.10, i32 %removed_0_i_11_lcssa_ph, void %while.end.i.11.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_11_lcssa"/></StgValue>
</operation>

<operation id="850" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.11:2 %this_lp_sizes_1_load_7 = load i5 %this_lp_sizes_1_addr_5

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_7"/></StgValue>
</operation>

<operation id="851" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.11:3 %sub_ln129_11 = sub i32 %this_lp_sizes_1_load_7, i32 %removed_0_i_11_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_11"/></StgValue>
</operation>

<operation id="852" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.11:4 %store_ln129 = store i32 %sub_ln129_11, i5 %this_lp_sizes_1_addr_5

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="853" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.11:5 %current_41 = load i5 %this_lp_heads_addr_6

]]></Node>
<StgValue><ssdm name="current_41"/></StgValue>
</operation>

<operation id="854" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.11:6 %icmp_ln113_24 = icmp_eq  i32 %current_41, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_24"/></StgValue>
</operation>

<operation id="855" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.11:7 %br_ln113 = br i1 %icmp_ln113_24, void %land.rhs.i.12.preheader, void %while.end.i.12

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="856" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.12.preheader:0 %br_ln109 = br void %land.rhs.i.12

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="857" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.12:1 %current_42 = phi i32 %next_13, void %while.body.i.12, i32 %current_41, void %land.rhs.i.12.preheader

]]></Node>
<StgValue><ssdm name="current_42"/></StgValue>
</operation>

<operation id="858" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.12:3 %zext_ln113_12 = zext i32 %current_42

]]></Node>
<StgValue><ssdm name="zext_ln113_12"/></StgValue>
</operation>

<operation id="859" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.12:4 %this_buffer_state_lvt_V_addr_14 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_12

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_14"/></StgValue>
</operation>

<operation id="860" st_id="54" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.12:5 %this_buffer_state_lvt_V_load_13 = load i7 %this_buffer_state_lvt_V_addr_14

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_13"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="861" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.12:0 %removed_26 = phi i32 %removed_27, void %while.body.i.12, i32 0, void %land.rhs.i.12.preheader

]]></Node>
<StgValue><ssdm name="removed_26"/></StgValue>
</operation>

<operation id="862" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.12:2 %current_0_i130_12239 = phi i32 %current_42, void %while.body.i.12, i32 %current_0_i130_11_lcssa, void %land.rhs.i.12.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_12239"/></StgValue>
</operation>

<operation id="863" st_id="55" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.12:5 %this_buffer_state_lvt_V_load_13 = load i7 %this_buffer_state_lvt_V_addr_14

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_13"/></StgValue>
</operation>

<operation id="864" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.12:6 %icmp_ln1085_12 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_13, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_12"/></StgValue>
</operation>

<operation id="865" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.12:7 %removed_27 = add i32 %removed_26, i32 1

]]></Node>
<StgValue><ssdm name="removed_27"/></StgValue>
</operation>

<operation id="866" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.12:8 %br_ln113 = br i1 %icmp_ln1085_12, void %while.body.i.12, void %while.end.i.12.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="867" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.12:1 %this_buffer_next_addr_15 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_12

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_15"/></StgValue>
</operation>

<operation id="868" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.12:2 %next_13 = load i7 %this_buffer_next_addr_15

]]></Node>
<StgValue><ssdm name="next_13"/></StgValue>
</operation>

<operation id="869" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.12:4 %store_ln122 = store i32 %current_0_i130_12239, i7 %this_buffer_next_addr_15

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="870" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln1085_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.12:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="871" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln1085_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.12:2 %next_13 = load i7 %this_buffer_next_addr_15

]]></Node>
<StgValue><ssdm name="next_13"/></StgValue>
</operation>

<operation id="872" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln1085_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.12:3 %store_ln117 = store i32 %next_13, i5 %this_lp_heads_addr_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="873" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln1085_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.12:5 %icmp_ln113_25 = icmp_eq  i32 %next_13, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_25"/></StgValue>
</operation>

<operation id="874" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln1085_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.12:6 %br_ln113 = br i1 %icmp_ln113_25, void %land.rhs.i.12, void %while.end.i.12.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="875" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln113_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln1085_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.12.loopexit:0 %current_0_i130_12_lcssa_ph = phi i32 %current_42, void %while.body.i.12, i32 %current_0_i130_12239, void %land.rhs.i.12

]]></Node>
<StgValue><ssdm name="current_0_i130_12_lcssa_ph"/></StgValue>
</operation>

<operation id="876" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln113_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln1085_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.12.loopexit:1 %removed_0_i_12_lcssa_ph = phi i32 %removed_27, void %while.body.i.12, i32 %removed_26, void %land.rhs.i.12

]]></Node>
<StgValue><ssdm name="removed_0_i_12_lcssa_ph"/></StgValue>
</operation>

<operation id="877" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln113_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_24" val="0"/>
<literal name="icmp_ln1085_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.12.loopexit:2 %br_ln0 = br void %while.end.i.12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="878" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.12:2 %this_lp_sizes_load_8 = load i5 %this_lp_sizes_addr_6

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_8"/></StgValue>
</operation>

<operation id="879" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_12" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.12:5 %current_44 = load i5 %this_lp_heads_1_addr_6

]]></Node>
<StgValue><ssdm name="current_44"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="880" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.12:0 %current_0_i130_12_lcssa = phi i32 %current_0_i130_11_lcssa, void %while.end.i.11, i32 %current_0_i130_12_lcssa_ph, void %while.end.i.12.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_12_lcssa"/></StgValue>
</operation>

<operation id="881" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.12:1 %removed_0_i_12_lcssa = phi i32 0, void %while.end.i.11, i32 %removed_0_i_12_lcssa_ph, void %while.end.i.12.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_12_lcssa"/></StgValue>
</operation>

<operation id="882" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.12:2 %this_lp_sizes_load_8 = load i5 %this_lp_sizes_addr_6

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_8"/></StgValue>
</operation>

<operation id="883" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.12:3 %sub_ln129_12 = sub i32 %this_lp_sizes_load_8, i32 %removed_0_i_12_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_12"/></StgValue>
</operation>

<operation id="884" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.12:4 %store_ln129 = store i32 %sub_ln129_12, i5 %this_lp_sizes_addr_6

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="885" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.12:5 %current_44 = load i5 %this_lp_heads_1_addr_6

]]></Node>
<StgValue><ssdm name="current_44"/></StgValue>
</operation>

<operation id="886" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.12:6 %icmp_ln113_26 = icmp_eq  i32 %current_44, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_26"/></StgValue>
</operation>

<operation id="887" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.12:7 %br_ln113 = br i1 %icmp_ln113_26, void %land.rhs.i.13.preheader, void %while.end.i.13

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="888" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.13.preheader:0 %br_ln109 = br void %land.rhs.i.13

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="889" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.13:1 %current_45 = phi i32 %next_14, void %while.body.i.13, i32 %current_44, void %land.rhs.i.13.preheader

]]></Node>
<StgValue><ssdm name="current_45"/></StgValue>
</operation>

<operation id="890" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.13:3 %zext_ln113_13 = zext i32 %current_45

]]></Node>
<StgValue><ssdm name="zext_ln113_13"/></StgValue>
</operation>

<operation id="891" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.13:4 %this_buffer_state_lvt_V_addr_15 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_13

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_15"/></StgValue>
</operation>

<operation id="892" st_id="58" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.13:5 %this_buffer_state_lvt_V_load_14 = load i7 %this_buffer_state_lvt_V_addr_15

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_14"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="893" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.13:0 %removed_28 = phi i32 %removed_29, void %while.body.i.13, i32 0, void %land.rhs.i.13.preheader

]]></Node>
<StgValue><ssdm name="removed_28"/></StgValue>
</operation>

<operation id="894" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.13:2 %current_0_i130_13247 = phi i32 %current_45, void %while.body.i.13, i32 %current_0_i130_12_lcssa, void %land.rhs.i.13.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_13247"/></StgValue>
</operation>

<operation id="895" st_id="59" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.13:5 %this_buffer_state_lvt_V_load_14 = load i7 %this_buffer_state_lvt_V_addr_15

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_14"/></StgValue>
</operation>

<operation id="896" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.13:6 %icmp_ln1085_13 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_14, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_13"/></StgValue>
</operation>

<operation id="897" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.13:7 %removed_29 = add i32 %removed_28, i32 1

]]></Node>
<StgValue><ssdm name="removed_29"/></StgValue>
</operation>

<operation id="898" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.13:8 %br_ln113 = br i1 %icmp_ln1085_13, void %while.body.i.13, void %while.end.i.13.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="899" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.13:1 %this_buffer_next_addr_16 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_13

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_16"/></StgValue>
</operation>

<operation id="900" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.13:2 %next_14 = load i7 %this_buffer_next_addr_16

]]></Node>
<StgValue><ssdm name="next_14"/></StgValue>
</operation>

<operation id="901" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.13:4 %store_ln122 = store i32 %current_0_i130_13247, i7 %this_buffer_next_addr_16

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="902" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln1085_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.13:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="903" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln1085_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.13:2 %next_14 = load i7 %this_buffer_next_addr_16

]]></Node>
<StgValue><ssdm name="next_14"/></StgValue>
</operation>

<operation id="904" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln1085_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.13:3 %store_ln117 = store i32 %next_14, i5 %this_lp_heads_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="905" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln1085_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.13:5 %icmp_ln113_27 = icmp_eq  i32 %next_14, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_27"/></StgValue>
</operation>

<operation id="906" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln1085_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.13:6 %br_ln113 = br i1 %icmp_ln113_27, void %land.rhs.i.13, void %while.end.i.13.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="907" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln113_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln1085_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.13.loopexit:0 %current_0_i130_13_lcssa_ph = phi i32 %current_45, void %while.body.i.13, i32 %current_0_i130_13247, void %land.rhs.i.13

]]></Node>
<StgValue><ssdm name="current_0_i130_13_lcssa_ph"/></StgValue>
</operation>

<operation id="908" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln113_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln1085_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.13.loopexit:1 %removed_0_i_13_lcssa_ph = phi i32 %removed_29, void %while.body.i.13, i32 %removed_28, void %land.rhs.i.13

]]></Node>
<StgValue><ssdm name="removed_0_i_13_lcssa_ph"/></StgValue>
</operation>

<operation id="909" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln113_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_26" val="0"/>
<literal name="icmp_ln1085_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.13.loopexit:2 %br_ln0 = br void %while.end.i.13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="910" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.13:2 %this_lp_sizes_1_load_8 = load i5 %this_lp_sizes_1_addr_6

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_8"/></StgValue>
</operation>

<operation id="911" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.13:5 %current_47 = load i5 %this_lp_heads_addr_7

]]></Node>
<StgValue><ssdm name="current_47"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="912" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.13:0 %current_0_i130_13_lcssa = phi i32 %current_0_i130_12_lcssa, void %while.end.i.12, i32 %current_0_i130_13_lcssa_ph, void %while.end.i.13.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_13_lcssa"/></StgValue>
</operation>

<operation id="913" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.13:1 %removed_0_i_13_lcssa = phi i32 0, void %while.end.i.12, i32 %removed_0_i_13_lcssa_ph, void %while.end.i.13.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_13_lcssa"/></StgValue>
</operation>

<operation id="914" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.13:2 %this_lp_sizes_1_load_8 = load i5 %this_lp_sizes_1_addr_6

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_8"/></StgValue>
</operation>

<operation id="915" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.13:3 %sub_ln129_13 = sub i32 %this_lp_sizes_1_load_8, i32 %removed_0_i_13_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_13"/></StgValue>
</operation>

<operation id="916" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.13:4 %store_ln129 = store i32 %sub_ln129_13, i5 %this_lp_sizes_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="917" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.13:5 %current_47 = load i5 %this_lp_heads_addr_7

]]></Node>
<StgValue><ssdm name="current_47"/></StgValue>
</operation>

<operation id="918" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.13:6 %icmp_ln113_28 = icmp_eq  i32 %current_47, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_28"/></StgValue>
</operation>

<operation id="919" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.13:7 %br_ln113 = br i1 %icmp_ln113_28, void %land.rhs.i.14.preheader, void %while.end.i.14

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="920" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.14.preheader:0 %br_ln109 = br void %land.rhs.i.14

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="921" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.14:1 %current_48 = phi i32 %next_15, void %while.body.i.14, i32 %current_47, void %land.rhs.i.14.preheader

]]></Node>
<StgValue><ssdm name="current_48"/></StgValue>
</operation>

<operation id="922" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.14:3 %zext_ln113_14 = zext i32 %current_48

]]></Node>
<StgValue><ssdm name="zext_ln113_14"/></StgValue>
</operation>

<operation id="923" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.14:4 %this_buffer_state_lvt_V_addr_16 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_14

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_16"/></StgValue>
</operation>

<operation id="924" st_id="62" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.14:5 %this_buffer_state_lvt_V_load_15 = load i7 %this_buffer_state_lvt_V_addr_16

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_15"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="925" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.14:0 %removed_30 = phi i32 %removed_31, void %while.body.i.14, i32 0, void %land.rhs.i.14.preheader

]]></Node>
<StgValue><ssdm name="removed_30"/></StgValue>
</operation>

<operation id="926" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.14:2 %current_0_i130_14255 = phi i32 %current_48, void %while.body.i.14, i32 %current_0_i130_13_lcssa, void %land.rhs.i.14.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_14255"/></StgValue>
</operation>

<operation id="927" st_id="63" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.14:5 %this_buffer_state_lvt_V_load_15 = load i7 %this_buffer_state_lvt_V_addr_16

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_15"/></StgValue>
</operation>

<operation id="928" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.14:6 %icmp_ln1085_14 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_15, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_14"/></StgValue>
</operation>

<operation id="929" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.14:7 %removed_31 = add i32 %removed_30, i32 1

]]></Node>
<StgValue><ssdm name="removed_31"/></StgValue>
</operation>

<operation id="930" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.14:8 %br_ln113 = br i1 %icmp_ln1085_14, void %while.body.i.14, void %while.end.i.14.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="931" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.14:1 %this_buffer_next_addr_17 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_14

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_17"/></StgValue>
</operation>

<operation id="932" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.14:2 %next_15 = load i7 %this_buffer_next_addr_17

]]></Node>
<StgValue><ssdm name="next_15"/></StgValue>
</operation>

<operation id="933" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.14:4 %store_ln122 = store i32 %current_0_i130_14255, i7 %this_buffer_next_addr_17

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="934" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln1085_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.14:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="935" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln1085_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.14:2 %next_15 = load i7 %this_buffer_next_addr_17

]]></Node>
<StgValue><ssdm name="next_15"/></StgValue>
</operation>

<operation id="936" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln1085_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.14:3 %store_ln117 = store i32 %next_15, i5 %this_lp_heads_addr_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="937" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln1085_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.14:5 %icmp_ln113_29 = icmp_eq  i32 %next_15, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_29"/></StgValue>
</operation>

<operation id="938" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln1085_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.14:6 %br_ln113 = br i1 %icmp_ln113_29, void %land.rhs.i.14, void %while.end.i.14.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="939" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln113_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln1085_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.14.loopexit:0 %current_0_i130_14_lcssa_ph = phi i32 %current_48, void %while.body.i.14, i32 %current_0_i130_14255, void %land.rhs.i.14

]]></Node>
<StgValue><ssdm name="current_0_i130_14_lcssa_ph"/></StgValue>
</operation>

<operation id="940" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln113_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln1085_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.14.loopexit:1 %removed_0_i_14_lcssa_ph = phi i32 %removed_31, void %while.body.i.14, i32 %removed_30, void %land.rhs.i.14

]]></Node>
<StgValue><ssdm name="removed_0_i_14_lcssa_ph"/></StgValue>
</operation>

<operation id="941" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln113_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_28" val="0"/>
<literal name="icmp_ln1085_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.14.loopexit:2 %br_ln0 = br void %while.end.i.14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="942" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_14" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.14:2 %this_lp_sizes_load_9 = load i5 %this_lp_sizes_addr_7

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_9"/></StgValue>
</operation>

<operation id="943" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_14" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.14:5 %current_50 = load i5 %this_lp_heads_1_addr_7

]]></Node>
<StgValue><ssdm name="current_50"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="944" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.14:0 %current_0_i130_14_lcssa = phi i32 %current_0_i130_13_lcssa, void %while.end.i.13, i32 %current_0_i130_14_lcssa_ph, void %while.end.i.14.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_14_lcssa"/></StgValue>
</operation>

<operation id="945" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.14:1 %removed_0_i_14_lcssa = phi i32 0, void %while.end.i.13, i32 %removed_0_i_14_lcssa_ph, void %while.end.i.14.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_14_lcssa"/></StgValue>
</operation>

<operation id="946" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.14:2 %this_lp_sizes_load_9 = load i5 %this_lp_sizes_addr_7

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_9"/></StgValue>
</operation>

<operation id="947" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.14:3 %sub_ln129_14 = sub i32 %this_lp_sizes_load_9, i32 %removed_0_i_14_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_14"/></StgValue>
</operation>

<operation id="948" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.14:4 %store_ln129 = store i32 %sub_ln129_14, i5 %this_lp_sizes_addr_7

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="949" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.14:5 %current_50 = load i5 %this_lp_heads_1_addr_7

]]></Node>
<StgValue><ssdm name="current_50"/></StgValue>
</operation>

<operation id="950" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.14:6 %icmp_ln113_30 = icmp_eq  i32 %current_50, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_30"/></StgValue>
</operation>

<operation id="951" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.14:7 %br_ln113 = br i1 %icmp_ln113_30, void %land.rhs.i.15.preheader, void %while.end.i.15

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="952" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.15.preheader:0 %br_ln109 = br void %land.rhs.i.15

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="953" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.15:1 %current_51 = phi i32 %next_16, void %while.body.i.15, i32 %current_50, void %land.rhs.i.15.preheader

]]></Node>
<StgValue><ssdm name="current_51"/></StgValue>
</operation>

<operation id="954" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.15:3 %zext_ln113_15 = zext i32 %current_51

]]></Node>
<StgValue><ssdm name="zext_ln113_15"/></StgValue>
</operation>

<operation id="955" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.15:4 %this_buffer_state_lvt_V_addr_17 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_15

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_17"/></StgValue>
</operation>

<operation id="956" st_id="66" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.15:5 %this_buffer_state_lvt_V_load_16 = load i7 %this_buffer_state_lvt_V_addr_17

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_16"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="957" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.15:0 %removed_32 = phi i32 %removed_33, void %while.body.i.15, i32 0, void %land.rhs.i.15.preheader

]]></Node>
<StgValue><ssdm name="removed_32"/></StgValue>
</operation>

<operation id="958" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.15:2 %current_0_i130_15263 = phi i32 %current_51, void %while.body.i.15, i32 %current_0_i130_14_lcssa, void %land.rhs.i.15.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_15263"/></StgValue>
</operation>

<operation id="959" st_id="67" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.15:5 %this_buffer_state_lvt_V_load_16 = load i7 %this_buffer_state_lvt_V_addr_17

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_16"/></StgValue>
</operation>

<operation id="960" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.15:6 %icmp_ln1085_15 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_16, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_15"/></StgValue>
</operation>

<operation id="961" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.15:7 %removed_33 = add i32 %removed_32, i32 1

]]></Node>
<StgValue><ssdm name="removed_33"/></StgValue>
</operation>

<operation id="962" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.15:8 %br_ln113 = br i1 %icmp_ln1085_15, void %while.body.i.15, void %while.end.i.15.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="963" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.15:1 %this_buffer_next_addr_18 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_15

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_18"/></StgValue>
</operation>

<operation id="964" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.15:2 %next_16 = load i7 %this_buffer_next_addr_18

]]></Node>
<StgValue><ssdm name="next_16"/></StgValue>
</operation>

<operation id="965" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.15:4 %store_ln122 = store i32 %current_0_i130_15263, i7 %this_buffer_next_addr_18

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="966" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln1085_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.15:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="967" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln1085_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.15:2 %next_16 = load i7 %this_buffer_next_addr_18

]]></Node>
<StgValue><ssdm name="next_16"/></StgValue>
</operation>

<operation id="968" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln1085_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.15:3 %store_ln117 = store i32 %next_16, i5 %this_lp_heads_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="969" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln1085_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.15:5 %icmp_ln113_31 = icmp_eq  i32 %next_16, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_31"/></StgValue>
</operation>

<operation id="970" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln1085_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.15:6 %br_ln113 = br i1 %icmp_ln113_31, void %land.rhs.i.15, void %while.end.i.15.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="971" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln113_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln1085_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.15.loopexit:0 %current_0_i130_15_lcssa_ph = phi i32 %current_51, void %while.body.i.15, i32 %current_0_i130_15263, void %land.rhs.i.15

]]></Node>
<StgValue><ssdm name="current_0_i130_15_lcssa_ph"/></StgValue>
</operation>

<operation id="972" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln113_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln1085_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.15.loopexit:1 %removed_0_i_15_lcssa_ph = phi i32 %removed_33, void %while.body.i.15, i32 %removed_32, void %land.rhs.i.15

]]></Node>
<StgValue><ssdm name="removed_0_i_15_lcssa_ph"/></StgValue>
</operation>

<operation id="973" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln113_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_30" val="0"/>
<literal name="icmp_ln1085_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.15.loopexit:2 %br_ln0 = br void %while.end.i.15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="974" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.15:2 %this_lp_sizes_1_load_9 = load i5 %this_lp_sizes_1_addr_7

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_9"/></StgValue>
</operation>

<operation id="975" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_15" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.15:5 %current_53 = load i5 %this_lp_heads_addr_8

]]></Node>
<StgValue><ssdm name="current_53"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="976" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.15:0 %current_0_i130_15_lcssa = phi i32 %current_0_i130_14_lcssa, void %while.end.i.14, i32 %current_0_i130_15_lcssa_ph, void %while.end.i.15.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_15_lcssa"/></StgValue>
</operation>

<operation id="977" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.15:1 %removed_0_i_15_lcssa = phi i32 0, void %while.end.i.14, i32 %removed_0_i_15_lcssa_ph, void %while.end.i.15.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_15_lcssa"/></StgValue>
</operation>

<operation id="978" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.15:2 %this_lp_sizes_1_load_9 = load i5 %this_lp_sizes_1_addr_7

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_9"/></StgValue>
</operation>

<operation id="979" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.15:3 %sub_ln129_15 = sub i32 %this_lp_sizes_1_load_9, i32 %removed_0_i_15_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_15"/></StgValue>
</operation>

<operation id="980" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.15:4 %store_ln129 = store i32 %sub_ln129_15, i5 %this_lp_sizes_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="981" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.15:5 %current_53 = load i5 %this_lp_heads_addr_8

]]></Node>
<StgValue><ssdm name="current_53"/></StgValue>
</operation>

<operation id="982" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.15:6 %icmp_ln113_32 = icmp_eq  i32 %current_53, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_32"/></StgValue>
</operation>

<operation id="983" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.15:7 %br_ln113 = br i1 %icmp_ln113_32, void %land.rhs.i.16.preheader, void %while.end.i.16

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="984" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.16.preheader:0 %br_ln109 = br void %land.rhs.i.16

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="985" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.16:1 %current_54 = phi i32 %next_17, void %while.body.i.16, i32 %current_53, void %land.rhs.i.16.preheader

]]></Node>
<StgValue><ssdm name="current_54"/></StgValue>
</operation>

<operation id="986" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.16:3 %zext_ln113_16 = zext i32 %current_54

]]></Node>
<StgValue><ssdm name="zext_ln113_16"/></StgValue>
</operation>

<operation id="987" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.16:4 %this_buffer_state_lvt_V_addr_18 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_16

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_18"/></StgValue>
</operation>

<operation id="988" st_id="70" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.16:5 %this_buffer_state_lvt_V_load_17 = load i7 %this_buffer_state_lvt_V_addr_18

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_17"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="989" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.16:0 %removed_34 = phi i32 %removed_35, void %while.body.i.16, i32 0, void %land.rhs.i.16.preheader

]]></Node>
<StgValue><ssdm name="removed_34"/></StgValue>
</operation>

<operation id="990" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.16:2 %current_0_i130_16271 = phi i32 %current_54, void %while.body.i.16, i32 %current_0_i130_15_lcssa, void %land.rhs.i.16.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_16271"/></StgValue>
</operation>

<operation id="991" st_id="71" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.16:5 %this_buffer_state_lvt_V_load_17 = load i7 %this_buffer_state_lvt_V_addr_18

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_17"/></StgValue>
</operation>

<operation id="992" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.16:6 %icmp_ln1085_16 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_17, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_16"/></StgValue>
</operation>

<operation id="993" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.16:7 %removed_35 = add i32 %removed_34, i32 1

]]></Node>
<StgValue><ssdm name="removed_35"/></StgValue>
</operation>

<operation id="994" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.16:8 %br_ln113 = br i1 %icmp_ln1085_16, void %while.body.i.16, void %while.end.i.16.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="995" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.16:1 %this_buffer_next_addr_19 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_16

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_19"/></StgValue>
</operation>

<operation id="996" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.16:2 %next_17 = load i7 %this_buffer_next_addr_19

]]></Node>
<StgValue><ssdm name="next_17"/></StgValue>
</operation>

<operation id="997" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.16:4 %store_ln122 = store i32 %current_0_i130_16271, i7 %this_buffer_next_addr_19

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="998" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln1085_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.16:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="999" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln1085_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.16:2 %next_17 = load i7 %this_buffer_next_addr_19

]]></Node>
<StgValue><ssdm name="next_17"/></StgValue>
</operation>

<operation id="1000" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln1085_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.16:3 %store_ln117 = store i32 %next_17, i5 %this_lp_heads_addr_8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1001" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln1085_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.16:5 %icmp_ln113_33 = icmp_eq  i32 %next_17, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_33"/></StgValue>
</operation>

<operation id="1002" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln1085_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.16:6 %br_ln113 = br i1 %icmp_ln113_33, void %land.rhs.i.16, void %while.end.i.16.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1003" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln113_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln1085_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.16.loopexit:0 %current_0_i130_16_lcssa_ph = phi i32 %current_54, void %while.body.i.16, i32 %current_0_i130_16271, void %land.rhs.i.16

]]></Node>
<StgValue><ssdm name="current_0_i130_16_lcssa_ph"/></StgValue>
</operation>

<operation id="1004" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln113_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln1085_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.16.loopexit:1 %removed_0_i_16_lcssa_ph = phi i32 %removed_35, void %while.body.i.16, i32 %removed_34, void %land.rhs.i.16

]]></Node>
<StgValue><ssdm name="removed_0_i_16_lcssa_ph"/></StgValue>
</operation>

<operation id="1005" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln113_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_32" val="0"/>
<literal name="icmp_ln1085_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.16.loopexit:2 %br_ln0 = br void %while.end.i.16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1006" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_16" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.16:2 %this_lp_sizes_load_10 = load i5 %this_lp_sizes_addr_8

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_10"/></StgValue>
</operation>

<operation id="1007" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_16" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.16:5 %current_56 = load i5 %this_lp_heads_1_addr_8

]]></Node>
<StgValue><ssdm name="current_56"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1008" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.16:0 %current_0_i130_16_lcssa = phi i32 %current_0_i130_15_lcssa, void %while.end.i.15, i32 %current_0_i130_16_lcssa_ph, void %while.end.i.16.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_16_lcssa"/></StgValue>
</operation>

<operation id="1009" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.16:1 %removed_0_i_16_lcssa = phi i32 0, void %while.end.i.15, i32 %removed_0_i_16_lcssa_ph, void %while.end.i.16.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_16_lcssa"/></StgValue>
</operation>

<operation id="1010" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.16:2 %this_lp_sizes_load_10 = load i5 %this_lp_sizes_addr_8

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_10"/></StgValue>
</operation>

<operation id="1011" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.16:3 %sub_ln129_16 = sub i32 %this_lp_sizes_load_10, i32 %removed_0_i_16_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_16"/></StgValue>
</operation>

<operation id="1012" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.16:4 %store_ln129 = store i32 %sub_ln129_16, i5 %this_lp_sizes_addr_8

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1013" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.16:5 %current_56 = load i5 %this_lp_heads_1_addr_8

]]></Node>
<StgValue><ssdm name="current_56"/></StgValue>
</operation>

<operation id="1014" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.16:6 %icmp_ln113_34 = icmp_eq  i32 %current_56, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_34"/></StgValue>
</operation>

<operation id="1015" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.16:7 %br_ln113 = br i1 %icmp_ln113_34, void %land.rhs.i.17.preheader, void %while.end.i.17

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1016" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.17.preheader:0 %br_ln109 = br void %land.rhs.i.17

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1017" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.17:1 %current_57 = phi i32 %next_18, void %while.body.i.17, i32 %current_56, void %land.rhs.i.17.preheader

]]></Node>
<StgValue><ssdm name="current_57"/></StgValue>
</operation>

<operation id="1018" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.17:3 %zext_ln113_17 = zext i32 %current_57

]]></Node>
<StgValue><ssdm name="zext_ln113_17"/></StgValue>
</operation>

<operation id="1019" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.17:4 %this_buffer_state_lvt_V_addr_19 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_17

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_19"/></StgValue>
</operation>

<operation id="1020" st_id="74" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.17:5 %this_buffer_state_lvt_V_load_18 = load i7 %this_buffer_state_lvt_V_addr_19

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_18"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1021" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.17:0 %removed_36 = phi i32 %removed_37, void %while.body.i.17, i32 0, void %land.rhs.i.17.preheader

]]></Node>
<StgValue><ssdm name="removed_36"/></StgValue>
</operation>

<operation id="1022" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.17:2 %current_0_i130_17279 = phi i32 %current_57, void %while.body.i.17, i32 %current_0_i130_16_lcssa, void %land.rhs.i.17.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_17279"/></StgValue>
</operation>

<operation id="1023" st_id="75" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.17:5 %this_buffer_state_lvt_V_load_18 = load i7 %this_buffer_state_lvt_V_addr_19

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_18"/></StgValue>
</operation>

<operation id="1024" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.17:6 %icmp_ln1085_17 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_18, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_17"/></StgValue>
</operation>

<operation id="1025" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.17:7 %removed_37 = add i32 %removed_36, i32 1

]]></Node>
<StgValue><ssdm name="removed_37"/></StgValue>
</operation>

<operation id="1026" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.17:8 %br_ln113 = br i1 %icmp_ln1085_17, void %while.body.i.17, void %while.end.i.17.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1027" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.17:1 %this_buffer_next_addr_20 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_17

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_20"/></StgValue>
</operation>

<operation id="1028" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.17:2 %next_18 = load i7 %this_buffer_next_addr_20

]]></Node>
<StgValue><ssdm name="next_18"/></StgValue>
</operation>

<operation id="1029" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.17:4 %store_ln122 = store i32 %current_0_i130_17279, i7 %this_buffer_next_addr_20

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1030" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln1085_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.17:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1031" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln1085_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.17:2 %next_18 = load i7 %this_buffer_next_addr_20

]]></Node>
<StgValue><ssdm name="next_18"/></StgValue>
</operation>

<operation id="1032" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln1085_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.17:3 %store_ln117 = store i32 %next_18, i5 %this_lp_heads_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1033" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln1085_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.17:5 %icmp_ln113_35 = icmp_eq  i32 %next_18, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_35"/></StgValue>
</operation>

<operation id="1034" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln1085_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.17:6 %br_ln113 = br i1 %icmp_ln113_35, void %land.rhs.i.17, void %while.end.i.17.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1035" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln113_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln1085_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.17.loopexit:0 %current_0_i130_17_lcssa_ph = phi i32 %current_57, void %while.body.i.17, i32 %current_0_i130_17279, void %land.rhs.i.17

]]></Node>
<StgValue><ssdm name="current_0_i130_17_lcssa_ph"/></StgValue>
</operation>

<operation id="1036" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln113_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln1085_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.17.loopexit:1 %removed_0_i_17_lcssa_ph = phi i32 %removed_37, void %while.body.i.17, i32 %removed_36, void %land.rhs.i.17

]]></Node>
<StgValue><ssdm name="removed_0_i_17_lcssa_ph"/></StgValue>
</operation>

<operation id="1037" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln113_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_34" val="0"/>
<literal name="icmp_ln1085_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.17.loopexit:2 %br_ln0 = br void %while.end.i.17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1038" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.17:2 %this_lp_sizes_1_load_10 = load i5 %this_lp_sizes_1_addr_8

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_10"/></StgValue>
</operation>

<operation id="1039" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_17" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.17:5 %current_59 = load i5 %this_lp_heads_addr_9

]]></Node>
<StgValue><ssdm name="current_59"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1040" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.17:0 %current_0_i130_17_lcssa = phi i32 %current_0_i130_16_lcssa, void %while.end.i.16, i32 %current_0_i130_17_lcssa_ph, void %while.end.i.17.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_17_lcssa"/></StgValue>
</operation>

<operation id="1041" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.17:1 %removed_0_i_17_lcssa = phi i32 0, void %while.end.i.16, i32 %removed_0_i_17_lcssa_ph, void %while.end.i.17.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_17_lcssa"/></StgValue>
</operation>

<operation id="1042" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.17:2 %this_lp_sizes_1_load_10 = load i5 %this_lp_sizes_1_addr_8

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_10"/></StgValue>
</operation>

<operation id="1043" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.17:3 %sub_ln129_17 = sub i32 %this_lp_sizes_1_load_10, i32 %removed_0_i_17_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_17"/></StgValue>
</operation>

<operation id="1044" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.17:4 %store_ln129 = store i32 %sub_ln129_17, i5 %this_lp_sizes_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1045" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.17:5 %current_59 = load i5 %this_lp_heads_addr_9

]]></Node>
<StgValue><ssdm name="current_59"/></StgValue>
</operation>

<operation id="1046" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.17:6 %icmp_ln113_36 = icmp_eq  i32 %current_59, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_36"/></StgValue>
</operation>

<operation id="1047" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.17:7 %br_ln113 = br i1 %icmp_ln113_36, void %land.rhs.i.18.preheader, void %while.end.i.18

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1048" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.18.preheader:0 %br_ln109 = br void %land.rhs.i.18

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1049" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.18:1 %current_60 = phi i32 %next_19, void %while.body.i.18, i32 %current_59, void %land.rhs.i.18.preheader

]]></Node>
<StgValue><ssdm name="current_60"/></StgValue>
</operation>

<operation id="1050" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.18:3 %zext_ln113_18 = zext i32 %current_60

]]></Node>
<StgValue><ssdm name="zext_ln113_18"/></StgValue>
</operation>

<operation id="1051" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.18:4 %this_buffer_state_lvt_V_addr_20 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_18

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_20"/></StgValue>
</operation>

<operation id="1052" st_id="78" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.18:5 %this_buffer_state_lvt_V_load_19 = load i7 %this_buffer_state_lvt_V_addr_20

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_19"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1053" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.18:0 %removed_38 = phi i32 %removed_39, void %while.body.i.18, i32 0, void %land.rhs.i.18.preheader

]]></Node>
<StgValue><ssdm name="removed_38"/></StgValue>
</operation>

<operation id="1054" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.18:2 %current_0_i130_18287 = phi i32 %current_60, void %while.body.i.18, i32 %current_0_i130_17_lcssa, void %land.rhs.i.18.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_18287"/></StgValue>
</operation>

<operation id="1055" st_id="79" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.18:5 %this_buffer_state_lvt_V_load_19 = load i7 %this_buffer_state_lvt_V_addr_20

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_19"/></StgValue>
</operation>

<operation id="1056" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.18:6 %icmp_ln1085_18 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_19, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_18"/></StgValue>
</operation>

<operation id="1057" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.18:7 %removed_39 = add i32 %removed_38, i32 1

]]></Node>
<StgValue><ssdm name="removed_39"/></StgValue>
</operation>

<operation id="1058" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.18:8 %br_ln113 = br i1 %icmp_ln1085_18, void %while.body.i.18, void %while.end.i.18.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1059" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.18:1 %this_buffer_next_addr_21 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_18

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_21"/></StgValue>
</operation>

<operation id="1060" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.18:2 %next_19 = load i7 %this_buffer_next_addr_21

]]></Node>
<StgValue><ssdm name="next_19"/></StgValue>
</operation>

<operation id="1061" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.18:4 %store_ln122 = store i32 %current_0_i130_18287, i7 %this_buffer_next_addr_21

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1062" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln1085_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.18:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1063" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln1085_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.18:2 %next_19 = load i7 %this_buffer_next_addr_21

]]></Node>
<StgValue><ssdm name="next_19"/></StgValue>
</operation>

<operation id="1064" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln1085_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.18:3 %store_ln117 = store i32 %next_19, i5 %this_lp_heads_addr_9

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1065" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln1085_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.18:5 %icmp_ln113_37 = icmp_eq  i32 %next_19, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_37"/></StgValue>
</operation>

<operation id="1066" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln1085_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.18:6 %br_ln113 = br i1 %icmp_ln113_37, void %land.rhs.i.18, void %while.end.i.18.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1067" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln113_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln1085_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.18.loopexit:0 %current_0_i130_18_lcssa_ph = phi i32 %current_60, void %while.body.i.18, i32 %current_0_i130_18287, void %land.rhs.i.18

]]></Node>
<StgValue><ssdm name="current_0_i130_18_lcssa_ph"/></StgValue>
</operation>

<operation id="1068" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln113_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln1085_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.18.loopexit:1 %removed_0_i_18_lcssa_ph = phi i32 %removed_39, void %while.body.i.18, i32 %removed_38, void %land.rhs.i.18

]]></Node>
<StgValue><ssdm name="removed_0_i_18_lcssa_ph"/></StgValue>
</operation>

<operation id="1069" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln113_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_36" val="0"/>
<literal name="icmp_ln1085_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.18.loopexit:2 %br_ln0 = br void %while.end.i.18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.18:2 %this_lp_sizes_load_11 = load i5 %this_lp_sizes_addr_9

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_11"/></StgValue>
</operation>

<operation id="1071" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_18" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.18:5 %current_62 = load i5 %this_lp_heads_1_addr_9

]]></Node>
<StgValue><ssdm name="current_62"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1072" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.18:0 %current_0_i130_18_lcssa = phi i32 %current_0_i130_17_lcssa, void %while.end.i.17, i32 %current_0_i130_18_lcssa_ph, void %while.end.i.18.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_18_lcssa"/></StgValue>
</operation>

<operation id="1073" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.18:1 %removed_0_i_18_lcssa = phi i32 0, void %while.end.i.17, i32 %removed_0_i_18_lcssa_ph, void %while.end.i.18.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_18_lcssa"/></StgValue>
</operation>

<operation id="1074" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.18:2 %this_lp_sizes_load_11 = load i5 %this_lp_sizes_addr_9

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_11"/></StgValue>
</operation>

<operation id="1075" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.18:3 %sub_ln129_18 = sub i32 %this_lp_sizes_load_11, i32 %removed_0_i_18_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_18"/></StgValue>
</operation>

<operation id="1076" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.18:4 %store_ln129 = store i32 %sub_ln129_18, i5 %this_lp_sizes_addr_9

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1077" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.18:5 %current_62 = load i5 %this_lp_heads_1_addr_9

]]></Node>
<StgValue><ssdm name="current_62"/></StgValue>
</operation>

<operation id="1078" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.18:6 %icmp_ln113_38 = icmp_eq  i32 %current_62, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_38"/></StgValue>
</operation>

<operation id="1079" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.18:7 %br_ln113 = br i1 %icmp_ln113_38, void %land.rhs.i.19.preheader, void %while.end.i.19

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1080" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.19.preheader:0 %br_ln109 = br void %land.rhs.i.19

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1081" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.19:1 %current_63 = phi i32 %next_20, void %while.body.i.19, i32 %current_62, void %land.rhs.i.19.preheader

]]></Node>
<StgValue><ssdm name="current_63"/></StgValue>
</operation>

<operation id="1082" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.19:3 %zext_ln113_19 = zext i32 %current_63

]]></Node>
<StgValue><ssdm name="zext_ln113_19"/></StgValue>
</operation>

<operation id="1083" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.19:4 %this_buffer_state_lvt_V_addr_21 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_19

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_21"/></StgValue>
</operation>

<operation id="1084" st_id="82" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.19:5 %this_buffer_state_lvt_V_load_20 = load i7 %this_buffer_state_lvt_V_addr_21

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_20"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1085" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.19:0 %removed_40 = phi i32 %removed_41, void %while.body.i.19, i32 0, void %land.rhs.i.19.preheader

]]></Node>
<StgValue><ssdm name="removed_40"/></StgValue>
</operation>

<operation id="1086" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.19:2 %current_0_i130_19295 = phi i32 %current_63, void %while.body.i.19, i32 %current_0_i130_18_lcssa, void %land.rhs.i.19.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_19295"/></StgValue>
</operation>

<operation id="1087" st_id="83" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.19:5 %this_buffer_state_lvt_V_load_20 = load i7 %this_buffer_state_lvt_V_addr_21

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_20"/></StgValue>
</operation>

<operation id="1088" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.19:6 %icmp_ln1085_19 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_20, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_19"/></StgValue>
</operation>

<operation id="1089" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.19:7 %removed_41 = add i32 %removed_40, i32 1

]]></Node>
<StgValue><ssdm name="removed_41"/></StgValue>
</operation>

<operation id="1090" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.19:8 %br_ln113 = br i1 %icmp_ln1085_19, void %while.body.i.19, void %while.end.i.19.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1091" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.19:1 %this_buffer_next_addr_22 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_19

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_22"/></StgValue>
</operation>

<operation id="1092" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.19:2 %next_20 = load i7 %this_buffer_next_addr_22

]]></Node>
<StgValue><ssdm name="next_20"/></StgValue>
</operation>

<operation id="1093" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.19:4 %store_ln122 = store i32 %current_0_i130_19295, i7 %this_buffer_next_addr_22

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1094" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln1085_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.19:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1095" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln1085_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.19:2 %next_20 = load i7 %this_buffer_next_addr_22

]]></Node>
<StgValue><ssdm name="next_20"/></StgValue>
</operation>

<operation id="1096" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln1085_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.19:3 %store_ln117 = store i32 %next_20, i5 %this_lp_heads_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1097" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln1085_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.19:5 %icmp_ln113_39 = icmp_eq  i32 %next_20, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_39"/></StgValue>
</operation>

<operation id="1098" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln1085_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.19:6 %br_ln113 = br i1 %icmp_ln113_39, void %land.rhs.i.19, void %while.end.i.19.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1099" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln113_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln1085_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.19.loopexit:0 %current_0_i130_19_lcssa_ph = phi i32 %current_63, void %while.body.i.19, i32 %current_0_i130_19295, void %land.rhs.i.19

]]></Node>
<StgValue><ssdm name="current_0_i130_19_lcssa_ph"/></StgValue>
</operation>

<operation id="1100" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln113_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln1085_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.19.loopexit:1 %removed_0_i_19_lcssa_ph = phi i32 %removed_41, void %while.body.i.19, i32 %removed_40, void %land.rhs.i.19

]]></Node>
<StgValue><ssdm name="removed_0_i_19_lcssa_ph"/></StgValue>
</operation>

<operation id="1101" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln113_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_38" val="0"/>
<literal name="icmp_ln1085_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.19.loopexit:2 %br_ln0 = br void %while.end.i.19

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1102" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.19:2 %this_lp_sizes_1_load_11 = load i5 %this_lp_sizes_1_addr_9

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_11"/></StgValue>
</operation>

<operation id="1103" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_19" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.19:5 %current_65 = load i5 %this_lp_heads_addr_10

]]></Node>
<StgValue><ssdm name="current_65"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1104" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.19:0 %current_0_i130_19_lcssa = phi i32 %current_0_i130_18_lcssa, void %while.end.i.18, i32 %current_0_i130_19_lcssa_ph, void %while.end.i.19.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_19_lcssa"/></StgValue>
</operation>

<operation id="1105" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.19:1 %removed_0_i_19_lcssa = phi i32 0, void %while.end.i.18, i32 %removed_0_i_19_lcssa_ph, void %while.end.i.19.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_19_lcssa"/></StgValue>
</operation>

<operation id="1106" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.19:2 %this_lp_sizes_1_load_11 = load i5 %this_lp_sizes_1_addr_9

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_11"/></StgValue>
</operation>

<operation id="1107" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.19:3 %sub_ln129_19 = sub i32 %this_lp_sizes_1_load_11, i32 %removed_0_i_19_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_19"/></StgValue>
</operation>

<operation id="1108" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.19:4 %store_ln129 = store i32 %sub_ln129_19, i5 %this_lp_sizes_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1109" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.19:5 %current_65 = load i5 %this_lp_heads_addr_10

]]></Node>
<StgValue><ssdm name="current_65"/></StgValue>
</operation>

<operation id="1110" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.19:6 %icmp_ln113_40 = icmp_eq  i32 %current_65, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_40"/></StgValue>
</operation>

<operation id="1111" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.19:7 %br_ln113 = br i1 %icmp_ln113_40, void %land.rhs.i.20.preheader, void %while.end.i.20

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1112" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.20.preheader:0 %br_ln109 = br void %land.rhs.i.20

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1113" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.20:1 %current_66 = phi i32 %next_21, void %while.body.i.20, i32 %current_65, void %land.rhs.i.20.preheader

]]></Node>
<StgValue><ssdm name="current_66"/></StgValue>
</operation>

<operation id="1114" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.20:3 %zext_ln113_20 = zext i32 %current_66

]]></Node>
<StgValue><ssdm name="zext_ln113_20"/></StgValue>
</operation>

<operation id="1115" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.20:4 %this_buffer_state_lvt_V_addr_22 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_20

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_22"/></StgValue>
</operation>

<operation id="1116" st_id="86" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.20:5 %this_buffer_state_lvt_V_load_21 = load i7 %this_buffer_state_lvt_V_addr_22

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_21"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1117" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.20:0 %removed_42 = phi i32 %removed_43, void %while.body.i.20, i32 0, void %land.rhs.i.20.preheader

]]></Node>
<StgValue><ssdm name="removed_42"/></StgValue>
</operation>

<operation id="1118" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.20:2 %current_0_i130_20303 = phi i32 %current_66, void %while.body.i.20, i32 %current_0_i130_19_lcssa, void %land.rhs.i.20.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_20303"/></StgValue>
</operation>

<operation id="1119" st_id="87" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.20:5 %this_buffer_state_lvt_V_load_21 = load i7 %this_buffer_state_lvt_V_addr_22

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_21"/></StgValue>
</operation>

<operation id="1120" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.20:6 %icmp_ln1085_20 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_21, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_20"/></StgValue>
</operation>

<operation id="1121" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.20:7 %removed_43 = add i32 %removed_42, i32 1

]]></Node>
<StgValue><ssdm name="removed_43"/></StgValue>
</operation>

<operation id="1122" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.20:8 %br_ln113 = br i1 %icmp_ln1085_20, void %while.body.i.20, void %while.end.i.20.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1123" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.20:1 %this_buffer_next_addr_23 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_20

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_23"/></StgValue>
</operation>

<operation id="1124" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.20:2 %next_21 = load i7 %this_buffer_next_addr_23

]]></Node>
<StgValue><ssdm name="next_21"/></StgValue>
</operation>

<operation id="1125" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.20:4 %store_ln122 = store i32 %current_0_i130_20303, i7 %this_buffer_next_addr_23

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1126" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln1085_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.20:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1127" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln1085_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.20:2 %next_21 = load i7 %this_buffer_next_addr_23

]]></Node>
<StgValue><ssdm name="next_21"/></StgValue>
</operation>

<operation id="1128" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln1085_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.20:3 %store_ln117 = store i32 %next_21, i5 %this_lp_heads_addr_10

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1129" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln1085_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.20:5 %icmp_ln113_41 = icmp_eq  i32 %next_21, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_41"/></StgValue>
</operation>

<operation id="1130" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln1085_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.20:6 %br_ln113 = br i1 %icmp_ln113_41, void %land.rhs.i.20, void %while.end.i.20.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1131" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln113_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln1085_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.20.loopexit:0 %current_0_i130_20_lcssa_ph = phi i32 %current_66, void %while.body.i.20, i32 %current_0_i130_20303, void %land.rhs.i.20

]]></Node>
<StgValue><ssdm name="current_0_i130_20_lcssa_ph"/></StgValue>
</operation>

<operation id="1132" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln113_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln1085_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.20.loopexit:1 %removed_0_i_20_lcssa_ph = phi i32 %removed_43, void %while.body.i.20, i32 %removed_42, void %land.rhs.i.20

]]></Node>
<StgValue><ssdm name="removed_0_i_20_lcssa_ph"/></StgValue>
</operation>

<operation id="1133" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln113_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_40" val="0"/>
<literal name="icmp_ln1085_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.20.loopexit:2 %br_ln0 = br void %while.end.i.20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1134" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_20" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.20:2 %this_lp_sizes_load_12 = load i5 %this_lp_sizes_addr_10

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_12"/></StgValue>
</operation>

<operation id="1135" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_20" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.20:5 %current_68 = load i5 %this_lp_heads_1_addr_10

]]></Node>
<StgValue><ssdm name="current_68"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1136" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.20:0 %current_0_i130_20_lcssa = phi i32 %current_0_i130_19_lcssa, void %while.end.i.19, i32 %current_0_i130_20_lcssa_ph, void %while.end.i.20.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_20_lcssa"/></StgValue>
</operation>

<operation id="1137" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.20:1 %removed_0_i_20_lcssa = phi i32 0, void %while.end.i.19, i32 %removed_0_i_20_lcssa_ph, void %while.end.i.20.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_20_lcssa"/></StgValue>
</operation>

<operation id="1138" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.20:2 %this_lp_sizes_load_12 = load i5 %this_lp_sizes_addr_10

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_12"/></StgValue>
</operation>

<operation id="1139" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.20:3 %sub_ln129_20 = sub i32 %this_lp_sizes_load_12, i32 %removed_0_i_20_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_20"/></StgValue>
</operation>

<operation id="1140" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.20:4 %store_ln129 = store i32 %sub_ln129_20, i5 %this_lp_sizes_addr_10

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1141" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.20:5 %current_68 = load i5 %this_lp_heads_1_addr_10

]]></Node>
<StgValue><ssdm name="current_68"/></StgValue>
</operation>

<operation id="1142" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.20:6 %icmp_ln113_42 = icmp_eq  i32 %current_68, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_42"/></StgValue>
</operation>

<operation id="1143" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.20:7 %br_ln113 = br i1 %icmp_ln113_42, void %land.rhs.i.21.preheader, void %while.end.i.21

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1144" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.21.preheader:0 %br_ln109 = br void %land.rhs.i.21

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1145" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.21:1 %current_69 = phi i32 %next_22, void %while.body.i.21, i32 %current_68, void %land.rhs.i.21.preheader

]]></Node>
<StgValue><ssdm name="current_69"/></StgValue>
</operation>

<operation id="1146" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.21:3 %zext_ln113_21 = zext i32 %current_69

]]></Node>
<StgValue><ssdm name="zext_ln113_21"/></StgValue>
</operation>

<operation id="1147" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.21:4 %this_buffer_state_lvt_V_addr_23 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_21

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_23"/></StgValue>
</operation>

<operation id="1148" st_id="90" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.21:5 %this_buffer_state_lvt_V_load_22 = load i7 %this_buffer_state_lvt_V_addr_23

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_22"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1149" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.21:0 %removed_44 = phi i32 %removed_45, void %while.body.i.21, i32 0, void %land.rhs.i.21.preheader

]]></Node>
<StgValue><ssdm name="removed_44"/></StgValue>
</operation>

<operation id="1150" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.21:2 %current_0_i130_21311 = phi i32 %current_69, void %while.body.i.21, i32 %current_0_i130_20_lcssa, void %land.rhs.i.21.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_21311"/></StgValue>
</operation>

<operation id="1151" st_id="91" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.21:5 %this_buffer_state_lvt_V_load_22 = load i7 %this_buffer_state_lvt_V_addr_23

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_22"/></StgValue>
</operation>

<operation id="1152" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.21:6 %icmp_ln1085_21 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_22, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_21"/></StgValue>
</operation>

<operation id="1153" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.21:7 %removed_45 = add i32 %removed_44, i32 1

]]></Node>
<StgValue><ssdm name="removed_45"/></StgValue>
</operation>

<operation id="1154" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.21:8 %br_ln113 = br i1 %icmp_ln1085_21, void %while.body.i.21, void %while.end.i.21.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1155" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.21:1 %this_buffer_next_addr_24 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_21

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_24"/></StgValue>
</operation>

<operation id="1156" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.21:2 %next_22 = load i7 %this_buffer_next_addr_24

]]></Node>
<StgValue><ssdm name="next_22"/></StgValue>
</operation>

<operation id="1157" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.21:4 %store_ln122 = store i32 %current_0_i130_21311, i7 %this_buffer_next_addr_24

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1158" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln1085_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.21:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1159" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln1085_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.21:2 %next_22 = load i7 %this_buffer_next_addr_24

]]></Node>
<StgValue><ssdm name="next_22"/></StgValue>
</operation>

<operation id="1160" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln1085_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.21:3 %store_ln117 = store i32 %next_22, i5 %this_lp_heads_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1161" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln1085_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.21:5 %icmp_ln113_43 = icmp_eq  i32 %next_22, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_43"/></StgValue>
</operation>

<operation id="1162" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln1085_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.21:6 %br_ln113 = br i1 %icmp_ln113_43, void %land.rhs.i.21, void %while.end.i.21.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1163" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln113_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln1085_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.21.loopexit:0 %current_0_i130_21_lcssa_ph = phi i32 %current_69, void %while.body.i.21, i32 %current_0_i130_21311, void %land.rhs.i.21

]]></Node>
<StgValue><ssdm name="current_0_i130_21_lcssa_ph"/></StgValue>
</operation>

<operation id="1164" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln113_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln1085_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.21.loopexit:1 %removed_0_i_21_lcssa_ph = phi i32 %removed_45, void %while.body.i.21, i32 %removed_44, void %land.rhs.i.21

]]></Node>
<StgValue><ssdm name="removed_0_i_21_lcssa_ph"/></StgValue>
</operation>

<operation id="1165" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln113_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_42" val="0"/>
<literal name="icmp_ln1085_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.21.loopexit:2 %br_ln0 = br void %while.end.i.21

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1166" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.21:2 %this_lp_sizes_1_load_12 = load i5 %this_lp_sizes_1_addr_10

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_12"/></StgValue>
</operation>

<operation id="1167" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_21" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.21:5 %current_71 = load i5 %this_lp_heads_addr_11

]]></Node>
<StgValue><ssdm name="current_71"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1168" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.21:0 %current_0_i130_21_lcssa = phi i32 %current_0_i130_20_lcssa, void %while.end.i.20, i32 %current_0_i130_21_lcssa_ph, void %while.end.i.21.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_21_lcssa"/></StgValue>
</operation>

<operation id="1169" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.21:1 %removed_0_i_21_lcssa = phi i32 0, void %while.end.i.20, i32 %removed_0_i_21_lcssa_ph, void %while.end.i.21.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_21_lcssa"/></StgValue>
</operation>

<operation id="1170" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.21:2 %this_lp_sizes_1_load_12 = load i5 %this_lp_sizes_1_addr_10

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_12"/></StgValue>
</operation>

<operation id="1171" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.21:3 %sub_ln129_21 = sub i32 %this_lp_sizes_1_load_12, i32 %removed_0_i_21_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_21"/></StgValue>
</operation>

<operation id="1172" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.21:4 %store_ln129 = store i32 %sub_ln129_21, i5 %this_lp_sizes_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1173" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.21:5 %current_71 = load i5 %this_lp_heads_addr_11

]]></Node>
<StgValue><ssdm name="current_71"/></StgValue>
</operation>

<operation id="1174" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.21:6 %icmp_ln113_44 = icmp_eq  i32 %current_71, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_44"/></StgValue>
</operation>

<operation id="1175" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.21:7 %br_ln113 = br i1 %icmp_ln113_44, void %land.rhs.i.22.preheader, void %while.end.i.22

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1176" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.22.preheader:0 %br_ln109 = br void %land.rhs.i.22

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1177" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.22:1 %current_72 = phi i32 %next_23, void %while.body.i.22, i32 %current_71, void %land.rhs.i.22.preheader

]]></Node>
<StgValue><ssdm name="current_72"/></StgValue>
</operation>

<operation id="1178" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.22:3 %zext_ln113_22 = zext i32 %current_72

]]></Node>
<StgValue><ssdm name="zext_ln113_22"/></StgValue>
</operation>

<operation id="1179" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.22:4 %this_buffer_state_lvt_V_addr_24 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_22

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_24"/></StgValue>
</operation>

<operation id="1180" st_id="94" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.22:5 %this_buffer_state_lvt_V_load_23 = load i7 %this_buffer_state_lvt_V_addr_24

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_23"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1181" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.22:0 %removed_46 = phi i32 %removed_47, void %while.body.i.22, i32 0, void %land.rhs.i.22.preheader

]]></Node>
<StgValue><ssdm name="removed_46"/></StgValue>
</operation>

<operation id="1182" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.22:2 %current_0_i130_22319 = phi i32 %current_72, void %while.body.i.22, i32 %current_0_i130_21_lcssa, void %land.rhs.i.22.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_22319"/></StgValue>
</operation>

<operation id="1183" st_id="95" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.22:5 %this_buffer_state_lvt_V_load_23 = load i7 %this_buffer_state_lvt_V_addr_24

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_23"/></StgValue>
</operation>

<operation id="1184" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.22:6 %icmp_ln1085_22 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_23, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_22"/></StgValue>
</operation>

<operation id="1185" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.22:7 %removed_47 = add i32 %removed_46, i32 1

]]></Node>
<StgValue><ssdm name="removed_47"/></StgValue>
</operation>

<operation id="1186" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.22:8 %br_ln113 = br i1 %icmp_ln1085_22, void %while.body.i.22, void %while.end.i.22.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1187" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.22:1 %this_buffer_next_addr_25 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_22

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_25"/></StgValue>
</operation>

<operation id="1188" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.22:2 %next_23 = load i7 %this_buffer_next_addr_25

]]></Node>
<StgValue><ssdm name="next_23"/></StgValue>
</operation>

<operation id="1189" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.22:4 %store_ln122 = store i32 %current_0_i130_22319, i7 %this_buffer_next_addr_25

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1190" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln1085_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.22:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1191" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln1085_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.22:2 %next_23 = load i7 %this_buffer_next_addr_25

]]></Node>
<StgValue><ssdm name="next_23"/></StgValue>
</operation>

<operation id="1192" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln1085_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.22:3 %store_ln117 = store i32 %next_23, i5 %this_lp_heads_addr_11

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1193" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln1085_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.22:5 %icmp_ln113_45 = icmp_eq  i32 %next_23, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_45"/></StgValue>
</operation>

<operation id="1194" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln1085_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.22:6 %br_ln113 = br i1 %icmp_ln113_45, void %land.rhs.i.22, void %while.end.i.22.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1195" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln113_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln1085_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.22.loopexit:0 %current_0_i130_22_lcssa_ph = phi i32 %current_72, void %while.body.i.22, i32 %current_0_i130_22319, void %land.rhs.i.22

]]></Node>
<StgValue><ssdm name="current_0_i130_22_lcssa_ph"/></StgValue>
</operation>

<operation id="1196" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln113_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln1085_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.22.loopexit:1 %removed_0_i_22_lcssa_ph = phi i32 %removed_47, void %while.body.i.22, i32 %removed_46, void %land.rhs.i.22

]]></Node>
<StgValue><ssdm name="removed_0_i_22_lcssa_ph"/></StgValue>
</operation>

<operation id="1197" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln113_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_44" val="0"/>
<literal name="icmp_ln1085_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.22.loopexit:2 %br_ln0 = br void %while.end.i.22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1198" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_22" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.22:2 %this_lp_sizes_load_13 = load i5 %this_lp_sizes_addr_11

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_13"/></StgValue>
</operation>

<operation id="1199" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_22" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.22:5 %current_74 = load i5 %this_lp_heads_1_addr_11

]]></Node>
<StgValue><ssdm name="current_74"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1200" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.22:0 %current_0_i130_22_lcssa = phi i32 %current_0_i130_21_lcssa, void %while.end.i.21, i32 %current_0_i130_22_lcssa_ph, void %while.end.i.22.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_22_lcssa"/></StgValue>
</operation>

<operation id="1201" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.22:1 %removed_0_i_22_lcssa = phi i32 0, void %while.end.i.21, i32 %removed_0_i_22_lcssa_ph, void %while.end.i.22.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_22_lcssa"/></StgValue>
</operation>

<operation id="1202" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.22:2 %this_lp_sizes_load_13 = load i5 %this_lp_sizes_addr_11

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_13"/></StgValue>
</operation>

<operation id="1203" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.22:3 %sub_ln129_22 = sub i32 %this_lp_sizes_load_13, i32 %removed_0_i_22_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_22"/></StgValue>
</operation>

<operation id="1204" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.22:4 %store_ln129 = store i32 %sub_ln129_22, i5 %this_lp_sizes_addr_11

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1205" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.22:5 %current_74 = load i5 %this_lp_heads_1_addr_11

]]></Node>
<StgValue><ssdm name="current_74"/></StgValue>
</operation>

<operation id="1206" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.22:6 %icmp_ln113_46 = icmp_eq  i32 %current_74, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_46"/></StgValue>
</operation>

<operation id="1207" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.22:7 %br_ln113 = br i1 %icmp_ln113_46, void %land.rhs.i.23.preheader, void %while.end.i.23

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1208" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.23.preheader:0 %br_ln109 = br void %land.rhs.i.23

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1209" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.23:1 %current_75 = phi i32 %next_24, void %while.body.i.23, i32 %current_74, void %land.rhs.i.23.preheader

]]></Node>
<StgValue><ssdm name="current_75"/></StgValue>
</operation>

<operation id="1210" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.23:3 %zext_ln113_23 = zext i32 %current_75

]]></Node>
<StgValue><ssdm name="zext_ln113_23"/></StgValue>
</operation>

<operation id="1211" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.23:4 %this_buffer_state_lvt_V_addr_25 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_23

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_25"/></StgValue>
</operation>

<operation id="1212" st_id="98" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.23:5 %this_buffer_state_lvt_V_load_24 = load i7 %this_buffer_state_lvt_V_addr_25

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_24"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1213" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.23:0 %removed_48 = phi i32 %removed_49, void %while.body.i.23, i32 0, void %land.rhs.i.23.preheader

]]></Node>
<StgValue><ssdm name="removed_48"/></StgValue>
</operation>

<operation id="1214" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.23:2 %current_0_i130_23327 = phi i32 %current_75, void %while.body.i.23, i32 %current_0_i130_22_lcssa, void %land.rhs.i.23.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_23327"/></StgValue>
</operation>

<operation id="1215" st_id="99" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.23:5 %this_buffer_state_lvt_V_load_24 = load i7 %this_buffer_state_lvt_V_addr_25

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_24"/></StgValue>
</operation>

<operation id="1216" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.23:6 %icmp_ln1085_23 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_24, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_23"/></StgValue>
</operation>

<operation id="1217" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.23:7 %removed_49 = add i32 %removed_48, i32 1

]]></Node>
<StgValue><ssdm name="removed_49"/></StgValue>
</operation>

<operation id="1218" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.23:8 %br_ln113 = br i1 %icmp_ln1085_23, void %while.body.i.23, void %while.end.i.23.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1219" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.23:1 %this_buffer_next_addr_26 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_23

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_26"/></StgValue>
</operation>

<operation id="1220" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.23:2 %next_24 = load i7 %this_buffer_next_addr_26

]]></Node>
<StgValue><ssdm name="next_24"/></StgValue>
</operation>

<operation id="1221" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.23:4 %store_ln122 = store i32 %current_0_i130_23327, i7 %this_buffer_next_addr_26

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1222" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln1085_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.23:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1223" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln1085_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.23:2 %next_24 = load i7 %this_buffer_next_addr_26

]]></Node>
<StgValue><ssdm name="next_24"/></StgValue>
</operation>

<operation id="1224" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln1085_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.23:3 %store_ln117 = store i32 %next_24, i5 %this_lp_heads_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1225" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln1085_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.23:5 %icmp_ln113_47 = icmp_eq  i32 %next_24, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_47"/></StgValue>
</operation>

<operation id="1226" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln1085_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.23:6 %br_ln113 = br i1 %icmp_ln113_47, void %land.rhs.i.23, void %while.end.i.23.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1227" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln113_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln1085_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.23.loopexit:0 %current_0_i130_23_lcssa_ph = phi i32 %current_75, void %while.body.i.23, i32 %current_0_i130_23327, void %land.rhs.i.23

]]></Node>
<StgValue><ssdm name="current_0_i130_23_lcssa_ph"/></StgValue>
</operation>

<operation id="1228" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln113_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln1085_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.23.loopexit:1 %removed_0_i_23_lcssa_ph = phi i32 %removed_49, void %while.body.i.23, i32 %removed_48, void %land.rhs.i.23

]]></Node>
<StgValue><ssdm name="removed_0_i_23_lcssa_ph"/></StgValue>
</operation>

<operation id="1229" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln113_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_46" val="0"/>
<literal name="icmp_ln1085_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.23.loopexit:2 %br_ln0 = br void %while.end.i.23

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1230" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.23:2 %this_lp_sizes_1_load_13 = load i5 %this_lp_sizes_1_addr_11

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_13"/></StgValue>
</operation>

<operation id="1231" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_23" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.23:5 %current_77 = load i5 %this_lp_heads_addr_12

]]></Node>
<StgValue><ssdm name="current_77"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1232" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.23:0 %current_0_i130_23_lcssa = phi i32 %current_0_i130_22_lcssa, void %while.end.i.22, i32 %current_0_i130_23_lcssa_ph, void %while.end.i.23.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_23_lcssa"/></StgValue>
</operation>

<operation id="1233" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.23:1 %removed_0_i_23_lcssa = phi i32 0, void %while.end.i.22, i32 %removed_0_i_23_lcssa_ph, void %while.end.i.23.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_23_lcssa"/></StgValue>
</operation>

<operation id="1234" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.23:2 %this_lp_sizes_1_load_13 = load i5 %this_lp_sizes_1_addr_11

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_13"/></StgValue>
</operation>

<operation id="1235" st_id="101" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.23:3 %sub_ln129_23 = sub i32 %this_lp_sizes_1_load_13, i32 %removed_0_i_23_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_23"/></StgValue>
</operation>

<operation id="1236" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.23:4 %store_ln129 = store i32 %sub_ln129_23, i5 %this_lp_sizes_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1237" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.23:5 %current_77 = load i5 %this_lp_heads_addr_12

]]></Node>
<StgValue><ssdm name="current_77"/></StgValue>
</operation>

<operation id="1238" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.23:6 %icmp_ln113_48 = icmp_eq  i32 %current_77, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_48"/></StgValue>
</operation>

<operation id="1239" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.23:7 %br_ln113 = br i1 %icmp_ln113_48, void %land.rhs.i.24.preheader, void %while.end.i.24

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1240" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.24.preheader:0 %br_ln109 = br void %land.rhs.i.24

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1241" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.24:1 %current_78 = phi i32 %next_25, void %while.body.i.24, i32 %current_77, void %land.rhs.i.24.preheader

]]></Node>
<StgValue><ssdm name="current_78"/></StgValue>
</operation>

<operation id="1242" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.24:3 %zext_ln113_24 = zext i32 %current_78

]]></Node>
<StgValue><ssdm name="zext_ln113_24"/></StgValue>
</operation>

<operation id="1243" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.24:4 %this_buffer_state_lvt_V_addr_26 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_24

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_26"/></StgValue>
</operation>

<operation id="1244" st_id="102" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.24:5 %this_buffer_state_lvt_V_load_25 = load i7 %this_buffer_state_lvt_V_addr_26

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_25"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1245" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.24:0 %removed_50 = phi i32 %removed_51, void %while.body.i.24, i32 0, void %land.rhs.i.24.preheader

]]></Node>
<StgValue><ssdm name="removed_50"/></StgValue>
</operation>

<operation id="1246" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.24:2 %current_0_i130_24335 = phi i32 %current_78, void %while.body.i.24, i32 %current_0_i130_23_lcssa, void %land.rhs.i.24.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_24335"/></StgValue>
</operation>

<operation id="1247" st_id="103" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.24:5 %this_buffer_state_lvt_V_load_25 = load i7 %this_buffer_state_lvt_V_addr_26

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_25"/></StgValue>
</operation>

<operation id="1248" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.24:6 %icmp_ln1085_24 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_25, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_24"/></StgValue>
</operation>

<operation id="1249" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.24:7 %removed_51 = add i32 %removed_50, i32 1

]]></Node>
<StgValue><ssdm name="removed_51"/></StgValue>
</operation>

<operation id="1250" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.24:8 %br_ln113 = br i1 %icmp_ln1085_24, void %while.body.i.24, void %while.end.i.24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1251" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.24:1 %this_buffer_next_addr_27 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_24

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_27"/></StgValue>
</operation>

<operation id="1252" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.24:2 %next_25 = load i7 %this_buffer_next_addr_27

]]></Node>
<StgValue><ssdm name="next_25"/></StgValue>
</operation>

<operation id="1253" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.24:4 %store_ln122 = store i32 %current_0_i130_24335, i7 %this_buffer_next_addr_27

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1254" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln1085_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.24:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1255" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln1085_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.24:2 %next_25 = load i7 %this_buffer_next_addr_27

]]></Node>
<StgValue><ssdm name="next_25"/></StgValue>
</operation>

<operation id="1256" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln1085_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.24:3 %store_ln117 = store i32 %next_25, i5 %this_lp_heads_addr_12

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1257" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln1085_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.24:5 %icmp_ln113_49 = icmp_eq  i32 %next_25, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_49"/></StgValue>
</operation>

<operation id="1258" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln1085_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.24:6 %br_ln113 = br i1 %icmp_ln113_49, void %land.rhs.i.24, void %while.end.i.24.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1259" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln113_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln1085_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.24.loopexit:0 %current_0_i130_24_lcssa_ph = phi i32 %current_78, void %while.body.i.24, i32 %current_0_i130_24335, void %land.rhs.i.24

]]></Node>
<StgValue><ssdm name="current_0_i130_24_lcssa_ph"/></StgValue>
</operation>

<operation id="1260" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln113_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln1085_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.24.loopexit:1 %removed_0_i_24_lcssa_ph = phi i32 %removed_51, void %while.body.i.24, i32 %removed_50, void %land.rhs.i.24

]]></Node>
<StgValue><ssdm name="removed_0_i_24_lcssa_ph"/></StgValue>
</operation>

<operation id="1261" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln113_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_48" val="0"/>
<literal name="icmp_ln1085_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.24.loopexit:2 %br_ln0 = br void %while.end.i.24

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1262" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_24" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.24:2 %this_lp_sizes_load_14 = load i5 %this_lp_sizes_addr_12

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_14"/></StgValue>
</operation>

<operation id="1263" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_24" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.24:5 %current_80 = load i5 %this_lp_heads_1_addr_12

]]></Node>
<StgValue><ssdm name="current_80"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1264" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.24:0 %current_0_i130_24_lcssa = phi i32 %current_0_i130_23_lcssa, void %while.end.i.23, i32 %current_0_i130_24_lcssa_ph, void %while.end.i.24.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_24_lcssa"/></StgValue>
</operation>

<operation id="1265" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.24:1 %removed_0_i_24_lcssa = phi i32 0, void %while.end.i.23, i32 %removed_0_i_24_lcssa_ph, void %while.end.i.24.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_24_lcssa"/></StgValue>
</operation>

<operation id="1266" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.24:2 %this_lp_sizes_load_14 = load i5 %this_lp_sizes_addr_12

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_14"/></StgValue>
</operation>

<operation id="1267" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.24:3 %sub_ln129_24 = sub i32 %this_lp_sizes_load_14, i32 %removed_0_i_24_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_24"/></StgValue>
</operation>

<operation id="1268" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.24:4 %store_ln129 = store i32 %sub_ln129_24, i5 %this_lp_sizes_addr_12

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1269" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.24:5 %current_80 = load i5 %this_lp_heads_1_addr_12

]]></Node>
<StgValue><ssdm name="current_80"/></StgValue>
</operation>

<operation id="1270" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.24:6 %icmp_ln113_50 = icmp_eq  i32 %current_80, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_50"/></StgValue>
</operation>

<operation id="1271" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.24:7 %br_ln113 = br i1 %icmp_ln113_50, void %land.rhs.i.25.preheader, void %while.end.i.25

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1272" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.25.preheader:0 %br_ln109 = br void %land.rhs.i.25

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1273" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.25:1 %current_81 = phi i32 %next_26, void %while.body.i.25, i32 %current_80, void %land.rhs.i.25.preheader

]]></Node>
<StgValue><ssdm name="current_81"/></StgValue>
</operation>

<operation id="1274" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.25:3 %zext_ln113_25 = zext i32 %current_81

]]></Node>
<StgValue><ssdm name="zext_ln113_25"/></StgValue>
</operation>

<operation id="1275" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.25:4 %this_buffer_state_lvt_V_addr_27 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_25

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_27"/></StgValue>
</operation>

<operation id="1276" st_id="106" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.25:5 %this_buffer_state_lvt_V_load_26 = load i7 %this_buffer_state_lvt_V_addr_27

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_26"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1277" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.25:0 %removed_52 = phi i32 %removed_53, void %while.body.i.25, i32 0, void %land.rhs.i.25.preheader

]]></Node>
<StgValue><ssdm name="removed_52"/></StgValue>
</operation>

<operation id="1278" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.25:2 %current_0_i130_25343 = phi i32 %current_81, void %while.body.i.25, i32 %current_0_i130_24_lcssa, void %land.rhs.i.25.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_25343"/></StgValue>
</operation>

<operation id="1279" st_id="107" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.25:5 %this_buffer_state_lvt_V_load_26 = load i7 %this_buffer_state_lvt_V_addr_27

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_26"/></StgValue>
</operation>

<operation id="1280" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.25:6 %icmp_ln1085_25 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_26, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_25"/></StgValue>
</operation>

<operation id="1281" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.25:7 %removed_53 = add i32 %removed_52, i32 1

]]></Node>
<StgValue><ssdm name="removed_53"/></StgValue>
</operation>

<operation id="1282" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.25:8 %br_ln113 = br i1 %icmp_ln1085_25, void %while.body.i.25, void %while.end.i.25.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1283" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.25:1 %this_buffer_next_addr_28 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_25

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_28"/></StgValue>
</operation>

<operation id="1284" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.25:2 %next_26 = load i7 %this_buffer_next_addr_28

]]></Node>
<StgValue><ssdm name="next_26"/></StgValue>
</operation>

<operation id="1285" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.25:4 %store_ln122 = store i32 %current_0_i130_25343, i7 %this_buffer_next_addr_28

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1286" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln1085_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.25:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1287" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln1085_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.25:2 %next_26 = load i7 %this_buffer_next_addr_28

]]></Node>
<StgValue><ssdm name="next_26"/></StgValue>
</operation>

<operation id="1288" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln1085_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.25:3 %store_ln117 = store i32 %next_26, i5 %this_lp_heads_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1289" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln1085_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.25:5 %icmp_ln113_51 = icmp_eq  i32 %next_26, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_51"/></StgValue>
</operation>

<operation id="1290" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln1085_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.25:6 %br_ln113 = br i1 %icmp_ln113_51, void %land.rhs.i.25, void %while.end.i.25.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1291" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln113_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln1085_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.25.loopexit:0 %current_0_i130_25_lcssa_ph = phi i32 %current_81, void %while.body.i.25, i32 %current_0_i130_25343, void %land.rhs.i.25

]]></Node>
<StgValue><ssdm name="current_0_i130_25_lcssa_ph"/></StgValue>
</operation>

<operation id="1292" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln113_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln1085_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.25.loopexit:1 %removed_0_i_25_lcssa_ph = phi i32 %removed_53, void %while.body.i.25, i32 %removed_52, void %land.rhs.i.25

]]></Node>
<StgValue><ssdm name="removed_0_i_25_lcssa_ph"/></StgValue>
</operation>

<operation id="1293" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln113_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_50" val="0"/>
<literal name="icmp_ln1085_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.25.loopexit:2 %br_ln0 = br void %while.end.i.25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1294" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.25:2 %this_lp_sizes_1_load_14 = load i5 %this_lp_sizes_1_addr_12

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_14"/></StgValue>
</operation>

<operation id="1295" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_25" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.25:5 %current_83 = load i5 %this_lp_heads_addr_13

]]></Node>
<StgValue><ssdm name="current_83"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1296" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.25:0 %current_0_i130_25_lcssa = phi i32 %current_0_i130_24_lcssa, void %while.end.i.24, i32 %current_0_i130_25_lcssa_ph, void %while.end.i.25.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_25_lcssa"/></StgValue>
</operation>

<operation id="1297" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.25:1 %removed_0_i_25_lcssa = phi i32 0, void %while.end.i.24, i32 %removed_0_i_25_lcssa_ph, void %while.end.i.25.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_25_lcssa"/></StgValue>
</operation>

<operation id="1298" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.25:2 %this_lp_sizes_1_load_14 = load i5 %this_lp_sizes_1_addr_12

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_14"/></StgValue>
</operation>

<operation id="1299" st_id="109" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.25:3 %sub_ln129_25 = sub i32 %this_lp_sizes_1_load_14, i32 %removed_0_i_25_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_25"/></StgValue>
</operation>

<operation id="1300" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.25:4 %store_ln129 = store i32 %sub_ln129_25, i5 %this_lp_sizes_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1301" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.25:5 %current_83 = load i5 %this_lp_heads_addr_13

]]></Node>
<StgValue><ssdm name="current_83"/></StgValue>
</operation>

<operation id="1302" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.25:6 %icmp_ln113_52 = icmp_eq  i32 %current_83, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_52"/></StgValue>
</operation>

<operation id="1303" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.25:7 %br_ln113 = br i1 %icmp_ln113_52, void %land.rhs.i.26.preheader, void %while.end.i.26

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1304" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.26.preheader:0 %br_ln109 = br void %land.rhs.i.26

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1305" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.26:1 %current_84 = phi i32 %next_27, void %while.body.i.26, i32 %current_83, void %land.rhs.i.26.preheader

]]></Node>
<StgValue><ssdm name="current_84"/></StgValue>
</operation>

<operation id="1306" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.26:3 %zext_ln113_26 = zext i32 %current_84

]]></Node>
<StgValue><ssdm name="zext_ln113_26"/></StgValue>
</operation>

<operation id="1307" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.26:4 %this_buffer_state_lvt_V_addr_28 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_26

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_28"/></StgValue>
</operation>

<operation id="1308" st_id="110" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.26:5 %this_buffer_state_lvt_V_load_27 = load i7 %this_buffer_state_lvt_V_addr_28

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_27"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1309" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.26:0 %removed_54 = phi i32 %removed_55, void %while.body.i.26, i32 0, void %land.rhs.i.26.preheader

]]></Node>
<StgValue><ssdm name="removed_54"/></StgValue>
</operation>

<operation id="1310" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.26:2 %current_0_i130_26351 = phi i32 %current_84, void %while.body.i.26, i32 %current_0_i130_25_lcssa, void %land.rhs.i.26.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_26351"/></StgValue>
</operation>

<operation id="1311" st_id="111" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.26:5 %this_buffer_state_lvt_V_load_27 = load i7 %this_buffer_state_lvt_V_addr_28

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_27"/></StgValue>
</operation>

<operation id="1312" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.26:6 %icmp_ln1085_26 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_27, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_26"/></StgValue>
</operation>

<operation id="1313" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.26:7 %removed_55 = add i32 %removed_54, i32 1

]]></Node>
<StgValue><ssdm name="removed_55"/></StgValue>
</operation>

<operation id="1314" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.26:8 %br_ln113 = br i1 %icmp_ln1085_26, void %while.body.i.26, void %while.end.i.26.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1315" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.26:1 %this_buffer_next_addr_29 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_26

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_29"/></StgValue>
</operation>

<operation id="1316" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.26:2 %next_27 = load i7 %this_buffer_next_addr_29

]]></Node>
<StgValue><ssdm name="next_27"/></StgValue>
</operation>

<operation id="1317" st_id="111" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.26:4 %store_ln122 = store i32 %current_0_i130_26351, i7 %this_buffer_next_addr_29

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1318" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln1085_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.26:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1319" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln1085_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.26:2 %next_27 = load i7 %this_buffer_next_addr_29

]]></Node>
<StgValue><ssdm name="next_27"/></StgValue>
</operation>

<operation id="1320" st_id="112" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln1085_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.26:3 %store_ln117 = store i32 %next_27, i5 %this_lp_heads_addr_13

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1321" st_id="112" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln1085_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.26:5 %icmp_ln113_53 = icmp_eq  i32 %next_27, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_53"/></StgValue>
</operation>

<operation id="1322" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln1085_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.26:6 %br_ln113 = br i1 %icmp_ln113_53, void %land.rhs.i.26, void %while.end.i.26.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1323" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln113_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln1085_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.26.loopexit:0 %current_0_i130_26_lcssa_ph = phi i32 %current_84, void %while.body.i.26, i32 %current_0_i130_26351, void %land.rhs.i.26

]]></Node>
<StgValue><ssdm name="current_0_i130_26_lcssa_ph"/></StgValue>
</operation>

<operation id="1324" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln113_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln1085_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.26.loopexit:1 %removed_0_i_26_lcssa_ph = phi i32 %removed_55, void %while.body.i.26, i32 %removed_54, void %land.rhs.i.26

]]></Node>
<StgValue><ssdm name="removed_0_i_26_lcssa_ph"/></StgValue>
</operation>

<operation id="1325" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln113_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_52" val="0"/>
<literal name="icmp_ln1085_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.26.loopexit:2 %br_ln0 = br void %while.end.i.26

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1326" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.26:2 %this_lp_sizes_load_15 = load i5 %this_lp_sizes_addr_13

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_15"/></StgValue>
</operation>

<operation id="1327" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_26" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.26:5 %current_86 = load i5 %this_lp_heads_1_addr_13

]]></Node>
<StgValue><ssdm name="current_86"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1328" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.26:0 %current_0_i130_26_lcssa = phi i32 %current_0_i130_25_lcssa, void %while.end.i.25, i32 %current_0_i130_26_lcssa_ph, void %while.end.i.26.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_26_lcssa"/></StgValue>
</operation>

<operation id="1329" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.26:1 %removed_0_i_26_lcssa = phi i32 0, void %while.end.i.25, i32 %removed_0_i_26_lcssa_ph, void %while.end.i.26.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_26_lcssa"/></StgValue>
</operation>

<operation id="1330" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.26:2 %this_lp_sizes_load_15 = load i5 %this_lp_sizes_addr_13

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_15"/></StgValue>
</operation>

<operation id="1331" st_id="113" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.26:3 %sub_ln129_26 = sub i32 %this_lp_sizes_load_15, i32 %removed_0_i_26_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_26"/></StgValue>
</operation>

<operation id="1332" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.26:4 %store_ln129 = store i32 %sub_ln129_26, i5 %this_lp_sizes_addr_13

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1333" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.26:5 %current_86 = load i5 %this_lp_heads_1_addr_13

]]></Node>
<StgValue><ssdm name="current_86"/></StgValue>
</operation>

<operation id="1334" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.26:6 %icmp_ln113_54 = icmp_eq  i32 %current_86, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_54"/></StgValue>
</operation>

<operation id="1335" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.26:7 %br_ln113 = br i1 %icmp_ln113_54, void %land.rhs.i.27.preheader, void %while.end.i.27

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1336" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.27.preheader:0 %br_ln109 = br void %land.rhs.i.27

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1337" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.27:1 %current_87 = phi i32 %next_28, void %while.body.i.27, i32 %current_86, void %land.rhs.i.27.preheader

]]></Node>
<StgValue><ssdm name="current_87"/></StgValue>
</operation>

<operation id="1338" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.27:3 %zext_ln113_27 = zext i32 %current_87

]]></Node>
<StgValue><ssdm name="zext_ln113_27"/></StgValue>
</operation>

<operation id="1339" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.27:4 %this_buffer_state_lvt_V_addr_29 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_27

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_29"/></StgValue>
</operation>

<operation id="1340" st_id="114" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.27:5 %this_buffer_state_lvt_V_load_28 = load i7 %this_buffer_state_lvt_V_addr_29

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_28"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1341" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.27:0 %removed_56 = phi i32 %removed_57, void %while.body.i.27, i32 0, void %land.rhs.i.27.preheader

]]></Node>
<StgValue><ssdm name="removed_56"/></StgValue>
</operation>

<operation id="1342" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.27:2 %current_0_i130_27359 = phi i32 %current_87, void %while.body.i.27, i32 %current_0_i130_26_lcssa, void %land.rhs.i.27.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_27359"/></StgValue>
</operation>

<operation id="1343" st_id="115" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.27:5 %this_buffer_state_lvt_V_load_28 = load i7 %this_buffer_state_lvt_V_addr_29

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_28"/></StgValue>
</operation>

<operation id="1344" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.27:6 %icmp_ln1085_27 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_28, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_27"/></StgValue>
</operation>

<operation id="1345" st_id="115" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.27:7 %removed_57 = add i32 %removed_56, i32 1

]]></Node>
<StgValue><ssdm name="removed_57"/></StgValue>
</operation>

<operation id="1346" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.27:8 %br_ln113 = br i1 %icmp_ln1085_27, void %while.body.i.27, void %while.end.i.27.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1347" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.27:1 %this_buffer_next_addr_30 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_27

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_30"/></StgValue>
</operation>

<operation id="1348" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.27:2 %next_28 = load i7 %this_buffer_next_addr_30

]]></Node>
<StgValue><ssdm name="next_28"/></StgValue>
</operation>

<operation id="1349" st_id="115" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.27:4 %store_ln122 = store i32 %current_0_i130_27359, i7 %this_buffer_next_addr_30

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1350" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln1085_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.27:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1351" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln1085_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.27:2 %next_28 = load i7 %this_buffer_next_addr_30

]]></Node>
<StgValue><ssdm name="next_28"/></StgValue>
</operation>

<operation id="1352" st_id="116" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln1085_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.27:3 %store_ln117 = store i32 %next_28, i5 %this_lp_heads_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1353" st_id="116" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln1085_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.27:5 %icmp_ln113_55 = icmp_eq  i32 %next_28, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_55"/></StgValue>
</operation>

<operation id="1354" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln1085_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.27:6 %br_ln113 = br i1 %icmp_ln113_55, void %land.rhs.i.27, void %while.end.i.27.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1355" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln113_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln1085_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.27.loopexit:0 %current_0_i130_27_lcssa_ph = phi i32 %current_87, void %while.body.i.27, i32 %current_0_i130_27359, void %land.rhs.i.27

]]></Node>
<StgValue><ssdm name="current_0_i130_27_lcssa_ph"/></StgValue>
</operation>

<operation id="1356" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln113_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln1085_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.27.loopexit:1 %removed_0_i_27_lcssa_ph = phi i32 %removed_57, void %while.body.i.27, i32 %removed_56, void %land.rhs.i.27

]]></Node>
<StgValue><ssdm name="removed_0_i_27_lcssa_ph"/></StgValue>
</operation>

<operation id="1357" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln113_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_54" val="0"/>
<literal name="icmp_ln1085_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.27.loopexit:2 %br_ln0 = br void %while.end.i.27

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1358" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.27:2 %this_lp_sizes_1_load_15 = load i5 %this_lp_sizes_1_addr_13

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_15"/></StgValue>
</operation>

<operation id="1359" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_27" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.27:5 %current_89 = load i5 %this_lp_heads_addr_14

]]></Node>
<StgValue><ssdm name="current_89"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1360" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.27:0 %current_0_i130_27_lcssa = phi i32 %current_0_i130_26_lcssa, void %while.end.i.26, i32 %current_0_i130_27_lcssa_ph, void %while.end.i.27.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_27_lcssa"/></StgValue>
</operation>

<operation id="1361" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.27:1 %removed_0_i_27_lcssa = phi i32 0, void %while.end.i.26, i32 %removed_0_i_27_lcssa_ph, void %while.end.i.27.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_27_lcssa"/></StgValue>
</operation>

<operation id="1362" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.27:2 %this_lp_sizes_1_load_15 = load i5 %this_lp_sizes_1_addr_13

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_15"/></StgValue>
</operation>

<operation id="1363" st_id="117" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.27:3 %sub_ln129_27 = sub i32 %this_lp_sizes_1_load_15, i32 %removed_0_i_27_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_27"/></StgValue>
</operation>

<operation id="1364" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.27:4 %store_ln129 = store i32 %sub_ln129_27, i5 %this_lp_sizes_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1365" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.27:5 %current_89 = load i5 %this_lp_heads_addr_14

]]></Node>
<StgValue><ssdm name="current_89"/></StgValue>
</operation>

<operation id="1366" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.27:6 %icmp_ln113_56 = icmp_eq  i32 %current_89, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_56"/></StgValue>
</operation>

<operation id="1367" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.27:7 %br_ln113 = br i1 %icmp_ln113_56, void %land.rhs.i.28.preheader, void %while.end.i.28

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1368" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.28.preheader:0 %br_ln109 = br void %land.rhs.i.28

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1369" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.28:1 %current_90 = phi i32 %next_29, void %while.body.i.28, i32 %current_89, void %land.rhs.i.28.preheader

]]></Node>
<StgValue><ssdm name="current_90"/></StgValue>
</operation>

<operation id="1370" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.28:3 %zext_ln113_28 = zext i32 %current_90

]]></Node>
<StgValue><ssdm name="zext_ln113_28"/></StgValue>
</operation>

<operation id="1371" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.28:4 %this_buffer_state_lvt_V_addr_30 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_28

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_30"/></StgValue>
</operation>

<operation id="1372" st_id="118" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.28:5 %this_buffer_state_lvt_V_load_29 = load i7 %this_buffer_state_lvt_V_addr_30

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_29"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1373" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.28:0 %removed_58 = phi i32 %removed_59, void %while.body.i.28, i32 0, void %land.rhs.i.28.preheader

]]></Node>
<StgValue><ssdm name="removed_58"/></StgValue>
</operation>

<operation id="1374" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.28:2 %current_0_i130_28367 = phi i32 %current_90, void %while.body.i.28, i32 %current_0_i130_27_lcssa, void %land.rhs.i.28.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_28367"/></StgValue>
</operation>

<operation id="1375" st_id="119" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.28:5 %this_buffer_state_lvt_V_load_29 = load i7 %this_buffer_state_lvt_V_addr_30

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_29"/></StgValue>
</operation>

<operation id="1376" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.28:6 %icmp_ln1085_28 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_29, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_28"/></StgValue>
</operation>

<operation id="1377" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.28:7 %removed_59 = add i32 %removed_58, i32 1

]]></Node>
<StgValue><ssdm name="removed_59"/></StgValue>
</operation>

<operation id="1378" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.28:8 %br_ln113 = br i1 %icmp_ln1085_28, void %while.body.i.28, void %while.end.i.28.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1379" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.28:1 %this_buffer_next_addr_31 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_28

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_31"/></StgValue>
</operation>

<operation id="1380" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.28:2 %next_29 = load i7 %this_buffer_next_addr_31

]]></Node>
<StgValue><ssdm name="next_29"/></StgValue>
</operation>

<operation id="1381" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.28:4 %store_ln122 = store i32 %current_0_i130_28367, i7 %this_buffer_next_addr_31

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1382" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln1085_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.28:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1383" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln1085_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.28:2 %next_29 = load i7 %this_buffer_next_addr_31

]]></Node>
<StgValue><ssdm name="next_29"/></StgValue>
</operation>

<operation id="1384" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln1085_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.28:3 %store_ln117 = store i32 %next_29, i5 %this_lp_heads_addr_14

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1385" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln1085_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.28:5 %icmp_ln113_57 = icmp_eq  i32 %next_29, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_57"/></StgValue>
</operation>

<operation id="1386" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln1085_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.28:6 %br_ln113 = br i1 %icmp_ln113_57, void %land.rhs.i.28, void %while.end.i.28.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1387" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln113_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln1085_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.28.loopexit:0 %current_0_i130_28_lcssa_ph = phi i32 %current_90, void %while.body.i.28, i32 %current_0_i130_28367, void %land.rhs.i.28

]]></Node>
<StgValue><ssdm name="current_0_i130_28_lcssa_ph"/></StgValue>
</operation>

<operation id="1388" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln113_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln1085_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.28.loopexit:1 %removed_0_i_28_lcssa_ph = phi i32 %removed_59, void %while.body.i.28, i32 %removed_58, void %land.rhs.i.28

]]></Node>
<StgValue><ssdm name="removed_0_i_28_lcssa_ph"/></StgValue>
</operation>

<operation id="1389" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln113_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_56" val="0"/>
<literal name="icmp_ln1085_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.28.loopexit:2 %br_ln0 = br void %while.end.i.28

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1390" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_28" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.28:2 %this_lp_sizes_load_16 = load i5 %this_lp_sizes_addr_14

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_16"/></StgValue>
</operation>

<operation id="1391" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_28" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.28:5 %current_92 = load i5 %this_lp_heads_1_addr_14

]]></Node>
<StgValue><ssdm name="current_92"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1392" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.28:0 %current_0_i130_28_lcssa = phi i32 %current_0_i130_27_lcssa, void %while.end.i.27, i32 %current_0_i130_28_lcssa_ph, void %while.end.i.28.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_28_lcssa"/></StgValue>
</operation>

<operation id="1393" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.28:1 %removed_0_i_28_lcssa = phi i32 0, void %while.end.i.27, i32 %removed_0_i_28_lcssa_ph, void %while.end.i.28.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_28_lcssa"/></StgValue>
</operation>

<operation id="1394" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.28:2 %this_lp_sizes_load_16 = load i5 %this_lp_sizes_addr_14

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_16"/></StgValue>
</operation>

<operation id="1395" st_id="121" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.28:3 %sub_ln129_28 = sub i32 %this_lp_sizes_load_16, i32 %removed_0_i_28_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_28"/></StgValue>
</operation>

<operation id="1396" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.28:4 %store_ln129 = store i32 %sub_ln129_28, i5 %this_lp_sizes_addr_14

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1397" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.28:5 %current_92 = load i5 %this_lp_heads_1_addr_14

]]></Node>
<StgValue><ssdm name="current_92"/></StgValue>
</operation>

<operation id="1398" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.28:6 %icmp_ln113_58 = icmp_eq  i32 %current_92, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_58"/></StgValue>
</operation>

<operation id="1399" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.28:7 %br_ln113 = br i1 %icmp_ln113_58, void %land.rhs.i.29.preheader, void %while.end.i.29

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1400" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.29.preheader:0 %br_ln109 = br void %land.rhs.i.29

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1401" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.29:1 %current_93 = phi i32 %next_30, void %while.body.i.29, i32 %current_92, void %land.rhs.i.29.preheader

]]></Node>
<StgValue><ssdm name="current_93"/></StgValue>
</operation>

<operation id="1402" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.29:3 %zext_ln113_29 = zext i32 %current_93

]]></Node>
<StgValue><ssdm name="zext_ln113_29"/></StgValue>
</operation>

<operation id="1403" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.29:4 %this_buffer_state_lvt_V_addr_31 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_29

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_31"/></StgValue>
</operation>

<operation id="1404" st_id="122" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.29:5 %this_buffer_state_lvt_V_load_30 = load i7 %this_buffer_state_lvt_V_addr_31

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_30"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1405" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.29:0 %removed_60 = phi i32 %removed_61, void %while.body.i.29, i32 0, void %land.rhs.i.29.preheader

]]></Node>
<StgValue><ssdm name="removed_60"/></StgValue>
</operation>

<operation id="1406" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.29:2 %current_0_i130_29375 = phi i32 %current_93, void %while.body.i.29, i32 %current_0_i130_28_lcssa, void %land.rhs.i.29.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_29375"/></StgValue>
</operation>

<operation id="1407" st_id="123" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.29:5 %this_buffer_state_lvt_V_load_30 = load i7 %this_buffer_state_lvt_V_addr_31

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_30"/></StgValue>
</operation>

<operation id="1408" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.29:6 %icmp_ln1085_29 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_30, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_29"/></StgValue>
</operation>

<operation id="1409" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.29:7 %removed_61 = add i32 %removed_60, i32 1

]]></Node>
<StgValue><ssdm name="removed_61"/></StgValue>
</operation>

<operation id="1410" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.29:8 %br_ln113 = br i1 %icmp_ln1085_29, void %while.body.i.29, void %while.end.i.29.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1411" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.29:1 %this_buffer_next_addr_32 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_29

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_32"/></StgValue>
</operation>

<operation id="1412" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.29:2 %next_30 = load i7 %this_buffer_next_addr_32

]]></Node>
<StgValue><ssdm name="next_30"/></StgValue>
</operation>

<operation id="1413" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.29:4 %store_ln122 = store i32 %current_0_i130_29375, i7 %this_buffer_next_addr_32

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1414" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln1085_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.29:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1415" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln1085_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.29:2 %next_30 = load i7 %this_buffer_next_addr_32

]]></Node>
<StgValue><ssdm name="next_30"/></StgValue>
</operation>

<operation id="1416" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln1085_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.29:3 %store_ln117 = store i32 %next_30, i5 %this_lp_heads_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1417" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln1085_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.29:5 %icmp_ln113_59 = icmp_eq  i32 %next_30, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_59"/></StgValue>
</operation>

<operation id="1418" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln1085_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.29:6 %br_ln113 = br i1 %icmp_ln113_59, void %land.rhs.i.29, void %while.end.i.29.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1419" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln113_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln1085_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.29.loopexit:0 %current_0_i130_29_lcssa_ph = phi i32 %current_93, void %while.body.i.29, i32 %current_0_i130_29375, void %land.rhs.i.29

]]></Node>
<StgValue><ssdm name="current_0_i130_29_lcssa_ph"/></StgValue>
</operation>

<operation id="1420" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln113_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln1085_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.29.loopexit:1 %removed_0_i_29_lcssa_ph = phi i32 %removed_61, void %while.body.i.29, i32 %removed_60, void %land.rhs.i.29

]]></Node>
<StgValue><ssdm name="removed_0_i_29_lcssa_ph"/></StgValue>
</operation>

<operation id="1421" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln113_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_58" val="0"/>
<literal name="icmp_ln1085_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.29.loopexit:2 %br_ln0 = br void %while.end.i.29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1422" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.29:2 %this_lp_sizes_1_load_16 = load i5 %this_lp_sizes_1_addr_14

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_16"/></StgValue>
</operation>

<operation id="1423" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_29" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.29:5 %current_95 = load i5 %this_lp_heads_addr_15

]]></Node>
<StgValue><ssdm name="current_95"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1424" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.29:0 %current_0_i130_29_lcssa = phi i32 %current_0_i130_28_lcssa, void %while.end.i.28, i32 %current_0_i130_29_lcssa_ph, void %while.end.i.29.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_29_lcssa"/></StgValue>
</operation>

<operation id="1425" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.29:1 %removed_0_i_29_lcssa = phi i32 0, void %while.end.i.28, i32 %removed_0_i_29_lcssa_ph, void %while.end.i.29.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_29_lcssa"/></StgValue>
</operation>

<operation id="1426" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.29:2 %this_lp_sizes_1_load_16 = load i5 %this_lp_sizes_1_addr_14

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_16"/></StgValue>
</operation>

<operation id="1427" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.29:3 %sub_ln129_29 = sub i32 %this_lp_sizes_1_load_16, i32 %removed_0_i_29_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_29"/></StgValue>
</operation>

<operation id="1428" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.29:4 %store_ln129 = store i32 %sub_ln129_29, i5 %this_lp_sizes_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1429" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.29:5 %current_95 = load i5 %this_lp_heads_addr_15

]]></Node>
<StgValue><ssdm name="current_95"/></StgValue>
</operation>

<operation id="1430" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.29:6 %icmp_ln113_60 = icmp_eq  i32 %current_95, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_60"/></StgValue>
</operation>

<operation id="1431" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.29:7 %br_ln113 = br i1 %icmp_ln113_60, void %land.rhs.i.30.preheader, void %while.end.i.30

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1432" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.30.preheader:0 %br_ln109 = br void %land.rhs.i.30

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1433" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.30:1 %current_96 = phi i32 %next_31, void %while.body.i.30, i32 %current_95, void %land.rhs.i.30.preheader

]]></Node>
<StgValue><ssdm name="current_96"/></StgValue>
</operation>

<operation id="1434" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.30:3 %zext_ln113_30 = zext i32 %current_96

]]></Node>
<StgValue><ssdm name="zext_ln113_30"/></StgValue>
</operation>

<operation id="1435" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.30:4 %this_buffer_state_lvt_V_addr_32 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_30

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_32"/></StgValue>
</operation>

<operation id="1436" st_id="126" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.30:5 %this_buffer_state_lvt_V_load_31 = load i7 %this_buffer_state_lvt_V_addr_32

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_31"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1437" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.30:0 %removed_62 = phi i32 %removed_63, void %while.body.i.30, i32 0, void %land.rhs.i.30.preheader

]]></Node>
<StgValue><ssdm name="removed_62"/></StgValue>
</operation>

<operation id="1438" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.30:2 %current_0_i130_30383 = phi i32 %current_96, void %while.body.i.30, i32 %current_0_i130_29_lcssa, void %land.rhs.i.30.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_30383"/></StgValue>
</operation>

<operation id="1439" st_id="127" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.30:5 %this_buffer_state_lvt_V_load_31 = load i7 %this_buffer_state_lvt_V_addr_32

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_31"/></StgValue>
</operation>

<operation id="1440" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.30:6 %icmp_ln1085_30 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_31, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_30"/></StgValue>
</operation>

<operation id="1441" st_id="127" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.30:7 %removed_63 = add i32 %removed_62, i32 1

]]></Node>
<StgValue><ssdm name="removed_63"/></StgValue>
</operation>

<operation id="1442" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.30:8 %br_ln113 = br i1 %icmp_ln1085_30, void %while.body.i.30, void %while.end.i.30.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1443" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.30:1 %this_buffer_next_addr_33 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_30

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_33"/></StgValue>
</operation>

<operation id="1444" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.30:2 %next_31 = load i7 %this_buffer_next_addr_33

]]></Node>
<StgValue><ssdm name="next_31"/></StgValue>
</operation>

<operation id="1445" st_id="127" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.30:4 %store_ln122 = store i32 %current_0_i130_30383, i7 %this_buffer_next_addr_33

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1446" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln1085_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.30:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1447" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln1085_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.30:2 %next_31 = load i7 %this_buffer_next_addr_33

]]></Node>
<StgValue><ssdm name="next_31"/></StgValue>
</operation>

<operation id="1448" st_id="128" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln1085_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.30:3 %store_ln117 = store i32 %next_31, i5 %this_lp_heads_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1449" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln1085_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.30:5 %icmp_ln113_61 = icmp_eq  i32 %next_31, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_61"/></StgValue>
</operation>

<operation id="1450" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln1085_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.30:6 %br_ln113 = br i1 %icmp_ln113_61, void %land.rhs.i.30, void %while.end.i.30.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1451" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln113_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln1085_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.30.loopexit:0 %current_0_i130_30_lcssa_ph = phi i32 %current_96, void %while.body.i.30, i32 %current_0_i130_30383, void %land.rhs.i.30

]]></Node>
<StgValue><ssdm name="current_0_i130_30_lcssa_ph"/></StgValue>
</operation>

<operation id="1452" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln113_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln1085_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.30.loopexit:1 %removed_0_i_30_lcssa_ph = phi i32 %removed_63, void %while.body.i.30, i32 %removed_62, void %land.rhs.i.30

]]></Node>
<StgValue><ssdm name="removed_0_i_30_lcssa_ph"/></StgValue>
</operation>

<operation id="1453" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln113_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_60" val="0"/>
<literal name="icmp_ln1085_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.30.loopexit:2 %br_ln0 = br void %while.end.i.30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1454" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_30" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.30:2 %this_lp_sizes_load_17 = load i5 %this_lp_sizes_addr_15

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_17"/></StgValue>
</operation>

<operation id="1455" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_30" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.30:5 %current_98 = load i5 %this_lp_heads_1_addr_15

]]></Node>
<StgValue><ssdm name="current_98"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1456" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.30:0 %current_0_i130_30_lcssa = phi i32 %current_0_i130_29_lcssa, void %while.end.i.29, i32 %current_0_i130_30_lcssa_ph, void %while.end.i.30.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_30_lcssa"/></StgValue>
</operation>

<operation id="1457" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.30:1 %removed_0_i_30_lcssa = phi i32 0, void %while.end.i.29, i32 %removed_0_i_30_lcssa_ph, void %while.end.i.30.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_30_lcssa"/></StgValue>
</operation>

<operation id="1458" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.30:2 %this_lp_sizes_load_17 = load i5 %this_lp_sizes_addr_15

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_17"/></StgValue>
</operation>

<operation id="1459" st_id="129" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.30:3 %sub_ln129_30 = sub i32 %this_lp_sizes_load_17, i32 %removed_0_i_30_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_30"/></StgValue>
</operation>

<operation id="1460" st_id="129" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.30:4 %store_ln129 = store i32 %sub_ln129_30, i5 %this_lp_sizes_addr_15

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1461" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.30:5 %current_98 = load i5 %this_lp_heads_1_addr_15

]]></Node>
<StgValue><ssdm name="current_98"/></StgValue>
</operation>

<operation id="1462" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.30:6 %icmp_ln113_62 = icmp_eq  i32 %current_98, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_62"/></StgValue>
</operation>

<operation id="1463" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.30:7 %br_ln113 = br i1 %icmp_ln113_62, void %land.rhs.i.31.preheader, void %while.end.i.31

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1464" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.31.preheader:0 %br_ln109 = br void %land.rhs.i.31

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1465" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.31:1 %current_99 = phi i32 %next_32, void %while.body.i.31, i32 %current_98, void %land.rhs.i.31.preheader

]]></Node>
<StgValue><ssdm name="current_99"/></StgValue>
</operation>

<operation id="1466" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.31:3 %zext_ln113_31 = zext i32 %current_99

]]></Node>
<StgValue><ssdm name="zext_ln113_31"/></StgValue>
</operation>

<operation id="1467" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.31:4 %this_buffer_state_lvt_V_addr_33 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_31

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_33"/></StgValue>
</operation>

<operation id="1468" st_id="130" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.31:5 %this_buffer_state_lvt_V_load_32 = load i7 %this_buffer_state_lvt_V_addr_33

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_32"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1469" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.31:0 %removed_64 = phi i32 %removed_65, void %while.body.i.31, i32 0, void %land.rhs.i.31.preheader

]]></Node>
<StgValue><ssdm name="removed_64"/></StgValue>
</operation>

<operation id="1470" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.31:2 %current_0_i130_31391 = phi i32 %current_99, void %while.body.i.31, i32 %current_0_i130_30_lcssa, void %land.rhs.i.31.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_31391"/></StgValue>
</operation>

<operation id="1471" st_id="131" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.31:5 %this_buffer_state_lvt_V_load_32 = load i7 %this_buffer_state_lvt_V_addr_33

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_32"/></StgValue>
</operation>

<operation id="1472" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.31:6 %icmp_ln1085_31 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_32, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_31"/></StgValue>
</operation>

<operation id="1473" st_id="131" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.31:7 %removed_65 = add i32 %removed_64, i32 1

]]></Node>
<StgValue><ssdm name="removed_65"/></StgValue>
</operation>

<operation id="1474" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.31:8 %br_ln113 = br i1 %icmp_ln1085_31, void %while.body.i.31, void %while.end.i.31.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1475" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.31:1 %this_buffer_next_addr_34 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_31

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_34"/></StgValue>
</operation>

<operation id="1476" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.31:2 %next_32 = load i7 %this_buffer_next_addr_34

]]></Node>
<StgValue><ssdm name="next_32"/></StgValue>
</operation>

<operation id="1477" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.31:4 %store_ln122 = store i32 %current_0_i130_31391, i7 %this_buffer_next_addr_34

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1478" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln1085_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.31:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1479" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln1085_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.31:2 %next_32 = load i7 %this_buffer_next_addr_34

]]></Node>
<StgValue><ssdm name="next_32"/></StgValue>
</operation>

<operation id="1480" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln1085_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.31:3 %store_ln117 = store i32 %next_32, i5 %this_lp_heads_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1481" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln1085_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.31:5 %icmp_ln113_63 = icmp_eq  i32 %next_32, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_63"/></StgValue>
</operation>

<operation id="1482" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln1085_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.31:6 %br_ln113 = br i1 %icmp_ln113_63, void %land.rhs.i.31, void %while.end.i.31.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1483" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln113_63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln1085_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.31.loopexit:0 %current_0_i130_31_lcssa_ph = phi i32 %current_99, void %while.body.i.31, i32 %current_0_i130_31391, void %land.rhs.i.31

]]></Node>
<StgValue><ssdm name="current_0_i130_31_lcssa_ph"/></StgValue>
</operation>

<operation id="1484" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln113_63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln1085_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.31.loopexit:1 %removed_0_i_31_lcssa_ph = phi i32 %removed_65, void %while.body.i.31, i32 %removed_64, void %land.rhs.i.31

]]></Node>
<StgValue><ssdm name="removed_0_i_31_lcssa_ph"/></StgValue>
</operation>

<operation id="1485" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln113_63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_62" val="0"/>
<literal name="icmp_ln1085_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.31.loopexit:2 %br_ln0 = br void %while.end.i.31

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1486" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.31:2 %this_lp_sizes_1_load_17 = load i5 %this_lp_sizes_1_addr_15

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_17"/></StgValue>
</operation>

<operation id="1487" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_31" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.31:5 %current_101 = load i5 %this_lp_heads_addr_16

]]></Node>
<StgValue><ssdm name="current_101"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1488" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.31:0 %current_0_i130_31_lcssa = phi i32 %current_0_i130_30_lcssa, void %while.end.i.30, i32 %current_0_i130_31_lcssa_ph, void %while.end.i.31.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_31_lcssa"/></StgValue>
</operation>

<operation id="1489" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.31:1 %removed_0_i_31_lcssa = phi i32 0, void %while.end.i.30, i32 %removed_0_i_31_lcssa_ph, void %while.end.i.31.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_31_lcssa"/></StgValue>
</operation>

<operation id="1490" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.31:2 %this_lp_sizes_1_load_17 = load i5 %this_lp_sizes_1_addr_15

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_17"/></StgValue>
</operation>

<operation id="1491" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.31:3 %sub_ln129_31 = sub i32 %this_lp_sizes_1_load_17, i32 %removed_0_i_31_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_31"/></StgValue>
</operation>

<operation id="1492" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.31:4 %store_ln129 = store i32 %sub_ln129_31, i5 %this_lp_sizes_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1493" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.31:5 %current_101 = load i5 %this_lp_heads_addr_16

]]></Node>
<StgValue><ssdm name="current_101"/></StgValue>
</operation>

<operation id="1494" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.31:6 %icmp_ln113_64 = icmp_eq  i32 %current_101, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_64"/></StgValue>
</operation>

<operation id="1495" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.31:7 %br_ln113 = br i1 %icmp_ln113_64, void %land.rhs.i.32.preheader, void %while.end.i.32

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1496" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.32.preheader:0 %br_ln109 = br void %land.rhs.i.32

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1497" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.32:1 %current_102 = phi i32 %next_33, void %while.body.i.32, i32 %current_101, void %land.rhs.i.32.preheader

]]></Node>
<StgValue><ssdm name="current_102"/></StgValue>
</operation>

<operation id="1498" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.32:3 %zext_ln113_32 = zext i32 %current_102

]]></Node>
<StgValue><ssdm name="zext_ln113_32"/></StgValue>
</operation>

<operation id="1499" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.32:4 %this_buffer_state_lvt_V_addr_34 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_34"/></StgValue>
</operation>

<operation id="1500" st_id="134" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.32:5 %this_buffer_state_lvt_V_load_33 = load i7 %this_buffer_state_lvt_V_addr_34

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_33"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1501" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.32:0 %removed_66 = phi i32 %removed_67, void %while.body.i.32, i32 0, void %land.rhs.i.32.preheader

]]></Node>
<StgValue><ssdm name="removed_66"/></StgValue>
</operation>

<operation id="1502" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.32:2 %current_0_i130_32399 = phi i32 %current_102, void %while.body.i.32, i32 %current_0_i130_31_lcssa, void %land.rhs.i.32.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_32399"/></StgValue>
</operation>

<operation id="1503" st_id="135" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.32:5 %this_buffer_state_lvt_V_load_33 = load i7 %this_buffer_state_lvt_V_addr_34

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_33"/></StgValue>
</operation>

<operation id="1504" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.32:6 %icmp_ln1085_32 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_33, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_32"/></StgValue>
</operation>

<operation id="1505" st_id="135" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.32:7 %removed_67 = add i32 %removed_66, i32 1

]]></Node>
<StgValue><ssdm name="removed_67"/></StgValue>
</operation>

<operation id="1506" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.32:8 %br_ln113 = br i1 %icmp_ln1085_32, void %while.body.i.32, void %while.end.i.32.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1507" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.32:1 %this_buffer_next_addr_35 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_32

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_35"/></StgValue>
</operation>

<operation id="1508" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.32:2 %next_33 = load i7 %this_buffer_next_addr_35

]]></Node>
<StgValue><ssdm name="next_33"/></StgValue>
</operation>

<operation id="1509" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.32:4 %store_ln122 = store i32 %current_0_i130_32399, i7 %this_buffer_next_addr_35

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1510" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln1085_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.32:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1511" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln1085_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.32:2 %next_33 = load i7 %this_buffer_next_addr_35

]]></Node>
<StgValue><ssdm name="next_33"/></StgValue>
</operation>

<operation id="1512" st_id="136" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln1085_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.32:3 %store_ln117 = store i32 %next_33, i5 %this_lp_heads_addr_16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1513" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln1085_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.32:5 %icmp_ln113_65 = icmp_eq  i32 %next_33, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_65"/></StgValue>
</operation>

<operation id="1514" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln1085_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.32:6 %br_ln113 = br i1 %icmp_ln113_65, void %land.rhs.i.32, void %while.end.i.32.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1515" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln113_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln1085_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.32.loopexit:0 %current_0_i130_32_lcssa_ph = phi i32 %current_102, void %while.body.i.32, i32 %current_0_i130_32399, void %land.rhs.i.32

]]></Node>
<StgValue><ssdm name="current_0_i130_32_lcssa_ph"/></StgValue>
</operation>

<operation id="1516" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln113_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln1085_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.32.loopexit:1 %removed_0_i_32_lcssa_ph = phi i32 %removed_67, void %while.body.i.32, i32 %removed_66, void %land.rhs.i.32

]]></Node>
<StgValue><ssdm name="removed_0_i_32_lcssa_ph"/></StgValue>
</operation>

<operation id="1517" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln113_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_64" val="0"/>
<literal name="icmp_ln1085_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.32.loopexit:2 %br_ln0 = br void %while.end.i.32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1518" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_32" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.32:2 %this_lp_sizes_load_18 = load i5 %this_lp_sizes_addr_16

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_18"/></StgValue>
</operation>

<operation id="1519" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_65" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_32" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.32:5 %current_104 = load i5 %this_lp_heads_1_addr_16

]]></Node>
<StgValue><ssdm name="current_104"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1520" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.32:0 %current_0_i130_32_lcssa = phi i32 %current_0_i130_31_lcssa, void %while.end.i.31, i32 %current_0_i130_32_lcssa_ph, void %while.end.i.32.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_32_lcssa"/></StgValue>
</operation>

<operation id="1521" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.32:1 %removed_0_i_32_lcssa = phi i32 0, void %while.end.i.31, i32 %removed_0_i_32_lcssa_ph, void %while.end.i.32.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_32_lcssa"/></StgValue>
</operation>

<operation id="1522" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.32:2 %this_lp_sizes_load_18 = load i5 %this_lp_sizes_addr_16

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_18"/></StgValue>
</operation>

<operation id="1523" st_id="137" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.32:3 %sub_ln129_32 = sub i32 %this_lp_sizes_load_18, i32 %removed_0_i_32_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_32"/></StgValue>
</operation>

<operation id="1524" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.32:4 %store_ln129 = store i32 %sub_ln129_32, i5 %this_lp_sizes_addr_16

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1525" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.32:5 %current_104 = load i5 %this_lp_heads_1_addr_16

]]></Node>
<StgValue><ssdm name="current_104"/></StgValue>
</operation>

<operation id="1526" st_id="137" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.32:6 %icmp_ln113_66 = icmp_eq  i32 %current_104, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_66"/></StgValue>
</operation>

<operation id="1527" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.32:7 %br_ln113 = br i1 %icmp_ln113_66, void %land.rhs.i.33.preheader, void %while.end.i.33

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1528" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.33.preheader:0 %br_ln109 = br void %land.rhs.i.33

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1529" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.33:1 %current_105 = phi i32 %next_34, void %while.body.i.33, i32 %current_104, void %land.rhs.i.33.preheader

]]></Node>
<StgValue><ssdm name="current_105"/></StgValue>
</operation>

<operation id="1530" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.33:3 %zext_ln113_33 = zext i32 %current_105

]]></Node>
<StgValue><ssdm name="zext_ln113_33"/></StgValue>
</operation>

<operation id="1531" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.33:4 %this_buffer_state_lvt_V_addr_35 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_33

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_35"/></StgValue>
</operation>

<operation id="1532" st_id="138" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.33:5 %this_buffer_state_lvt_V_load_34 = load i7 %this_buffer_state_lvt_V_addr_35

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_34"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1533" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.33:0 %removed_68 = phi i32 %removed_69, void %while.body.i.33, i32 0, void %land.rhs.i.33.preheader

]]></Node>
<StgValue><ssdm name="removed_68"/></StgValue>
</operation>

<operation id="1534" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.33:2 %current_0_i130_33407 = phi i32 %current_105, void %while.body.i.33, i32 %current_0_i130_32_lcssa, void %land.rhs.i.33.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_33407"/></StgValue>
</operation>

<operation id="1535" st_id="139" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.33:5 %this_buffer_state_lvt_V_load_34 = load i7 %this_buffer_state_lvt_V_addr_35

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_34"/></StgValue>
</operation>

<operation id="1536" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.33:6 %icmp_ln1085_33 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_34, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_33"/></StgValue>
</operation>

<operation id="1537" st_id="139" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.33:7 %removed_69 = add i32 %removed_68, i32 1

]]></Node>
<StgValue><ssdm name="removed_69"/></StgValue>
</operation>

<operation id="1538" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.33:8 %br_ln113 = br i1 %icmp_ln1085_33, void %while.body.i.33, void %while.end.i.33.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1539" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.33:1 %this_buffer_next_addr_36 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_33

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_36"/></StgValue>
</operation>

<operation id="1540" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.33:2 %next_34 = load i7 %this_buffer_next_addr_36

]]></Node>
<StgValue><ssdm name="next_34"/></StgValue>
</operation>

<operation id="1541" st_id="139" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.33:4 %store_ln122 = store i32 %current_0_i130_33407, i7 %this_buffer_next_addr_36

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1542" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln1085_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.33:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1543" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln1085_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.33:2 %next_34 = load i7 %this_buffer_next_addr_36

]]></Node>
<StgValue><ssdm name="next_34"/></StgValue>
</operation>

<operation id="1544" st_id="140" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln1085_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.33:3 %store_ln117 = store i32 %next_34, i5 %this_lp_heads_1_addr_16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1545" st_id="140" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln1085_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.33:5 %icmp_ln113_67 = icmp_eq  i32 %next_34, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_67"/></StgValue>
</operation>

<operation id="1546" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln1085_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.33:6 %br_ln113 = br i1 %icmp_ln113_67, void %land.rhs.i.33, void %while.end.i.33.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1547" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln113_67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln1085_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.33.loopexit:0 %current_0_i130_33_lcssa_ph = phi i32 %current_105, void %while.body.i.33, i32 %current_0_i130_33407, void %land.rhs.i.33

]]></Node>
<StgValue><ssdm name="current_0_i130_33_lcssa_ph"/></StgValue>
</operation>

<operation id="1548" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln113_67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln1085_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.33.loopexit:1 %removed_0_i_33_lcssa_ph = phi i32 %removed_69, void %while.body.i.33, i32 %removed_68, void %land.rhs.i.33

]]></Node>
<StgValue><ssdm name="removed_0_i_33_lcssa_ph"/></StgValue>
</operation>

<operation id="1549" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln113_67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_66" val="0"/>
<literal name="icmp_ln1085_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.33.loopexit:2 %br_ln0 = br void %while.end.i.33

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1550" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.33:2 %this_lp_sizes_1_load_18 = load i5 %this_lp_sizes_1_addr_16

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_18"/></StgValue>
</operation>

<operation id="1551" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_67" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_33" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.33:5 %current_107 = load i5 %this_lp_heads_addr_17

]]></Node>
<StgValue><ssdm name="current_107"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1552" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.33:0 %current_0_i130_33_lcssa = phi i32 %current_0_i130_32_lcssa, void %while.end.i.32, i32 %current_0_i130_33_lcssa_ph, void %while.end.i.33.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_33_lcssa"/></StgValue>
</operation>

<operation id="1553" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.33:1 %removed_0_i_33_lcssa = phi i32 0, void %while.end.i.32, i32 %removed_0_i_33_lcssa_ph, void %while.end.i.33.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_33_lcssa"/></StgValue>
</operation>

<operation id="1554" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.33:2 %this_lp_sizes_1_load_18 = load i5 %this_lp_sizes_1_addr_16

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_18"/></StgValue>
</operation>

<operation id="1555" st_id="141" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.33:3 %sub_ln129_33 = sub i32 %this_lp_sizes_1_load_18, i32 %removed_0_i_33_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_33"/></StgValue>
</operation>

<operation id="1556" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.33:4 %store_ln129 = store i32 %sub_ln129_33, i5 %this_lp_sizes_1_addr_16

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1557" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.33:5 %current_107 = load i5 %this_lp_heads_addr_17

]]></Node>
<StgValue><ssdm name="current_107"/></StgValue>
</operation>

<operation id="1558" st_id="141" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.33:6 %icmp_ln113_68 = icmp_eq  i32 %current_107, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_68"/></StgValue>
</operation>

<operation id="1559" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.33:7 %br_ln113 = br i1 %icmp_ln113_68, void %land.rhs.i.34.preheader, void %while.end.i.34

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1560" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.34.preheader:0 %br_ln109 = br void %land.rhs.i.34

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1561" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.34:1 %current_108 = phi i32 %next_35, void %while.body.i.34, i32 %current_107, void %land.rhs.i.34.preheader

]]></Node>
<StgValue><ssdm name="current_108"/></StgValue>
</operation>

<operation id="1562" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.34:3 %zext_ln113_34 = zext i32 %current_108

]]></Node>
<StgValue><ssdm name="zext_ln113_34"/></StgValue>
</operation>

<operation id="1563" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.34:4 %this_buffer_state_lvt_V_addr_36 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_34

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_36"/></StgValue>
</operation>

<operation id="1564" st_id="142" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.34:5 %this_buffer_state_lvt_V_load_35 = load i7 %this_buffer_state_lvt_V_addr_36

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_35"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1565" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.34:0 %removed_70 = phi i32 %removed_71, void %while.body.i.34, i32 0, void %land.rhs.i.34.preheader

]]></Node>
<StgValue><ssdm name="removed_70"/></StgValue>
</operation>

<operation id="1566" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.34:2 %current_0_i130_34415 = phi i32 %current_108, void %while.body.i.34, i32 %current_0_i130_33_lcssa, void %land.rhs.i.34.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_34415"/></StgValue>
</operation>

<operation id="1567" st_id="143" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.34:5 %this_buffer_state_lvt_V_load_35 = load i7 %this_buffer_state_lvt_V_addr_36

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_35"/></StgValue>
</operation>

<operation id="1568" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.34:6 %icmp_ln1085_34 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_35, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_34"/></StgValue>
</operation>

<operation id="1569" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.34:7 %removed_71 = add i32 %removed_70, i32 1

]]></Node>
<StgValue><ssdm name="removed_71"/></StgValue>
</operation>

<operation id="1570" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.34:8 %br_ln113 = br i1 %icmp_ln1085_34, void %while.body.i.34, void %while.end.i.34.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1571" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.34:1 %this_buffer_next_addr_37 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_34

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_37"/></StgValue>
</operation>

<operation id="1572" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.34:2 %next_35 = load i7 %this_buffer_next_addr_37

]]></Node>
<StgValue><ssdm name="next_35"/></StgValue>
</operation>

<operation id="1573" st_id="143" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.34:4 %store_ln122 = store i32 %current_0_i130_34415, i7 %this_buffer_next_addr_37

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1574" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln1085_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.34:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1575" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln1085_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.34:2 %next_35 = load i7 %this_buffer_next_addr_37

]]></Node>
<StgValue><ssdm name="next_35"/></StgValue>
</operation>

<operation id="1576" st_id="144" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln1085_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.34:3 %store_ln117 = store i32 %next_35, i5 %this_lp_heads_addr_17

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1577" st_id="144" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln1085_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.34:5 %icmp_ln113_69 = icmp_eq  i32 %next_35, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_69"/></StgValue>
</operation>

<operation id="1578" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln1085_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.34:6 %br_ln113 = br i1 %icmp_ln113_69, void %land.rhs.i.34, void %while.end.i.34.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1579" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln113_69" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln1085_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.34.loopexit:0 %current_0_i130_34_lcssa_ph = phi i32 %current_108, void %while.body.i.34, i32 %current_0_i130_34415, void %land.rhs.i.34

]]></Node>
<StgValue><ssdm name="current_0_i130_34_lcssa_ph"/></StgValue>
</operation>

<operation id="1580" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln113_69" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln1085_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.34.loopexit:1 %removed_0_i_34_lcssa_ph = phi i32 %removed_71, void %while.body.i.34, i32 %removed_70, void %land.rhs.i.34

]]></Node>
<StgValue><ssdm name="removed_0_i_34_lcssa_ph"/></StgValue>
</operation>

<operation id="1581" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln113_69" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_68" val="0"/>
<literal name="icmp_ln1085_34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.34.loopexit:2 %br_ln0 = br void %while.end.i.34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1582" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_69" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_34" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.34:2 %this_lp_sizes_load_19 = load i5 %this_lp_sizes_addr_17

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_19"/></StgValue>
</operation>

<operation id="1583" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_69" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_34" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.34:5 %current_110 = load i5 %this_lp_heads_1_addr_17

]]></Node>
<StgValue><ssdm name="current_110"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1584" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.34:0 %current_0_i130_34_lcssa = phi i32 %current_0_i130_33_lcssa, void %while.end.i.33, i32 %current_0_i130_34_lcssa_ph, void %while.end.i.34.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_34_lcssa"/></StgValue>
</operation>

<operation id="1585" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.34:1 %removed_0_i_34_lcssa = phi i32 0, void %while.end.i.33, i32 %removed_0_i_34_lcssa_ph, void %while.end.i.34.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_34_lcssa"/></StgValue>
</operation>

<operation id="1586" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.34:2 %this_lp_sizes_load_19 = load i5 %this_lp_sizes_addr_17

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_19"/></StgValue>
</operation>

<operation id="1587" st_id="145" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.34:3 %sub_ln129_34 = sub i32 %this_lp_sizes_load_19, i32 %removed_0_i_34_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_34"/></StgValue>
</operation>

<operation id="1588" st_id="145" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.34:4 %store_ln129 = store i32 %sub_ln129_34, i5 %this_lp_sizes_addr_17

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1589" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.34:5 %current_110 = load i5 %this_lp_heads_1_addr_17

]]></Node>
<StgValue><ssdm name="current_110"/></StgValue>
</operation>

<operation id="1590" st_id="145" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.34:6 %icmp_ln113_70 = icmp_eq  i32 %current_110, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_70"/></StgValue>
</operation>

<operation id="1591" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.34:7 %br_ln113 = br i1 %icmp_ln113_70, void %land.rhs.i.35.preheader, void %while.end.i.35

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1592" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.35.preheader:0 %br_ln109 = br void %land.rhs.i.35

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1593" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.35:1 %current_111 = phi i32 %next_36, void %while.body.i.35, i32 %current_110, void %land.rhs.i.35.preheader

]]></Node>
<StgValue><ssdm name="current_111"/></StgValue>
</operation>

<operation id="1594" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.35:3 %zext_ln113_35 = zext i32 %current_111

]]></Node>
<StgValue><ssdm name="zext_ln113_35"/></StgValue>
</operation>

<operation id="1595" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.35:4 %this_buffer_state_lvt_V_addr_37 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_35

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_37"/></StgValue>
</operation>

<operation id="1596" st_id="146" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.35:5 %this_buffer_state_lvt_V_load_36 = load i7 %this_buffer_state_lvt_V_addr_37

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_36"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1597" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.35:0 %removed_72 = phi i32 %removed_73, void %while.body.i.35, i32 0, void %land.rhs.i.35.preheader

]]></Node>
<StgValue><ssdm name="removed_72"/></StgValue>
</operation>

<operation id="1598" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.35:2 %current_0_i130_35423 = phi i32 %current_111, void %while.body.i.35, i32 %current_0_i130_34_lcssa, void %land.rhs.i.35.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_35423"/></StgValue>
</operation>

<operation id="1599" st_id="147" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.35:5 %this_buffer_state_lvt_V_load_36 = load i7 %this_buffer_state_lvt_V_addr_37

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_36"/></StgValue>
</operation>

<operation id="1600" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.35:6 %icmp_ln1085_35 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_36, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_35"/></StgValue>
</operation>

<operation id="1601" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.35:7 %removed_73 = add i32 %removed_72, i32 1

]]></Node>
<StgValue><ssdm name="removed_73"/></StgValue>
</operation>

<operation id="1602" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.35:8 %br_ln113 = br i1 %icmp_ln1085_35, void %while.body.i.35, void %while.end.i.35.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1603" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.35:1 %this_buffer_next_addr_38 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_35

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_38"/></StgValue>
</operation>

<operation id="1604" st_id="147" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.35:2 %next_36 = load i7 %this_buffer_next_addr_38

]]></Node>
<StgValue><ssdm name="next_36"/></StgValue>
</operation>

<operation id="1605" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.35:4 %store_ln122 = store i32 %current_0_i130_35423, i7 %this_buffer_next_addr_38

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1606" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln1085_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.35:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1607" st_id="148" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln1085_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.35:2 %next_36 = load i7 %this_buffer_next_addr_38

]]></Node>
<StgValue><ssdm name="next_36"/></StgValue>
</operation>

<operation id="1608" st_id="148" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln1085_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.35:3 %store_ln117 = store i32 %next_36, i5 %this_lp_heads_1_addr_17

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1609" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln1085_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.35:5 %icmp_ln113_71 = icmp_eq  i32 %next_36, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_71"/></StgValue>
</operation>

<operation id="1610" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln1085_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.35:6 %br_ln113 = br i1 %icmp_ln113_71, void %land.rhs.i.35, void %while.end.i.35.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1611" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln113_71" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln1085_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.35.loopexit:0 %current_0_i130_35_lcssa_ph = phi i32 %current_111, void %while.body.i.35, i32 %current_0_i130_35423, void %land.rhs.i.35

]]></Node>
<StgValue><ssdm name="current_0_i130_35_lcssa_ph"/></StgValue>
</operation>

<operation id="1612" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln113_71" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln1085_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.35.loopexit:1 %removed_0_i_35_lcssa_ph = phi i32 %removed_73, void %while.body.i.35, i32 %removed_72, void %land.rhs.i.35

]]></Node>
<StgValue><ssdm name="removed_0_i_35_lcssa_ph"/></StgValue>
</operation>

<operation id="1613" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln113_71" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_70" val="0"/>
<literal name="icmp_ln1085_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.35.loopexit:2 %br_ln0 = br void %while.end.i.35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1614" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_71" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.35:2 %this_lp_sizes_1_load_19 = load i5 %this_lp_sizes_1_addr_17

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_19"/></StgValue>
</operation>

<operation id="1615" st_id="148" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_71" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_35" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.35:5 %current_113 = load i5 %this_lp_heads_addr_18

]]></Node>
<StgValue><ssdm name="current_113"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1616" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.35:0 %current_0_i130_35_lcssa = phi i32 %current_0_i130_34_lcssa, void %while.end.i.34, i32 %current_0_i130_35_lcssa_ph, void %while.end.i.35.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_35_lcssa"/></StgValue>
</operation>

<operation id="1617" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.35:1 %removed_0_i_35_lcssa = phi i32 0, void %while.end.i.34, i32 %removed_0_i_35_lcssa_ph, void %while.end.i.35.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_35_lcssa"/></StgValue>
</operation>

<operation id="1618" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.35:2 %this_lp_sizes_1_load_19 = load i5 %this_lp_sizes_1_addr_17

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_19"/></StgValue>
</operation>

<operation id="1619" st_id="149" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.35:3 %sub_ln129_35 = sub i32 %this_lp_sizes_1_load_19, i32 %removed_0_i_35_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_35"/></StgValue>
</operation>

<operation id="1620" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.35:4 %store_ln129 = store i32 %sub_ln129_35, i5 %this_lp_sizes_1_addr_17

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1621" st_id="149" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.35:5 %current_113 = load i5 %this_lp_heads_addr_18

]]></Node>
<StgValue><ssdm name="current_113"/></StgValue>
</operation>

<operation id="1622" st_id="149" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.35:6 %icmp_ln113_72 = icmp_eq  i32 %current_113, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_72"/></StgValue>
</operation>

<operation id="1623" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.35:7 %br_ln113 = br i1 %icmp_ln113_72, void %land.rhs.i.36.preheader, void %while.end.i.36

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1624" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.36.preheader:0 %br_ln109 = br void %land.rhs.i.36

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1625" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.36:1 %current_114 = phi i32 %next_37, void %while.body.i.36, i32 %current_113, void %land.rhs.i.36.preheader

]]></Node>
<StgValue><ssdm name="current_114"/></StgValue>
</operation>

<operation id="1626" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.36:3 %zext_ln113_36 = zext i32 %current_114

]]></Node>
<StgValue><ssdm name="zext_ln113_36"/></StgValue>
</operation>

<operation id="1627" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.36:4 %this_buffer_state_lvt_V_addr_38 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_36

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_38"/></StgValue>
</operation>

<operation id="1628" st_id="150" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.36:5 %this_buffer_state_lvt_V_load_37 = load i7 %this_buffer_state_lvt_V_addr_38

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_37"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1629" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.36:0 %removed_74 = phi i32 %removed_75, void %while.body.i.36, i32 0, void %land.rhs.i.36.preheader

]]></Node>
<StgValue><ssdm name="removed_74"/></StgValue>
</operation>

<operation id="1630" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.36:2 %current_0_i130_36431 = phi i32 %current_114, void %while.body.i.36, i32 %current_0_i130_35_lcssa, void %land.rhs.i.36.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_36431"/></StgValue>
</operation>

<operation id="1631" st_id="151" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.36:5 %this_buffer_state_lvt_V_load_37 = load i7 %this_buffer_state_lvt_V_addr_38

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_37"/></StgValue>
</operation>

<operation id="1632" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.36:6 %icmp_ln1085_36 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_37, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_36"/></StgValue>
</operation>

<operation id="1633" st_id="151" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.36:7 %removed_75 = add i32 %removed_74, i32 1

]]></Node>
<StgValue><ssdm name="removed_75"/></StgValue>
</operation>

<operation id="1634" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.36:8 %br_ln113 = br i1 %icmp_ln1085_36, void %while.body.i.36, void %while.end.i.36.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1635" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.36:1 %this_buffer_next_addr_39 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_36

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_39"/></StgValue>
</operation>

<operation id="1636" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.36:2 %next_37 = load i7 %this_buffer_next_addr_39

]]></Node>
<StgValue><ssdm name="next_37"/></StgValue>
</operation>

<operation id="1637" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.36:4 %store_ln122 = store i32 %current_0_i130_36431, i7 %this_buffer_next_addr_39

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1638" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln1085_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.36:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1639" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln1085_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.36:2 %next_37 = load i7 %this_buffer_next_addr_39

]]></Node>
<StgValue><ssdm name="next_37"/></StgValue>
</operation>

<operation id="1640" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln1085_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.36:3 %store_ln117 = store i32 %next_37, i5 %this_lp_heads_addr_18

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1641" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln1085_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.36:5 %icmp_ln113_73 = icmp_eq  i32 %next_37, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_73"/></StgValue>
</operation>

<operation id="1642" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln1085_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.36:6 %br_ln113 = br i1 %icmp_ln113_73, void %land.rhs.i.36, void %while.end.i.36.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1643" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln113_73" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln1085_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.36.loopexit:0 %current_0_i130_36_lcssa_ph = phi i32 %current_114, void %while.body.i.36, i32 %current_0_i130_36431, void %land.rhs.i.36

]]></Node>
<StgValue><ssdm name="current_0_i130_36_lcssa_ph"/></StgValue>
</operation>

<operation id="1644" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln113_73" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln1085_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.36.loopexit:1 %removed_0_i_36_lcssa_ph = phi i32 %removed_75, void %while.body.i.36, i32 %removed_74, void %land.rhs.i.36

]]></Node>
<StgValue><ssdm name="removed_0_i_36_lcssa_ph"/></StgValue>
</operation>

<operation id="1645" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln113_73" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_72" val="0"/>
<literal name="icmp_ln1085_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.36.loopexit:2 %br_ln0 = br void %while.end.i.36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1646" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_73" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_36" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.36:2 %this_lp_sizes_load_20 = load i5 %this_lp_sizes_addr_18

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_20"/></StgValue>
</operation>

<operation id="1647" st_id="152" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_73" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_36" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.36:5 %current_116 = load i5 %this_lp_heads_1_addr_18

]]></Node>
<StgValue><ssdm name="current_116"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1648" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.36:0 %current_0_i130_36_lcssa = phi i32 %current_0_i130_35_lcssa, void %while.end.i.35, i32 %current_0_i130_36_lcssa_ph, void %while.end.i.36.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_36_lcssa"/></StgValue>
</operation>

<operation id="1649" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.36:1 %removed_0_i_36_lcssa = phi i32 0, void %while.end.i.35, i32 %removed_0_i_36_lcssa_ph, void %while.end.i.36.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_36_lcssa"/></StgValue>
</operation>

<operation id="1650" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.36:2 %this_lp_sizes_load_20 = load i5 %this_lp_sizes_addr_18

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_20"/></StgValue>
</operation>

<operation id="1651" st_id="153" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.36:3 %sub_ln129_36 = sub i32 %this_lp_sizes_load_20, i32 %removed_0_i_36_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_36"/></StgValue>
</operation>

<operation id="1652" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.36:4 %store_ln129 = store i32 %sub_ln129_36, i5 %this_lp_sizes_addr_18

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1653" st_id="153" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.36:5 %current_116 = load i5 %this_lp_heads_1_addr_18

]]></Node>
<StgValue><ssdm name="current_116"/></StgValue>
</operation>

<operation id="1654" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.36:6 %icmp_ln113_74 = icmp_eq  i32 %current_116, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_74"/></StgValue>
</operation>

<operation id="1655" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.36:7 %br_ln113 = br i1 %icmp_ln113_74, void %land.rhs.i.37.preheader, void %while.end.i.37

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1656" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.37.preheader:0 %br_ln109 = br void %land.rhs.i.37

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1657" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.37:1 %current_117 = phi i32 %next_38, void %while.body.i.37, i32 %current_116, void %land.rhs.i.37.preheader

]]></Node>
<StgValue><ssdm name="current_117"/></StgValue>
</operation>

<operation id="1658" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.37:3 %zext_ln113_37 = zext i32 %current_117

]]></Node>
<StgValue><ssdm name="zext_ln113_37"/></StgValue>
</operation>

<operation id="1659" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.37:4 %this_buffer_state_lvt_V_addr_39 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_37

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_39"/></StgValue>
</operation>

<operation id="1660" st_id="154" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.37:5 %this_buffer_state_lvt_V_load_38 = load i7 %this_buffer_state_lvt_V_addr_39

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_38"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1661" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.37:0 %removed_76 = phi i32 %removed_77, void %while.body.i.37, i32 0, void %land.rhs.i.37.preheader

]]></Node>
<StgValue><ssdm name="removed_76"/></StgValue>
</operation>

<operation id="1662" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.37:2 %current_0_i130_37439 = phi i32 %current_117, void %while.body.i.37, i32 %current_0_i130_36_lcssa, void %land.rhs.i.37.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_37439"/></StgValue>
</operation>

<operation id="1663" st_id="155" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.37:5 %this_buffer_state_lvt_V_load_38 = load i7 %this_buffer_state_lvt_V_addr_39

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_38"/></StgValue>
</operation>

<operation id="1664" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.37:6 %icmp_ln1085_37 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_38, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_37"/></StgValue>
</operation>

<operation id="1665" st_id="155" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.37:7 %removed_77 = add i32 %removed_76, i32 1

]]></Node>
<StgValue><ssdm name="removed_77"/></StgValue>
</operation>

<operation id="1666" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.37:8 %br_ln113 = br i1 %icmp_ln1085_37, void %while.body.i.37, void %while.end.i.37.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1667" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.37:1 %this_buffer_next_addr_40 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_37

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_40"/></StgValue>
</operation>

<operation id="1668" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.37:2 %next_38 = load i7 %this_buffer_next_addr_40

]]></Node>
<StgValue><ssdm name="next_38"/></StgValue>
</operation>

<operation id="1669" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.37:4 %store_ln122 = store i32 %current_0_i130_37439, i7 %this_buffer_next_addr_40

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1670" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln1085_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.37:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1671" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln1085_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.37:2 %next_38 = load i7 %this_buffer_next_addr_40

]]></Node>
<StgValue><ssdm name="next_38"/></StgValue>
</operation>

<operation id="1672" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln1085_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.37:3 %store_ln117 = store i32 %next_38, i5 %this_lp_heads_1_addr_18

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1673" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln1085_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.37:5 %icmp_ln113_75 = icmp_eq  i32 %next_38, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_75"/></StgValue>
</operation>

<operation id="1674" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln1085_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.37:6 %br_ln113 = br i1 %icmp_ln113_75, void %land.rhs.i.37, void %while.end.i.37.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1675" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln113_75" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln1085_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.37.loopexit:0 %current_0_i130_37_lcssa_ph = phi i32 %current_117, void %while.body.i.37, i32 %current_0_i130_37439, void %land.rhs.i.37

]]></Node>
<StgValue><ssdm name="current_0_i130_37_lcssa_ph"/></StgValue>
</operation>

<operation id="1676" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln113_75" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln1085_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.37.loopexit:1 %removed_0_i_37_lcssa_ph = phi i32 %removed_77, void %while.body.i.37, i32 %removed_76, void %land.rhs.i.37

]]></Node>
<StgValue><ssdm name="removed_0_i_37_lcssa_ph"/></StgValue>
</operation>

<operation id="1677" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln113_75" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_74" val="0"/>
<literal name="icmp_ln1085_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.37.loopexit:2 %br_ln0 = br void %while.end.i.37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1678" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_75" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.37:2 %this_lp_sizes_1_load_20 = load i5 %this_lp_sizes_1_addr_18

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_20"/></StgValue>
</operation>

<operation id="1679" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_75" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_37" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.37:5 %current_119 = load i5 %this_lp_heads_addr_19

]]></Node>
<StgValue><ssdm name="current_119"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1680" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.37:0 %current_0_i130_37_lcssa = phi i32 %current_0_i130_36_lcssa, void %while.end.i.36, i32 %current_0_i130_37_lcssa_ph, void %while.end.i.37.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_37_lcssa"/></StgValue>
</operation>

<operation id="1681" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.37:1 %removed_0_i_37_lcssa = phi i32 0, void %while.end.i.36, i32 %removed_0_i_37_lcssa_ph, void %while.end.i.37.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_37_lcssa"/></StgValue>
</operation>

<operation id="1682" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.37:2 %this_lp_sizes_1_load_20 = load i5 %this_lp_sizes_1_addr_18

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_20"/></StgValue>
</operation>

<operation id="1683" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.37:3 %sub_ln129_37 = sub i32 %this_lp_sizes_1_load_20, i32 %removed_0_i_37_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_37"/></StgValue>
</operation>

<operation id="1684" st_id="157" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.37:4 %store_ln129 = store i32 %sub_ln129_37, i5 %this_lp_sizes_1_addr_18

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1685" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.37:5 %current_119 = load i5 %this_lp_heads_addr_19

]]></Node>
<StgValue><ssdm name="current_119"/></StgValue>
</operation>

<operation id="1686" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.37:6 %icmp_ln113_76 = icmp_eq  i32 %current_119, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_76"/></StgValue>
</operation>

<operation id="1687" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.37:7 %br_ln113 = br i1 %icmp_ln113_76, void %land.rhs.i.38.preheader, void %while.end.i.38

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1688" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.38.preheader:0 %br_ln109 = br void %land.rhs.i.38

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1689" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.38:1 %current_120 = phi i32 %next_39, void %while.body.i.38, i32 %current_119, void %land.rhs.i.38.preheader

]]></Node>
<StgValue><ssdm name="current_120"/></StgValue>
</operation>

<operation id="1690" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.38:3 %zext_ln113_38 = zext i32 %current_120

]]></Node>
<StgValue><ssdm name="zext_ln113_38"/></StgValue>
</operation>

<operation id="1691" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.38:4 %this_buffer_state_lvt_V_addr_40 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_38

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_40"/></StgValue>
</operation>

<operation id="1692" st_id="158" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.38:5 %this_buffer_state_lvt_V_load_39 = load i7 %this_buffer_state_lvt_V_addr_40

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_39"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1693" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.38:0 %removed_78 = phi i32 %removed_79, void %while.body.i.38, i32 0, void %land.rhs.i.38.preheader

]]></Node>
<StgValue><ssdm name="removed_78"/></StgValue>
</operation>

<operation id="1694" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.38:2 %current_0_i130_38447 = phi i32 %current_120, void %while.body.i.38, i32 %current_0_i130_37_lcssa, void %land.rhs.i.38.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_38447"/></StgValue>
</operation>

<operation id="1695" st_id="159" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.38:5 %this_buffer_state_lvt_V_load_39 = load i7 %this_buffer_state_lvt_V_addr_40

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_39"/></StgValue>
</operation>

<operation id="1696" st_id="159" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.38:6 %icmp_ln1085_38 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_39, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_38"/></StgValue>
</operation>

<operation id="1697" st_id="159" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.38:7 %removed_79 = add i32 %removed_78, i32 1

]]></Node>
<StgValue><ssdm name="removed_79"/></StgValue>
</operation>

<operation id="1698" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.38:8 %br_ln113 = br i1 %icmp_ln1085_38, void %while.body.i.38, void %while.end.i.38.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1699" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.38:1 %this_buffer_next_addr_41 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_38

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_41"/></StgValue>
</operation>

<operation id="1700" st_id="159" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.38:2 %next_39 = load i7 %this_buffer_next_addr_41

]]></Node>
<StgValue><ssdm name="next_39"/></StgValue>
</operation>

<operation id="1701" st_id="159" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.38:4 %store_ln122 = store i32 %current_0_i130_38447, i7 %this_buffer_next_addr_41

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1702" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln1085_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.38:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1703" st_id="160" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln1085_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.38:2 %next_39 = load i7 %this_buffer_next_addr_41

]]></Node>
<StgValue><ssdm name="next_39"/></StgValue>
</operation>

<operation id="1704" st_id="160" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln1085_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.38:3 %store_ln117 = store i32 %next_39, i5 %this_lp_heads_addr_19

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1705" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln1085_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.38:5 %icmp_ln113_77 = icmp_eq  i32 %next_39, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_77"/></StgValue>
</operation>

<operation id="1706" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln1085_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.38:6 %br_ln113 = br i1 %icmp_ln113_77, void %land.rhs.i.38, void %while.end.i.38.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1707" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln113_77" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln1085_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.38.loopexit:0 %current_0_i130_38_lcssa_ph = phi i32 %current_120, void %while.body.i.38, i32 %current_0_i130_38447, void %land.rhs.i.38

]]></Node>
<StgValue><ssdm name="current_0_i130_38_lcssa_ph"/></StgValue>
</operation>

<operation id="1708" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln113_77" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln1085_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.38.loopexit:1 %removed_0_i_38_lcssa_ph = phi i32 %removed_79, void %while.body.i.38, i32 %removed_78, void %land.rhs.i.38

]]></Node>
<StgValue><ssdm name="removed_0_i_38_lcssa_ph"/></StgValue>
</operation>

<operation id="1709" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln113_77" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_76" val="0"/>
<literal name="icmp_ln1085_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.38.loopexit:2 %br_ln0 = br void %while.end.i.38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1710" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_77" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_38" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.38:2 %this_lp_sizes_load_21 = load i5 %this_lp_sizes_addr_19

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_21"/></StgValue>
</operation>

<operation id="1711" st_id="160" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_77" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_38" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.38:5 %current_122 = load i5 %this_lp_heads_1_addr_19

]]></Node>
<StgValue><ssdm name="current_122"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1712" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.38:0 %current_0_i130_38_lcssa = phi i32 %current_0_i130_37_lcssa, void %while.end.i.37, i32 %current_0_i130_38_lcssa_ph, void %while.end.i.38.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_38_lcssa"/></StgValue>
</operation>

<operation id="1713" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.38:1 %removed_0_i_38_lcssa = phi i32 0, void %while.end.i.37, i32 %removed_0_i_38_lcssa_ph, void %while.end.i.38.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_38_lcssa"/></StgValue>
</operation>

<operation id="1714" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.38:2 %this_lp_sizes_load_21 = load i5 %this_lp_sizes_addr_19

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_21"/></StgValue>
</operation>

<operation id="1715" st_id="161" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.38:3 %sub_ln129_38 = sub i32 %this_lp_sizes_load_21, i32 %removed_0_i_38_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_38"/></StgValue>
</operation>

<operation id="1716" st_id="161" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.38:4 %store_ln129 = store i32 %sub_ln129_38, i5 %this_lp_sizes_addr_19

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1717" st_id="161" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.38:5 %current_122 = load i5 %this_lp_heads_1_addr_19

]]></Node>
<StgValue><ssdm name="current_122"/></StgValue>
</operation>

<operation id="1718" st_id="161" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.38:6 %icmp_ln113_78 = icmp_eq  i32 %current_122, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_78"/></StgValue>
</operation>

<operation id="1719" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.38:7 %br_ln113 = br i1 %icmp_ln113_78, void %land.rhs.i.39.preheader, void %while.end.i.39

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1720" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.39.preheader:0 %br_ln109 = br void %land.rhs.i.39

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1721" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.39:1 %current_123 = phi i32 %next_40, void %while.body.i.39, i32 %current_122, void %land.rhs.i.39.preheader

]]></Node>
<StgValue><ssdm name="current_123"/></StgValue>
</operation>

<operation id="1722" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.39:3 %zext_ln113_39 = zext i32 %current_123

]]></Node>
<StgValue><ssdm name="zext_ln113_39"/></StgValue>
</operation>

<operation id="1723" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.39:4 %this_buffer_state_lvt_V_addr_41 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_39

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_41"/></StgValue>
</operation>

<operation id="1724" st_id="162" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.39:5 %this_buffer_state_lvt_V_load_40 = load i7 %this_buffer_state_lvt_V_addr_41

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_40"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1725" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.39:0 %removed_80 = phi i32 %removed_81, void %while.body.i.39, i32 0, void %land.rhs.i.39.preheader

]]></Node>
<StgValue><ssdm name="removed_80"/></StgValue>
</operation>

<operation id="1726" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.39:2 %current_0_i130_39455 = phi i32 %current_123, void %while.body.i.39, i32 %current_0_i130_38_lcssa, void %land.rhs.i.39.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_39455"/></StgValue>
</operation>

<operation id="1727" st_id="163" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.39:5 %this_buffer_state_lvt_V_load_40 = load i7 %this_buffer_state_lvt_V_addr_41

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_40"/></StgValue>
</operation>

<operation id="1728" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.39:6 %icmp_ln1085_39 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_40, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_39"/></StgValue>
</operation>

<operation id="1729" st_id="163" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.39:7 %removed_81 = add i32 %removed_80, i32 1

]]></Node>
<StgValue><ssdm name="removed_81"/></StgValue>
</operation>

<operation id="1730" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.39:8 %br_ln113 = br i1 %icmp_ln1085_39, void %while.body.i.39, void %while.end.i.39.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1731" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.39:1 %this_buffer_next_addr_42 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_39

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_42"/></StgValue>
</operation>

<operation id="1732" st_id="163" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.39:2 %next_40 = load i7 %this_buffer_next_addr_42

]]></Node>
<StgValue><ssdm name="next_40"/></StgValue>
</operation>

<operation id="1733" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.39:4 %store_ln122 = store i32 %current_0_i130_39455, i7 %this_buffer_next_addr_42

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1734" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln1085_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.39:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1735" st_id="164" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln1085_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.39:2 %next_40 = load i7 %this_buffer_next_addr_42

]]></Node>
<StgValue><ssdm name="next_40"/></StgValue>
</operation>

<operation id="1736" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln1085_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.39:3 %store_ln117 = store i32 %next_40, i5 %this_lp_heads_1_addr_19

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1737" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln1085_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.39:5 %icmp_ln113_79 = icmp_eq  i32 %next_40, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_79"/></StgValue>
</operation>

<operation id="1738" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln1085_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.39:6 %br_ln113 = br i1 %icmp_ln113_79, void %land.rhs.i.39, void %while.end.i.39.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1739" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln113_79" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln1085_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.39.loopexit:0 %current_0_i130_39_lcssa_ph = phi i32 %current_123, void %while.body.i.39, i32 %current_0_i130_39455, void %land.rhs.i.39

]]></Node>
<StgValue><ssdm name="current_0_i130_39_lcssa_ph"/></StgValue>
</operation>

<operation id="1740" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln113_79" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln1085_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.39.loopexit:1 %removed_0_i_39_lcssa_ph = phi i32 %removed_81, void %while.body.i.39, i32 %removed_80, void %land.rhs.i.39

]]></Node>
<StgValue><ssdm name="removed_0_i_39_lcssa_ph"/></StgValue>
</operation>

<operation id="1741" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln113_79" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_78" val="0"/>
<literal name="icmp_ln1085_39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.39.loopexit:2 %br_ln0 = br void %while.end.i.39

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1742" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_79" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.39:2 %this_lp_sizes_1_load_21 = load i5 %this_lp_sizes_1_addr_19

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_21"/></StgValue>
</operation>

<operation id="1743" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_79" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_39" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.39:5 %current_125 = load i5 %this_lp_heads_addr_20

]]></Node>
<StgValue><ssdm name="current_125"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1744" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.39:0 %current_0_i130_39_lcssa = phi i32 %current_0_i130_38_lcssa, void %while.end.i.38, i32 %current_0_i130_39_lcssa_ph, void %while.end.i.39.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_39_lcssa"/></StgValue>
</operation>

<operation id="1745" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.39:1 %removed_0_i_39_lcssa = phi i32 0, void %while.end.i.38, i32 %removed_0_i_39_lcssa_ph, void %while.end.i.39.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_39_lcssa"/></StgValue>
</operation>

<operation id="1746" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.39:2 %this_lp_sizes_1_load_21 = load i5 %this_lp_sizes_1_addr_19

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_21"/></StgValue>
</operation>

<operation id="1747" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.39:3 %sub_ln129_39 = sub i32 %this_lp_sizes_1_load_21, i32 %removed_0_i_39_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_39"/></StgValue>
</operation>

<operation id="1748" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.39:4 %store_ln129 = store i32 %sub_ln129_39, i5 %this_lp_sizes_1_addr_19

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1749" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.39:5 %current_125 = load i5 %this_lp_heads_addr_20

]]></Node>
<StgValue><ssdm name="current_125"/></StgValue>
</operation>

<operation id="1750" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.39:6 %icmp_ln113_80 = icmp_eq  i32 %current_125, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_80"/></StgValue>
</operation>

<operation id="1751" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.39:7 %br_ln113 = br i1 %icmp_ln113_80, void %land.rhs.i.40.preheader, void %while.end.i.40

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1752" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.40.preheader:0 %br_ln109 = br void %land.rhs.i.40

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1753" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.40:1 %current_126 = phi i32 %next_41, void %while.body.i.40, i32 %current_125, void %land.rhs.i.40.preheader

]]></Node>
<StgValue><ssdm name="current_126"/></StgValue>
</operation>

<operation id="1754" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.40:3 %zext_ln113_40 = zext i32 %current_126

]]></Node>
<StgValue><ssdm name="zext_ln113_40"/></StgValue>
</operation>

<operation id="1755" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.40:4 %this_buffer_state_lvt_V_addr_42 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_40

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_42"/></StgValue>
</operation>

<operation id="1756" st_id="166" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.40:5 %this_buffer_state_lvt_V_load_41 = load i7 %this_buffer_state_lvt_V_addr_42

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_41"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1757" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.40:0 %removed_82 = phi i32 %removed_83, void %while.body.i.40, i32 0, void %land.rhs.i.40.preheader

]]></Node>
<StgValue><ssdm name="removed_82"/></StgValue>
</operation>

<operation id="1758" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.40:2 %current_0_i130_40463 = phi i32 %current_126, void %while.body.i.40, i32 %current_0_i130_39_lcssa, void %land.rhs.i.40.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_40463"/></StgValue>
</operation>

<operation id="1759" st_id="167" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.40:5 %this_buffer_state_lvt_V_load_41 = load i7 %this_buffer_state_lvt_V_addr_42

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_41"/></StgValue>
</operation>

<operation id="1760" st_id="167" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.40:6 %icmp_ln1085_40 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_41, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_40"/></StgValue>
</operation>

<operation id="1761" st_id="167" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.40:7 %removed_83 = add i32 %removed_82, i32 1

]]></Node>
<StgValue><ssdm name="removed_83"/></StgValue>
</operation>

<operation id="1762" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.40:8 %br_ln113 = br i1 %icmp_ln1085_40, void %while.body.i.40, void %while.end.i.40.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1763" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.40:1 %this_buffer_next_addr_43 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_40

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_43"/></StgValue>
</operation>

<operation id="1764" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.40:2 %next_41 = load i7 %this_buffer_next_addr_43

]]></Node>
<StgValue><ssdm name="next_41"/></StgValue>
</operation>

<operation id="1765" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.40:4 %store_ln122 = store i32 %current_0_i130_40463, i7 %this_buffer_next_addr_43

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1766" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln1085_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.40:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1767" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln1085_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.40:2 %next_41 = load i7 %this_buffer_next_addr_43

]]></Node>
<StgValue><ssdm name="next_41"/></StgValue>
</operation>

<operation id="1768" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln1085_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.40:3 %store_ln117 = store i32 %next_41, i5 %this_lp_heads_addr_20

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1769" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln1085_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.40:5 %icmp_ln113_81 = icmp_eq  i32 %next_41, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_81"/></StgValue>
</operation>

<operation id="1770" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln1085_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.40:6 %br_ln113 = br i1 %icmp_ln113_81, void %land.rhs.i.40, void %while.end.i.40.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1771" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln113_81" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln1085_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.40.loopexit:0 %current_0_i130_40_lcssa_ph = phi i32 %current_126, void %while.body.i.40, i32 %current_0_i130_40463, void %land.rhs.i.40

]]></Node>
<StgValue><ssdm name="current_0_i130_40_lcssa_ph"/></StgValue>
</operation>

<operation id="1772" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln113_81" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln1085_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.40.loopexit:1 %removed_0_i_40_lcssa_ph = phi i32 %removed_83, void %while.body.i.40, i32 %removed_82, void %land.rhs.i.40

]]></Node>
<StgValue><ssdm name="removed_0_i_40_lcssa_ph"/></StgValue>
</operation>

<operation id="1773" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln113_81" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_80" val="0"/>
<literal name="icmp_ln1085_40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.40.loopexit:2 %br_ln0 = br void %while.end.i.40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1774" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_81" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_40" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.40:2 %this_lp_sizes_load_22 = load i5 %this_lp_sizes_addr_20

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_22"/></StgValue>
</operation>

<operation id="1775" st_id="168" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_81" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_40" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.40:5 %current_128 = load i5 %this_lp_heads_1_addr_20

]]></Node>
<StgValue><ssdm name="current_128"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1776" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.40:0 %current_0_i130_40_lcssa = phi i32 %current_0_i130_39_lcssa, void %while.end.i.39, i32 %current_0_i130_40_lcssa_ph, void %while.end.i.40.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_40_lcssa"/></StgValue>
</operation>

<operation id="1777" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.40:1 %removed_0_i_40_lcssa = phi i32 0, void %while.end.i.39, i32 %removed_0_i_40_lcssa_ph, void %while.end.i.40.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_40_lcssa"/></StgValue>
</operation>

<operation id="1778" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.40:2 %this_lp_sizes_load_22 = load i5 %this_lp_sizes_addr_20

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_22"/></StgValue>
</operation>

<operation id="1779" st_id="169" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.40:3 %sub_ln129_40 = sub i32 %this_lp_sizes_load_22, i32 %removed_0_i_40_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_40"/></StgValue>
</operation>

<operation id="1780" st_id="169" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.40:4 %store_ln129 = store i32 %sub_ln129_40, i5 %this_lp_sizes_addr_20

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1781" st_id="169" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.40:5 %current_128 = load i5 %this_lp_heads_1_addr_20

]]></Node>
<StgValue><ssdm name="current_128"/></StgValue>
</operation>

<operation id="1782" st_id="169" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.40:6 %icmp_ln113_82 = icmp_eq  i32 %current_128, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_82"/></StgValue>
</operation>

<operation id="1783" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.40:7 %br_ln113 = br i1 %icmp_ln113_82, void %land.rhs.i.41.preheader, void %while.end.i.41

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1784" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.41.preheader:0 %br_ln109 = br void %land.rhs.i.41

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1785" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.41:1 %current_129 = phi i32 %next_42, void %while.body.i.41, i32 %current_128, void %land.rhs.i.41.preheader

]]></Node>
<StgValue><ssdm name="current_129"/></StgValue>
</operation>

<operation id="1786" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.41:3 %zext_ln113_41 = zext i32 %current_129

]]></Node>
<StgValue><ssdm name="zext_ln113_41"/></StgValue>
</operation>

<operation id="1787" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.41:4 %this_buffer_state_lvt_V_addr_43 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_41

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_43"/></StgValue>
</operation>

<operation id="1788" st_id="170" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.41:5 %this_buffer_state_lvt_V_load_42 = load i7 %this_buffer_state_lvt_V_addr_43

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_42"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1789" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.41:0 %removed_84 = phi i32 %removed_85, void %while.body.i.41, i32 0, void %land.rhs.i.41.preheader

]]></Node>
<StgValue><ssdm name="removed_84"/></StgValue>
</operation>

<operation id="1790" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.41:2 %current_0_i130_41471 = phi i32 %current_129, void %while.body.i.41, i32 %current_0_i130_40_lcssa, void %land.rhs.i.41.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_41471"/></StgValue>
</operation>

<operation id="1791" st_id="171" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.41:5 %this_buffer_state_lvt_V_load_42 = load i7 %this_buffer_state_lvt_V_addr_43

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_42"/></StgValue>
</operation>

<operation id="1792" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.41:6 %icmp_ln1085_41 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_42, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_41"/></StgValue>
</operation>

<operation id="1793" st_id="171" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.41:7 %removed_85 = add i32 %removed_84, i32 1

]]></Node>
<StgValue><ssdm name="removed_85"/></StgValue>
</operation>

<operation id="1794" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.41:8 %br_ln113 = br i1 %icmp_ln1085_41, void %while.body.i.41, void %while.end.i.41.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1795" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.41:1 %this_buffer_next_addr_44 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_41

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_44"/></StgValue>
</operation>

<operation id="1796" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.41:2 %next_42 = load i7 %this_buffer_next_addr_44

]]></Node>
<StgValue><ssdm name="next_42"/></StgValue>
</operation>

<operation id="1797" st_id="171" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.41:4 %store_ln122 = store i32 %current_0_i130_41471, i7 %this_buffer_next_addr_44

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1798" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln1085_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.41:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1799" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln1085_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.41:2 %next_42 = load i7 %this_buffer_next_addr_44

]]></Node>
<StgValue><ssdm name="next_42"/></StgValue>
</operation>

<operation id="1800" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln1085_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.41:3 %store_ln117 = store i32 %next_42, i5 %this_lp_heads_1_addr_20

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1801" st_id="172" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln1085_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.41:5 %icmp_ln113_83 = icmp_eq  i32 %next_42, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_83"/></StgValue>
</operation>

<operation id="1802" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln1085_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.41:6 %br_ln113 = br i1 %icmp_ln113_83, void %land.rhs.i.41, void %while.end.i.41.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1803" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln113_83" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln1085_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.41.loopexit:0 %current_0_i130_41_lcssa_ph = phi i32 %current_129, void %while.body.i.41, i32 %current_0_i130_41471, void %land.rhs.i.41

]]></Node>
<StgValue><ssdm name="current_0_i130_41_lcssa_ph"/></StgValue>
</operation>

<operation id="1804" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln113_83" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln1085_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.41.loopexit:1 %removed_0_i_41_lcssa_ph = phi i32 %removed_85, void %while.body.i.41, i32 %removed_84, void %land.rhs.i.41

]]></Node>
<StgValue><ssdm name="removed_0_i_41_lcssa_ph"/></StgValue>
</operation>

<operation id="1805" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln113_83" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_82" val="0"/>
<literal name="icmp_ln1085_41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.41.loopexit:2 %br_ln0 = br void %while.end.i.41

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1806" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_83" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.41:2 %this_lp_sizes_1_load_22 = load i5 %this_lp_sizes_1_addr_20

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_22"/></StgValue>
</operation>

<operation id="1807" st_id="172" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_83" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_41" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.41:5 %current_131 = load i5 %this_lp_heads_addr_21

]]></Node>
<StgValue><ssdm name="current_131"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1808" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.41:0 %current_0_i130_41_lcssa = phi i32 %current_0_i130_40_lcssa, void %while.end.i.40, i32 %current_0_i130_41_lcssa_ph, void %while.end.i.41.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_41_lcssa"/></StgValue>
</operation>

<operation id="1809" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.41:1 %removed_0_i_41_lcssa = phi i32 0, void %while.end.i.40, i32 %removed_0_i_41_lcssa_ph, void %while.end.i.41.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_41_lcssa"/></StgValue>
</operation>

<operation id="1810" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.41:2 %this_lp_sizes_1_load_22 = load i5 %this_lp_sizes_1_addr_20

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_22"/></StgValue>
</operation>

<operation id="1811" st_id="173" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.41:3 %sub_ln129_41 = sub i32 %this_lp_sizes_1_load_22, i32 %removed_0_i_41_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_41"/></StgValue>
</operation>

<operation id="1812" st_id="173" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.41:4 %store_ln129 = store i32 %sub_ln129_41, i5 %this_lp_sizes_1_addr_20

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1813" st_id="173" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.41:5 %current_131 = load i5 %this_lp_heads_addr_21

]]></Node>
<StgValue><ssdm name="current_131"/></StgValue>
</operation>

<operation id="1814" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.41:6 %icmp_ln113_84 = icmp_eq  i32 %current_131, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_84"/></StgValue>
</operation>

<operation id="1815" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.41:7 %br_ln113 = br i1 %icmp_ln113_84, void %land.rhs.i.42.preheader, void %while.end.i.42

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1816" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.42.preheader:0 %br_ln109 = br void %land.rhs.i.42

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1817" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.42:1 %current_132 = phi i32 %next_43, void %while.body.i.42, i32 %current_131, void %land.rhs.i.42.preheader

]]></Node>
<StgValue><ssdm name="current_132"/></StgValue>
</operation>

<operation id="1818" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.42:3 %zext_ln113_42 = zext i32 %current_132

]]></Node>
<StgValue><ssdm name="zext_ln113_42"/></StgValue>
</operation>

<operation id="1819" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.42:4 %this_buffer_state_lvt_V_addr_44 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_42

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_44"/></StgValue>
</operation>

<operation id="1820" st_id="174" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.42:5 %this_buffer_state_lvt_V_load_43 = load i7 %this_buffer_state_lvt_V_addr_44

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_43"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1821" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.42:0 %removed_86 = phi i32 %removed_87, void %while.body.i.42, i32 0, void %land.rhs.i.42.preheader

]]></Node>
<StgValue><ssdm name="removed_86"/></StgValue>
</operation>

<operation id="1822" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.42:2 %current_0_i130_42479 = phi i32 %current_132, void %while.body.i.42, i32 %current_0_i130_41_lcssa, void %land.rhs.i.42.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_42479"/></StgValue>
</operation>

<operation id="1823" st_id="175" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.42:5 %this_buffer_state_lvt_V_load_43 = load i7 %this_buffer_state_lvt_V_addr_44

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_43"/></StgValue>
</operation>

<operation id="1824" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.42:6 %icmp_ln1085_42 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_43, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_42"/></StgValue>
</operation>

<operation id="1825" st_id="175" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.42:7 %removed_87 = add i32 %removed_86, i32 1

]]></Node>
<StgValue><ssdm name="removed_87"/></StgValue>
</operation>

<operation id="1826" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.42:8 %br_ln113 = br i1 %icmp_ln1085_42, void %while.body.i.42, void %while.end.i.42.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1827" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.42:1 %this_buffer_next_addr_45 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_42

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_45"/></StgValue>
</operation>

<operation id="1828" st_id="175" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.42:2 %next_43 = load i7 %this_buffer_next_addr_45

]]></Node>
<StgValue><ssdm name="next_43"/></StgValue>
</operation>

<operation id="1829" st_id="175" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.42:4 %store_ln122 = store i32 %current_0_i130_42479, i7 %this_buffer_next_addr_45

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1830" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln1085_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.42:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1831" st_id="176" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln1085_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.42:2 %next_43 = load i7 %this_buffer_next_addr_45

]]></Node>
<StgValue><ssdm name="next_43"/></StgValue>
</operation>

<operation id="1832" st_id="176" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln1085_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.42:3 %store_ln117 = store i32 %next_43, i5 %this_lp_heads_addr_21

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1833" st_id="176" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln1085_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.42:5 %icmp_ln113_85 = icmp_eq  i32 %next_43, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_85"/></StgValue>
</operation>

<operation id="1834" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln1085_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.42:6 %br_ln113 = br i1 %icmp_ln113_85, void %land.rhs.i.42, void %while.end.i.42.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1835" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln113_85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln1085_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.42.loopexit:0 %current_0_i130_42_lcssa_ph = phi i32 %current_132, void %while.body.i.42, i32 %current_0_i130_42479, void %land.rhs.i.42

]]></Node>
<StgValue><ssdm name="current_0_i130_42_lcssa_ph"/></StgValue>
</operation>

<operation id="1836" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln113_85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln1085_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.42.loopexit:1 %removed_0_i_42_lcssa_ph = phi i32 %removed_87, void %while.body.i.42, i32 %removed_86, void %land.rhs.i.42

]]></Node>
<StgValue><ssdm name="removed_0_i_42_lcssa_ph"/></StgValue>
</operation>

<operation id="1837" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln113_85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_84" val="0"/>
<literal name="icmp_ln1085_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.42.loopexit:2 %br_ln0 = br void %while.end.i.42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1838" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_42" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.42:2 %this_lp_sizes_load_23 = load i5 %this_lp_sizes_addr_21

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_23"/></StgValue>
</operation>

<operation id="1839" st_id="176" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_85" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_42" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_84" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.42:5 %current_134 = load i5 %this_lp_heads_1_addr_21

]]></Node>
<StgValue><ssdm name="current_134"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1840" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.42:0 %current_0_i130_42_lcssa = phi i32 %current_0_i130_41_lcssa, void %while.end.i.41, i32 %current_0_i130_42_lcssa_ph, void %while.end.i.42.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_42_lcssa"/></StgValue>
</operation>

<operation id="1841" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.42:1 %removed_0_i_42_lcssa = phi i32 0, void %while.end.i.41, i32 %removed_0_i_42_lcssa_ph, void %while.end.i.42.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_42_lcssa"/></StgValue>
</operation>

<operation id="1842" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.42:2 %this_lp_sizes_load_23 = load i5 %this_lp_sizes_addr_21

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_23"/></StgValue>
</operation>

<operation id="1843" st_id="177" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.42:3 %sub_ln129_42 = sub i32 %this_lp_sizes_load_23, i32 %removed_0_i_42_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_42"/></StgValue>
</operation>

<operation id="1844" st_id="177" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.42:4 %store_ln129 = store i32 %sub_ln129_42, i5 %this_lp_sizes_addr_21

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1845" st_id="177" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.42:5 %current_134 = load i5 %this_lp_heads_1_addr_21

]]></Node>
<StgValue><ssdm name="current_134"/></StgValue>
</operation>

<operation id="1846" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.42:6 %icmp_ln113_86 = icmp_eq  i32 %current_134, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_86"/></StgValue>
</operation>

<operation id="1847" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.42:7 %br_ln113 = br i1 %icmp_ln113_86, void %land.rhs.i.43.preheader, void %while.end.i.43

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1848" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.43.preheader:0 %br_ln109 = br void %land.rhs.i.43

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1849" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.43:1 %current_135 = phi i32 %next_44, void %while.body.i.43, i32 %current_134, void %land.rhs.i.43.preheader

]]></Node>
<StgValue><ssdm name="current_135"/></StgValue>
</operation>

<operation id="1850" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.43:3 %zext_ln113_43 = zext i32 %current_135

]]></Node>
<StgValue><ssdm name="zext_ln113_43"/></StgValue>
</operation>

<operation id="1851" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.43:4 %this_buffer_state_lvt_V_addr_45 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_43

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_45"/></StgValue>
</operation>

<operation id="1852" st_id="178" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.43:5 %this_buffer_state_lvt_V_load_44 = load i7 %this_buffer_state_lvt_V_addr_45

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_44"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1853" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.43:0 %removed_88 = phi i32 %removed_89, void %while.body.i.43, i32 0, void %land.rhs.i.43.preheader

]]></Node>
<StgValue><ssdm name="removed_88"/></StgValue>
</operation>

<operation id="1854" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.43:2 %current_0_i130_43487 = phi i32 %current_135, void %while.body.i.43, i32 %current_0_i130_42_lcssa, void %land.rhs.i.43.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_43487"/></StgValue>
</operation>

<operation id="1855" st_id="179" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.43:5 %this_buffer_state_lvt_V_load_44 = load i7 %this_buffer_state_lvt_V_addr_45

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_44"/></StgValue>
</operation>

<operation id="1856" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.43:6 %icmp_ln1085_43 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_44, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_43"/></StgValue>
</operation>

<operation id="1857" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.43:7 %removed_89 = add i32 %removed_88, i32 1

]]></Node>
<StgValue><ssdm name="removed_89"/></StgValue>
</operation>

<operation id="1858" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.43:8 %br_ln113 = br i1 %icmp_ln1085_43, void %while.body.i.43, void %while.end.i.43.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1859" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.43:1 %this_buffer_next_addr_46 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_43

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_46"/></StgValue>
</operation>

<operation id="1860" st_id="179" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.43:2 %next_44 = load i7 %this_buffer_next_addr_46

]]></Node>
<StgValue><ssdm name="next_44"/></StgValue>
</operation>

<operation id="1861" st_id="179" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.43:4 %store_ln122 = store i32 %current_0_i130_43487, i7 %this_buffer_next_addr_46

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1862" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln1085_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.43:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1863" st_id="180" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln1085_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.43:2 %next_44 = load i7 %this_buffer_next_addr_46

]]></Node>
<StgValue><ssdm name="next_44"/></StgValue>
</operation>

<operation id="1864" st_id="180" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln1085_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.43:3 %store_ln117 = store i32 %next_44, i5 %this_lp_heads_1_addr_21

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1865" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln1085_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.43:5 %icmp_ln113_87 = icmp_eq  i32 %next_44, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_87"/></StgValue>
</operation>

<operation id="1866" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln1085_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.43:6 %br_ln113 = br i1 %icmp_ln113_87, void %land.rhs.i.43, void %while.end.i.43.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1867" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln113_87" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln1085_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.43.loopexit:0 %current_0_i130_43_lcssa_ph = phi i32 %current_135, void %while.body.i.43, i32 %current_0_i130_43487, void %land.rhs.i.43

]]></Node>
<StgValue><ssdm name="current_0_i130_43_lcssa_ph"/></StgValue>
</operation>

<operation id="1868" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln113_87" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln1085_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.43.loopexit:1 %removed_0_i_43_lcssa_ph = phi i32 %removed_89, void %while.body.i.43, i32 %removed_88, void %land.rhs.i.43

]]></Node>
<StgValue><ssdm name="removed_0_i_43_lcssa_ph"/></StgValue>
</operation>

<operation id="1869" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln113_87" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_86" val="0"/>
<literal name="icmp_ln1085_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.43.loopexit:2 %br_ln0 = br void %while.end.i.43

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1870" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_87" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.43:2 %this_lp_sizes_1_load_23 = load i5 %this_lp_sizes_1_addr_21

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_23"/></StgValue>
</operation>

<operation id="1871" st_id="180" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_87" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_43" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.43:5 %current_137 = load i5 %this_lp_heads_addr_22

]]></Node>
<StgValue><ssdm name="current_137"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1872" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.43:0 %current_0_i130_43_lcssa = phi i32 %current_0_i130_42_lcssa, void %while.end.i.42, i32 %current_0_i130_43_lcssa_ph, void %while.end.i.43.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_43_lcssa"/></StgValue>
</operation>

<operation id="1873" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.43:1 %removed_0_i_43_lcssa = phi i32 0, void %while.end.i.42, i32 %removed_0_i_43_lcssa_ph, void %while.end.i.43.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_43_lcssa"/></StgValue>
</operation>

<operation id="1874" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.43:2 %this_lp_sizes_1_load_23 = load i5 %this_lp_sizes_1_addr_21

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_23"/></StgValue>
</operation>

<operation id="1875" st_id="181" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.43:3 %sub_ln129_43 = sub i32 %this_lp_sizes_1_load_23, i32 %removed_0_i_43_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_43"/></StgValue>
</operation>

<operation id="1876" st_id="181" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.43:4 %store_ln129 = store i32 %sub_ln129_43, i5 %this_lp_sizes_1_addr_21

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1877" st_id="181" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.43:5 %current_137 = load i5 %this_lp_heads_addr_22

]]></Node>
<StgValue><ssdm name="current_137"/></StgValue>
</operation>

<operation id="1878" st_id="181" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.43:6 %icmp_ln113_88 = icmp_eq  i32 %current_137, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_88"/></StgValue>
</operation>

<operation id="1879" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.43:7 %br_ln113 = br i1 %icmp_ln113_88, void %land.rhs.i.44.preheader, void %while.end.i.44

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1880" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.44.preheader:0 %br_ln109 = br void %land.rhs.i.44

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1881" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.44:1 %current_138 = phi i32 %next_45, void %while.body.i.44, i32 %current_137, void %land.rhs.i.44.preheader

]]></Node>
<StgValue><ssdm name="current_138"/></StgValue>
</operation>

<operation id="1882" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.44:3 %zext_ln113_44 = zext i32 %current_138

]]></Node>
<StgValue><ssdm name="zext_ln113_44"/></StgValue>
</operation>

<operation id="1883" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.44:4 %this_buffer_state_lvt_V_addr_46 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_44

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_46"/></StgValue>
</operation>

<operation id="1884" st_id="182" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.44:5 %this_buffer_state_lvt_V_load_45 = load i7 %this_buffer_state_lvt_V_addr_46

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_45"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1885" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.44:0 %removed_90 = phi i32 %removed_91, void %while.body.i.44, i32 0, void %land.rhs.i.44.preheader

]]></Node>
<StgValue><ssdm name="removed_90"/></StgValue>
</operation>

<operation id="1886" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.44:2 %current_0_i130_44495 = phi i32 %current_138, void %while.body.i.44, i32 %current_0_i130_43_lcssa, void %land.rhs.i.44.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_44495"/></StgValue>
</operation>

<operation id="1887" st_id="183" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.44:5 %this_buffer_state_lvt_V_load_45 = load i7 %this_buffer_state_lvt_V_addr_46

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_45"/></StgValue>
</operation>

<operation id="1888" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.44:6 %icmp_ln1085_44 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_45, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_44"/></StgValue>
</operation>

<operation id="1889" st_id="183" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.44:7 %removed_91 = add i32 %removed_90, i32 1

]]></Node>
<StgValue><ssdm name="removed_91"/></StgValue>
</operation>

<operation id="1890" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.44:8 %br_ln113 = br i1 %icmp_ln1085_44, void %while.body.i.44, void %while.end.i.44.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1891" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.44:1 %this_buffer_next_addr_47 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_44

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_47"/></StgValue>
</operation>

<operation id="1892" st_id="183" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.44:2 %next_45 = load i7 %this_buffer_next_addr_47

]]></Node>
<StgValue><ssdm name="next_45"/></StgValue>
</operation>

<operation id="1893" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.44:4 %store_ln122 = store i32 %current_0_i130_44495, i7 %this_buffer_next_addr_47

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1894" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln1085_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.44:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1895" st_id="184" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln1085_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.44:2 %next_45 = load i7 %this_buffer_next_addr_47

]]></Node>
<StgValue><ssdm name="next_45"/></StgValue>
</operation>

<operation id="1896" st_id="184" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln1085_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.44:3 %store_ln117 = store i32 %next_45, i5 %this_lp_heads_addr_22

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1897" st_id="184" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln1085_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.44:5 %icmp_ln113_89 = icmp_eq  i32 %next_45, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_89"/></StgValue>
</operation>

<operation id="1898" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln1085_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.44:6 %br_ln113 = br i1 %icmp_ln113_89, void %land.rhs.i.44, void %while.end.i.44.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1899" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln113_89" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln1085_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.44.loopexit:0 %current_0_i130_44_lcssa_ph = phi i32 %current_138, void %while.body.i.44, i32 %current_0_i130_44495, void %land.rhs.i.44

]]></Node>
<StgValue><ssdm name="current_0_i130_44_lcssa_ph"/></StgValue>
</operation>

<operation id="1900" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln113_89" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln1085_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.44.loopexit:1 %removed_0_i_44_lcssa_ph = phi i32 %removed_91, void %while.body.i.44, i32 %removed_90, void %land.rhs.i.44

]]></Node>
<StgValue><ssdm name="removed_0_i_44_lcssa_ph"/></StgValue>
</operation>

<operation id="1901" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln113_89" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_88" val="0"/>
<literal name="icmp_ln1085_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.44.loopexit:2 %br_ln0 = br void %while.end.i.44

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1902" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_89" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_44" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.44:2 %this_lp_sizes_load_24 = load i5 %this_lp_sizes_addr_22

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_24"/></StgValue>
</operation>

<operation id="1903" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_89" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_44" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.44:5 %current_140 = load i5 %this_lp_heads_1_addr_22

]]></Node>
<StgValue><ssdm name="current_140"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1904" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.44:0 %current_0_i130_44_lcssa = phi i32 %current_0_i130_43_lcssa, void %while.end.i.43, i32 %current_0_i130_44_lcssa_ph, void %while.end.i.44.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_44_lcssa"/></StgValue>
</operation>

<operation id="1905" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.44:1 %removed_0_i_44_lcssa = phi i32 0, void %while.end.i.43, i32 %removed_0_i_44_lcssa_ph, void %while.end.i.44.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_44_lcssa"/></StgValue>
</operation>

<operation id="1906" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.44:2 %this_lp_sizes_load_24 = load i5 %this_lp_sizes_addr_22

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_24"/></StgValue>
</operation>

<operation id="1907" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.44:3 %sub_ln129_44 = sub i32 %this_lp_sizes_load_24, i32 %removed_0_i_44_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_44"/></StgValue>
</operation>

<operation id="1908" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.44:4 %store_ln129 = store i32 %sub_ln129_44, i5 %this_lp_sizes_addr_22

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1909" st_id="185" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.44:5 %current_140 = load i5 %this_lp_heads_1_addr_22

]]></Node>
<StgValue><ssdm name="current_140"/></StgValue>
</operation>

<operation id="1910" st_id="185" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.44:6 %icmp_ln113_90 = icmp_eq  i32 %current_140, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_90"/></StgValue>
</operation>

<operation id="1911" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.44:7 %br_ln113 = br i1 %icmp_ln113_90, void %land.rhs.i.45.preheader, void %while.end.i.45

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1912" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.45.preheader:0 %br_ln109 = br void %land.rhs.i.45

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1913" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.45:1 %current_141 = phi i32 %next_46, void %while.body.i.45, i32 %current_140, void %land.rhs.i.45.preheader

]]></Node>
<StgValue><ssdm name="current_141"/></StgValue>
</operation>

<operation id="1914" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.45:3 %zext_ln113_45 = zext i32 %current_141

]]></Node>
<StgValue><ssdm name="zext_ln113_45"/></StgValue>
</operation>

<operation id="1915" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.45:4 %this_buffer_state_lvt_V_addr_47 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_45

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_47"/></StgValue>
</operation>

<operation id="1916" st_id="186" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.45:5 %this_buffer_state_lvt_V_load_46 = load i7 %this_buffer_state_lvt_V_addr_47

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_46"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1917" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.45:0 %removed_92 = phi i32 %removed_93, void %while.body.i.45, i32 0, void %land.rhs.i.45.preheader

]]></Node>
<StgValue><ssdm name="removed_92"/></StgValue>
</operation>

<operation id="1918" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.45:2 %current_0_i130_45503 = phi i32 %current_141, void %while.body.i.45, i32 %current_0_i130_44_lcssa, void %land.rhs.i.45.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_45503"/></StgValue>
</operation>

<operation id="1919" st_id="187" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.45:5 %this_buffer_state_lvt_V_load_46 = load i7 %this_buffer_state_lvt_V_addr_47

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_46"/></StgValue>
</operation>

<operation id="1920" st_id="187" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.45:6 %icmp_ln1085_45 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_46, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_45"/></StgValue>
</operation>

<operation id="1921" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.45:7 %removed_93 = add i32 %removed_92, i32 1

]]></Node>
<StgValue><ssdm name="removed_93"/></StgValue>
</operation>

<operation id="1922" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.45:8 %br_ln113 = br i1 %icmp_ln1085_45, void %while.body.i.45, void %while.end.i.45.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1923" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.45:1 %this_buffer_next_addr_48 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_45

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_48"/></StgValue>
</operation>

<operation id="1924" st_id="187" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.45:2 %next_46 = load i7 %this_buffer_next_addr_48

]]></Node>
<StgValue><ssdm name="next_46"/></StgValue>
</operation>

<operation id="1925" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.45:4 %store_ln122 = store i32 %current_0_i130_45503, i7 %this_buffer_next_addr_48

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1926" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln1085_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.45:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1927" st_id="188" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln1085_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.45:2 %next_46 = load i7 %this_buffer_next_addr_48

]]></Node>
<StgValue><ssdm name="next_46"/></StgValue>
</operation>

<operation id="1928" st_id="188" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln1085_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.45:3 %store_ln117 = store i32 %next_46, i5 %this_lp_heads_1_addr_22

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1929" st_id="188" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln1085_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.45:5 %icmp_ln113_91 = icmp_eq  i32 %next_46, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_91"/></StgValue>
</operation>

<operation id="1930" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln1085_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.45:6 %br_ln113 = br i1 %icmp_ln113_91, void %land.rhs.i.45, void %while.end.i.45.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1931" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln113_91" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln1085_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.45.loopexit:0 %current_0_i130_45_lcssa_ph = phi i32 %current_141, void %while.body.i.45, i32 %current_0_i130_45503, void %land.rhs.i.45

]]></Node>
<StgValue><ssdm name="current_0_i130_45_lcssa_ph"/></StgValue>
</operation>

<operation id="1932" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln113_91" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln1085_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.45.loopexit:1 %removed_0_i_45_lcssa_ph = phi i32 %removed_93, void %while.body.i.45, i32 %removed_92, void %land.rhs.i.45

]]></Node>
<StgValue><ssdm name="removed_0_i_45_lcssa_ph"/></StgValue>
</operation>

<operation id="1933" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln113_91" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_90" val="0"/>
<literal name="icmp_ln1085_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.45.loopexit:2 %br_ln0 = br void %while.end.i.45

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1934" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_91" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.45:2 %this_lp_sizes_1_load_24 = load i5 %this_lp_sizes_1_addr_22

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_24"/></StgValue>
</operation>

<operation id="1935" st_id="188" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_91" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_45" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.45:5 %current_143 = load i5 %this_lp_heads_addr_23

]]></Node>
<StgValue><ssdm name="current_143"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1936" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.45:0 %current_0_i130_45_lcssa = phi i32 %current_0_i130_44_lcssa, void %while.end.i.44, i32 %current_0_i130_45_lcssa_ph, void %while.end.i.45.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_45_lcssa"/></StgValue>
</operation>

<operation id="1937" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.45:1 %removed_0_i_45_lcssa = phi i32 0, void %while.end.i.44, i32 %removed_0_i_45_lcssa_ph, void %while.end.i.45.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_45_lcssa"/></StgValue>
</operation>

<operation id="1938" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.45:2 %this_lp_sizes_1_load_24 = load i5 %this_lp_sizes_1_addr_22

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_24"/></StgValue>
</operation>

<operation id="1939" st_id="189" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.45:3 %sub_ln129_45 = sub i32 %this_lp_sizes_1_load_24, i32 %removed_0_i_45_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_45"/></StgValue>
</operation>

<operation id="1940" st_id="189" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.45:4 %store_ln129 = store i32 %sub_ln129_45, i5 %this_lp_sizes_1_addr_22

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1941" st_id="189" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.45:5 %current_143 = load i5 %this_lp_heads_addr_23

]]></Node>
<StgValue><ssdm name="current_143"/></StgValue>
</operation>

<operation id="1942" st_id="189" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.45:6 %icmp_ln113_92 = icmp_eq  i32 %current_143, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_92"/></StgValue>
</operation>

<operation id="1943" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.45:7 %br_ln113 = br i1 %icmp_ln113_92, void %land.rhs.i.46.preheader, void %while.end.i.46

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1944" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.46.preheader:0 %br_ln109 = br void %land.rhs.i.46

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1945" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.46:1 %current_144 = phi i32 %next_47, void %while.body.i.46, i32 %current_143, void %land.rhs.i.46.preheader

]]></Node>
<StgValue><ssdm name="current_144"/></StgValue>
</operation>

<operation id="1946" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.46:3 %zext_ln113_46 = zext i32 %current_144

]]></Node>
<StgValue><ssdm name="zext_ln113_46"/></StgValue>
</operation>

<operation id="1947" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.46:4 %this_buffer_state_lvt_V_addr_48 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_46

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_48"/></StgValue>
</operation>

<operation id="1948" st_id="190" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.46:5 %this_buffer_state_lvt_V_load_47 = load i7 %this_buffer_state_lvt_V_addr_48

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_47"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1949" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.46:0 %removed_94 = phi i32 %removed_95, void %while.body.i.46, i32 0, void %land.rhs.i.46.preheader

]]></Node>
<StgValue><ssdm name="removed_94"/></StgValue>
</operation>

<operation id="1950" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.46:2 %current_0_i130_46511 = phi i32 %current_144, void %while.body.i.46, i32 %current_0_i130_45_lcssa, void %land.rhs.i.46.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_46511"/></StgValue>
</operation>

<operation id="1951" st_id="191" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.46:5 %this_buffer_state_lvt_V_load_47 = load i7 %this_buffer_state_lvt_V_addr_48

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_47"/></StgValue>
</operation>

<operation id="1952" st_id="191" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.46:6 %icmp_ln1085_46 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_47, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_46"/></StgValue>
</operation>

<operation id="1953" st_id="191" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.46:7 %removed_95 = add i32 %removed_94, i32 1

]]></Node>
<StgValue><ssdm name="removed_95"/></StgValue>
</operation>

<operation id="1954" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.46:8 %br_ln113 = br i1 %icmp_ln1085_46, void %while.body.i.46, void %while.end.i.46.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1955" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.46:1 %this_buffer_next_addr_49 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_46

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_49"/></StgValue>
</operation>

<operation id="1956" st_id="191" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.46:2 %next_47 = load i7 %this_buffer_next_addr_49

]]></Node>
<StgValue><ssdm name="next_47"/></StgValue>
</operation>

<operation id="1957" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.46:4 %store_ln122 = store i32 %current_0_i130_46511, i7 %this_buffer_next_addr_49

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1958" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln1085_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.46:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1959" st_id="192" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln1085_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.46:2 %next_47 = load i7 %this_buffer_next_addr_49

]]></Node>
<StgValue><ssdm name="next_47"/></StgValue>
</operation>

<operation id="1960" st_id="192" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln1085_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.46:3 %store_ln117 = store i32 %next_47, i5 %this_lp_heads_addr_23

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1961" st_id="192" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln1085_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.46:5 %icmp_ln113_93 = icmp_eq  i32 %next_47, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_93"/></StgValue>
</operation>

<operation id="1962" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln1085_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.46:6 %br_ln113 = br i1 %icmp_ln113_93, void %land.rhs.i.46, void %while.end.i.46.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1963" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln113_93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln1085_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.46.loopexit:0 %current_0_i130_46_lcssa_ph = phi i32 %current_144, void %while.body.i.46, i32 %current_0_i130_46511, void %land.rhs.i.46

]]></Node>
<StgValue><ssdm name="current_0_i130_46_lcssa_ph"/></StgValue>
</operation>

<operation id="1964" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln113_93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln1085_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.46.loopexit:1 %removed_0_i_46_lcssa_ph = phi i32 %removed_95, void %while.body.i.46, i32 %removed_94, void %land.rhs.i.46

]]></Node>
<StgValue><ssdm name="removed_0_i_46_lcssa_ph"/></StgValue>
</operation>

<operation id="1965" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln113_93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_92" val="0"/>
<literal name="icmp_ln1085_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.46.loopexit:2 %br_ln0 = br void %while.end.i.46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1966" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_46" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.46:2 %this_lp_sizes_load_25 = load i5 %this_lp_sizes_addr_23

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_25"/></StgValue>
</operation>

<operation id="1967" st_id="192" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_93" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_46" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.46:5 %current_146 = load i5 %this_lp_heads_1_addr_23

]]></Node>
<StgValue><ssdm name="current_146"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1968" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.46:0 %current_0_i130_46_lcssa = phi i32 %current_0_i130_45_lcssa, void %while.end.i.45, i32 %current_0_i130_46_lcssa_ph, void %while.end.i.46.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_46_lcssa"/></StgValue>
</operation>

<operation id="1969" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.46:1 %removed_0_i_46_lcssa = phi i32 0, void %while.end.i.45, i32 %removed_0_i_46_lcssa_ph, void %while.end.i.46.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_46_lcssa"/></StgValue>
</operation>

<operation id="1970" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.46:2 %this_lp_sizes_load_25 = load i5 %this_lp_sizes_addr_23

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_25"/></StgValue>
</operation>

<operation id="1971" st_id="193" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.46:3 %sub_ln129_46 = sub i32 %this_lp_sizes_load_25, i32 %removed_0_i_46_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_46"/></StgValue>
</operation>

<operation id="1972" st_id="193" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.46:4 %store_ln129 = store i32 %sub_ln129_46, i5 %this_lp_sizes_addr_23

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="1973" st_id="193" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.46:5 %current_146 = load i5 %this_lp_heads_1_addr_23

]]></Node>
<StgValue><ssdm name="current_146"/></StgValue>
</operation>

<operation id="1974" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.46:6 %icmp_ln113_94 = icmp_eq  i32 %current_146, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_94"/></StgValue>
</operation>

<operation id="1975" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.46:7 %br_ln113 = br i1 %icmp_ln113_94, void %land.rhs.i.47.preheader, void %while.end.i.47

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1976" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.47.preheader:0 %br_ln109 = br void %land.rhs.i.47

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1977" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.47:1 %current_147 = phi i32 %next_48, void %while.body.i.47, i32 %current_146, void %land.rhs.i.47.preheader

]]></Node>
<StgValue><ssdm name="current_147"/></StgValue>
</operation>

<operation id="1978" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.47:3 %zext_ln113_47 = zext i32 %current_147

]]></Node>
<StgValue><ssdm name="zext_ln113_47"/></StgValue>
</operation>

<operation id="1979" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.47:4 %this_buffer_state_lvt_V_addr_49 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_47

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_49"/></StgValue>
</operation>

<operation id="1980" st_id="194" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.47:5 %this_buffer_state_lvt_V_load_48 = load i7 %this_buffer_state_lvt_V_addr_49

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_48"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1981" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.47:0 %removed_96 = phi i32 %removed_97, void %while.body.i.47, i32 0, void %land.rhs.i.47.preheader

]]></Node>
<StgValue><ssdm name="removed_96"/></StgValue>
</operation>

<operation id="1982" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.47:2 %current_0_i130_47519 = phi i32 %current_147, void %while.body.i.47, i32 %current_0_i130_46_lcssa, void %land.rhs.i.47.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_47519"/></StgValue>
</operation>

<operation id="1983" st_id="195" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.47:5 %this_buffer_state_lvt_V_load_48 = load i7 %this_buffer_state_lvt_V_addr_49

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_48"/></StgValue>
</operation>

<operation id="1984" st_id="195" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.47:6 %icmp_ln1085_47 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_48, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_47"/></StgValue>
</operation>

<operation id="1985" st_id="195" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.47:7 %removed_97 = add i32 %removed_96, i32 1

]]></Node>
<StgValue><ssdm name="removed_97"/></StgValue>
</operation>

<operation id="1986" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.47:8 %br_ln113 = br i1 %icmp_ln1085_47, void %while.body.i.47, void %while.end.i.47.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1987" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.47:1 %this_buffer_next_addr_50 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_47

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_50"/></StgValue>
</operation>

<operation id="1988" st_id="195" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.47:2 %next_48 = load i7 %this_buffer_next_addr_50

]]></Node>
<StgValue><ssdm name="next_48"/></StgValue>
</operation>

<operation id="1989" st_id="195" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.47:4 %store_ln122 = store i32 %current_0_i130_47519, i7 %this_buffer_next_addr_50

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1990" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln1085_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.47:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="1991" st_id="196" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln1085_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.47:2 %next_48 = load i7 %this_buffer_next_addr_50

]]></Node>
<StgValue><ssdm name="next_48"/></StgValue>
</operation>

<operation id="1992" st_id="196" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln1085_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.47:3 %store_ln117 = store i32 %next_48, i5 %this_lp_heads_1_addr_23

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="1993" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln1085_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.47:5 %icmp_ln113_95 = icmp_eq  i32 %next_48, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_95"/></StgValue>
</operation>

<operation id="1994" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln1085_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.47:6 %br_ln113 = br i1 %icmp_ln113_95, void %land.rhs.i.47, void %while.end.i.47.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="1995" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln113_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln1085_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.47.loopexit:0 %current_0_i130_47_lcssa_ph = phi i32 %current_147, void %while.body.i.47, i32 %current_0_i130_47519, void %land.rhs.i.47

]]></Node>
<StgValue><ssdm name="current_0_i130_47_lcssa_ph"/></StgValue>
</operation>

<operation id="1996" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln113_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln1085_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.47.loopexit:1 %removed_0_i_47_lcssa_ph = phi i32 %removed_97, void %while.body.i.47, i32 %removed_96, void %land.rhs.i.47

]]></Node>
<StgValue><ssdm name="removed_0_i_47_lcssa_ph"/></StgValue>
</operation>

<operation id="1997" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln113_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_94" val="0"/>
<literal name="icmp_ln1085_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.47.loopexit:2 %br_ln0 = br void %while.end.i.47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1998" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.47:2 %this_lp_sizes_1_load_25 = load i5 %this_lp_sizes_1_addr_23

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_25"/></StgValue>
</operation>

<operation id="1999" st_id="196" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_95" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_47" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.47:5 %current_149 = load i5 %this_lp_heads_addr_24

]]></Node>
<StgValue><ssdm name="current_149"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="2000" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.47:0 %current_0_i130_47_lcssa = phi i32 %current_0_i130_46_lcssa, void %while.end.i.46, i32 %current_0_i130_47_lcssa_ph, void %while.end.i.47.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_47_lcssa"/></StgValue>
</operation>

<operation id="2001" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.47:1 %removed_0_i_47_lcssa = phi i32 0, void %while.end.i.46, i32 %removed_0_i_47_lcssa_ph, void %while.end.i.47.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_47_lcssa"/></StgValue>
</operation>

<operation id="2002" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.47:2 %this_lp_sizes_1_load_25 = load i5 %this_lp_sizes_1_addr_23

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_25"/></StgValue>
</operation>

<operation id="2003" st_id="197" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.47:3 %sub_ln129_47 = sub i32 %this_lp_sizes_1_load_25, i32 %removed_0_i_47_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_47"/></StgValue>
</operation>

<operation id="2004" st_id="197" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.47:4 %store_ln129 = store i32 %sub_ln129_47, i5 %this_lp_sizes_1_addr_23

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2005" st_id="197" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.47:5 %current_149 = load i5 %this_lp_heads_addr_24

]]></Node>
<StgValue><ssdm name="current_149"/></StgValue>
</operation>

<operation id="2006" st_id="197" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.47:6 %icmp_ln113_96 = icmp_eq  i32 %current_149, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_96"/></StgValue>
</operation>

<operation id="2007" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.47:7 %br_ln113 = br i1 %icmp_ln113_96, void %land.rhs.i.48.preheader, void %while.end.i.48

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2008" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.48.preheader:0 %br_ln109 = br void %land.rhs.i.48

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="2009" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.48:1 %current_150 = phi i32 %next_49, void %while.body.i.48, i32 %current_149, void %land.rhs.i.48.preheader

]]></Node>
<StgValue><ssdm name="current_150"/></StgValue>
</operation>

<operation id="2010" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.48:3 %zext_ln113_48 = zext i32 %current_150

]]></Node>
<StgValue><ssdm name="zext_ln113_48"/></StgValue>
</operation>

<operation id="2011" st_id="198" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.48:4 %this_buffer_state_lvt_V_addr_50 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_48

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_50"/></StgValue>
</operation>

<operation id="2012" st_id="198" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.48:5 %this_buffer_state_lvt_V_load_49 = load i7 %this_buffer_state_lvt_V_addr_50

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_49"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="2013" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.48:0 %removed_98 = phi i32 %removed_99, void %while.body.i.48, i32 0, void %land.rhs.i.48.preheader

]]></Node>
<StgValue><ssdm name="removed_98"/></StgValue>
</operation>

<operation id="2014" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.48:2 %current_0_i130_48527 = phi i32 %current_150, void %while.body.i.48, i32 %current_0_i130_47_lcssa, void %land.rhs.i.48.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_48527"/></StgValue>
</operation>

<operation id="2015" st_id="199" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.48:5 %this_buffer_state_lvt_V_load_49 = load i7 %this_buffer_state_lvt_V_addr_50

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_49"/></StgValue>
</operation>

<operation id="2016" st_id="199" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.48:6 %icmp_ln1085_48 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_49, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_48"/></StgValue>
</operation>

<operation id="2017" st_id="199" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.48:7 %removed_99 = add i32 %removed_98, i32 1

]]></Node>
<StgValue><ssdm name="removed_99"/></StgValue>
</operation>

<operation id="2018" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.48:8 %br_ln113 = br i1 %icmp_ln1085_48, void %while.body.i.48, void %while.end.i.48.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2019" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.48:1 %this_buffer_next_addr_51 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_48

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_51"/></StgValue>
</operation>

<operation id="2020" st_id="199" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.48:2 %next_49 = load i7 %this_buffer_next_addr_51

]]></Node>
<StgValue><ssdm name="next_49"/></StgValue>
</operation>

<operation id="2021" st_id="199" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.48:4 %store_ln122 = store i32 %current_0_i130_48527, i7 %this_buffer_next_addr_51

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="2022" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln1085_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.48:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2023" st_id="200" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln1085_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.48:2 %next_49 = load i7 %this_buffer_next_addr_51

]]></Node>
<StgValue><ssdm name="next_49"/></StgValue>
</operation>

<operation id="2024" st_id="200" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln1085_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.48:3 %store_ln117 = store i32 %next_49, i5 %this_lp_heads_addr_24

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2025" st_id="200" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln1085_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.48:5 %icmp_ln113_97 = icmp_eq  i32 %next_49, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_97"/></StgValue>
</operation>

<operation id="2026" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln1085_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.48:6 %br_ln113 = br i1 %icmp_ln113_97, void %land.rhs.i.48, void %while.end.i.48.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2027" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln113_97" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln1085_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.48.loopexit:0 %current_0_i130_48_lcssa_ph = phi i32 %current_150, void %while.body.i.48, i32 %current_0_i130_48527, void %land.rhs.i.48

]]></Node>
<StgValue><ssdm name="current_0_i130_48_lcssa_ph"/></StgValue>
</operation>

<operation id="2028" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln113_97" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln1085_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.48.loopexit:1 %removed_0_i_48_lcssa_ph = phi i32 %removed_99, void %while.body.i.48, i32 %removed_98, void %land.rhs.i.48

]]></Node>
<StgValue><ssdm name="removed_0_i_48_lcssa_ph"/></StgValue>
</operation>

<operation id="2029" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln113_97" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_96" val="0"/>
<literal name="icmp_ln1085_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.48.loopexit:2 %br_ln0 = br void %while.end.i.48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2030" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_97" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_48" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.48:2 %this_lp_sizes_load_26 = load i5 %this_lp_sizes_addr_24

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_26"/></StgValue>
</operation>

<operation id="2031" st_id="200" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_97" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_48" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.48:5 %current_152 = load i5 %this_lp_heads_1_addr_24

]]></Node>
<StgValue><ssdm name="current_152"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="2032" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.48:0 %current_0_i130_48_lcssa = phi i32 %current_0_i130_47_lcssa, void %while.end.i.47, i32 %current_0_i130_48_lcssa_ph, void %while.end.i.48.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_48_lcssa"/></StgValue>
</operation>

<operation id="2033" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.48:1 %removed_0_i_48_lcssa = phi i32 0, void %while.end.i.47, i32 %removed_0_i_48_lcssa_ph, void %while.end.i.48.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_48_lcssa"/></StgValue>
</operation>

<operation id="2034" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.48:2 %this_lp_sizes_load_26 = load i5 %this_lp_sizes_addr_24

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_26"/></StgValue>
</operation>

<operation id="2035" st_id="201" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.48:3 %sub_ln129_48 = sub i32 %this_lp_sizes_load_26, i32 %removed_0_i_48_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_48"/></StgValue>
</operation>

<operation id="2036" st_id="201" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.48:4 %store_ln129 = store i32 %sub_ln129_48, i5 %this_lp_sizes_addr_24

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2037" st_id="201" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.48:5 %current_152 = load i5 %this_lp_heads_1_addr_24

]]></Node>
<StgValue><ssdm name="current_152"/></StgValue>
</operation>

<operation id="2038" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.48:6 %icmp_ln113_98 = icmp_eq  i32 %current_152, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_98"/></StgValue>
</operation>

<operation id="2039" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.48:7 %br_ln113 = br i1 %icmp_ln113_98, void %land.rhs.i.49.preheader, void %while.end.i.49

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2040" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.49.preheader:0 %br_ln109 = br void %land.rhs.i.49

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="2041" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.49:1 %current_153 = phi i32 %next_50, void %while.body.i.49, i32 %current_152, void %land.rhs.i.49.preheader

]]></Node>
<StgValue><ssdm name="current_153"/></StgValue>
</operation>

<operation id="2042" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.49:3 %zext_ln113_49 = zext i32 %current_153

]]></Node>
<StgValue><ssdm name="zext_ln113_49"/></StgValue>
</operation>

<operation id="2043" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.49:4 %this_buffer_state_lvt_V_addr_51 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_49

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_51"/></StgValue>
</operation>

<operation id="2044" st_id="202" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.49:5 %this_buffer_state_lvt_V_load_50 = load i7 %this_buffer_state_lvt_V_addr_51

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_50"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="2045" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.49:0 %removed_100 = phi i32 %removed_101, void %while.body.i.49, i32 0, void %land.rhs.i.49.preheader

]]></Node>
<StgValue><ssdm name="removed_100"/></StgValue>
</operation>

<operation id="2046" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.49:2 %current_0_i130_49535 = phi i32 %current_153, void %while.body.i.49, i32 %current_0_i130_48_lcssa, void %land.rhs.i.49.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_49535"/></StgValue>
</operation>

<operation id="2047" st_id="203" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.49:5 %this_buffer_state_lvt_V_load_50 = load i7 %this_buffer_state_lvt_V_addr_51

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_50"/></StgValue>
</operation>

<operation id="2048" st_id="203" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.49:6 %icmp_ln1085_49 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_50, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_49"/></StgValue>
</operation>

<operation id="2049" st_id="203" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.49:7 %removed_101 = add i32 %removed_100, i32 1

]]></Node>
<StgValue><ssdm name="removed_101"/></StgValue>
</operation>

<operation id="2050" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.49:8 %br_ln113 = br i1 %icmp_ln1085_49, void %while.body.i.49, void %while.end.i.49.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2051" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.49:1 %this_buffer_next_addr_52 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_49

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_52"/></StgValue>
</operation>

<operation id="2052" st_id="203" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.49:2 %next_50 = load i7 %this_buffer_next_addr_52

]]></Node>
<StgValue><ssdm name="next_50"/></StgValue>
</operation>

<operation id="2053" st_id="203" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.49:4 %store_ln122 = store i32 %current_0_i130_49535, i7 %this_buffer_next_addr_52

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="2054" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln1085_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.49:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2055" st_id="204" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln1085_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.49:2 %next_50 = load i7 %this_buffer_next_addr_52

]]></Node>
<StgValue><ssdm name="next_50"/></StgValue>
</operation>

<operation id="2056" st_id="204" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln1085_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.49:3 %store_ln117 = store i32 %next_50, i5 %this_lp_heads_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2057" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln1085_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.49:5 %icmp_ln113_99 = icmp_eq  i32 %next_50, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_99"/></StgValue>
</operation>

<operation id="2058" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln1085_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.49:6 %br_ln113 = br i1 %icmp_ln113_99, void %land.rhs.i.49, void %while.end.i.49.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2059" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln113_99" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln1085_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.49.loopexit:0 %current_0_i130_49_lcssa_ph = phi i32 %current_153, void %while.body.i.49, i32 %current_0_i130_49535, void %land.rhs.i.49

]]></Node>
<StgValue><ssdm name="current_0_i130_49_lcssa_ph"/></StgValue>
</operation>

<operation id="2060" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln113_99" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln1085_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.49.loopexit:1 %removed_0_i_49_lcssa_ph = phi i32 %removed_101, void %while.body.i.49, i32 %removed_100, void %land.rhs.i.49

]]></Node>
<StgValue><ssdm name="removed_0_i_49_lcssa_ph"/></StgValue>
</operation>

<operation id="2061" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln113_99" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_98" val="0"/>
<literal name="icmp_ln1085_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.49.loopexit:2 %br_ln0 = br void %while.end.i.49

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2062" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_99" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.49:2 %this_lp_sizes_1_load_26 = load i5 %this_lp_sizes_1_addr_24

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_26"/></StgValue>
</operation>

<operation id="2063" st_id="204" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_99" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_49" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.49:5 %current_155 = load i5 %this_lp_heads_addr_25

]]></Node>
<StgValue><ssdm name="current_155"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="2064" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.49:0 %current_0_i130_49_lcssa = phi i32 %current_0_i130_48_lcssa, void %while.end.i.48, i32 %current_0_i130_49_lcssa_ph, void %while.end.i.49.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_49_lcssa"/></StgValue>
</operation>

<operation id="2065" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.49:1 %removed_0_i_49_lcssa = phi i32 0, void %while.end.i.48, i32 %removed_0_i_49_lcssa_ph, void %while.end.i.49.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_49_lcssa"/></StgValue>
</operation>

<operation id="2066" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.49:2 %this_lp_sizes_1_load_26 = load i5 %this_lp_sizes_1_addr_24

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_26"/></StgValue>
</operation>

<operation id="2067" st_id="205" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.49:3 %sub_ln129_49 = sub i32 %this_lp_sizes_1_load_26, i32 %removed_0_i_49_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_49"/></StgValue>
</operation>

<operation id="2068" st_id="205" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.49:4 %store_ln129 = store i32 %sub_ln129_49, i5 %this_lp_sizes_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2069" st_id="205" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.49:5 %current_155 = load i5 %this_lp_heads_addr_25

]]></Node>
<StgValue><ssdm name="current_155"/></StgValue>
</operation>

<operation id="2070" st_id="205" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.49:6 %icmp_ln113_100 = icmp_eq  i32 %current_155, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_100"/></StgValue>
</operation>

<operation id="2071" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.49:7 %br_ln113 = br i1 %icmp_ln113_100, void %land.rhs.i.50.preheader, void %while.end.i.50

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2072" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.50.preheader:0 %br_ln109 = br void %land.rhs.i.50

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="2073" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.50:1 %current_156 = phi i32 %next_51, void %while.body.i.50, i32 %current_155, void %land.rhs.i.50.preheader

]]></Node>
<StgValue><ssdm name="current_156"/></StgValue>
</operation>

<operation id="2074" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.50:3 %zext_ln113_50 = zext i32 %current_156

]]></Node>
<StgValue><ssdm name="zext_ln113_50"/></StgValue>
</operation>

<operation id="2075" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.50:4 %this_buffer_state_lvt_V_addr_52 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_50

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_52"/></StgValue>
</operation>

<operation id="2076" st_id="206" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.50:5 %this_buffer_state_lvt_V_load_51 = load i7 %this_buffer_state_lvt_V_addr_52

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_51"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="2077" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.50:0 %removed_102 = phi i32 %removed_103, void %while.body.i.50, i32 0, void %land.rhs.i.50.preheader

]]></Node>
<StgValue><ssdm name="removed_102"/></StgValue>
</operation>

<operation id="2078" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.50:2 %current_0_i130_50543 = phi i32 %current_156, void %while.body.i.50, i32 %current_0_i130_49_lcssa, void %land.rhs.i.50.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_50543"/></StgValue>
</operation>

<operation id="2079" st_id="207" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.50:5 %this_buffer_state_lvt_V_load_51 = load i7 %this_buffer_state_lvt_V_addr_52

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_51"/></StgValue>
</operation>

<operation id="2080" st_id="207" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.50:6 %icmp_ln1085_50 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_51, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_50"/></StgValue>
</operation>

<operation id="2081" st_id="207" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.50:7 %removed_103 = add i32 %removed_102, i32 1

]]></Node>
<StgValue><ssdm name="removed_103"/></StgValue>
</operation>

<operation id="2082" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.50:8 %br_ln113 = br i1 %icmp_ln1085_50, void %while.body.i.50, void %while.end.i.50.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2083" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.50:1 %this_buffer_next_addr_53 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_50

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_53"/></StgValue>
</operation>

<operation id="2084" st_id="207" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.50:2 %next_51 = load i7 %this_buffer_next_addr_53

]]></Node>
<StgValue><ssdm name="next_51"/></StgValue>
</operation>

<operation id="2085" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.50:4 %store_ln122 = store i32 %current_0_i130_50543, i7 %this_buffer_next_addr_53

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="2086" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln1085_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.50:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2087" st_id="208" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln1085_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.50:2 %next_51 = load i7 %this_buffer_next_addr_53

]]></Node>
<StgValue><ssdm name="next_51"/></StgValue>
</operation>

<operation id="2088" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln1085_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.50:3 %store_ln117 = store i32 %next_51, i5 %this_lp_heads_addr_25

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2089" st_id="208" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln1085_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.50:5 %icmp_ln113_101 = icmp_eq  i32 %next_51, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_101"/></StgValue>
</operation>

<operation id="2090" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln1085_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.50:6 %br_ln113 = br i1 %icmp_ln113_101, void %land.rhs.i.50, void %while.end.i.50.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2091" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln113_101" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln1085_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.50.loopexit:0 %current_0_i130_50_lcssa_ph = phi i32 %current_156, void %while.body.i.50, i32 %current_0_i130_50543, void %land.rhs.i.50

]]></Node>
<StgValue><ssdm name="current_0_i130_50_lcssa_ph"/></StgValue>
</operation>

<operation id="2092" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln113_101" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln1085_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.50.loopexit:1 %removed_0_i_50_lcssa_ph = phi i32 %removed_103, void %while.body.i.50, i32 %removed_102, void %land.rhs.i.50

]]></Node>
<StgValue><ssdm name="removed_0_i_50_lcssa_ph"/></StgValue>
</operation>

<operation id="2093" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln113_101" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_100" val="0"/>
<literal name="icmp_ln1085_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.50.loopexit:2 %br_ln0 = br void %while.end.i.50

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2094" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_101" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_50" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.50:2 %this_lp_sizes_load_27 = load i5 %this_lp_sizes_addr_25

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_27"/></StgValue>
</operation>

<operation id="2095" st_id="208" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_101" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_50" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.50:5 %current_158 = load i5 %this_lp_heads_1_addr_25

]]></Node>
<StgValue><ssdm name="current_158"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="2096" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.50:0 %current_0_i130_50_lcssa = phi i32 %current_0_i130_49_lcssa, void %while.end.i.49, i32 %current_0_i130_50_lcssa_ph, void %while.end.i.50.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_50_lcssa"/></StgValue>
</operation>

<operation id="2097" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.50:1 %removed_0_i_50_lcssa = phi i32 0, void %while.end.i.49, i32 %removed_0_i_50_lcssa_ph, void %while.end.i.50.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_50_lcssa"/></StgValue>
</operation>

<operation id="2098" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.50:2 %this_lp_sizes_load_27 = load i5 %this_lp_sizes_addr_25

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_27"/></StgValue>
</operation>

<operation id="2099" st_id="209" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.50:3 %sub_ln129_50 = sub i32 %this_lp_sizes_load_27, i32 %removed_0_i_50_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_50"/></StgValue>
</operation>

<operation id="2100" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.50:4 %store_ln129 = store i32 %sub_ln129_50, i5 %this_lp_sizes_addr_25

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2101" st_id="209" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.50:5 %current_158 = load i5 %this_lp_heads_1_addr_25

]]></Node>
<StgValue><ssdm name="current_158"/></StgValue>
</operation>

<operation id="2102" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.50:6 %icmp_ln113_102 = icmp_eq  i32 %current_158, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_102"/></StgValue>
</operation>

<operation id="2103" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.50:7 %br_ln113 = br i1 %icmp_ln113_102, void %land.rhs.i.51.preheader, void %while.end.i.51

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2104" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.51.preheader:0 %br_ln109 = br void %land.rhs.i.51

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="2105" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.51:1 %current_159 = phi i32 %next_52, void %while.body.i.51, i32 %current_158, void %land.rhs.i.51.preheader

]]></Node>
<StgValue><ssdm name="current_159"/></StgValue>
</operation>

<operation id="2106" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.51:3 %zext_ln113_51 = zext i32 %current_159

]]></Node>
<StgValue><ssdm name="zext_ln113_51"/></StgValue>
</operation>

<operation id="2107" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.51:4 %this_buffer_state_lvt_V_addr_53 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_51

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_53"/></StgValue>
</operation>

<operation id="2108" st_id="210" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.51:5 %this_buffer_state_lvt_V_load_52 = load i7 %this_buffer_state_lvt_V_addr_53

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_52"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="2109" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.51:0 %removed_104 = phi i32 %removed_105, void %while.body.i.51, i32 0, void %land.rhs.i.51.preheader

]]></Node>
<StgValue><ssdm name="removed_104"/></StgValue>
</operation>

<operation id="2110" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.51:2 %current_0_i130_51551 = phi i32 %current_159, void %while.body.i.51, i32 %current_0_i130_50_lcssa, void %land.rhs.i.51.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_51551"/></StgValue>
</operation>

<operation id="2111" st_id="211" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.51:5 %this_buffer_state_lvt_V_load_52 = load i7 %this_buffer_state_lvt_V_addr_53

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_52"/></StgValue>
</operation>

<operation id="2112" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.51:6 %icmp_ln1085_51 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_52, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_51"/></StgValue>
</operation>

<operation id="2113" st_id="211" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.51:7 %removed_105 = add i32 %removed_104, i32 1

]]></Node>
<StgValue><ssdm name="removed_105"/></StgValue>
</operation>

<operation id="2114" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.51:8 %br_ln113 = br i1 %icmp_ln1085_51, void %while.body.i.51, void %while.end.i.51.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2115" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.51:1 %this_buffer_next_addr_54 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_51

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_54"/></StgValue>
</operation>

<operation id="2116" st_id="211" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.51:2 %next_52 = load i7 %this_buffer_next_addr_54

]]></Node>
<StgValue><ssdm name="next_52"/></StgValue>
</operation>

<operation id="2117" st_id="211" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.51:4 %store_ln122 = store i32 %current_0_i130_51551, i7 %this_buffer_next_addr_54

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="2118" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln1085_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.51:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2119" st_id="212" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln1085_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.51:2 %next_52 = load i7 %this_buffer_next_addr_54

]]></Node>
<StgValue><ssdm name="next_52"/></StgValue>
</operation>

<operation id="2120" st_id="212" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln1085_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.51:3 %store_ln117 = store i32 %next_52, i5 %this_lp_heads_1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2121" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln1085_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.51:5 %icmp_ln113_103 = icmp_eq  i32 %next_52, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_103"/></StgValue>
</operation>

<operation id="2122" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln1085_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.51:6 %br_ln113 = br i1 %icmp_ln113_103, void %land.rhs.i.51, void %while.end.i.51.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2123" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln113_103" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln1085_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.51.loopexit:0 %current_0_i130_51_lcssa_ph = phi i32 %current_159, void %while.body.i.51, i32 %current_0_i130_51551, void %land.rhs.i.51

]]></Node>
<StgValue><ssdm name="current_0_i130_51_lcssa_ph"/></StgValue>
</operation>

<operation id="2124" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln113_103" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln1085_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.51.loopexit:1 %removed_0_i_51_lcssa_ph = phi i32 %removed_105, void %while.body.i.51, i32 %removed_104, void %land.rhs.i.51

]]></Node>
<StgValue><ssdm name="removed_0_i_51_lcssa_ph"/></StgValue>
</operation>

<operation id="2125" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln113_103" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_102" val="0"/>
<literal name="icmp_ln1085_51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.51.loopexit:2 %br_ln0 = br void %while.end.i.51

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2126" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_103" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.51:2 %this_lp_sizes_1_load_27 = load i5 %this_lp_sizes_1_addr_25

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_27"/></StgValue>
</operation>

<operation id="2127" st_id="212" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_103" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_51" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.51:5 %current_161 = load i5 %this_lp_heads_addr_26

]]></Node>
<StgValue><ssdm name="current_161"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="2128" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.51:0 %current_0_i130_51_lcssa = phi i32 %current_0_i130_50_lcssa, void %while.end.i.50, i32 %current_0_i130_51_lcssa_ph, void %while.end.i.51.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_51_lcssa"/></StgValue>
</operation>

<operation id="2129" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.51:1 %removed_0_i_51_lcssa = phi i32 0, void %while.end.i.50, i32 %removed_0_i_51_lcssa_ph, void %while.end.i.51.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_51_lcssa"/></StgValue>
</operation>

<operation id="2130" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.51:2 %this_lp_sizes_1_load_27 = load i5 %this_lp_sizes_1_addr_25

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_27"/></StgValue>
</operation>

<operation id="2131" st_id="213" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.51:3 %sub_ln129_51 = sub i32 %this_lp_sizes_1_load_27, i32 %removed_0_i_51_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_51"/></StgValue>
</operation>

<operation id="2132" st_id="213" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.51:4 %store_ln129 = store i32 %sub_ln129_51, i5 %this_lp_sizes_1_addr_25

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2133" st_id="213" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.51:5 %current_161 = load i5 %this_lp_heads_addr_26

]]></Node>
<StgValue><ssdm name="current_161"/></StgValue>
</operation>

<operation id="2134" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.51:6 %icmp_ln113_104 = icmp_eq  i32 %current_161, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_104"/></StgValue>
</operation>

<operation id="2135" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.51:7 %br_ln113 = br i1 %icmp_ln113_104, void %land.rhs.i.52.preheader, void %while.end.i.52

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2136" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.52.preheader:0 %br_ln109 = br void %land.rhs.i.52

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="2137" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.52:1 %current_162 = phi i32 %next_53, void %while.body.i.52, i32 %current_161, void %land.rhs.i.52.preheader

]]></Node>
<StgValue><ssdm name="current_162"/></StgValue>
</operation>

<operation id="2138" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.52:3 %zext_ln113_52 = zext i32 %current_162

]]></Node>
<StgValue><ssdm name="zext_ln113_52"/></StgValue>
</operation>

<operation id="2139" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.52:4 %this_buffer_state_lvt_V_addr_54 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_52

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_54"/></StgValue>
</operation>

<operation id="2140" st_id="214" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.52:5 %this_buffer_state_lvt_V_load_53 = load i7 %this_buffer_state_lvt_V_addr_54

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_53"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="2141" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.52:0 %removed_106 = phi i32 %removed_107, void %while.body.i.52, i32 0, void %land.rhs.i.52.preheader

]]></Node>
<StgValue><ssdm name="removed_106"/></StgValue>
</operation>

<operation id="2142" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.52:2 %current_0_i130_52559 = phi i32 %current_162, void %while.body.i.52, i32 %current_0_i130_51_lcssa, void %land.rhs.i.52.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_52559"/></StgValue>
</operation>

<operation id="2143" st_id="215" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.52:5 %this_buffer_state_lvt_V_load_53 = load i7 %this_buffer_state_lvt_V_addr_54

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_53"/></StgValue>
</operation>

<operation id="2144" st_id="215" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.52:6 %icmp_ln1085_52 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_53, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_52"/></StgValue>
</operation>

<operation id="2145" st_id="215" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.52:7 %removed_107 = add i32 %removed_106, i32 1

]]></Node>
<StgValue><ssdm name="removed_107"/></StgValue>
</operation>

<operation id="2146" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.52:8 %br_ln113 = br i1 %icmp_ln1085_52, void %while.body.i.52, void %while.end.i.52.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2147" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.52:1 %this_buffer_next_addr_55 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_52

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_55"/></StgValue>
</operation>

<operation id="2148" st_id="215" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.52:2 %next_53 = load i7 %this_buffer_next_addr_55

]]></Node>
<StgValue><ssdm name="next_53"/></StgValue>
</operation>

<operation id="2149" st_id="215" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.52:4 %store_ln122 = store i32 %current_0_i130_52559, i7 %this_buffer_next_addr_55

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="2150" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln1085_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.52:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2151" st_id="216" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln1085_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.52:2 %next_53 = load i7 %this_buffer_next_addr_55

]]></Node>
<StgValue><ssdm name="next_53"/></StgValue>
</operation>

<operation id="2152" st_id="216" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln1085_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.52:3 %store_ln117 = store i32 %next_53, i5 %this_lp_heads_addr_26

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2153" st_id="216" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln1085_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.52:5 %icmp_ln113_105 = icmp_eq  i32 %next_53, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_105"/></StgValue>
</operation>

<operation id="2154" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln1085_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.52:6 %br_ln113 = br i1 %icmp_ln113_105, void %land.rhs.i.52, void %while.end.i.52.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2155" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln113_105" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln1085_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.52.loopexit:0 %current_0_i130_52_lcssa_ph = phi i32 %current_162, void %while.body.i.52, i32 %current_0_i130_52559, void %land.rhs.i.52

]]></Node>
<StgValue><ssdm name="current_0_i130_52_lcssa_ph"/></StgValue>
</operation>

<operation id="2156" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln113_105" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln1085_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.52.loopexit:1 %removed_0_i_52_lcssa_ph = phi i32 %removed_107, void %while.body.i.52, i32 %removed_106, void %land.rhs.i.52

]]></Node>
<StgValue><ssdm name="removed_0_i_52_lcssa_ph"/></StgValue>
</operation>

<operation id="2157" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln113_105" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_104" val="0"/>
<literal name="icmp_ln1085_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.52.loopexit:2 %br_ln0 = br void %while.end.i.52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2158" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_105" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_52" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.52:2 %this_lp_sizes_load_28 = load i5 %this_lp_sizes_addr_26

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_28"/></StgValue>
</operation>

<operation id="2159" st_id="216" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_105" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_52" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.52:5 %current_164 = load i5 %this_lp_heads_1_addr_26

]]></Node>
<StgValue><ssdm name="current_164"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="2160" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.52:0 %current_0_i130_52_lcssa = phi i32 %current_0_i130_51_lcssa, void %while.end.i.51, i32 %current_0_i130_52_lcssa_ph, void %while.end.i.52.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_52_lcssa"/></StgValue>
</operation>

<operation id="2161" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.52:1 %removed_0_i_52_lcssa = phi i32 0, void %while.end.i.51, i32 %removed_0_i_52_lcssa_ph, void %while.end.i.52.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_52_lcssa"/></StgValue>
</operation>

<operation id="2162" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.52:2 %this_lp_sizes_load_28 = load i5 %this_lp_sizes_addr_26

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_28"/></StgValue>
</operation>

<operation id="2163" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.52:3 %sub_ln129_52 = sub i32 %this_lp_sizes_load_28, i32 %removed_0_i_52_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_52"/></StgValue>
</operation>

<operation id="2164" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.52:4 %store_ln129 = store i32 %sub_ln129_52, i5 %this_lp_sizes_addr_26

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2165" st_id="217" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.52:5 %current_164 = load i5 %this_lp_heads_1_addr_26

]]></Node>
<StgValue><ssdm name="current_164"/></StgValue>
</operation>

<operation id="2166" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.52:6 %icmp_ln113_106 = icmp_eq  i32 %current_164, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_106"/></StgValue>
</operation>

<operation id="2167" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.52:7 %br_ln113 = br i1 %icmp_ln113_106, void %land.rhs.i.53.preheader, void %while.end.i.53

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2168" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.53.preheader:0 %br_ln109 = br void %land.rhs.i.53

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2169" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.53:1 %current_165 = phi i32 %next_54, void %while.body.i.53, i32 %current_164, void %land.rhs.i.53.preheader

]]></Node>
<StgValue><ssdm name="current_165"/></StgValue>
</operation>

<operation id="2170" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.53:3 %zext_ln113_53 = zext i32 %current_165

]]></Node>
<StgValue><ssdm name="zext_ln113_53"/></StgValue>
</operation>

<operation id="2171" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.53:4 %this_buffer_state_lvt_V_addr_55 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_53

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_55"/></StgValue>
</operation>

<operation id="2172" st_id="218" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.53:5 %this_buffer_state_lvt_V_load_54 = load i7 %this_buffer_state_lvt_V_addr_55

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_54"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2173" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.53:0 %removed_108 = phi i32 %removed_109, void %while.body.i.53, i32 0, void %land.rhs.i.53.preheader

]]></Node>
<StgValue><ssdm name="removed_108"/></StgValue>
</operation>

<operation id="2174" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.53:2 %current_0_i130_53567 = phi i32 %current_165, void %while.body.i.53, i32 %current_0_i130_52_lcssa, void %land.rhs.i.53.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_53567"/></StgValue>
</operation>

<operation id="2175" st_id="219" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.53:5 %this_buffer_state_lvt_V_load_54 = load i7 %this_buffer_state_lvt_V_addr_55

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_54"/></StgValue>
</operation>

<operation id="2176" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.53:6 %icmp_ln1085_53 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_54, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_53"/></StgValue>
</operation>

<operation id="2177" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.53:7 %removed_109 = add i32 %removed_108, i32 1

]]></Node>
<StgValue><ssdm name="removed_109"/></StgValue>
</operation>

<operation id="2178" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.53:8 %br_ln113 = br i1 %icmp_ln1085_53, void %while.body.i.53, void %while.end.i.53.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2179" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.53:1 %this_buffer_next_addr_56 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_53

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_56"/></StgValue>
</operation>

<operation id="2180" st_id="219" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.53:2 %next_54 = load i7 %this_buffer_next_addr_56

]]></Node>
<StgValue><ssdm name="next_54"/></StgValue>
</operation>

<operation id="2181" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.53:4 %store_ln122 = store i32 %current_0_i130_53567, i7 %this_buffer_next_addr_56

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2182" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln1085_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.53:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2183" st_id="220" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln1085_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.53:2 %next_54 = load i7 %this_buffer_next_addr_56

]]></Node>
<StgValue><ssdm name="next_54"/></StgValue>
</operation>

<operation id="2184" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln1085_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.53:3 %store_ln117 = store i32 %next_54, i5 %this_lp_heads_1_addr_26

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2185" st_id="220" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln1085_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.53:5 %icmp_ln113_107 = icmp_eq  i32 %next_54, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_107"/></StgValue>
</operation>

<operation id="2186" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln1085_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.53:6 %br_ln113 = br i1 %icmp_ln113_107, void %land.rhs.i.53, void %while.end.i.53.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2187" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln113_107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln1085_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.53.loopexit:0 %current_0_i130_53_lcssa_ph = phi i32 %current_165, void %while.body.i.53, i32 %current_0_i130_53567, void %land.rhs.i.53

]]></Node>
<StgValue><ssdm name="current_0_i130_53_lcssa_ph"/></StgValue>
</operation>

<operation id="2188" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln113_107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln1085_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.53.loopexit:1 %removed_0_i_53_lcssa_ph = phi i32 %removed_109, void %while.body.i.53, i32 %removed_108, void %land.rhs.i.53

]]></Node>
<StgValue><ssdm name="removed_0_i_53_lcssa_ph"/></StgValue>
</operation>

<operation id="2189" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln113_107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_106" val="0"/>
<literal name="icmp_ln1085_53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.53.loopexit:2 %br_ln0 = br void %while.end.i.53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2190" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.53:2 %this_lp_sizes_1_load_28 = load i5 %this_lp_sizes_1_addr_26

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_28"/></StgValue>
</operation>

<operation id="2191" st_id="220" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_107" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_53" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.53:5 %current_167 = load i5 %this_lp_heads_addr_27

]]></Node>
<StgValue><ssdm name="current_167"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2192" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.53:0 %current_0_i130_53_lcssa = phi i32 %current_0_i130_52_lcssa, void %while.end.i.52, i32 %current_0_i130_53_lcssa_ph, void %while.end.i.53.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_53_lcssa"/></StgValue>
</operation>

<operation id="2193" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.53:1 %removed_0_i_53_lcssa = phi i32 0, void %while.end.i.52, i32 %removed_0_i_53_lcssa_ph, void %while.end.i.53.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_53_lcssa"/></StgValue>
</operation>

<operation id="2194" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.53:2 %this_lp_sizes_1_load_28 = load i5 %this_lp_sizes_1_addr_26

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_28"/></StgValue>
</operation>

<operation id="2195" st_id="221" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.53:3 %sub_ln129_53 = sub i32 %this_lp_sizes_1_load_28, i32 %removed_0_i_53_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_53"/></StgValue>
</operation>

<operation id="2196" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.53:4 %store_ln129 = store i32 %sub_ln129_53, i5 %this_lp_sizes_1_addr_26

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2197" st_id="221" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.53:5 %current_167 = load i5 %this_lp_heads_addr_27

]]></Node>
<StgValue><ssdm name="current_167"/></StgValue>
</operation>

<operation id="2198" st_id="221" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.53:6 %icmp_ln113_108 = icmp_eq  i32 %current_167, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_108"/></StgValue>
</operation>

<operation id="2199" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.53:7 %br_ln113 = br i1 %icmp_ln113_108, void %land.rhs.i.54.preheader, void %while.end.i.54

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2200" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.54.preheader:0 %br_ln109 = br void %land.rhs.i.54

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2201" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.54:1 %current_168 = phi i32 %next_55, void %while.body.i.54, i32 %current_167, void %land.rhs.i.54.preheader

]]></Node>
<StgValue><ssdm name="current_168"/></StgValue>
</operation>

<operation id="2202" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.54:3 %zext_ln113_54 = zext i32 %current_168

]]></Node>
<StgValue><ssdm name="zext_ln113_54"/></StgValue>
</operation>

<operation id="2203" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.54:4 %this_buffer_state_lvt_V_addr_56 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_54

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_56"/></StgValue>
</operation>

<operation id="2204" st_id="222" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.54:5 %this_buffer_state_lvt_V_load_55 = load i7 %this_buffer_state_lvt_V_addr_56

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_55"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2205" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.54:0 %removed_110 = phi i32 %removed_111, void %while.body.i.54, i32 0, void %land.rhs.i.54.preheader

]]></Node>
<StgValue><ssdm name="removed_110"/></StgValue>
</operation>

<operation id="2206" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.54:2 %current_0_i130_54575 = phi i32 %current_168, void %while.body.i.54, i32 %current_0_i130_53_lcssa, void %land.rhs.i.54.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_54575"/></StgValue>
</operation>

<operation id="2207" st_id="223" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.54:5 %this_buffer_state_lvt_V_load_55 = load i7 %this_buffer_state_lvt_V_addr_56

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_55"/></StgValue>
</operation>

<operation id="2208" st_id="223" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.54:6 %icmp_ln1085_54 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_55, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_54"/></StgValue>
</operation>

<operation id="2209" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.54:7 %removed_111 = add i32 %removed_110, i32 1

]]></Node>
<StgValue><ssdm name="removed_111"/></StgValue>
</operation>

<operation id="2210" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.54:8 %br_ln113 = br i1 %icmp_ln1085_54, void %while.body.i.54, void %while.end.i.54.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2211" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.54:1 %this_buffer_next_addr_57 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_54

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_57"/></StgValue>
</operation>

<operation id="2212" st_id="223" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.54:2 %next_55 = load i7 %this_buffer_next_addr_57

]]></Node>
<StgValue><ssdm name="next_55"/></StgValue>
</operation>

<operation id="2213" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.54:4 %store_ln122 = store i32 %current_0_i130_54575, i7 %this_buffer_next_addr_57

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2214" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln1085_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.54:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2215" st_id="224" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln1085_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.54:2 %next_55 = load i7 %this_buffer_next_addr_57

]]></Node>
<StgValue><ssdm name="next_55"/></StgValue>
</operation>

<operation id="2216" st_id="224" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln1085_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.54:3 %store_ln117 = store i32 %next_55, i5 %this_lp_heads_addr_27

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2217" st_id="224" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln1085_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.54:5 %icmp_ln113_109 = icmp_eq  i32 %next_55, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_109"/></StgValue>
</operation>

<operation id="2218" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln1085_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.54:6 %br_ln113 = br i1 %icmp_ln113_109, void %land.rhs.i.54, void %while.end.i.54.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2219" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln113_109" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln1085_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.54.loopexit:0 %current_0_i130_54_lcssa_ph = phi i32 %current_168, void %while.body.i.54, i32 %current_0_i130_54575, void %land.rhs.i.54

]]></Node>
<StgValue><ssdm name="current_0_i130_54_lcssa_ph"/></StgValue>
</operation>

<operation id="2220" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln113_109" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln1085_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.54.loopexit:1 %removed_0_i_54_lcssa_ph = phi i32 %removed_111, void %while.body.i.54, i32 %removed_110, void %land.rhs.i.54

]]></Node>
<StgValue><ssdm name="removed_0_i_54_lcssa_ph"/></StgValue>
</operation>

<operation id="2221" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln113_109" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_108" val="0"/>
<literal name="icmp_ln1085_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.54.loopexit:2 %br_ln0 = br void %while.end.i.54

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2222" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_109" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.54:2 %this_lp_sizes_load_29 = load i5 %this_lp_sizes_addr_27

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_29"/></StgValue>
</operation>

<operation id="2223" st_id="224" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_109" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.54:5 %current_170 = load i5 %this_lp_heads_1_addr_27

]]></Node>
<StgValue><ssdm name="current_170"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2224" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.54:0 %current_0_i130_54_lcssa = phi i32 %current_0_i130_53_lcssa, void %while.end.i.53, i32 %current_0_i130_54_lcssa_ph, void %while.end.i.54.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_54_lcssa"/></StgValue>
</operation>

<operation id="2225" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.54:1 %removed_0_i_54_lcssa = phi i32 0, void %while.end.i.53, i32 %removed_0_i_54_lcssa_ph, void %while.end.i.54.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_54_lcssa"/></StgValue>
</operation>

<operation id="2226" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.54:2 %this_lp_sizes_load_29 = load i5 %this_lp_sizes_addr_27

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_29"/></StgValue>
</operation>

<operation id="2227" st_id="225" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.54:3 %sub_ln129_54 = sub i32 %this_lp_sizes_load_29, i32 %removed_0_i_54_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_54"/></StgValue>
</operation>

<operation id="2228" st_id="225" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.54:4 %store_ln129 = store i32 %sub_ln129_54, i5 %this_lp_sizes_addr_27

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2229" st_id="225" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.54:5 %current_170 = load i5 %this_lp_heads_1_addr_27

]]></Node>
<StgValue><ssdm name="current_170"/></StgValue>
</operation>

<operation id="2230" st_id="225" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.54:6 %icmp_ln113_110 = icmp_eq  i32 %current_170, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_110"/></StgValue>
</operation>

<operation id="2231" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.54:7 %br_ln113 = br i1 %icmp_ln113_110, void %land.rhs.i.55.preheader, void %while.end.i.55

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2232" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.55.preheader:0 %br_ln109 = br void %land.rhs.i.55

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2233" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.55:1 %current_171 = phi i32 %next_56, void %while.body.i.55, i32 %current_170, void %land.rhs.i.55.preheader

]]></Node>
<StgValue><ssdm name="current_171"/></StgValue>
</operation>

<operation id="2234" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.55:3 %zext_ln113_55 = zext i32 %current_171

]]></Node>
<StgValue><ssdm name="zext_ln113_55"/></StgValue>
</operation>

<operation id="2235" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.55:4 %this_buffer_state_lvt_V_addr_57 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_55

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_57"/></StgValue>
</operation>

<operation id="2236" st_id="226" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.55:5 %this_buffer_state_lvt_V_load_56 = load i7 %this_buffer_state_lvt_V_addr_57

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_56"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2237" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.55:0 %removed_112 = phi i32 %removed_113, void %while.body.i.55, i32 0, void %land.rhs.i.55.preheader

]]></Node>
<StgValue><ssdm name="removed_112"/></StgValue>
</operation>

<operation id="2238" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.55:2 %current_0_i130_55583 = phi i32 %current_171, void %while.body.i.55, i32 %current_0_i130_54_lcssa, void %land.rhs.i.55.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_55583"/></StgValue>
</operation>

<operation id="2239" st_id="227" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.55:5 %this_buffer_state_lvt_V_load_56 = load i7 %this_buffer_state_lvt_V_addr_57

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_56"/></StgValue>
</operation>

<operation id="2240" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.55:6 %icmp_ln1085_55 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_56, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_55"/></StgValue>
</operation>

<operation id="2241" st_id="227" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.55:7 %removed_113 = add i32 %removed_112, i32 1

]]></Node>
<StgValue><ssdm name="removed_113"/></StgValue>
</operation>

<operation id="2242" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.55:8 %br_ln113 = br i1 %icmp_ln1085_55, void %while.body.i.55, void %while.end.i.55.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2243" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.55:1 %this_buffer_next_addr_58 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_55

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_58"/></StgValue>
</operation>

<operation id="2244" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.55:2 %next_56 = load i7 %this_buffer_next_addr_58

]]></Node>
<StgValue><ssdm name="next_56"/></StgValue>
</operation>

<operation id="2245" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.55:4 %store_ln122 = store i32 %current_0_i130_55583, i7 %this_buffer_next_addr_58

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2246" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln1085_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.55:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2247" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln1085_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.55:2 %next_56 = load i7 %this_buffer_next_addr_58

]]></Node>
<StgValue><ssdm name="next_56"/></StgValue>
</operation>

<operation id="2248" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln1085_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.55:3 %store_ln117 = store i32 %next_56, i5 %this_lp_heads_1_addr_27

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2249" st_id="228" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln1085_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.55:5 %icmp_ln113_111 = icmp_eq  i32 %next_56, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_111"/></StgValue>
</operation>

<operation id="2250" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln1085_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.55:6 %br_ln113 = br i1 %icmp_ln113_111, void %land.rhs.i.55, void %while.end.i.55.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2251" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln113_111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln1085_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.55.loopexit:0 %current_0_i130_55_lcssa_ph = phi i32 %current_171, void %while.body.i.55, i32 %current_0_i130_55583, void %land.rhs.i.55

]]></Node>
<StgValue><ssdm name="current_0_i130_55_lcssa_ph"/></StgValue>
</operation>

<operation id="2252" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln113_111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln1085_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.55.loopexit:1 %removed_0_i_55_lcssa_ph = phi i32 %removed_113, void %while.body.i.55, i32 %removed_112, void %land.rhs.i.55

]]></Node>
<StgValue><ssdm name="removed_0_i_55_lcssa_ph"/></StgValue>
</operation>

<operation id="2253" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln113_111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_110" val="0"/>
<literal name="icmp_ln1085_55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.55.loopexit:2 %br_ln0 = br void %while.end.i.55

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2254" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.55:2 %this_lp_sizes_1_load_29 = load i5 %this_lp_sizes_1_addr_27

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_29"/></StgValue>
</operation>

<operation id="2255" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_111" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_55" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.55:5 %current_173 = load i5 %this_lp_heads_addr_28

]]></Node>
<StgValue><ssdm name="current_173"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2256" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.55:0 %current_0_i130_55_lcssa = phi i32 %current_0_i130_54_lcssa, void %while.end.i.54, i32 %current_0_i130_55_lcssa_ph, void %while.end.i.55.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_55_lcssa"/></StgValue>
</operation>

<operation id="2257" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.55:1 %removed_0_i_55_lcssa = phi i32 0, void %while.end.i.54, i32 %removed_0_i_55_lcssa_ph, void %while.end.i.55.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_55_lcssa"/></StgValue>
</operation>

<operation id="2258" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.55:2 %this_lp_sizes_1_load_29 = load i5 %this_lp_sizes_1_addr_27

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_29"/></StgValue>
</operation>

<operation id="2259" st_id="229" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.55:3 %sub_ln129_55 = sub i32 %this_lp_sizes_1_load_29, i32 %removed_0_i_55_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_55"/></StgValue>
</operation>

<operation id="2260" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.55:4 %store_ln129 = store i32 %sub_ln129_55, i5 %this_lp_sizes_1_addr_27

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2261" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.55:5 %current_173 = load i5 %this_lp_heads_addr_28

]]></Node>
<StgValue><ssdm name="current_173"/></StgValue>
</operation>

<operation id="2262" st_id="229" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.55:6 %icmp_ln113_112 = icmp_eq  i32 %current_173, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_112"/></StgValue>
</operation>

<operation id="2263" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.55:7 %br_ln113 = br i1 %icmp_ln113_112, void %land.rhs.i.56.preheader, void %while.end.i.56

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2264" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.56.preheader:0 %br_ln109 = br void %land.rhs.i.56

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2265" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.56:1 %current_174 = phi i32 %next_57, void %while.body.i.56, i32 %current_173, void %land.rhs.i.56.preheader

]]></Node>
<StgValue><ssdm name="current_174"/></StgValue>
</operation>

<operation id="2266" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.56:3 %zext_ln113_56 = zext i32 %current_174

]]></Node>
<StgValue><ssdm name="zext_ln113_56"/></StgValue>
</operation>

<operation id="2267" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.56:4 %this_buffer_state_lvt_V_addr_58 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_56

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_58"/></StgValue>
</operation>

<operation id="2268" st_id="230" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.56:5 %this_buffer_state_lvt_V_load_57 = load i7 %this_buffer_state_lvt_V_addr_58

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_57"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2269" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.56:0 %removed_114 = phi i32 %removed_115, void %while.body.i.56, i32 0, void %land.rhs.i.56.preheader

]]></Node>
<StgValue><ssdm name="removed_114"/></StgValue>
</operation>

<operation id="2270" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.56:2 %current_0_i130_56591 = phi i32 %current_174, void %while.body.i.56, i32 %current_0_i130_55_lcssa, void %land.rhs.i.56.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_56591"/></StgValue>
</operation>

<operation id="2271" st_id="231" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.56:5 %this_buffer_state_lvt_V_load_57 = load i7 %this_buffer_state_lvt_V_addr_58

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_57"/></StgValue>
</operation>

<operation id="2272" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.56:6 %icmp_ln1085_56 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_57, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_56"/></StgValue>
</operation>

<operation id="2273" st_id="231" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.56:7 %removed_115 = add i32 %removed_114, i32 1

]]></Node>
<StgValue><ssdm name="removed_115"/></StgValue>
</operation>

<operation id="2274" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.56:8 %br_ln113 = br i1 %icmp_ln1085_56, void %while.body.i.56, void %while.end.i.56.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2275" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.56:1 %this_buffer_next_addr_59 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_56

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_59"/></StgValue>
</operation>

<operation id="2276" st_id="231" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.56:2 %next_57 = load i7 %this_buffer_next_addr_59

]]></Node>
<StgValue><ssdm name="next_57"/></StgValue>
</operation>

<operation id="2277" st_id="231" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.56:4 %store_ln122 = store i32 %current_0_i130_56591, i7 %this_buffer_next_addr_59

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2278" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln1085_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.56:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2279" st_id="232" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln1085_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.56:2 %next_57 = load i7 %this_buffer_next_addr_59

]]></Node>
<StgValue><ssdm name="next_57"/></StgValue>
</operation>

<operation id="2280" st_id="232" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln1085_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.56:3 %store_ln117 = store i32 %next_57, i5 %this_lp_heads_addr_28

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2281" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln1085_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.56:5 %icmp_ln113_113 = icmp_eq  i32 %next_57, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_113"/></StgValue>
</operation>

<operation id="2282" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln1085_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.56:6 %br_ln113 = br i1 %icmp_ln113_113, void %land.rhs.i.56, void %while.end.i.56.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2283" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln113_113" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln1085_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.56.loopexit:0 %current_0_i130_56_lcssa_ph = phi i32 %current_174, void %while.body.i.56, i32 %current_0_i130_56591, void %land.rhs.i.56

]]></Node>
<StgValue><ssdm name="current_0_i130_56_lcssa_ph"/></StgValue>
</operation>

<operation id="2284" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln113_113" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln1085_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.56.loopexit:1 %removed_0_i_56_lcssa_ph = phi i32 %removed_115, void %while.body.i.56, i32 %removed_114, void %land.rhs.i.56

]]></Node>
<StgValue><ssdm name="removed_0_i_56_lcssa_ph"/></StgValue>
</operation>

<operation id="2285" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln113_113" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_112" val="0"/>
<literal name="icmp_ln1085_56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.56.loopexit:2 %br_ln0 = br void %while.end.i.56

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2286" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_113" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_56" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.56:2 %this_lp_sizes_load_30 = load i5 %this_lp_sizes_addr_28

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_30"/></StgValue>
</operation>

<operation id="2287" st_id="232" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_113" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_56" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.56:5 %current_176 = load i5 %this_lp_heads_1_addr_28

]]></Node>
<StgValue><ssdm name="current_176"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2288" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.56:0 %current_0_i130_56_lcssa = phi i32 %current_0_i130_55_lcssa, void %while.end.i.55, i32 %current_0_i130_56_lcssa_ph, void %while.end.i.56.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_56_lcssa"/></StgValue>
</operation>

<operation id="2289" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.56:1 %removed_0_i_56_lcssa = phi i32 0, void %while.end.i.55, i32 %removed_0_i_56_lcssa_ph, void %while.end.i.56.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_56_lcssa"/></StgValue>
</operation>

<operation id="2290" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.56:2 %this_lp_sizes_load_30 = load i5 %this_lp_sizes_addr_28

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_30"/></StgValue>
</operation>

<operation id="2291" st_id="233" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.56:3 %sub_ln129_56 = sub i32 %this_lp_sizes_load_30, i32 %removed_0_i_56_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_56"/></StgValue>
</operation>

<operation id="2292" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.56:4 %store_ln129 = store i32 %sub_ln129_56, i5 %this_lp_sizes_addr_28

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2293" st_id="233" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.56:5 %current_176 = load i5 %this_lp_heads_1_addr_28

]]></Node>
<StgValue><ssdm name="current_176"/></StgValue>
</operation>

<operation id="2294" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.56:6 %icmp_ln113_114 = icmp_eq  i32 %current_176, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_114"/></StgValue>
</operation>

<operation id="2295" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.56:7 %br_ln113 = br i1 %icmp_ln113_114, void %land.rhs.i.57.preheader, void %while.end.i.57

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2296" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.57.preheader:0 %br_ln109 = br void %land.rhs.i.57

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2297" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.57:1 %current_177 = phi i32 %next_58, void %while.body.i.57, i32 %current_176, void %land.rhs.i.57.preheader

]]></Node>
<StgValue><ssdm name="current_177"/></StgValue>
</operation>

<operation id="2298" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.57:3 %zext_ln113_57 = zext i32 %current_177

]]></Node>
<StgValue><ssdm name="zext_ln113_57"/></StgValue>
</operation>

<operation id="2299" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.57:4 %this_buffer_state_lvt_V_addr_59 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_57

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_59"/></StgValue>
</operation>

<operation id="2300" st_id="234" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.57:5 %this_buffer_state_lvt_V_load_58 = load i7 %this_buffer_state_lvt_V_addr_59

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_58"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2301" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.57:0 %removed_116 = phi i32 %removed_117, void %while.body.i.57, i32 0, void %land.rhs.i.57.preheader

]]></Node>
<StgValue><ssdm name="removed_116"/></StgValue>
</operation>

<operation id="2302" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.57:2 %current_0_i130_57599 = phi i32 %current_177, void %while.body.i.57, i32 %current_0_i130_56_lcssa, void %land.rhs.i.57.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_57599"/></StgValue>
</operation>

<operation id="2303" st_id="235" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.57:5 %this_buffer_state_lvt_V_load_58 = load i7 %this_buffer_state_lvt_V_addr_59

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_58"/></StgValue>
</operation>

<operation id="2304" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.57:6 %icmp_ln1085_57 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_58, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_57"/></StgValue>
</operation>

<operation id="2305" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.57:7 %removed_117 = add i32 %removed_116, i32 1

]]></Node>
<StgValue><ssdm name="removed_117"/></StgValue>
</operation>

<operation id="2306" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.57:8 %br_ln113 = br i1 %icmp_ln1085_57, void %while.body.i.57, void %while.end.i.57.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2307" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.57:1 %this_buffer_next_addr_60 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_57

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_60"/></StgValue>
</operation>

<operation id="2308" st_id="235" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.57:2 %next_58 = load i7 %this_buffer_next_addr_60

]]></Node>
<StgValue><ssdm name="next_58"/></StgValue>
</operation>

<operation id="2309" st_id="235" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.57:4 %store_ln122 = store i32 %current_0_i130_57599, i7 %this_buffer_next_addr_60

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2310" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln1085_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.57:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2311" st_id="236" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln1085_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.57:2 %next_58 = load i7 %this_buffer_next_addr_60

]]></Node>
<StgValue><ssdm name="next_58"/></StgValue>
</operation>

<operation id="2312" st_id="236" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln1085_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.57:3 %store_ln117 = store i32 %next_58, i5 %this_lp_heads_1_addr_28

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2313" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln1085_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.57:5 %icmp_ln113_115 = icmp_eq  i32 %next_58, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_115"/></StgValue>
</operation>

<operation id="2314" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln1085_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.57:6 %br_ln113 = br i1 %icmp_ln113_115, void %land.rhs.i.57, void %while.end.i.57.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2315" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln113_115" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln1085_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.57.loopexit:0 %current_0_i130_57_lcssa_ph = phi i32 %current_177, void %while.body.i.57, i32 %current_0_i130_57599, void %land.rhs.i.57

]]></Node>
<StgValue><ssdm name="current_0_i130_57_lcssa_ph"/></StgValue>
</operation>

<operation id="2316" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln113_115" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln1085_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.57.loopexit:1 %removed_0_i_57_lcssa_ph = phi i32 %removed_117, void %while.body.i.57, i32 %removed_116, void %land.rhs.i.57

]]></Node>
<StgValue><ssdm name="removed_0_i_57_lcssa_ph"/></StgValue>
</operation>

<operation id="2317" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln113_115" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_114" val="0"/>
<literal name="icmp_ln1085_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.57.loopexit:2 %br_ln0 = br void %while.end.i.57

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2318" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_115" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.57:2 %this_lp_sizes_1_load_30 = load i5 %this_lp_sizes_1_addr_28

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_30"/></StgValue>
</operation>

<operation id="2319" st_id="236" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_115" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_57" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.57:5 %current_179 = load i5 %this_lp_heads_addr_29

]]></Node>
<StgValue><ssdm name="current_179"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2320" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.57:0 %current_0_i130_57_lcssa = phi i32 %current_0_i130_56_lcssa, void %while.end.i.56, i32 %current_0_i130_57_lcssa_ph, void %while.end.i.57.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_57_lcssa"/></StgValue>
</operation>

<operation id="2321" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.57:1 %removed_0_i_57_lcssa = phi i32 0, void %while.end.i.56, i32 %removed_0_i_57_lcssa_ph, void %while.end.i.57.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_57_lcssa"/></StgValue>
</operation>

<operation id="2322" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.57:2 %this_lp_sizes_1_load_30 = load i5 %this_lp_sizes_1_addr_28

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_30"/></StgValue>
</operation>

<operation id="2323" st_id="237" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.57:3 %sub_ln129_57 = sub i32 %this_lp_sizes_1_load_30, i32 %removed_0_i_57_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_57"/></StgValue>
</operation>

<operation id="2324" st_id="237" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.57:4 %store_ln129 = store i32 %sub_ln129_57, i5 %this_lp_sizes_1_addr_28

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2325" st_id="237" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.57:5 %current_179 = load i5 %this_lp_heads_addr_29

]]></Node>
<StgValue><ssdm name="current_179"/></StgValue>
</operation>

<operation id="2326" st_id="237" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.57:6 %icmp_ln113_116 = icmp_eq  i32 %current_179, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_116"/></StgValue>
</operation>

<operation id="2327" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.57:7 %br_ln113 = br i1 %icmp_ln113_116, void %land.rhs.i.58.preheader, void %while.end.i.58

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2328" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.58.preheader:0 %br_ln109 = br void %land.rhs.i.58

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2329" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.58:1 %current_180 = phi i32 %next_59, void %while.body.i.58, i32 %current_179, void %land.rhs.i.58.preheader

]]></Node>
<StgValue><ssdm name="current_180"/></StgValue>
</operation>

<operation id="2330" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.58:3 %zext_ln113_58 = zext i32 %current_180

]]></Node>
<StgValue><ssdm name="zext_ln113_58"/></StgValue>
</operation>

<operation id="2331" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.58:4 %this_buffer_state_lvt_V_addr_60 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_58

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_60"/></StgValue>
</operation>

<operation id="2332" st_id="238" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.58:5 %this_buffer_state_lvt_V_load_59 = load i7 %this_buffer_state_lvt_V_addr_60

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_59"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2333" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.58:0 %removed_118 = phi i32 %removed_119, void %while.body.i.58, i32 0, void %land.rhs.i.58.preheader

]]></Node>
<StgValue><ssdm name="removed_118"/></StgValue>
</operation>

<operation id="2334" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.58:2 %current_0_i130_58607 = phi i32 %current_180, void %while.body.i.58, i32 %current_0_i130_57_lcssa, void %land.rhs.i.58.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_58607"/></StgValue>
</operation>

<operation id="2335" st_id="239" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.58:5 %this_buffer_state_lvt_V_load_59 = load i7 %this_buffer_state_lvt_V_addr_60

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_59"/></StgValue>
</operation>

<operation id="2336" st_id="239" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.58:6 %icmp_ln1085_58 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_59, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_58"/></StgValue>
</operation>

<operation id="2337" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.58:7 %removed_119 = add i32 %removed_118, i32 1

]]></Node>
<StgValue><ssdm name="removed_119"/></StgValue>
</operation>

<operation id="2338" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.58:8 %br_ln113 = br i1 %icmp_ln1085_58, void %while.body.i.58, void %while.end.i.58.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2339" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.58:1 %this_buffer_next_addr_61 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_58

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_61"/></StgValue>
</operation>

<operation id="2340" st_id="239" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.58:2 %next_59 = load i7 %this_buffer_next_addr_61

]]></Node>
<StgValue><ssdm name="next_59"/></StgValue>
</operation>

<operation id="2341" st_id="239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.58:4 %store_ln122 = store i32 %current_0_i130_58607, i7 %this_buffer_next_addr_61

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2342" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln1085_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.58:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2343" st_id="240" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln1085_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.58:2 %next_59 = load i7 %this_buffer_next_addr_61

]]></Node>
<StgValue><ssdm name="next_59"/></StgValue>
</operation>

<operation id="2344" st_id="240" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln1085_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.58:3 %store_ln117 = store i32 %next_59, i5 %this_lp_heads_addr_29

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2345" st_id="240" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln1085_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.58:5 %icmp_ln113_117 = icmp_eq  i32 %next_59, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_117"/></StgValue>
</operation>

<operation id="2346" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln1085_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.58:6 %br_ln113 = br i1 %icmp_ln113_117, void %land.rhs.i.58, void %while.end.i.58.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2347" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln113_117" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln1085_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.58.loopexit:0 %current_0_i130_58_lcssa_ph = phi i32 %current_180, void %while.body.i.58, i32 %current_0_i130_58607, void %land.rhs.i.58

]]></Node>
<StgValue><ssdm name="current_0_i130_58_lcssa_ph"/></StgValue>
</operation>

<operation id="2348" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln113_117" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln1085_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.58.loopexit:1 %removed_0_i_58_lcssa_ph = phi i32 %removed_119, void %while.body.i.58, i32 %removed_118, void %land.rhs.i.58

]]></Node>
<StgValue><ssdm name="removed_0_i_58_lcssa_ph"/></StgValue>
</operation>

<operation id="2349" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln113_117" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_116" val="0"/>
<literal name="icmp_ln1085_58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.58.loopexit:2 %br_ln0 = br void %while.end.i.58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2350" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_117" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_58" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.58:2 %this_lp_sizes_load_31 = load i5 %this_lp_sizes_addr_29

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_31"/></StgValue>
</operation>

<operation id="2351" st_id="240" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_117" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_58" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.58:5 %current_182 = load i5 %this_lp_heads_1_addr_29

]]></Node>
<StgValue><ssdm name="current_182"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2352" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.58:0 %current_0_i130_58_lcssa = phi i32 %current_0_i130_57_lcssa, void %while.end.i.57, i32 %current_0_i130_58_lcssa_ph, void %while.end.i.58.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_58_lcssa"/></StgValue>
</operation>

<operation id="2353" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.58:1 %removed_0_i_58_lcssa = phi i32 0, void %while.end.i.57, i32 %removed_0_i_58_lcssa_ph, void %while.end.i.58.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_58_lcssa"/></StgValue>
</operation>

<operation id="2354" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.58:2 %this_lp_sizes_load_31 = load i5 %this_lp_sizes_addr_29

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_31"/></StgValue>
</operation>

<operation id="2355" st_id="241" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.58:3 %sub_ln129_58 = sub i32 %this_lp_sizes_load_31, i32 %removed_0_i_58_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_58"/></StgValue>
</operation>

<operation id="2356" st_id="241" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.58:4 %store_ln129 = store i32 %sub_ln129_58, i5 %this_lp_sizes_addr_29

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2357" st_id="241" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.58:5 %current_182 = load i5 %this_lp_heads_1_addr_29

]]></Node>
<StgValue><ssdm name="current_182"/></StgValue>
</operation>

<operation id="2358" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.58:6 %icmp_ln113_118 = icmp_eq  i32 %current_182, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_118"/></StgValue>
</operation>

<operation id="2359" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.58:7 %br_ln113 = br i1 %icmp_ln113_118, void %land.rhs.i.59.preheader, void %while.end.i.59

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2360" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.59.preheader:0 %br_ln109 = br void %land.rhs.i.59

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2361" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.59:1 %current_183 = phi i32 %next_60, void %while.body.i.59, i32 %current_182, void %land.rhs.i.59.preheader

]]></Node>
<StgValue><ssdm name="current_183"/></StgValue>
</operation>

<operation id="2362" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.59:3 %zext_ln113_59 = zext i32 %current_183

]]></Node>
<StgValue><ssdm name="zext_ln113_59"/></StgValue>
</operation>

<operation id="2363" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.59:4 %this_buffer_state_lvt_V_addr_61 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_59

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_61"/></StgValue>
</operation>

<operation id="2364" st_id="242" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.59:5 %this_buffer_state_lvt_V_load_60 = load i7 %this_buffer_state_lvt_V_addr_61

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_60"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2365" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.59:0 %removed_120 = phi i32 %removed_121, void %while.body.i.59, i32 0, void %land.rhs.i.59.preheader

]]></Node>
<StgValue><ssdm name="removed_120"/></StgValue>
</operation>

<operation id="2366" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.59:2 %current_0_i130_59615 = phi i32 %current_183, void %while.body.i.59, i32 %current_0_i130_58_lcssa, void %land.rhs.i.59.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_59615"/></StgValue>
</operation>

<operation id="2367" st_id="243" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.59:5 %this_buffer_state_lvt_V_load_60 = load i7 %this_buffer_state_lvt_V_addr_61

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_60"/></StgValue>
</operation>

<operation id="2368" st_id="243" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.59:6 %icmp_ln1085_59 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_60, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_59"/></StgValue>
</operation>

<operation id="2369" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.59:7 %removed_121 = add i32 %removed_120, i32 1

]]></Node>
<StgValue><ssdm name="removed_121"/></StgValue>
</operation>

<operation id="2370" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.59:8 %br_ln113 = br i1 %icmp_ln1085_59, void %while.body.i.59, void %while.end.i.59.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2371" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.59:1 %this_buffer_next_addr_62 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_59

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_62"/></StgValue>
</operation>

<operation id="2372" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.59:2 %next_60 = load i7 %this_buffer_next_addr_62

]]></Node>
<StgValue><ssdm name="next_60"/></StgValue>
</operation>

<operation id="2373" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.59:4 %store_ln122 = store i32 %current_0_i130_59615, i7 %this_buffer_next_addr_62

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2374" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln1085_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.59:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2375" st_id="244" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln1085_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.59:2 %next_60 = load i7 %this_buffer_next_addr_62

]]></Node>
<StgValue><ssdm name="next_60"/></StgValue>
</operation>

<operation id="2376" st_id="244" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln1085_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.59:3 %store_ln117 = store i32 %next_60, i5 %this_lp_heads_1_addr_29

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2377" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln1085_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.59:5 %icmp_ln113_119 = icmp_eq  i32 %next_60, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_119"/></StgValue>
</operation>

<operation id="2378" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln1085_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.59:6 %br_ln113 = br i1 %icmp_ln113_119, void %land.rhs.i.59, void %while.end.i.59.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2379" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln113_119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln1085_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.59.loopexit:0 %current_0_i130_59_lcssa_ph = phi i32 %current_183, void %while.body.i.59, i32 %current_0_i130_59615, void %land.rhs.i.59

]]></Node>
<StgValue><ssdm name="current_0_i130_59_lcssa_ph"/></StgValue>
</operation>

<operation id="2380" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln113_119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln1085_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.59.loopexit:1 %removed_0_i_59_lcssa_ph = phi i32 %removed_121, void %while.body.i.59, i32 %removed_120, void %land.rhs.i.59

]]></Node>
<StgValue><ssdm name="removed_0_i_59_lcssa_ph"/></StgValue>
</operation>

<operation id="2381" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln113_119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_118" val="0"/>
<literal name="icmp_ln1085_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.59.loopexit:2 %br_ln0 = br void %while.end.i.59

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2382" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.59:2 %this_lp_sizes_1_load_31 = load i5 %this_lp_sizes_1_addr_29

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_31"/></StgValue>
</operation>

<operation id="2383" st_id="244" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_119" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.59:5 %current_185 = load i5 %this_lp_heads_addr_30

]]></Node>
<StgValue><ssdm name="current_185"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2384" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.59:0 %current_0_i130_59_lcssa = phi i32 %current_0_i130_58_lcssa, void %while.end.i.58, i32 %current_0_i130_59_lcssa_ph, void %while.end.i.59.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_59_lcssa"/></StgValue>
</operation>

<operation id="2385" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.59:1 %removed_0_i_59_lcssa = phi i32 0, void %while.end.i.58, i32 %removed_0_i_59_lcssa_ph, void %while.end.i.59.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_59_lcssa"/></StgValue>
</operation>

<operation id="2386" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.59:2 %this_lp_sizes_1_load_31 = load i5 %this_lp_sizes_1_addr_29

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_31"/></StgValue>
</operation>

<operation id="2387" st_id="245" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.59:3 %sub_ln129_59 = sub i32 %this_lp_sizes_1_load_31, i32 %removed_0_i_59_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_59"/></StgValue>
</operation>

<operation id="2388" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.59:4 %store_ln129 = store i32 %sub_ln129_59, i5 %this_lp_sizes_1_addr_29

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2389" st_id="245" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.59:5 %current_185 = load i5 %this_lp_heads_addr_30

]]></Node>
<StgValue><ssdm name="current_185"/></StgValue>
</operation>

<operation id="2390" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.59:6 %icmp_ln113_120 = icmp_eq  i32 %current_185, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_120"/></StgValue>
</operation>

<operation id="2391" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.59:7 %br_ln113 = br i1 %icmp_ln113_120, void %land.rhs.i.60.preheader, void %while.end.i.60

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2392" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.60.preheader:0 %br_ln109 = br void %land.rhs.i.60

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2393" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.60:1 %current_186 = phi i32 %next_61, void %while.body.i.60, i32 %current_185, void %land.rhs.i.60.preheader

]]></Node>
<StgValue><ssdm name="current_186"/></StgValue>
</operation>

<operation id="2394" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.60:3 %zext_ln113_60 = zext i32 %current_186

]]></Node>
<StgValue><ssdm name="zext_ln113_60"/></StgValue>
</operation>

<operation id="2395" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.60:4 %this_buffer_state_lvt_V_addr_62 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_60

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_62"/></StgValue>
</operation>

<operation id="2396" st_id="246" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.60:5 %this_buffer_state_lvt_V_load_61 = load i7 %this_buffer_state_lvt_V_addr_62

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_61"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2397" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.60:0 %removed_122 = phi i32 %removed_123, void %while.body.i.60, i32 0, void %land.rhs.i.60.preheader

]]></Node>
<StgValue><ssdm name="removed_122"/></StgValue>
</operation>

<operation id="2398" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.60:2 %current_0_i130_60623 = phi i32 %current_186, void %while.body.i.60, i32 %current_0_i130_59_lcssa, void %land.rhs.i.60.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_60623"/></StgValue>
</operation>

<operation id="2399" st_id="247" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.60:5 %this_buffer_state_lvt_V_load_61 = load i7 %this_buffer_state_lvt_V_addr_62

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_61"/></StgValue>
</operation>

<operation id="2400" st_id="247" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.60:6 %icmp_ln1085_60 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_61, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_60"/></StgValue>
</operation>

<operation id="2401" st_id="247" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.60:7 %removed_123 = add i32 %removed_122, i32 1

]]></Node>
<StgValue><ssdm name="removed_123"/></StgValue>
</operation>

<operation id="2402" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.60:8 %br_ln113 = br i1 %icmp_ln1085_60, void %while.body.i.60, void %while.end.i.60.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2403" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.60:1 %this_buffer_next_addr_63 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_60

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_63"/></StgValue>
</operation>

<operation id="2404" st_id="247" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.60:2 %next_61 = load i7 %this_buffer_next_addr_63

]]></Node>
<StgValue><ssdm name="next_61"/></StgValue>
</operation>

<operation id="2405" st_id="247" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.60:4 %store_ln122 = store i32 %current_0_i130_60623, i7 %this_buffer_next_addr_63

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2406" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln1085_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.60:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2407" st_id="248" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln1085_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.60:2 %next_61 = load i7 %this_buffer_next_addr_63

]]></Node>
<StgValue><ssdm name="next_61"/></StgValue>
</operation>

<operation id="2408" st_id="248" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln1085_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.60:3 %store_ln117 = store i32 %next_61, i5 %this_lp_heads_addr_30

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2409" st_id="248" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln1085_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.60:5 %icmp_ln113_121 = icmp_eq  i32 %next_61, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_121"/></StgValue>
</operation>

<operation id="2410" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln1085_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.60:6 %br_ln113 = br i1 %icmp_ln113_121, void %land.rhs.i.60, void %while.end.i.60.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2411" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln113_121" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln1085_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.60.loopexit:0 %current_0_i130_60_lcssa_ph = phi i32 %current_186, void %while.body.i.60, i32 %current_0_i130_60623, void %land.rhs.i.60

]]></Node>
<StgValue><ssdm name="current_0_i130_60_lcssa_ph"/></StgValue>
</operation>

<operation id="2412" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln113_121" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln1085_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.60.loopexit:1 %removed_0_i_60_lcssa_ph = phi i32 %removed_123, void %while.body.i.60, i32 %removed_122, void %land.rhs.i.60

]]></Node>
<StgValue><ssdm name="removed_0_i_60_lcssa_ph"/></StgValue>
</operation>

<operation id="2413" st_id="248" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln113_121" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_120" val="0"/>
<literal name="icmp_ln1085_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.60.loopexit:2 %br_ln0 = br void %while.end.i.60

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2414" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_121" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_60" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.60:2 %this_lp_sizes_load_32 = load i5 %this_lp_sizes_addr_30

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_32"/></StgValue>
</operation>

<operation id="2415" st_id="248" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_121" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_60" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.60:5 %current_188 = load i5 %this_lp_heads_1_addr_30

]]></Node>
<StgValue><ssdm name="current_188"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2416" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.60:0 %current_0_i130_60_lcssa = phi i32 %current_0_i130_59_lcssa, void %while.end.i.59, i32 %current_0_i130_60_lcssa_ph, void %while.end.i.60.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_60_lcssa"/></StgValue>
</operation>

<operation id="2417" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.60:1 %removed_0_i_60_lcssa = phi i32 0, void %while.end.i.59, i32 %removed_0_i_60_lcssa_ph, void %while.end.i.60.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_60_lcssa"/></StgValue>
</operation>

<operation id="2418" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.60:2 %this_lp_sizes_load_32 = load i5 %this_lp_sizes_addr_30

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_32"/></StgValue>
</operation>

<operation id="2419" st_id="249" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.60:3 %sub_ln129_60 = sub i32 %this_lp_sizes_load_32, i32 %removed_0_i_60_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_60"/></StgValue>
</operation>

<operation id="2420" st_id="249" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.60:4 %store_ln129 = store i32 %sub_ln129_60, i5 %this_lp_sizes_addr_30

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2421" st_id="249" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.60:5 %current_188 = load i5 %this_lp_heads_1_addr_30

]]></Node>
<StgValue><ssdm name="current_188"/></StgValue>
</operation>

<operation id="2422" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.60:6 %icmp_ln113_122 = icmp_eq  i32 %current_188, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_122"/></StgValue>
</operation>

<operation id="2423" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.60:7 %br_ln113 = br i1 %icmp_ln113_122, void %land.rhs.i.61.preheader, void %while.end.i.61

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2424" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.61.preheader:0 %br_ln109 = br void %land.rhs.i.61

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2425" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.61:1 %current_189 = phi i32 %next_62, void %while.body.i.61, i32 %current_188, void %land.rhs.i.61.preheader

]]></Node>
<StgValue><ssdm name="current_189"/></StgValue>
</operation>

<operation id="2426" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.61:3 %zext_ln113_61 = zext i32 %current_189

]]></Node>
<StgValue><ssdm name="zext_ln113_61"/></StgValue>
</operation>

<operation id="2427" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.61:4 %this_buffer_state_lvt_V_addr_63 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_61

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_63"/></StgValue>
</operation>

<operation id="2428" st_id="250" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.61:5 %this_buffer_state_lvt_V_load_62 = load i7 %this_buffer_state_lvt_V_addr_63

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_62"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2429" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.61:0 %removed_124 = phi i32 %removed_125, void %while.body.i.61, i32 0, void %land.rhs.i.61.preheader

]]></Node>
<StgValue><ssdm name="removed_124"/></StgValue>
</operation>

<operation id="2430" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.61:2 %current_0_i130_61631 = phi i32 %current_189, void %while.body.i.61, i32 %current_0_i130_60_lcssa, void %land.rhs.i.61.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_61631"/></StgValue>
</operation>

<operation id="2431" st_id="251" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.61:5 %this_buffer_state_lvt_V_load_62 = load i7 %this_buffer_state_lvt_V_addr_63

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_62"/></StgValue>
</operation>

<operation id="2432" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.61:6 %icmp_ln1085_61 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_62, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_61"/></StgValue>
</operation>

<operation id="2433" st_id="251" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.61:7 %removed_125 = add i32 %removed_124, i32 1

]]></Node>
<StgValue><ssdm name="removed_125"/></StgValue>
</operation>

<operation id="2434" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.61:8 %br_ln113 = br i1 %icmp_ln1085_61, void %while.body.i.61, void %while.end.i.61.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2435" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.61:1 %this_buffer_next_addr_64 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_61

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_64"/></StgValue>
</operation>

<operation id="2436" st_id="251" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.61:2 %next_62 = load i7 %this_buffer_next_addr_64

]]></Node>
<StgValue><ssdm name="next_62"/></StgValue>
</operation>

<operation id="2437" st_id="251" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.61:4 %store_ln122 = store i32 %current_0_i130_61631, i7 %this_buffer_next_addr_64

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2438" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln1085_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.61:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2439" st_id="252" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln1085_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.61:2 %next_62 = load i7 %this_buffer_next_addr_64

]]></Node>
<StgValue><ssdm name="next_62"/></StgValue>
</operation>

<operation id="2440" st_id="252" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln1085_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.61:3 %store_ln117 = store i32 %next_62, i5 %this_lp_heads_1_addr_30

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2441" st_id="252" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln1085_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.61:5 %icmp_ln113_123 = icmp_eq  i32 %next_62, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_123"/></StgValue>
</operation>

<operation id="2442" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln1085_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.61:6 %br_ln113 = br i1 %icmp_ln113_123, void %land.rhs.i.61, void %while.end.i.61.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2443" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln113_123" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln1085_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.61.loopexit:0 %current_0_i130_61_lcssa_ph = phi i32 %current_189, void %while.body.i.61, i32 %current_0_i130_61631, void %land.rhs.i.61

]]></Node>
<StgValue><ssdm name="current_0_i130_61_lcssa_ph"/></StgValue>
</operation>

<operation id="2444" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln113_123" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln1085_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.61.loopexit:1 %removed_0_i_61_lcssa_ph = phi i32 %removed_125, void %while.body.i.61, i32 %removed_124, void %land.rhs.i.61

]]></Node>
<StgValue><ssdm name="removed_0_i_61_lcssa_ph"/></StgValue>
</operation>

<operation id="2445" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln113_123" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_122" val="0"/>
<literal name="icmp_ln1085_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.61.loopexit:2 %br_ln0 = br void %while.end.i.61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2446" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_123" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.61:2 %this_lp_sizes_1_load_32 = load i5 %this_lp_sizes_1_addr_30

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_32"/></StgValue>
</operation>

<operation id="2447" st_id="252" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_123" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_61" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.61:5 %current_191 = load i5 %this_lp_heads_addr_31

]]></Node>
<StgValue><ssdm name="current_191"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2448" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.61:0 %current_0_i130_61_lcssa = phi i32 %current_0_i130_60_lcssa, void %while.end.i.60, i32 %current_0_i130_61_lcssa_ph, void %while.end.i.61.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_61_lcssa"/></StgValue>
</operation>

<operation id="2449" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.61:1 %removed_0_i_61_lcssa = phi i32 0, void %while.end.i.60, i32 %removed_0_i_61_lcssa_ph, void %while.end.i.61.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_61_lcssa"/></StgValue>
</operation>

<operation id="2450" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.61:2 %this_lp_sizes_1_load_32 = load i5 %this_lp_sizes_1_addr_30

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_32"/></StgValue>
</operation>

<operation id="2451" st_id="253" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.61:3 %sub_ln129_61 = sub i32 %this_lp_sizes_1_load_32, i32 %removed_0_i_61_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_61"/></StgValue>
</operation>

<operation id="2452" st_id="253" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.61:4 %store_ln129 = store i32 %sub_ln129_61, i5 %this_lp_sizes_1_addr_30

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2453" st_id="253" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.61:5 %current_191 = load i5 %this_lp_heads_addr_31

]]></Node>
<StgValue><ssdm name="current_191"/></StgValue>
</operation>

<operation id="2454" st_id="253" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.61:6 %icmp_ln113_124 = icmp_eq  i32 %current_191, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_124"/></StgValue>
</operation>

<operation id="2455" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.61:7 %br_ln113 = br i1 %icmp_ln113_124, void %land.rhs.i.62.preheader, void %while.end.i.62

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2456" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.62.preheader:0 %br_ln109 = br void %land.rhs.i.62

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2457" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.62:1 %current_192 = phi i32 %next_63, void %while.body.i.62, i32 %current_191, void %land.rhs.i.62.preheader

]]></Node>
<StgValue><ssdm name="current_192"/></StgValue>
</operation>

<operation id="2458" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.62:3 %zext_ln113_62 = zext i32 %current_192

]]></Node>
<StgValue><ssdm name="zext_ln113_62"/></StgValue>
</operation>

<operation id="2459" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.62:4 %this_buffer_state_lvt_V_addr_64 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_62

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_64"/></StgValue>
</operation>

<operation id="2460" st_id="254" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.62:5 %this_buffer_state_lvt_V_load_63 = load i7 %this_buffer_state_lvt_V_addr_64

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_63"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2461" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.62:0 %removed_126 = phi i32 %removed_127, void %while.body.i.62, i32 0, void %land.rhs.i.62.preheader

]]></Node>
<StgValue><ssdm name="removed_126"/></StgValue>
</operation>

<operation id="2462" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.62:2 %current_0_i130_62639 = phi i32 %current_192, void %while.body.i.62, i32 %current_0_i130_61_lcssa, void %land.rhs.i.62.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_62639"/></StgValue>
</operation>

<operation id="2463" st_id="255" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.62:5 %this_buffer_state_lvt_V_load_63 = load i7 %this_buffer_state_lvt_V_addr_64

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_63"/></StgValue>
</operation>

<operation id="2464" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.62:6 %icmp_ln1085_62 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_63, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_62"/></StgValue>
</operation>

<operation id="2465" st_id="255" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.62:7 %removed_127 = add i32 %removed_126, i32 1

]]></Node>
<StgValue><ssdm name="removed_127"/></StgValue>
</operation>

<operation id="2466" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.62:8 %br_ln113 = br i1 %icmp_ln1085_62, void %while.body.i.62, void %while.end.i.62.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2467" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.62:1 %this_buffer_next_addr_65 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_62

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_65"/></StgValue>
</operation>

<operation id="2468" st_id="255" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.62:2 %next_63 = load i7 %this_buffer_next_addr_65

]]></Node>
<StgValue><ssdm name="next_63"/></StgValue>
</operation>

<operation id="2469" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.62:4 %store_ln122 = store i32 %current_0_i130_62639, i7 %this_buffer_next_addr_65

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2470" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln1085_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.62:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2471" st_id="256" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln1085_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.62:2 %next_63 = load i7 %this_buffer_next_addr_65

]]></Node>
<StgValue><ssdm name="next_63"/></StgValue>
</operation>

<operation id="2472" st_id="256" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln1085_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.62:3 %store_ln117 = store i32 %next_63, i5 %this_lp_heads_addr_31

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2473" st_id="256" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln1085_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.62:5 %icmp_ln113_125 = icmp_eq  i32 %next_63, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_125"/></StgValue>
</operation>

<operation id="2474" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln1085_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.62:6 %br_ln113 = br i1 %icmp_ln113_125, void %land.rhs.i.62, void %while.end.i.62.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2475" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln113_125" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln1085_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.62.loopexit:0 %current_0_i130_62_lcssa_ph = phi i32 %current_192, void %while.body.i.62, i32 %current_0_i130_62639, void %land.rhs.i.62

]]></Node>
<StgValue><ssdm name="current_0_i130_62_lcssa_ph"/></StgValue>
</operation>

<operation id="2476" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln113_125" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln1085_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.62.loopexit:1 %removed_0_i_62_lcssa_ph = phi i32 %removed_127, void %while.body.i.62, i32 %removed_126, void %land.rhs.i.62

]]></Node>
<StgValue><ssdm name="removed_0_i_62_lcssa_ph"/></StgValue>
</operation>

<operation id="2477" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln113_125" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_124" val="0"/>
<literal name="icmp_ln1085_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.62.loopexit:2 %br_ln0 = br void %while.end.i.62

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2478" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_125" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_62" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.62:2 %this_lp_sizes_load_33 = load i5 %this_lp_sizes_addr_31

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_33"/></StgValue>
</operation>

<operation id="2479" st_id="256" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_125" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_62" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.62:5 %current_194 = load i5 %this_lp_heads_1_addr_31

]]></Node>
<StgValue><ssdm name="current_194"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2480" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.62:0 %current_0_i130_62_lcssa = phi i32 %current_0_i130_61_lcssa, void %while.end.i.61, i32 %current_0_i130_62_lcssa_ph, void %while.end.i.62.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_62_lcssa"/></StgValue>
</operation>

<operation id="2481" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.62:1 %removed_0_i_62_lcssa = phi i32 0, void %while.end.i.61, i32 %removed_0_i_62_lcssa_ph, void %while.end.i.62.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_62_lcssa"/></StgValue>
</operation>

<operation id="2482" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.62:2 %this_lp_sizes_load_33 = load i5 %this_lp_sizes_addr_31

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_33"/></StgValue>
</operation>

<operation id="2483" st_id="257" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.62:3 %sub_ln129_62 = sub i32 %this_lp_sizes_load_33, i32 %removed_0_i_62_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_62"/></StgValue>
</operation>

<operation id="2484" st_id="257" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.62:4 %store_ln129 = store i32 %sub_ln129_62, i5 %this_lp_sizes_addr_31

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2485" st_id="257" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.62:5 %current_194 = load i5 %this_lp_heads_1_addr_31

]]></Node>
<StgValue><ssdm name="current_194"/></StgValue>
</operation>

<operation id="2486" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.62:6 %icmp_ln113_126 = icmp_eq  i32 %current_194, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_126"/></StgValue>
</operation>

<operation id="2487" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i.62:7 %br_ln113 = br i1 %icmp_ln113_126, void %land.rhs.i.63.preheader, void %while.end.i.63

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2488" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="0">
<![CDATA[
land.rhs.i.63.preheader:0 %br_ln109 = br void %land.rhs.i.63

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2489" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.63:1 %current_195 = phi i32 %next_64, void %while.body.i.63, i32 %current_194, void %land.rhs.i.63.preheader

]]></Node>
<StgValue><ssdm name="current_195"/></StgValue>
</operation>

<operation id="2490" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i.63:3 %zext_ln113_63 = zext i32 %current_195

]]></Node>
<StgValue><ssdm name="zext_ln113_63"/></StgValue>
</operation>

<operation id="2491" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i.63:4 %this_buffer_state_lvt_V_addr_65 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln113_63

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_65"/></StgValue>
</operation>

<operation id="2492" st_id="258" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.63:5 %this_buffer_state_lvt_V_load_64 = load i7 %this_buffer_state_lvt_V_addr_65

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_64"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2493" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.63:0 %removed_128 = phi i32 %removed_129, void %while.body.i.63, i32 0, void %land.rhs.i.63.preheader

]]></Node>
<StgValue><ssdm name="removed_128"/></StgValue>
</operation>

<operation id="2494" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i.63:2 %current_0_i130_63647 = phi i32 %current_195, void %while.body.i.63, i32 %current_0_i130_62_lcssa, void %land.rhs.i.63.preheader

]]></Node>
<StgValue><ssdm name="current_0_i130_63647"/></StgValue>
</operation>

<operation id="2495" st_id="259" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i.63:5 %this_buffer_state_lvt_V_load_64 = load i7 %this_buffer_state_lvt_V_addr_65

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load_64"/></StgValue>
</operation>

<operation id="2496" st_id="259" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.63:6 %icmp_ln1085_63 = icmp_sgt  i32 %this_buffer_state_lvt_V_load_64, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1085_63"/></StgValue>
</operation>

<operation id="2497" st_id="259" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i.63:7 %removed_129 = add i32 %removed_128, i32 1

]]></Node>
<StgValue><ssdm name="removed_129"/></StgValue>
</operation>

<operation id="2498" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i.63:8 %br_ln113 = br i1 %icmp_ln1085_63, void %while.body.i.63, void %while.end.i.63.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2499" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i.63:1 %this_buffer_next_addr_66 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln113_63

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_66"/></StgValue>
</operation>

<operation id="2500" st_id="259" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.63:2 %next_64 = load i7 %this_buffer_next_addr_66

]]></Node>
<StgValue><ssdm name="next_64"/></StgValue>
</operation>

<operation id="2501" st_id="259" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1085_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i.63:4 %store_ln122 = store i32 %current_0_i130_63647, i7 %this_buffer_next_addr_66

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2502" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln1085_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i.63:0 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="2503" st_id="260" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln1085_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="7">
<![CDATA[
while.body.i.63:2 %next_64 = load i7 %this_buffer_next_addr_66

]]></Node>
<StgValue><ssdm name="next_64"/></StgValue>
</operation>

<operation id="2504" st_id="260" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln1085_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
while.body.i.63:3 %store_ln117 = store i32 %next_64, i5 %this_lp_heads_1_addr_31

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="2505" st_id="260" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln1085_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i.63:5 %icmp_ln113_127 = icmp_eq  i32 %next_64, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln113_127"/></StgValue>
</operation>

<operation id="2506" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln1085_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i.63:6 %br_ln113 = br i1 %icmp_ln113_127, void %land.rhs.i.63, void %while.end.i.63.loopexit

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="2507" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln113_127" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln1085_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.63.loopexit:0 %current_0_i130_63_lcssa_ph = phi i32 %current_195, void %while.body.i.63, i32 %current_0_i130_63647, void %land.rhs.i.63

]]></Node>
<StgValue><ssdm name="current_0_i130_63_lcssa_ph"/></StgValue>
</operation>

<operation id="2508" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln113_127" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln1085_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.63.loopexit:1 %removed_0_i_63_lcssa_ph = phi i32 %removed_129, void %while.body.i.63, i32 %removed_128, void %land.rhs.i.63

]]></Node>
<StgValue><ssdm name="removed_0_i_63_lcssa_ph"/></StgValue>
</operation>

<operation id="2509" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln113_127" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_126" val="0"/>
<literal name="icmp_ln1085_63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.63.loopexit:2 %br_ln0 = br void %while.end.i.63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2510" st_id="260" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_127" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.63:2 %this_lp_sizes_1_load_33 = load i5 %this_lp_sizes_1_addr_31

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_33"/></StgValue>
</operation>

<operation id="2511" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln113_127" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1085_63" val="1"/>
</and_exp><and_exp><literal name="icmp_ln113_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.63:5 %store_ln35 = store i32 %op_time_V, i32 %buffer_current_gvt_V

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2512" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.63:0 %current_0_i130_63_lcssa = phi i32 %current_0_i130_62_lcssa, void %while.end.i.62, i32 %current_0_i130_63_lcssa_ph, void %while.end.i.63.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i130_63_lcssa"/></StgValue>
</operation>

<operation id="2513" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i.63:1 %removed_0_i_63_lcssa = phi i32 0, void %while.end.i.62, i32 %removed_0_i_63_lcssa_ph, void %while.end.i.63.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i_63_lcssa"/></StgValue>
</operation>

<operation id="2514" st_id="261" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="5">
<![CDATA[
while.end.i.63:2 %this_lp_sizes_1_load_33 = load i5 %this_lp_sizes_1_addr_31

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_33"/></StgValue>
</operation>

<operation id="2515" st_id="261" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i.63:3 %sub_ln129_63 = sub i32 %this_lp_sizes_1_load_33, i32 %removed_0_i_63_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln129_63"/></StgValue>
</operation>

<operation id="2516" st_id="261" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
while.end.i.63:4 %store_ln129 = store i32 %sub_ln129_63, i5 %this_lp_sizes_1_addr_31

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="2517" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.end.i.63:6 %store_ln35 = store i32 %current_0_i130_63_lcssa, i32 %buffer_free_list_head

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="2518" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="op_type" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.63:7 %br_ln35 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="2519" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="0" op_0_bw="0">
<![CDATA[
sw.epilog:0 %br_ln19 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2520" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i24:1 %current_3 = phi i32 %next, void %while.body.i28, i32 %current, void %land.rhs.i24.preheader

]]></Node>
<StgValue><ssdm name="current_3"/></StgValue>
</operation>

<operation id="2521" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="64" op_0_bw="32">
<![CDATA[
land.rhs.i24:3 %zext_ln85 = zext i32 %current_3

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="2522" st_id="262" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
land.rhs.i24:4 %this_buffer_state_lvt_V_addr_1 = getelementptr i32 %buffer_buffer_state_lvt_V, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_addr_1"/></StgValue>
</operation>

<operation id="2523" st_id="262" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i24:5 %this_buffer_state_lvt_V_load = load i7 %this_buffer_state_lvt_V_addr_1

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2524" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i24:0 %removed = phi i32 %removed_2, void %while.body.i28, i32 0, void %land.rhs.i24.preheader

]]></Node>
<StgValue><ssdm name="removed"/></StgValue>
</operation>

<operation id="2525" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
land.rhs.i24:2 %current_0_i17133655 = phi i32 %current_3, void %while.body.i28, i32 %new_head, void %land.rhs.i24.preheader

]]></Node>
<StgValue><ssdm name="current_0_i17133655"/></StgValue>
</operation>

<operation id="2526" st_id="263" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="32" op_0_bw="7">
<![CDATA[
land.rhs.i24:5 %this_buffer_state_lvt_V_load = load i7 %this_buffer_state_lvt_V_addr_1

]]></Node>
<StgValue><ssdm name="this_buffer_state_lvt_V_load"/></StgValue>
</operation>

<operation id="2527" st_id="263" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i24:6 %icmp_ln1081 = icmp_sgt  i32 %this_buffer_state_lvt_V_load, i32 %op_time_V

]]></Node>
<StgValue><ssdm name="icmp_ln1081"/></StgValue>
</operation>

<operation id="2528" st_id="263" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.rhs.i24:7 %removed_2 = add i32 %removed, i32 1

]]></Node>
<StgValue><ssdm name="removed_2"/></StgValue>
</operation>

<operation id="2529" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i24:8 %br_ln85 = br i1 %icmp_ln1081, void %while.end.i29.loopexit, void %while.body.i28

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="2530" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.i28:1 %this_buffer_next_addr_2 = getelementptr i32 %buffer_buffer_next, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="this_buffer_next_addr_2"/></StgValue>
</operation>

<operation id="2531" st_id="263" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="7">
<![CDATA[
while.body.i28:2 %next = load i7 %this_buffer_next_addr_2

]]></Node>
<StgValue><ssdm name="next"/></StgValue>
</operation>

<operation id="2532" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1081" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
while.body.i28:3 %store_ln88 = store i32 %current_0_i17133655, i7 %this_buffer_next_addr_2

]]></Node>
<StgValue><ssdm name="store_ln88"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2533" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i28:0 %specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="2534" st_id="264" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="32" op_0_bw="7">
<![CDATA[
while.body.i28:2 %next = load i7 %this_buffer_next_addr_2

]]></Node>
<StgValue><ssdm name="next"/></StgValue>
</operation>

<operation id="2535" st_id="264" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i28:4 %icmp_ln85_1 = icmp_eq  i32 %next, i32 4294967295

]]></Node>
<StgValue><ssdm name="icmp_ln85_1"/></StgValue>
</operation>

<operation id="2536" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i28:5 %br_ln85 = br i1 %icmp_ln85_1, void %land.rhs.i24, void %while.end.i29.loopexit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2537" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i29.loopexit:0 %current_0_i17133_lcssa_ph = phi i32 %current_0_i17133655, void %land.rhs.i24, i32 %current_3, void %while.body.i28

]]></Node>
<StgValue><ssdm name="current_0_i17133_lcssa_ph"/></StgValue>
</operation>

<operation id="2538" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i29.loopexit:1 %current_0_i17_lcssa_ph = phi i32 %current_3, void %land.rhs.i24, i32 4294967295, void %while.body.i28

]]></Node>
<StgValue><ssdm name="current_0_i17_lcssa_ph"/></StgValue>
</operation>

<operation id="2539" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i29.loopexit:2 %removed_0_i18_lcssa_ph = phi i32 %removed, void %land.rhs.i24, i32 %removed_2, void %while.body.i28

]]></Node>
<StgValue><ssdm name="removed_0_i18_lcssa_ph"/></StgValue>
</operation>

<operation id="2540" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.end.i29.loopexit:3 %store_ln86 = store i32 %current_0_i17133_lcssa_ph, i32 %buffer_free_list_head

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="2541" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="0" op_0_bw="0">
<![CDATA[
while.end.i29.loopexit:4 %br_ln0 = br void %while.end.i29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2542" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i29:0 %current_0_i17_lcssa = phi i32 4294967295, void %sw.bb3, i32 %current_0_i17_lcssa_ph, void %while.end.i29.loopexit

]]></Node>
<StgValue><ssdm name="current_0_i17_lcssa"/></StgValue>
</operation>

<operation id="2543" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end.i29:1 %removed_0_i18_lcssa = phi i32 0, void %sw.bb3, i32 %removed_0_i18_lcssa_ph, void %while.end.i29.loopexit

]]></Node>
<StgValue><ssdm name="removed_0_i18_lcssa"/></StgValue>
</operation>

<operation id="2544" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end.i29:2 %icmp_ln95 = icmp_sgt  i32 %removed_0_i18_lcssa, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="2545" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end.i29:3 %br_ln95 = br i1 %icmp_ln95, void %_ZN11StateBuffer8rollbackEi6ap_intILi32EE.exit, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="2546" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:0 %br_ln96 = br i1 %tmp_1, void %arrayidx1.i16.case.0, void %arrayidx1.i16.case.1

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="2547" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx1.i16.case.0:0 %store_ln96 = store i32 %current_0_i17_lcssa, i5 %this_lp_heads_addr_32

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="2548" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.i16.case.0:1 %br_ln96 = br void %arrayidx1.i16.exit

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="2549" st_id="266" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx1.i16.case.1:0 %store_ln96 = store i32 %current_0_i17_lcssa, i5 %this_lp_heads_1_addr_32

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="2550" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.i16.case.1:1 %br_ln96 = br void %arrayidx1.i16.exit

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="2551" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.i16.exit:0 %this_lp_sizes_addr_33 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_33"/></StgValue>
</operation>

<operation id="2552" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx1.i16.exit:1 %this_lp_sizes_1_addr_33 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_33"/></StgValue>
</operation>

<operation id="2553" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="5">
<![CDATA[
arrayidx1.i16.exit:2 %this_lp_sizes_load_2 = load i5 %this_lp_sizes_addr_33

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_2"/></StgValue>
</operation>

<operation id="2554" st_id="266" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="5">
<![CDATA[
arrayidx1.i16.exit:3 %this_lp_sizes_1_load_1 = load i5 %this_lp_sizes_1_addr_33

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_1"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2555" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="32" op_0_bw="5">
<![CDATA[
arrayidx1.i16.exit:2 %this_lp_sizes_load_2 = load i5 %this_lp_sizes_addr_33

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load_2"/></StgValue>
</operation>

<operation id="2556" st_id="267" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="5">
<![CDATA[
arrayidx1.i16.exit:3 %this_lp_sizes_1_load_1 = load i5 %this_lp_sizes_1_addr_33

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load_1"/></StgValue>
</operation>

<operation id="2557" st_id="267" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayidx1.i16.exit:4 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %this_lp_sizes_load_2, i32 %this_lp_sizes_1_load_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="2558" st_id="267" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx1.i16.exit:5 %sub_ln97 = sub i32 %tmp_7, i32 %removed_0_i18_lcssa

]]></Node>
<StgValue><ssdm name="sub_ln97"/></StgValue>
</operation>

<operation id="2559" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1.i16.exit:6 %br_ln97 = br i1 %tmp_1, void %arrayidx183.i.case.0, void %arrayidx183.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="2560" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx183.i.case.0:0 %store_ln97 = store i32 %sub_ln97, i5 %this_lp_sizes_addr_33

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="2561" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="0">
<![CDATA[
arrayidx183.i.case.0:1 %br_ln97 = br void %arrayidx183.i.exit

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="2562" st_id="267" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx183.i.case.1:0 %store_ln97 = store i32 %sub_ln97, i5 %this_lp_sizes_1_addr_33

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="2563" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="0" op_0_bw="0">
<![CDATA[
arrayidx183.i.case.1:1 %br_ln97 = br void %arrayidx183.i.exit

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="2564" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="0" op_0_bw="0">
<![CDATA[
arrayidx183.i.exit:0 %br_ln98 = br void %_ZN11StateBuffer8rollbackEi6ap_intILi32EE.exit

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="2565" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="0">
<![CDATA[
_ZN11StateBuffer8rollbackEi6ap_intILi32EE.exit:0 %br_ln32 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2566" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="32" op_0_bw="7">
<![CDATA[
if.end.i39:2 %next_free = load i7 %this_buffer_next_addr_1

]]></Node>
<StgValue><ssdm name="next_free"/></StgValue>
</operation>

<operation id="2567" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="32" op_0_bw="5">
<![CDATA[
if.end.i39:9 %this_lp_heads_load_2 = load i5 %this_lp_heads_addr_33

]]></Node>
<StgValue><ssdm name="this_lp_heads_load_2"/></StgValue>
</operation>

<operation id="2568" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="5">
<![CDATA[
if.end.i39:10 %this_lp_heads_1_load_1 = load i5 %this_lp_heads_1_addr_33

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_load_1"/></StgValue>
</operation>

<operation id="2569" st_id="268" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
if.end.i39:11 %old_head = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %this_lp_heads_load_2, i32 %this_lp_heads_1_load_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="old_head"/></StgValue>
</operation>

<operation id="2570" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i39:12 %br_ln55 = br i1 %tmp_1, void %arrayidx75.i.case.0, void %arrayidx75.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="2571" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx75.i.case.0:0 %store_ln55 = store i32 %new_head, i5 %this_lp_heads_addr_33

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="2572" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="0" op_0_bw="0">
<![CDATA[
arrayidx75.i.case.0:1 %br_ln55 = br void %arrayidx75.i.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="2573" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx75.i.case.1:0 %store_ln55 = store i32 %new_head, i5 %this_lp_heads_1_addr_33

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="2574" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="0" op_0_bw="0">
<![CDATA[
arrayidx75.i.case.1:1 %br_ln55 = br void %arrayidx75.i.exit

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="2575" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
arrayidx75.i.exit:0 %store_ln56 = store i32 %old_head, i7 %this_buffer_next_addr_1

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="2576" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx75.i.exit:1 %this_lp_sizes_addr_32 = getelementptr i32 %buffer_lp_sizes, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="this_lp_sizes_addr_32"/></StgValue>
</operation>

<operation id="2577" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx75.i.exit:2 %this_lp_sizes_1_addr_32 = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_addr_32"/></StgValue>
</operation>

<operation id="2578" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="5">
<![CDATA[
arrayidx75.i.exit:3 %this_lp_sizes_load = load i5 %this_lp_sizes_addr_32

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load"/></StgValue>
</operation>

<operation id="2579" st_id="268" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="5">
<![CDATA[
arrayidx75.i.exit:4 %this_lp_sizes_1_load = load i5 %this_lp_sizes_1_addr_32

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2580" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="5">
<![CDATA[
arrayidx75.i.exit:3 %this_lp_sizes_load = load i5 %this_lp_sizes_addr_32

]]></Node>
<StgValue><ssdm name="this_lp_sizes_load"/></StgValue>
</operation>

<operation id="2581" st_id="269" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="5">
<![CDATA[
arrayidx75.i.exit:4 %this_lp_sizes_1_load = load i5 %this_lp_sizes_1_addr_32

]]></Node>
<StgValue><ssdm name="this_lp_sizes_1_load"/></StgValue>
</operation>

<operation id="2582" st_id="269" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
arrayidx75.i.exit:5 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %this_lp_sizes_load, i32 %this_lp_sizes_1_load, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="2583" st_id="269" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx75.i.exit:6 %add_ln58 = add i32 %tmp_6, i32 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="2584" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx75.i.exit:7 %br_ln58 = br i1 %tmp_1, void %arrayidx189.i.case.0, void %arrayidx189.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="2585" st_id="269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx189.i.case.0:0 %store_ln58 = store i32 %add_ln58, i5 %this_lp_sizes_addr_32

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="2586" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="0">
<![CDATA[
arrayidx189.i.case.0:1 %br_ln58 = br void %arrayidx189.i.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="2587" st_id="269" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
arrayidx189.i.case.1:0 %store_ln58 = store i32 %add_ln58, i5 %this_lp_sizes_1_addr_32

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="2588" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="0" op_0_bw="0">
<![CDATA[
arrayidx189.i.case.1:1 %br_ln58 = br void %arrayidx189.i.exit

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="2589" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx189.i.exit:0 %store_ln51 = store i32 %next_free, i32 %buffer_free_list_head

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="2590" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="0">
<![CDATA[
arrayidx189.i.exit:1 %br_ln0 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2591" st_id="270" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
while.end:2 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 %buffer_current_gvt_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="2592" st_id="270" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="0" op_0_bw="0">
<![CDATA[
while.end:4 %br_ln41 = br void %VITIS_LOOP_43_3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2593" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_43_3:0 %lp_id_1 = load i7 %lp_id

]]></Node>
<StgValue><ssdm name="lp_id_1"/></StgValue>
</operation>

<operation id="2594" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_43_3:1 %icmp_ln41 = icmp_eq  i7 %lp_id_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="2595" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_43_3:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="2596" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_43_3:3 %add_ln41 = add i7 %lp_id_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="2597" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_43_3:4 %br_ln41 = br i1 %icmp_ln41, void %VITIS_LOOP_43_3.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="2598" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="7">
<![CDATA[
VITIS_LOOP_43_3.split:0 %trunc_ln41 = trunc i7 %lp_id_1

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="2599" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_43_3.split:2 %lshr_ln3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %lp_id_1, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="2600" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_43_3.split:3 %zext_ln42 = zext i5 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="2601" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_43_3.split:4 %this_lp_heads_addr_34 = getelementptr i32 %buffer_lp_heads, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="this_lp_heads_addr_34"/></StgValue>
</operation>

<operation id="2602" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_43_3.split:5 %this_lp_heads_1_addr_34 = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_addr_34"/></StgValue>
</operation>

<operation id="2603" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_43_3.split:6 %this_lp_heads_load_3 = load i5 %this_lp_heads_addr_34

]]></Node>
<StgValue><ssdm name="this_lp_heads_load_3"/></StgValue>
</operation>

<operation id="2604" st_id="271" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_43_3.split:7 %this_lp_heads_1_load_2 = load i5 %this_lp_heads_1_addr_34

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_load_2"/></StgValue>
</operation>

<operation id="2605" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_43_3.split:9 %empty_19 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="2606" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_43_3.split:13 %store_ln41 = store i7 %add_ln41, i7 %lp_id

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2607" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_43_3.split:6 %this_lp_heads_load_3 = load i5 %this_lp_heads_addr_34

]]></Node>
<StgValue><ssdm name="this_lp_heads_load_3"/></StgValue>
</operation>

<operation id="2608" st_id="272" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_43_3.split:7 %this_lp_heads_1_load_2 = load i5 %this_lp_heads_1_addr_34

]]></Node>
<StgValue><ssdm name="this_lp_heads_1_load_2"/></StgValue>
</operation>

<operation id="2609" st_id="272" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
VITIS_LOOP_43_3.split:8 %current_2 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %this_lp_heads_load_3, i32 %this_lp_heads_1_load_2, i1 %trunc_ln41

]]></Node>
<StgValue><ssdm name="current_2"/></StgValue>
</operation>

<operation id="2610" st_id="272" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_43_3.split:10 %call_ln42 = call void @test_state_buffer_Pipeline_VITIS_LOOP_43_3, i32 %current_2, i32 %buffer_buffer_state_lvt_V, i32 %out_stream, i32 %buffer_buffer_next

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2611" st_id="273" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_43_3.split:10 %call_ln42 = call void @test_state_buffer_Pipeline_VITIS_LOOP_43_3, i32 %current_2, i32 %buffer_buffer_state_lvt_V, i32 %out_stream, i32 %buffer_buffer_next

]]></Node>
<StgValue><ssdm name="call_ln42"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2612" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_43_3.split:11 %empty_20 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="2613" st_id="274" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_43_3.split:12 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 4294967295

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2614" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_43_3.split:1 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="2615" st_id="275" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
VITIS_LOOP_43_3.split:12 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream, i32 4294967295

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="2616" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_43_3.split:14 %br_ln41 = br void %VITIS_LOOP_43_3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2617" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="0">
<![CDATA[
for.end:0 %ret_ln50 = ret

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
