{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712659560499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712659560510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 18:46:00 2024 " "Processing started: Tue Apr 09 18:46:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712659560510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659560510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659560510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712659560985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712659560985 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SPI.qsys " "Elaborating Platform Designer system entity \"SPI.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712659572581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:17 Progress: Loading MY_UART/SPI.qsys " "2024.04.09.18:46:17 Progress: Loading MY_UART/SPI.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659577758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:19 Progress: Reading input file " "2024.04.09.18:46:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659579978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:20 Progress: Adding clk_0 \[clock_source 18.0\] " "2024.04.09.18:46:20 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659580052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:20 Progress: Parameterizing module clk_0 " "2024.04.09.18:46:20 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659580984 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:20 Progress: Adding spislave_0 \[spislave 18.0\] " "2024.04.09.18:46:20 Progress: Adding spislave_0 \[spislave 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659580985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:22 Progress: Parameterizing module spislave_0 " "2024.04.09.18:46:22 Progress: Parameterizing module spislave_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659582487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:22 Progress: Building connections " "2024.04.09.18:46:22 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659582489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:22 Progress: Parameterizing connections " "2024.04.09.18:46:22 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659582518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:22 Progress: Validating " "2024.04.09.18:46:22 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659582519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:22 Progress: Done reading input file " "2024.04.09.18:46:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659582578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SPI: Generating SPI \"SPI\" for QUARTUS_SYNTH " "SPI: Generating SPI \"SPI\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659585095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Spislave_0: \"SPI\" instantiated spislave \"spislave_0\" " "Spislave_0: \"SPI\" instantiated spislave \"spislave_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659590086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SPI\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SPI\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659590092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SPI: Done \"SPI\" with 3 modules, 5 files " "SPI: Done \"SPI\" with 3 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659590094 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SPI.qsys " "Finished elaborating Platform Designer system entity \"SPI.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712659590811 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unnamed.qsys " "Elaborating Platform Designer system entity \"unnamed.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712659590817 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:35 Progress: Loading MY_UART/unnamed.qsys " "2024.04.09.18:46:35 Progress: Loading MY_UART/unnamed.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659595932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:38 Progress: Reading input file " "2024.04.09.18:46:38 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659598308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:38 Progress: Adding clk_0 \[clock_source 18.0\] " "2024.04.09.18:46:38 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659598378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:39 Progress: Parameterizing module clk_0 " "2024.04.09.18:46:39 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659599293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:39 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\] " "2024.04.09.18:46:39 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659599296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:39 Progress: Parameterizing module rs232_0 " "2024.04.09.18:46:39 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659599501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:39 Progress: Building connections " "2024.04.09.18:46:39 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659599504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:39 Progress: Parameterizing connections " "2024.04.09.18:46:39 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659599532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:39 Progress: Validating " "2024.04.09.18:46:39 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659599533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.04.09.18:46:39 Progress: Done reading input file " "2024.04.09.18:46:39 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659599994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unnamed: Generating unnamed \"unnamed\" for QUARTUS_SYNTH " "Unnamed: Generating unnamed \"unnamed\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659602569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659606713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"unnamed\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"unnamed\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659606822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unnamed\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unnamed\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659606845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unnamed: Done \"unnamed\" with 3 modules, 9 files " "Unnamed: Done \"unnamed\" with 3 modules, 9 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712659606846 ""}
