
---------- Begin Simulation Statistics ----------
final_tick                                  444626000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107211                       # Simulator instruction rate (inst/s)
host_mem_usage                                 865952                       # Number of bytes of host memory used
host_op_rate                                   107636                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.33                       # Real time elapsed on the host
host_tick_rate                               47668022                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1003978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000445                       # Number of seconds simulated
sim_ticks                                   444626000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.976839                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  134657                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               136049                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1226                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            139074                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             188                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              181                       # Number of indirect misses.
system.cpu.branchPred.lookups                  141342                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     575                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           66                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    387804                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   387616                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               882                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     117621                       # Number of branches committed
system.cpu.commit.bw_lim_events                 91835                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           67216                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000203                       # Number of instructions committed
system.cpu.commit.committedOps                1004181                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       821860                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.221839                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.594838                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       616305     74.99%     74.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        48488      5.90%     80.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17431      2.12%     83.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16080      1.96%     84.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        25882      3.15%     88.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2225      0.27%     88.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2040      0.25%     88.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1574      0.19%     88.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        91835     11.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       821860                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  280                       # Number of function calls committed.
system.cpu.commit.int_insts                    888121                       # Number of committed integer instructions.
system.cpu.commit.loads                        355397                       # Number of loads committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           531746     52.95%     52.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              42      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             12      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             11      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             6      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           16      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              8      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            11      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               2      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     52.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          355397     35.39%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         116855     11.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1004181                       # Class of committed instruction
system.cpu.commit.refs                         472252                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       465                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1003978                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.889253                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.889253                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                628412                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   359                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               130460                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1085053                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    35284                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    129637                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1328                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1227                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 36173                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      141342                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7291                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        804863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   712                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           62                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1104492                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    3344                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.158945                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              24200                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             135239                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.242045                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             830834                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.337321                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.591527                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   601319     72.38%     72.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      721      0.09%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    89084     10.72%     83.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      697      0.08%     83.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    44030      5.30%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      555      0.07%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1900      0.23%     88.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      407      0.05%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    92121     11.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               830834                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         1365                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           30                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         1443                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage           453                       # number of prefetches that crossed the page
system.cpu.idleCycles                           58419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1166                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   131772                       # Number of branches executed
system.cpu.iew.exec_nop                           232                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.214739                       # Inst execution rate
system.cpu.iew.exec_refs                       503000                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     130159                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13695                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                359991                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                115                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               131                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               131804                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1073019                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                372841                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1325                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1080210                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 46868                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1328                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 46937                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         20873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              124                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          132                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4576                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        14944                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          731                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            435                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1233431                       # num instructions consuming a value
system.cpu.iew.wb_count                       1052845                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.617517                       # average fanout of values written-back
system.cpu.iew.wb_producers                    761665                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.183966                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1065152                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1485624                       # number of integer regfile reads
system.cpu.int_regfile_writes                  804610                       # number of integer regfile writes
system.cpu.ipc                               1.124539                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.124539                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                577651     53.41%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   42      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     53.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  11      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  6      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              16      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   8      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 11      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     53.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    2      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  18      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     53.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               373263     34.51%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              130422     12.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1081541                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       18626                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017222                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     197      1.06%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   14      0.08%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    21      0.11%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.01%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%      1.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16776     90.07%     91.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1614      8.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1099429                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3011270                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1052315                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1140340                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1072672                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1081541                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 115                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           68763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               197                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             31                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        73146                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        830834                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.301753                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.248045                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              574571     69.16%     69.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               35477      4.27%     73.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               12956      1.56%     74.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               47554      5.72%     80.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               48834      5.88%     86.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               44173      5.32%     91.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               26730      3.22%     95.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               23403      2.82%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               17136      2.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          830834                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.216235                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    732                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1463                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          530                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1243                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               139                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              709                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               359991                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              131804                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1016359                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    288                       # number of misc regfile writes
system.cpu.numCycles                           889253                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   60782                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1118217                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    557                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    52457                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 197133                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups               2027321                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1075777                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1202752                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    148069                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 353503                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1328                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                559973                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    84473                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1484028                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           8225                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                267                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    145546                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              961                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1795936                       # The number of ROB reads
system.cpu.rob.rob_writes                     2151828                       # The number of ROB writes
system.cpu.timesIdled                             575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      614                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     187                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         26909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        29726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        60733                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2181                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               145                       # Transaction distribution
system.membus.trans_dist::ReadExResp              145                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2181                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         24581                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29235                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       148864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  148864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26907                       # Request fanout histogram
system.membus.reqLayer0.occupancy            28735500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12284500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        27886                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          753                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3920                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3919                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1009                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1497                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        24581                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        24581                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        88968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 91739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       112768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2131328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2244096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31011                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000097                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009835                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31008     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31011                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           59052842                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20415997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1513999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3799                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          118                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4100                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 183                       # number of overall hits
system.l2.overall_hits::.cpu.data                3799                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          118                       # number of overall hits
system.l2.overall_hits::total                    4100                       # number of overall hits
system.l2.demand_misses::.cpu.inst                708                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1618                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2326                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               708                       # number of overall misses
system.l2.overall_misses::.cpu.data              1618                       # number of overall misses
system.l2.overall_misses::total                  2326                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     55329500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    122631500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        177961000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     55329500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    122631500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       177961000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6426                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6426                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.794613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.298689                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.361967                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.794613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.298689                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.361967                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78149.011299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75792.027194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76509.458298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78149.011299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75792.027194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76509.458298                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2326                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2326                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48249500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    106451500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    154701000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48249500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    106451500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    154701000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.794613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.298689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.361967                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.794613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.298689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.361967                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68149.011299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65792.027194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66509.458298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68149.011299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65792.027194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66509.458298                       # average overall mshr miss latency
system.l2.replacements                              4                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27886                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27886                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27886                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          752                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              752                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          752                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          752                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3775                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 145                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     11774500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11774500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.036990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.036990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81203.448276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81203.448276                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            145                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10324500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10324500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.036990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.036990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71203.448276                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71203.448276                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            183                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          118                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     55329500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55329500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.794613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.701685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78149.011299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78149.011299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48249500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48249500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.794613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.701685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68149.011299                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68149.011299                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    110857000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    110857000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.983968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.983968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75259.334691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75259.334691                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     96127000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     96127000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.983968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.983968                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65259.334691                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65259.334691                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        24581                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           24581                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        24581                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         24581                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        24581                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        24581                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    475919500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    475919500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19361.274968                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19361.274968                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17027.413764                       # Cycle average of tags in use
system.l2.tags.total_refs                       36151                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26907                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.343554                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   15824.831077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       668.281133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       534.301555                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.482936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.016306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.519635                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         26903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          655                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        26177                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.821014                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    512763                       # Number of tag accesses
system.l2.tags.data_accesses                   512763                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          45312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         103552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             148864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2326                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         101910370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         232896862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             334807231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    101910370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        101910370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        101910370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        232896862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            334807231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000572500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4725                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     15840750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   11630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                59453250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6810.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25560.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2001                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    458.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.090416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.863647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           72     22.22%     22.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           77     23.77%     45.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29      8.95%     54.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      4.94%     59.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           22      6.79%     66.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      3.70%     70.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.23%     71.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.23%     72.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           88     27.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          324                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 148864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  148864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       334.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    334.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     444503500                       # Total gap between requests
system.mem_ctrls.avgGap                     191102.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        45312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       103552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 101910369.614012673497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 232896861.632023334503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19106250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40347000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26986.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24936.34                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1328040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               705870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10217340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         82217940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        101500320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          231003990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.546743                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    262670000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    167136000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               992460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               523710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6390300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         57092910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        122658240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          222692100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        500.852627                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    318170250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    111635750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         6162                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6162                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6162                       # number of overall hits
system.cpu.icache.overall_hits::total            6162                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1127                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1127                       # number of overall misses
system.cpu.icache.overall_misses::total          1127                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71467498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71467498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71467498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71467498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7289                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7289                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7289                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7289                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.154617                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.154617                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.154617                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.154617                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63413.929015                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63413.929015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63413.929015                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63413.929015                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1061                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.733333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                36                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          753                       # number of writebacks
system.cpu.icache.writebacks::total               753                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          236                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          236                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          891                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          891                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          891                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1009                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58809498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58809498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58809498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      1433300                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60242798                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122239                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122239                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122239                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.138428                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66003.925926                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66003.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66003.925926                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12146.610169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59705.448959                       # average overall mshr miss latency
system.cpu.icache.replacements                    753                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6162                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6162                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1127                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71467498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71467498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.154617                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.154617                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63413.929015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63413.929015                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          236                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          891                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          891                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58809498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58809498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122239                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66003.925926                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66003.925926                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          118                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          118                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      1433300                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      1433300                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12146.610169                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12146.610169                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.397568                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7171                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1009                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.107037                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   198.672916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    50.724652                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.198143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.974209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.226562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15587                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15587                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       404559                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           404559                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       404567                       # number of overall hits
system.cpu.dcache.overall_hits::total          404567                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70881                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70881                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70883                       # number of overall misses
system.cpu.dcache.overall_misses::total         70883                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2040058254                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2040058254                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2040058254                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2040058254                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       475440                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       475440                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       475450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       475450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.149085                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.149085                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.149086                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.149086                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28781.454184                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28781.454184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28780.642100                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28780.642100                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       378422                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           61                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24319                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.560755                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     4.066667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27886                       # number of writebacks
system.cpu.dcache.writebacks::total             27886                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40886                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40886                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40886                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40886                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        29995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        29997                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29997                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    956050297                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    956050297                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    956234797                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    956234797                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.063089                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.063092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31873.655509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31873.655509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31877.681001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31877.681001                       # average overall mshr miss latency
system.cpu.dcache.replacements                  28973                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       346166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          346166                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    918287500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    918287500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       358643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       358643                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73598.421095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73598.421095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10983                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    113117000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    113117000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75714.190094                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75714.190094                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        58393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33827                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    313264220                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    313264220                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        92220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92220                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.366808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.366808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data  9260.774529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9260.774529                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29903                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29903                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3924                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3924                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     59003763                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59003763                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.042550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042550                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15036.636850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15036.636850                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             8                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           10                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        24577                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        24577                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    808506534                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    808506534                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        24577                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        24577                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32896.876511                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32896.876511                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        24577                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        24577                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    783929534                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    783929534                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31896.876511                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31896.876511                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           68                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           68                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       111500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.028571                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.028571                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        72500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        72500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.014286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.014286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           929.068524                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              434690                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             29997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.491116                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   929.068524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.907293                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.907293                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          808                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            981153                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           981153                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    444626000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    444626000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
