Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov 10 18:41:29 2020
| Host         : a10 running 64-bit Linux Mint 18.3 Sylvia
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.552        0.000                      0                   69        0.222        0.000                      0                   69        3.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.552        0.000                      0                   69        0.222        0.000                      0                   69        3.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 debouncer_enable/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Tx_Active_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.828ns (19.620%)  route 3.392ns (80.380%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.862     5.936    debouncer_enable/sysclk_IBUF_BUFG
    SLICE_X110Y88        FDRE                                         r  debouncer_enable/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 r  debouncer_enable/count_reg[11]/Q
                         net (fo=2, routed)           0.812     7.204    debouncer_enable/count_reg[11]
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.124     7.328 r  debouncer_enable/led_trans_up_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.336    debouncer_enable/led_trans_up_OBUF_inst_i_3_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I1_O)        0.124     8.460 r  debouncer_enable/led_trans_up_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.976     9.436    uart_tx/led_trans_up_OBUF
    SLICE_X112Y92        LUT5 (Prop_lut5_I1_O)        0.124     9.560 r  uart_tx/r_Tx_Active_i_1/O
                         net (fo=1, routed)           0.596    10.156    uart_tx/r_Tx_Active_i_1_n_0
    SLICE_X112Y92        FDRE                                         r  uart_tx/r_Tx_Active_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.685    13.449    uart_tx/CLK
    SLICE_X112Y92        FDRE                                         r  uart_tx/r_Tx_Active_reg/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y92        FDRE (Setup_fdre_C_CE)      -0.169    13.708    uart_tx/r_Tx_Active_reg
  -------------------------------------------------------------------
                         required time                         13.708    
                         arrival time                         -10.156    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 debouncer_enable/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.828ns (21.044%)  route 3.107ns (78.955%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.862     5.936    debouncer_enable/sysclk_IBUF_BUFG
    SLICE_X110Y88        FDRE                                         r  debouncer_enable/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 r  debouncer_enable/count_reg[11]/Q
                         net (fo=2, routed)           0.812     7.204    debouncer_enable/count_reg[11]
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.124     7.328 r  debouncer_enable/led_trans_up_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.336    debouncer_enable/led_trans_up_OBUF_inst_i_3_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I1_O)        0.124     8.460 r  debouncer_enable/led_trans_up_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.286     9.746    uart_tx/led_trans_up_OBUF
    SLICE_X112Y94        LUT6 (Prop_lut6_I0_O)        0.124     9.870 r  uart_tx/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     9.870    uart_tx/FSM_sequential_r_SM_Main[0]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.686    13.450    uart_tx/CLK
    SLICE_X112Y94        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.077    13.955    uart_tx/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                          -9.870    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 uart_tx/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.858ns (24.080%)  route 2.705ns (75.920%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.865     5.939    uart_tx/CLK
    SLICE_X111Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 f  uart_tx/r_Clock_Count_reg[4]/Q
                         net (fo=3, routed)           0.896     7.291    uart_tx/r_Clock_Count_reg_n_0_[4]
    SLICE_X110Y94        LUT5 (Prop_lut5_I1_O)        0.124     7.415 r  uart_tx/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.439     7.854    uart_tx/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X110Y93        LUT6 (Prop_lut6_I4_O)        0.124     7.978 r  uart_tx/r_Clock_Count[9]_i_4/O
                         net (fo=10, routed)          0.846     8.824    uart_tx/r_Clock_Count[9]_i_4_n_0
    SLICE_X110Y94        LUT3 (Prop_lut3_I0_O)        0.154     8.978 r  uart_tx/r_Clock_Count[5]_i_1/O
                         net (fo=1, routed)           0.524     9.502    uart_tx/r_Clock_Count[5]
    SLICE_X110Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.686    13.450    uart_tx/CLK
    SLICE_X110Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[5]/C
                         clock pessimism              0.466    13.917    
                         clock uncertainty           -0.035    13.881    
    SLICE_X110Y94        FDRE (Setup_fdre_C_D)       -0.265    13.616    uart_tx/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 debouncer_enable/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Tx_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.828ns (22.663%)  route 2.826ns (77.337%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.862     5.936    debouncer_enable/sysclk_IBUF_BUFG
    SLICE_X110Y88        FDRE                                         r  debouncer_enable/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 r  debouncer_enable/count_reg[11]/Q
                         net (fo=2, routed)           0.812     7.204    debouncer_enable/count_reg[11]
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.124     7.328 r  debouncer_enable/led_trans_up_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.336    debouncer_enable/led_trans_up_OBUF_inst_i_3_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I1_O)        0.124     8.460 r  debouncer_enable/led_trans_up_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.005     9.465    uart_tx/led_trans_up_OBUF
    SLICE_X112Y94        LUT5 (Prop_lut5_I0_O)        0.124     9.589 r  uart_tx/r_Tx_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     9.589    uart_tx/r_Tx_Data[0]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Tx_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.686    13.450    uart_tx/CLK
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Tx_Data_reg[0]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.079    13.957    uart_tx/r_Tx_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 debouncer_enable/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Tx_Active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.613ns  (logic 0.828ns (22.914%)  route 2.785ns (77.086%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.862     5.936    debouncer_enable/sysclk_IBUF_BUFG
    SLICE_X110Y88        FDRE                                         r  debouncer_enable/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y88        FDRE (Prop_fdre_C_Q)         0.456     6.392 r  debouncer_enable/count_reg[11]/Q
                         net (fo=2, routed)           0.812     7.204    debouncer_enable/count_reg[11]
    SLICE_X111Y89        LUT4 (Prop_lut4_I3_O)        0.124     7.328 r  debouncer_enable/led_trans_up_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.008     8.336    debouncer_enable/led_trans_up_OBUF_inst_i_3_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I1_O)        0.124     8.460 r  debouncer_enable/led_trans_up_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.965     9.425    uart_tx/led_trans_up_OBUF
    SLICE_X112Y92        LUT2 (Prop_lut2_I1_O)        0.124     9.549 r  uart_tx/r_Tx_Active_i_2/O
                         net (fo=1, routed)           0.000     9.549    uart_tx/r_Tx_Active
    SLICE_X112Y92        FDRE                                         r  uart_tx/r_Tx_Active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.685    13.449    uart_tx/CLK
    SLICE_X112Y92        FDRE                                         r  uart_tx/r_Tx_Active_reg/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X112Y92        FDRE (Setup_fdre_C_D)        0.077    13.954    uart_tx/r_Tx_Active_reg
  -------------------------------------------------------------------
                         required time                         13.954    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 uart_tx/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Tx_Done_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 1.064ns (31.998%)  route 2.261ns (68.002%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.865     5.939    uart_tx/CLK
    SLICE_X111Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  uart_tx/r_Clock_Count_reg[4]/Q
                         net (fo=3, routed)           0.896     7.291    uart_tx/r_Clock_Count_reg_n_0_[4]
    SLICE_X110Y94        LUT5 (Prop_lut5_I1_O)        0.124     7.415 f  uart_tx/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.826     8.241    uart_tx/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X111Y93        LUT4 (Prop_lut4_I3_O)        0.152     8.393 f  uart_tx/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           0.349     8.742    uart_tx/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X112Y93        LUT4 (Prop_lut4_I1_O)        0.332     9.074 r  uart_tx/r_Tx_Done_i_1/O
                         net (fo=1, routed)           0.190     9.264    uart_tx/r_Tx_Done_i_1_n_0
    SLICE_X113Y93        FDRE                                         r  uart_tx/r_Tx_Done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.686    13.450    uart_tx/CLK
    SLICE_X113Y93        FDRE                                         r  uart_tx/r_Tx_Done_reg/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X113Y93        FDRE (Setup_fdre_C_CE)      -0.205    13.673    uart_tx/r_Tx_Done_reg
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 uart_tx/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.064ns (29.716%)  route 2.517ns (70.284%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.865     5.939    uart_tx/CLK
    SLICE_X111Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 f  uart_tx/r_Clock_Count_reg[4]/Q
                         net (fo=3, routed)           0.896     7.291    uart_tx/r_Clock_Count_reg_n_0_[4]
    SLICE_X110Y94        LUT5 (Prop_lut5_I1_O)        0.124     7.415 r  uart_tx/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.826     8.241    uart_tx/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X111Y93        LUT4 (Prop_lut4_I3_O)        0.152     8.393 r  uart_tx/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           0.794     9.187    uart_tx/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I1_O)        0.332     9.519 r  uart_tx/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     9.519    uart_tx/r_Bit_Index[2]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.686    13.450    uart_tx/CLK
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Bit_Index_reg[2]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.079    13.957    uart_tx/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         13.957    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.482ns  (required time - arrival time)
  Source:                 uart_tx/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.064ns (30.516%)  route 2.423ns (69.484%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.865     5.939    uart_tx/CLK
    SLICE_X111Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 f  uart_tx/r_Clock_Count_reg[4]/Q
                         net (fo=3, routed)           0.896     7.291    uart_tx/r_Clock_Count_reg_n_0_[4]
    SLICE_X110Y94        LUT5 (Prop_lut5_I1_O)        0.124     7.415 r  uart_tx/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.826     8.241    uart_tx/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X111Y93        LUT4 (Prop_lut4_I3_O)        0.152     8.393 r  uart_tx/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           0.700     9.093    uart_tx/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X111Y93        LUT4 (Prop_lut4_I2_O)        0.332     9.425 r  uart_tx/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     9.425    uart_tx/FSM_sequential_r_SM_Main[1]_i_1_n_0
    SLICE_X111Y93        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.686    13.450    uart_tx/CLK
    SLICE_X111Y93        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X111Y93        FDRE (Setup_fdre_C_D)        0.029    13.907    uart_tx/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  4.482    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 uart_tx/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.064ns (32.670%)  route 2.193ns (67.330%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 13.449 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.865     5.939    uart_tx/CLK
    SLICE_X111Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 r  uart_tx/r_Clock_Count_reg[4]/Q
                         net (fo=3, routed)           0.896     7.291    uart_tx/r_Clock_Count_reg_n_0_[4]
    SLICE_X110Y94        LUT5 (Prop_lut5_I1_O)        0.124     7.415 f  uart_tx/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.826     8.241    uart_tx/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X111Y93        LUT4 (Prop_lut4_I3_O)        0.152     8.393 f  uart_tx/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           0.470     8.863    uart_tx/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X111Y92        LUT4 (Prop_lut4_I0_O)        0.332     9.195 r  uart_tx/FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     9.195    uart_tx/FSM_sequential_r_SM_Main[2]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.685    13.449    uart_tx/CLK
    SLICE_X111Y92        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism              0.463    13.913    
                         clock uncertainty           -0.035    13.877    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.029    13.906    uart_tx/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -9.195    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 uart_tx/r_Clock_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.064ns (32.305%)  route 2.230ns (67.695%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.450ns = ( 13.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.865     5.939    uart_tx/CLK
    SLICE_X111Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456     6.395 f  uart_tx/r_Clock_Count_reg[4]/Q
                         net (fo=3, routed)           0.896     7.291    uart_tx/r_Clock_Count_reg_n_0_[4]
    SLICE_X110Y94        LUT5 (Prop_lut5_I1_O)        0.124     7.415 r  uart_tx/FSM_sequential_r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.826     8.241    uart_tx/FSM_sequential_r_SM_Main[2]_i_4_n_0
    SLICE_X111Y93        LUT4 (Prop_lut4_I3_O)        0.152     8.393 r  uart_tx/FSM_sequential_r_SM_Main[2]_i_2/O
                         net (fo=7, routed)           0.507     8.900    uart_tx/FSM_sequential_r_SM_Main[2]_i_2_n_0
    SLICE_X112Y94        LUT6 (Prop_lut6_I1_O)        0.332     9.232 r  uart_tx/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     9.232    uart_tx/r_Bit_Index[0]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.686    13.450    uart_tx/CLK
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Bit_Index_reg[0]/C
                         clock pessimism              0.463    13.914    
                         clock uncertainty           -0.035    13.878    
    SLICE_X112Y94        FDRE (Setup_fdre_C_D)        0.081    13.959    uart_tx/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         13.959    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  4.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/o_Tx_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.057%)  route 0.117ns (35.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.636     1.722    uart_tx/CLK
    SLICE_X112Y94        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  uart_tx/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=12, routed)          0.117     2.003    uart_tx/r_SM_Main[0]
    SLICE_X113Y94        LUT3 (Prop_lut3_I1_O)        0.045     2.048 r  uart_tx/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     2.048    uart_tx/o_Tx_Serial_i_1_n_0
    SLICE_X113Y94        FDRE                                         r  uart_tx/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.908     2.250    uart_tx/CLK
    SLICE_X113Y94        FDRE                                         r  uart_tx/o_Tx_Serial_reg/C
                         clock pessimism             -0.515     1.735    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.091     1.826    uart_tx/o_Tx_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.998%)  route 0.179ns (49.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.636     1.722    uart_tx/CLK
    SLICE_X111Y93        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  uart_tx/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=16, routed)          0.179     2.042    uart_tx/r_SM_Main[1]
    SLICE_X112Y93        LUT5 (Prop_lut5_I1_O)        0.045     2.087 r  uart_tx/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     2.087    uart_tx/r_Bit_Index[1]_i_1_n_0
    SLICE_X112Y93        FDRE                                         r  uart_tx/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.908     2.250    uart_tx/CLK
    SLICE_X112Y93        FDRE                                         r  uart_tx/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.120     1.858    uart_tx/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 debouncer_enable/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_enable/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.635     1.721    debouncer_enable/sysclk_IBUF_BUFG
    SLICE_X111Y92        FDRE                                         r  debouncer_enable/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.128     1.849 r  debouncer_enable/sync_0_reg/Q
                         net (fo=1, routed)           0.119     1.969    debouncer_enable/sync_0
    SLICE_X111Y92        FDRE                                         r  debouncer_enable/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.907     2.249    debouncer_enable/sysclk_IBUF_BUFG
    SLICE_X111Y92        FDRE                                         r  debouncer_enable/sync_1_reg/C
                         clock pessimism             -0.528     1.721    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.012     1.733    debouncer_enable/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_tx/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.532%)  route 0.148ns (41.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.636     1.722    uart_tx/CLK
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Bit_Index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  uart_tx/r_Bit_Index_reg[2]/Q
                         net (fo=4, routed)           0.148     2.034    uart_tx/r_Bit_Index_reg_n_0_[2]
    SLICE_X112Y94        LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  uart_tx/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     2.079    uart_tx/r_Bit_Index[2]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.908     2.250    uart_tx/CLK
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.121     1.843    uart_tx/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_tx/r_Tx_Data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Tx_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.636     1.722    uart_tx/CLK
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Tx_Data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  uart_tx/r_Tx_Data_reg[0]/Q
                         net (fo=2, routed)           0.148     2.034    uart_tx/r_Tx_Data_reg_n_0_[0]
    SLICE_X112Y94        LUT5 (Prop_lut5_I4_O)        0.045     2.079 r  uart_tx/r_Tx_Data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.079    uart_tx/r_Tx_Data[0]_i_1_n_0
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Tx_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.908     2.250    uart_tx/CLK
    SLICE_X112Y94        FDRE                                         r  uart_tx/r_Tx_Data_reg[0]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X112Y94        FDRE (Hold_fdre_C_D)         0.121     1.843    uart_tx/r_Tx_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 uart_tx/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Clock_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.517%)  route 0.185ns (49.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.636     1.722    uart_tx/CLK
    SLICE_X110Y93        FDRE                                         r  uart_tx/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  uart_tx/r_Clock_Count_reg[0]/Q
                         net (fo=7, routed)           0.185     2.048    uart_tx/r_Clock_Count_reg_n_0_[0]
    SLICE_X111Y94        LUT5 (Prop_lut5_I2_O)        0.048     2.096 r  uart_tx/r_Clock_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.096    uart_tx/r_Clock_Count[3]
    SLICE_X111Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.908     2.250    uart_tx/CLK
    SLICE_X111Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[3]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.107     1.845    uart_tx/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debouncer_enable/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debouncer_enable/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.633     1.719    debouncer_enable/sysclk_IBUF_BUFG
    SLICE_X110Y87        FDRE                                         r  debouncer_enable/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  debouncer_enable/count_reg[5]/Q
                         net (fo=2, routed)           0.062     1.922    debouncer_enable/count_reg[5]
    SLICE_X111Y87        LUT4 (Prop_lut4_I1_O)        0.045     1.967 r  debouncer_enable/led_trans_up_OBUF_inst_i_5/O
                         net (fo=2, routed)           0.063     2.030    debouncer_enable/led_trans_up_OBUF_inst_i_5_n_0
    SLICE_X111Y87        LUT6 (Prop_lut6_I1_O)        0.045     2.075 r  debouncer_enable/state_i_1/O
                         net (fo=1, routed)           0.000     2.075    debouncer_enable/state_i_1_n_0
    SLICE_X111Y87        FDRE                                         r  debouncer_enable/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.904     2.246    debouncer_enable/sysclk_IBUF_BUFG
    SLICE_X111Y87        FDRE                                         r  debouncer_enable/state_reg/C
                         clock pessimism             -0.514     1.732    
    SLICE_X111Y87        FDRE (Hold_fdre_C_D)         0.091     1.823    debouncer_enable/state_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.891%)  route 0.179ns (49.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.635     1.721    uart_tx/CLK
    SLICE_X111Y92        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141     1.862 f  uart_tx/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=15, routed)          0.179     2.042    uart_tx/r_SM_Main[2]
    SLICE_X111Y93        LUT4 (Prop_lut4_I3_O)        0.045     2.087 r  uart_tx/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     2.087    uart_tx/FSM_sequential_r_SM_Main[1]_i_1_n_0
    SLICE_X111Y93        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.908     2.250    uart_tx/CLK
    SLICE_X111Y93        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X111Y93        FDRE (Hold_fdre_C_D)         0.091     1.829    uart_tx/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart_tx/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.117%)  route 0.185ns (49.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.636     1.722    uart_tx/CLK
    SLICE_X110Y93        FDRE                                         r  uart_tx/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  uart_tx/r_Clock_Count_reg[0]/Q
                         net (fo=7, routed)           0.185     2.048    uart_tx/r_Clock_Count_reg_n_0_[0]
    SLICE_X111Y94        LUT4 (Prop_lut4_I1_O)        0.045     2.093 r  uart_tx/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.093    uart_tx/r_Clock_Count[2]
    SLICE_X111Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.908     2.250    uart_tx/CLK
    SLICE_X111Y94        FDRE                                         r  uart_tx/r_Clock_Count_reg[2]/C
                         clock pessimism             -0.512     1.738    
    SLICE_X111Y94        FDRE (Hold_fdre_C_D)         0.091     1.829    uart_tx/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 uart_tx/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.635     1.721    uart_tx/CLK
    SLICE_X111Y92        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDRE (Prop_fdre_C_Q)         0.141     1.862 f  uart_tx/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=15, routed)          0.180     2.043    uart_tx/r_SM_Main[2]
    SLICE_X111Y92        LUT4 (Prop_lut4_I2_O)        0.045     2.088 r  uart_tx/FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     2.088    uart_tx/FSM_sequential_r_SM_Main[2]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.907     2.249    uart_tx/CLK
    SLICE_X111Y92        FDRE                                         r  uart_tx/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism             -0.528     1.721    
    SLICE_X111Y92        FDRE (Hold_fdre_C_D)         0.091     1.812    uart_tx/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y86   debouncer_enable/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y88   debouncer_enable/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y88   debouncer_enable/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y89   debouncer_enable/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y89   debouncer_enable/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y89   debouncer_enable/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y89   debouncer_enable/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y90   debouncer_enable/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y86   debouncer_enable/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   debouncer_enable/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   debouncer_enable/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   debouncer_enable/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   debouncer_enable/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y87   debouncer_enable/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y87   debouncer_enable/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y87   debouncer_enable/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y87   debouncer_enable/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   debouncer_enable/state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   debouncer_enable/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y86   debouncer_enable/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   debouncer_enable/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   debouncer_enable/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   debouncer_enable/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y88   debouncer_enable/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y89   debouncer_enable/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y89   debouncer_enable/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y89   debouncer_enable/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y89   debouncer_enable/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y89   debouncer_enable/count_reg[14]/C



