{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734149293193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734149293193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 14 11:08:12 2024 " "Processing started: Sat Dec 14 11:08:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734149293193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734149293193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off non_forwarding -c non_forwarding " "Command: quartus_map --read_settings_files=on --write_settings_files=off non_forwarding -c non_forwarding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734149293193 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734149294624 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "EX_stage.sv(37) " "Verilog HDL Event Control warning at EX_stage.sv(37): Event Control contains a complex event expression" {  } { { "../00_src/EX/EX_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/EX_stage.sv" 37 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1734149294731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/ex_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/ex_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_stage " "Found entity 1: EX_stage" {  } { { "../00_src/EX/EX_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/EX_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294733 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "MA_stage.sv(65) " "Verilog HDL Event Control warning at MA_stage.sv(65): Event Control contains a complex event expression" {  } { { "../00_src/MA/MA_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/MA_stage.sv" 65 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1734149294746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/ma_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/ma_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MA_stage " "Found entity 1: MA_stage" {  } { { "../00_src/MA/MA_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/MA_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/non_forwarding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/non_forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 non_forwarding " "Found entity 1: non_forwarding" {  } { { "../00_src/non_forwarding.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/hazard_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/hazard_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detect " "Found entity 1: hazard_detect" {  } { { "../00_src/hazard_detect.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/hazard_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/wb/wb_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/wb/wb_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "../00_src/WB/WB_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/WB/WB_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/wb/mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/wb/mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../00_src/WB/mux_4to1.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/WB/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/pc_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/pc_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_gen " "Found entity 1: pc_gen" {  } { { "../00_src/MA/lsu/00_src/pc_gen.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/pc_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/output_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/output_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_bank " "Found entity 1: output_bank" {  } { { "../00_src/MA/lsu/00_src/output_bank.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/out_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/out_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "../00_src/MA/lsu/00_src/out_mux.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/out_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSU " "Found entity 1: LSU" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/input_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/input_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_bank " "Found entity 1: input_bank" {  } { { "../00_src/MA/lsu/00_src/input_bank.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../00_src/MA/lsu/00_src/dmem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decoder_2to4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decoder_2to4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "../00_src/MA/lsu/00_src/decoder_2to4.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/decoder_2to4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decode_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ma/lsu/00_src/decode_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_buf " "Found entity 1: decode_buf" {  } { { "../00_src/MA/lsu/00_src/decode_buf.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/decode_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/register_nor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/register_nor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_nor " "Found entity 1: register_nor" {  } { { "../00_src/IF/register_nor.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/register_nor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294907 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "pc_reg.sv(8) " "Verilog HDL Event Control warning at pc_reg.sv(8): Event Control contains a complex event expression" {  } { { "../00_src/IF/pc_reg.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/pc_reg.sv" 8 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1734149294916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../00_src/IF/pc_reg.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/pc_plus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/pc_plus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_plus4 " "Found entity 1: pc_plus4" {  } { { "../00_src/IF/pc_plus4.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/pc_plus4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../00_src/IF/imem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "../00_src/IF/IF_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/if/if_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/if/if_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_buf " "Found entity 1: IF_buf" {  } { { "../00_src/IF/IF_buf.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "../00_src/ID/immGen.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/immGen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/id_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/id_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "../00_src/ID/ID_stage.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/ID_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/id_buf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/id_buf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_buf " "Found entity 1: ID_buf" {  } { { "../00_src/ID/ID_buf.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/ID_buf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149294988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149294988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlunit " "Found entity 1: controlunit" {  } { { "../00_src/ID/controlunit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/controlunit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/regfile/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/regfile/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../00_src/ID/regfile/register.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/regfile/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/regfile/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../00_src/ID/regfile/regfile.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/regfile/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/regfile/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../00_src/ID/regfile/MUX2.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/MUX2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295033 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../00_src/ID/regfile/MUX.sv " "Entity \"MUX\" obtained from \"../00_src/ID/regfile/MUX.sv\" instead of from Quartus II megafunction library" {  } { { "../00_src/ID/regfile/MUX.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1734149295043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/regfile/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/regfile/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../00_src/ID/regfile/MUX.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/regfile/decoder_5to32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/regfile/decoder_5to32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "../00_src/ID/regfile/decoder_5to32.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/decoder_5to32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/brc/00_src/mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../00_src/ID/BRC/00_src/mux_2to1.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_32bit " "Found entity 1: cla_32bit" {  } { { "../00_src/ID/BRC/00_src/cla_32bit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/cla_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/cla_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "../00_src/ID/BRC/00_src/cla_4bit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/cla_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/id/brc/00_src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/id/brc/00_src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRC " "Found entity 1: BRC" {  } { { "../00_src/ID/BRC/00_src/BRC.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/BRC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "../00_src/EX/alu/xor_32bit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "../00_src/EX/alu/subtractor.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/sra.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sra.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "../00_src/EX/alu/sra.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/sra.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/sltu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sltu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sltu " "Found entity 1: sltu" {  } { { "../00_src/EX/alu/sltu.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/sltu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/slt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/slt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slt " "Found entity 1: slt" {  } { { "../00_src/EX/alu/slt.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/slt.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/slr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/slr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slr " "Found entity 1: slr" {  } { { "../00_src/EX/alu/slr.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/slr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "../00_src/EX/alu/sll.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/sll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/or_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/or_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "../00_src/EX/alu/or_32bit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/or_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../00_src/EX/alu/full_adder.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/and_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/and_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "../00_src/EX/alu/and_32bit.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/and_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../00_src/EX/alu/alu.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/ex/alu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/ex/alu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../00_src/EX/alu/adder.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/adder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr wrapper.sv(8) " "Verilog HDL Declaration information at wrapper.sv(8): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/wrapper.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734149295246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDG ledg wrapper.sv(9) " "Verilog HDL Declaration information at wrapper.sv(9): object \"LEDG\" differs only in case from object \"ledg\" in the same scope" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/wrapper.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1734149295246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ctmt/non_forwarding_fpga/00_src/wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ctmt/non_forwarding_fpga/00_src/wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149295247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149295247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WB_rd_wren non_forwarding.sv(109) " "Verilog HDL Implicit Net warning at non_forwarding.sv(109): created implicit net for \"WB_rd_wren\"" {  } { { "../00_src/non_forwarding.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734149295247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_ACK LSU.sv(49) " "Verilog HDL Implicit Net warning at LSU.sv(49): created implicit net for \"o_ACK\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734149295247 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734149295463 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "42 32 wrapper.sv(30) " "Verilog HDL assignment warning at wrapper.sv(30): truncated value with size 42 to match size of target (32)" {  } { { "../00_src/wrapper.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/wrapper.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734149295481 "|wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "non_forwarding non_forwarding:dut " "Elaborating entity \"non_forwarding\" for hierarchy \"non_forwarding:dut\"" {  } { { "../00_src/wrapper.sv" "dut" { Text "D:/CTMT/non_forwarding_fpga/00_src/wrapper.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage non_forwarding:dut\|IF_stage:IF_block " "Elaborating entity \"IF_stage\" for hierarchy \"non_forwarding:dut\|IF_stage:IF_block\"" {  } { { "../00_src/non_forwarding.sv" "IF_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 non_forwarding:dut\|IF_stage:IF_block\|mux_2to1:mux_pc_sel " "Elaborating entity \"mux_2to1\" for hierarchy \"non_forwarding:dut\|IF_stage:IF_block\|mux_2to1:mux_pc_sel\"" {  } { { "../00_src/IF/IF_stage.sv" "mux_pc_sel" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg non_forwarding:dut\|IF_stage:IF_block\|pc_reg:pc_reg_block " "Elaborating entity \"pc_reg\" for hierarchy \"non_forwarding:dut\|IF_stage:IF_block\|pc_reg:pc_reg_block\"" {  } { { "../00_src/IF/IF_stage.sv" "pc_reg_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_plus4 non_forwarding:dut\|IF_stage:IF_block\|pc_plus4:pc_plus4_block " "Elaborating entity \"pc_plus4\" for hierarchy \"non_forwarding:dut\|IF_stage:IF_block\|pc_plus4:pc_plus4_block\"" {  } { { "../00_src/IF/IF_stage.sv" "pc_plus4_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem non_forwarding:dut\|IF_stage:IF_block\|imem:imem_block " "Elaborating entity \"imem\" for hierarchy \"non_forwarding:dut\|IF_stage:IF_block\|imem:imem_block\"" {  } { { "../00_src/IF/IF_stage.sv" "imem_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_stage.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295575 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1451 0 2047 imem.sv(15) " "Verilog HDL warning at imem.sv(15): number of words (1451) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../00_src/IF/imem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1734149295595 "|wrapper|non_forwarding:dut|IF_stage:IF_block|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.sv(11) " "Net \"mem.data_a\" at imem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/IF/imem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734149295713 "|wrapper|non_forwarding:dut|IF_stage:IF_block|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.sv(11) " "Net \"mem.waddr_a\" at imem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/IF/imem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734149295713 "|wrapper|non_forwarding:dut|IF_stage:IF_block|imem:imem_block"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.sv(11) " "Net \"mem.we_a\" at imem.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../00_src/IF/imem.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/imem.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734149295714 "|wrapper|non_forwarding:dut|IF_stage:IF_block|imem:imem_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_buf non_forwarding:dut\|IF_buf:IF_buf_block " "Elaborating entity \"IF_buf\" for hierarchy \"non_forwarding:dut\|IF_buf:IF_buf_block\"" {  } { { "../00_src/non_forwarding.sv" "IF_buf_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nor non_forwarding:dut\|IF_buf:IF_buf_block\|register_nor:inst_delay " "Elaborating entity \"register_nor\" for hierarchy \"non_forwarding:dut\|IF_buf:IF_buf_block\|register_nor:inst_delay\"" {  } { { "../00_src/IF/IF_buf.sv" "inst_delay" { Text "D:/CTMT/non_forwarding_fpga/00_src/IF/IF_buf.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage non_forwarding:dut\|ID_stage:ID_stage_block " "Elaborating entity \"ID_stage\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\"" {  } { { "../00_src/non_forwarding.sv" "ID_stage_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile non_forwarding:dut\|ID_stage:ID_stage_block\|regfile:regfile_block " "Elaborating entity \"regfile\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\"" {  } { { "../00_src/ID/ID_stage.sv" "regfile_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/ID_stage.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 non_forwarding:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|MUX2:rdaddr_en " "Elaborating entity \"MUX2\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|MUX2:rdaddr_en\"" {  } { { "../00_src/ID/regfile/regfile.sv" "rdaddr_en" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/regfile.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 non_forwarding:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|decoder_5to32:decoder5_32 " "Elaborating entity \"decoder_5to32\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|decoder_5to32:decoder5_32\"" {  } { { "../00_src/ID/regfile/regfile.sv" "decoder5_32" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/regfile.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register non_forwarding:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|register:register_loop\[0\].register_inst " "Elaborating entity \"register\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|register:register_loop\[0\].register_inst\"" {  } { { "../00_src/ID/regfile/regfile.sv" "register_loop\[0\].register_inst" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/regfile.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX non_forwarding:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|MUX:muxA " "Elaborating entity \"MUX\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|regfile:regfile_block\|MUX:muxA\"" {  } { { "../00_src/ID/regfile/regfile.sv" "muxA" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/regfile/regfile.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen non_forwarding:dut\|ID_stage:ID_stage_block\|immGen:immGen_block " "Elaborating entity \"immGen\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|immGen:immGen_block\"" {  } { { "../00_src/ID/ID_stage.sv" "immGen_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/ID_stage.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRC non_forwarding:dut\|ID_stage:ID_stage_block\|BRC:BRC_block " "Elaborating entity \"BRC\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|BRC:BRC_block\"" {  } { { "../00_src/ID/ID_stage.sv" "BRC_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/ID_stage.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_32bit non_forwarding:dut\|ID_stage:ID_stage_block\|BRC:BRC_block\|cla_32bit:sub_block " "Elaborating entity \"cla_32bit\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|BRC:BRC_block\|cla_32bit:sub_block\"" {  } { { "../00_src/ID/BRC/00_src/BRC.sv" "sub_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/BRC.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149295993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit non_forwarding:dut\|ID_stage:ID_stage_block\|BRC:BRC_block\|cla_32bit:sub_block\|cla_4bit:cla_loop\[0\].cla " "Elaborating entity \"cla_4bit\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|BRC:BRC_block\|cla_32bit:sub_block\|cla_4bit:cla_loop\[0\].cla\"" {  } { { "../00_src/ID/BRC/00_src/cla_32bit.sv" "cla_loop\[0\].cla" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/cla_32bit.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 non_forwarding:dut\|ID_stage:ID_stage_block\|BRC:BRC_block\|mux_2to1:mux_block " "Elaborating entity \"mux_2to1\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|BRC:BRC_block\|mux_2to1:mux_block\"" {  } { { "../00_src/ID/BRC/00_src/BRC.sv" "mux_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/BRC/00_src/BRC.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit non_forwarding:dut\|ID_stage:ID_stage_block\|controlunit:controlunit " "Elaborating entity \"controlunit\" for hierarchy \"non_forwarding:dut\|ID_stage:ID_stage_block\|controlunit:controlunit\"" {  } { { "../00_src/ID/ID_stage.sv" "controlunit" { Text "D:/CTMT/non_forwarding_fpga/00_src/ID/ID_stage.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_buf non_forwarding:dut\|ID_buf:ID_buf_block " "Elaborating entity \"ID_buf\" for hierarchy \"non_forwarding:dut\|ID_buf:ID_buf_block\"" {  } { { "../00_src/non_forwarding.sv" "ID_buf_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_stage non_forwarding:dut\|EX_stage:EX_stage_block " "Elaborating entity \"EX_stage\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\"" {  } { { "../00_src/non_forwarding.sv" "EX_stage_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block " "Elaborating entity \"alu\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\"" {  } { { "../00_src/EX/EX_stage.sv" "alu_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/EX_stage.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|adder:add_unit " "Elaborating entity \"adder\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|adder:add_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "add_unit" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|adder:add_unit\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|adder:add_unit\|full_adder:fa0\"" {  } { { "../00_src/EX/alu/adder.sv" "fa0" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/adder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|subtractor:sub_unit " "Elaborating entity \"subtractor\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|subtractor:sub_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "sub_unit" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|slt:slt_unit " "Elaborating entity \"slt\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|slt:slt_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "slt_unit" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sltu non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sltu:sltu_unit " "Elaborating entity \"sltu\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sltu:sltu_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "sltu_unit" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|xor_32bit:xor_unit " "Elaborating entity \"xor_32bit\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|xor_32bit:xor_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "xor_unit" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|or_32bit:or_unit " "Elaborating entity \"or_32bit\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|or_32bit:or_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "or_unit" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|and_32bit:and_unit " "Elaborating entity \"and_32bit\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|and_32bit:and_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "and_unit" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sll:sll_unit " "Elaborating entity \"sll\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sll:sll_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "sll_unit" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slr non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|slr:slr_unit " "Elaborating entity \"slr\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|slr:slr_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "slr_unit" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sra:sra_unit " "Elaborating entity \"sra\" for hierarchy \"non_forwarding:dut\|EX_stage:EX_stage_block\|alu:alu_block\|sra:sra_unit\"" {  } { { "../00_src/EX/alu/alu.sv" "sra_unit" { Text "D:/CTMT/non_forwarding_fpga/00_src/EX/alu/alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA_stage non_forwarding:dut\|MA_stage:MA_stage_block " "Elaborating entity \"MA_stage\" for hierarchy \"non_forwarding:dut\|MA_stage:MA_stage_block\"" {  } { { "../00_src/non_forwarding.sv" "MA_stage_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSU non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block " "Elaborating entity \"LSU\" for hierarchy \"non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\"" {  } { { "../00_src/MA/MA_stage.sv" "lsu_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/MA_stage.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_bank non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff " "Elaborating entity \"input_bank\" for hierarchy \"non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "input_buff" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_nor non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\|register_nor:buttons_buf " "Elaborating entity \"register_nor\" for hierarchy \"non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\|register_nor:buttons_buf\"" {  } { { "../00_src/MA/lsu/00_src/input_bank.sv" "buttons_buf" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\|mux_4to1:mux " "Elaborating entity \"mux_4to1\" for hierarchy \"non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|input_bank:input_buff\|mux_4to1:mux\"" {  } { { "../00_src/MA/lsu/00_src/input_bank.sv" "mux" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/input_bank.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_buf non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|decode_buf:sel_buf " "Elaborating entity \"decode_buf\" for hierarchy \"non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|decode_buf:sel_buf\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "sel_buf" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_bank non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|output_bank:output_buf " "Elaborating entity \"output_bank\" for hierarchy \"non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|output_bank:output_buf\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "output_buf" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_word output_bank.sv(34) " "Verilog HDL or VHDL warning at output_bank.sv(34): object \"addr_word\" assigned a value but never read" {  } { { "../00_src/MA/lsu/00_src/output_bank.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734149296893 "|non_forwarding|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "output_bank.sv(55) " "Verilog HDL Case Statement warning at output_bank.sv(55): incomplete case statement has no default case item" {  } { { "../00_src/MA/lsu/00_src/output_bank.sv" "" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/output_bank.sv" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1734149296893 "|non_forwarding|MA_stage:MA_stage_block|LSU:lsu_block|output_bank:output_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|dmem:dmem_bank " "Elaborating entity \"dmem\" for hierarchy \"non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|dmem:dmem_bank\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "dmem_bank" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_mux non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|out_mux:mux_out_data " "Elaborating entity \"out_mux\" for hierarchy \"non_forwarding:dut\|MA_stage:MA_stage_block\|LSU:lsu_block\|out_mux:mux_out_data\"" {  } { { "../00_src/MA/lsu/00_src/LSU.sv" "mux_out_data" { Text "D:/CTMT/non_forwarding_fpga/00_src/MA/lsu/00_src/LSU.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_stage non_forwarding:dut\|WB_stage:WB_stage_block " "Elaborating entity \"WB_stage\" for hierarchy \"non_forwarding:dut\|WB_stage:WB_stage_block\"" {  } { { "../00_src/non_forwarding.sv" "WB_stage_block" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149296989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detect non_forwarding:dut\|hazard_detect:hazard_detect_inst " "Elaborating entity \"hazard_detect\" for hierarchy \"non_forwarding:dut\|hazard_detect:hazard_detect_inst\"" {  } { { "../00_src/non_forwarding.sv" "hazard_detect_inst" { Text "D:/CTMT/non_forwarding_fpga/00_src/non_forwarding.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149297005 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "non_forwarding:dut\|IF_stage:IF_block\|imem:imem_block\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"non_forwarding:dut\|IF_stage:IF_block\|imem:imem_block\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734149311958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734149311958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734149311958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734149311958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734149311958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734149311958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734149311958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734149311958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734149311958 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/non_forwarding.ram0_imem_37c714.hdl.mif " "Parameter INIT_FILE set to db/non_forwarding.ram0_imem_37c714.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1734149311958 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1734149311958 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1734149311958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "non_forwarding:dut\|IF_stage:IF_block\|imem:imem_block\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"non_forwarding:dut\|IF_stage:IF_block\|imem:imem_block\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "non_forwarding:dut\|IF_stage:IF_block\|imem:imem_block\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"non_forwarding:dut\|IF_stage:IF_block\|imem:imem_block\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/non_forwarding.ram0_imem_37c714.hdl.mif " "Parameter \"INIT_FILE\" = \"db/non_forwarding.ram0_imem_37c714.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734149312212 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734149312212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu71 " "Found entity 1: altsyncram_pu71" {  } { { "db/altsyncram_pu71.tdf" "" { Text "D:/CTMT/non_forwarding_fpga/15_kit/db/altsyncram_pu71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734149312349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734149312349 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/CTMT/non_forwarding_fpga/15_kit/db/non_forwarding.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/CTMT/non_forwarding_fpga/15_kit/db/non_forwarding.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1734149312385 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/CTMT/non_forwarding_fpga/15_kit/db/non_forwarding.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/CTMT/non_forwarding_fpga/15_kit/db/non_forwarding.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1734149312390 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1734149313874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CTMT/non_forwarding_fpga/15_kit/output_files/non_forwarding.map.smsg " "Generated suppressed messages file D:/CTMT/non_forwarding_fpga/15_kit/output_files/non_forwarding.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1734149329182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734149329901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734149329901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10431 " "Implemented 10431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734149330843 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734149330843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10293 " "Implemented 10293 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734149330843 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734149330843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734149330843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734149330906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 14 11:08:50 2024 " "Processing ended: Sat Dec 14 11:08:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734149330906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734149330906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734149330906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734149330906 ""}
