Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sun Oct 13 16:50:48 2019
| Host             : PC-20180520MDXC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file pps_out2_power_routed.rpt -pb pps_out2_power_summary_routed.pb -rpx pps_out2_power_routed.rpx
| Design           : pps_out2
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.238        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.166        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.8         |
| Junction Temperature (C) | 26.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        5 |       --- |             --- |
| Slice Logic              |     0.006 |      675 |       --- |             --- |
|   LUT as Logic           |     0.005 |      192 |     20800 |            0.92 |
|   LUT as Distributed RAM |    <0.001 |       48 |      9600 |            0.50 |
|   CARRY4                 |    <0.001 |       47 |      8150 |            0.58 |
|   Register               |    <0.001 |      208 |     41600 |            0.50 |
|   Others                 |     0.000 |        7 |       --- |             --- |
| Signals                  |     0.007 |      414 |       --- |             --- |
| MMCM                     |     0.123 |        1 |         5 |           20.00 |
| I/O                      |     0.023 |        4 |       106 |            3.77 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.238 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.020 |      0.010 |
| Vccaux    |       1.800 |     0.081 |       0.069 |      0.013 |
| Vcco33    |       3.300 |     0.008 |       0.007 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+-------------------------------------+-----------------+
| Clock                    | Domain                              | Constraint (ns) |
+--------------------------+-------------------------------------+-----------------+
| CLK_400_out/inst/clk_in1 | CLK_IBUF                            |            10.0 |
| clk_400M_clk_wiz_0       | CLK_400_out/inst/clk_400M_clk_wiz_0 |             2.5 |
| clkfbout_clk_wiz_0       | CLK_400_out/inst/clkfbout_clk_wiz_0 |            10.0 |
+--------------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| pps_out2                   |     0.166 |
|   CLK_400_out              |     0.124 |
|     inst                   |     0.124 |
|   pps_1hz                  |     0.002 |
|   pps_adjust               |     0.017 |
|     memory_H_reg_0_3_0_5   |    <0.001 |
|     memory_H_reg_0_3_12_17 |    <0.001 |
|     memory_H_reg_0_3_18_23 |    <0.001 |
|     memory_H_reg_0_3_24_29 |    <0.001 |
|     memory_H_reg_0_3_30_30 |    <0.001 |
|     memory_H_reg_0_3_6_11  |    <0.001 |
|     memory_T_reg_0_3_0_5   |    <0.001 |
|     memory_T_reg_0_3_12_17 |    <0.001 |
|     memory_T_reg_0_3_18_23 |    <0.001 |
|     memory_T_reg_0_3_24_29 |    <0.001 |
|     memory_T_reg_0_3_30_30 |    <0.001 |
|     memory_T_reg_0_3_6_11  |    <0.001 |
+----------------------------+-----------+


