{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737907270610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737907270610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 17:01:10 2025 " "Processing started: Sun Jan 26 17:01:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737907270610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907270610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907270610 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737907270794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737907270794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_loop_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_loop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_loop_tb-rtl " "Found design unit 1: spi_loop_tb-rtl" {  } { { "spi_loop_tb.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_loop_tb.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275022 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_loop_tb " "Found entity 1: spi_loop_tb" {  } { { "spi_loop_tb.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_loop_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_FSM-rtl " "Found design unit 1: spi_FSM-rtl" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275023 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_FSM " "Found entity 1: spi_FSM" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_core-rtl " "Found design unit 1: spi_core-rtl" {  } { { "spi_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_core.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275024 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_core " "Found entity 1: spi_core" {  } { { "spi_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_core.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-arc " "Found design unit 1: main-arc" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275025 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_FSM-FSM " "Found design unit 1: cordic_FSM-FSM" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275026 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_FSM " "Found entity 1: cordic_FSM" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_core-core " "Found design unit 1: cordic_core-core" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275027 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_core " "Found entity 1: cordic_core" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_heartbeat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_heartbeat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink_heartbeat-Behavioral " "Found design unit 1: blink_heartbeat-Behavioral" {  } { { "blink_heartbeat.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/blink_heartbeat.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275028 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink_heartbeat " "Found entity 1: blink_heartbeat" {  } { { "blink_heartbeat.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/blink_heartbeat.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737907275028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737907275050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_FSM spi_FSM:spi0 " "Elaborating entity \"spi_FSM\" for hierarchy \"spi_FSM:spi0\"" {  } { { "main.vhd" "spi0" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907275051 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(122) " "VHDL Process Statement warning at spi_FSM.vhd(122): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(129) " "VHDL Process Statement warning at spi_FSM.vhd(129): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(135) " "VHDL Process Statement warning at spi_FSM.vhd(135): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(142) " "VHDL Process Statement warning at spi_FSM.vhd(142): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataOut spi_FSM.vhd(149) " "VHDL Process Statement warning at spi_FSM.vhd(149): signal \"dataOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done spi_FSM.vhd(159) " "VHDL Process Statement warning at spi_FSM.vhd(159): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_out spi_FSM.vhd(171) " "VHDL Process Statement warning at spi_FSM.vhd(171): signal \"x_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_out spi_FSM.vhd(177) " "VHDL Process Statement warning at spi_FSM.vhd(177): signal \"y_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out spi_FSM.vhd(183) " "VHDL Process Statement warning at spi_FSM.vhd(183): signal \"z_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataIn spi_FSM.vhd(108) " "VHDL Process Statement warning at spi_FSM.vhd(108): inferring latch(es) for signal or variable \"dataIn\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start spi_FSM.vhd(108) " "VHDL Process Statement warning at spi_FSM.vhd(108): inferring latch(es) for signal or variable \"start\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_in spi_FSM.vhd(108) " "VHDL Process Statement warning at spi_FSM.vhd(108): inferring latch(es) for signal or variable \"x_in\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_in spi_FSM.vhd(108) " "VHDL Process Statement warning at spi_FSM.vhd(108): inferring latch(es) for signal or variable \"y_in\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_in spi_FSM.vhd(108) " "VHDL Process Statement warning at spi_FSM.vhd(108): inferring latch(es) for signal or variable \"z_in\", which holds its previous value in one or more paths through the process" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[0\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[0\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[1\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[1\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[2\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[2\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[3\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[3\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[4\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[4\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[5\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[5\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[6\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[6\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275052 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[7\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[7\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[8\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[8\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[9\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[9\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[10\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[10\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[11\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[11\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[12\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[12\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[13\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[13\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[14\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[14\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[15\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[15\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[16\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[16\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[17\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[17\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[18\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[18\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in\[19\] spi_FSM.vhd(108) " "Inferred latch for \"z_in\[19\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[0\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[0\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[1\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[1\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[2\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[2\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[3\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[3\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[4\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[4\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[5\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[5\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[6\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[6\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[7\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[7\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[8\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[8\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[9\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[9\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[10\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[10\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[11\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[11\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[12\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[12\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[13\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[13\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[14\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[14\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in\[15\] spi_FSM.vhd(108) " "Inferred latch for \"y_in\[15\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[0\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[0\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[1\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[1\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[2\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[2\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[3\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[3\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[4\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[4\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[5\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[5\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[6\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[6\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[7\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[7\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[8\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[8\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[9\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[9\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[10\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[10\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[11\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[11\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[12\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[12\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[13\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[13\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[14\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[14\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in\[15\] spi_FSM.vhd(108) " "Inferred latch for \"x_in\[15\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start spi_FSM.vhd(108) " "Inferred latch for \"start\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275053 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[0\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[0\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[1\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[1\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[2\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[2\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[3\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[3\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[4\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[4\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[5\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[5\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[6\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[6\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[7\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[7\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[8\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[8\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[9\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[9\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[10\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[10\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[11\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[11\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[12\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[12\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[13\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[13\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[14\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[14\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[15\] spi_FSM.vhd(108) " "Inferred latch for \"dataIn\[15\]\" at spi_FSM.vhd(108)" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 "|main|spi_FSM:spi0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blink_heartbeat spi_FSM:spi0\|blink_heartbeat:blink_hb " "Elaborating entity \"blink_heartbeat\" for hierarchy \"spi_FSM:spi0\|blink_heartbeat:blink_hb\"" {  } { { "spi_FSM.vhd" "blink_hb" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907275054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_FSM spi_FSM:spi0\|cordic_FSM:cordic " "Elaborating entity \"cordic_FSM\" for hierarchy \"spi_FSM:spi0\|cordic_FSM:cordic\"" {  } { { "spi_FSM.vhd" "cordic" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907275055 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_loop cordic_FSM.vhd(125) " "VHDL Process Statement warning at cordic_FSM.vhd(125): signal \"index_loop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275056 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_input cordic_FSM.vhd(126) " "VHDL Process Statement warning at cordic_FSM.vhd(126): signal \"x_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275056 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_input cordic_FSM.vhd(127) " "VHDL Process Statement warning at cordic_FSM.vhd(127): signal \"y_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275056 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_input cordic_FSM.vhd(128) " "VHDL Process Statement warning at cordic_FSM.vhd(128): signal \"z_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275056 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_input cordic_FSM.vhd(129) " "VHDL Process Statement warning at cordic_FSM.vhd(129): signal \"z_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275056 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_out_c cordic_FSM.vhd(131) " "VHDL Process Statement warning at cordic_FSM.vhd(131): signal \"x_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275056 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_out_c cordic_FSM.vhd(132) " "VHDL Process Statement warning at cordic_FSM.vhd(132): signal \"y_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275056 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out_c cordic_FSM.vhd(133) " "VHDL Process Statement warning at cordic_FSM.vhd(133): signal \"z_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275056 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out_c cordic_FSM.vhd(134) " "VHDL Process Statement warning at cordic_FSM.vhd(134): signal \"z_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_loop cordic_FSM.vhd(136) " "VHDL Process Statement warning at cordic_FSM.vhd(136): signal \"index_loop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_loop cordic_FSM.vhd(153) " "VHDL Process Statement warning at cordic_FSM.vhd(153): signal \"index_loop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_out_c cordic_FSM.vhd(161) " "VHDL Process Statement warning at cordic_FSM.vhd(161): signal \"x_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_out_c cordic_FSM.vhd(162) " "VHDL Process Statement warning at cordic_FSM.vhd(162): signal \"y_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_out_c cordic_FSM.vhd(163) " "VHDL Process Statement warning at cordic_FSM.vhd(163): signal \"z_out_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sgn cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"sgn\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_core cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"start_core\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done_flag cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"done_flag\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_in_c cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"x_in_c\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_in_c cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"y_in_c\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_in_c cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"z_in_c\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "index cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"index\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_output cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"x_output\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_output cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"y_output\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_output cordic_FSM.vhd(107) " "VHDL Process Statement warning at cordic_FSM.vhd(107): inferring latch(es) for signal or variable \"z_output\", which holds its previous value in one or more paths through the process" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[16\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[16\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[17\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[17\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[18\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[18\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_output\[19\] cordic_FSM.vhd(107) " "Inferred latch for \"z_output\[19\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275057 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_output\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"y_output\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_output\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"x_output\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"index\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"index\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"index\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"index\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"index\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275058 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[16\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[16\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[17\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[17\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[18\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[18\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_in_c\[19\] cordic_FSM.vhd(107) " "Inferred latch for \"z_in_c\[19\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_in_c\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"y_in_c\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[0\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[0\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[1\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[1\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[2\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[2\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[3\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[3\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[4\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[4\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[5\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[5\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[6\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[6\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[7\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[7\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[8\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[8\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[9\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[9\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[10\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[10\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[11\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[11\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[12\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[12\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275059 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[13\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[13\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275060 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[14\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[14\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275060 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_in_c\[15\] cordic_FSM.vhd(107) " "Inferred latch for \"x_in_c\[15\]\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275060 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done_flag cordic_FSM.vhd(107) " "Inferred latch for \"done_flag\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275060 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_core cordic_FSM.vhd(107) " "Inferred latch for \"start_core\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275060 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sgn cordic_FSM.vhd(107) " "Inferred latch for \"sgn\" at cordic_FSM.vhd(107)" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275060 "|main|spi_FSM:spi0|cordic_FSM:cordic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_core spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core " "Elaborating entity \"cordic_core\" for hierarchy \"spi_FSM:spi0\|cordic_FSM:cordic\|cordic_core:core\"" {  } { { "cordic_FSM.vhd" "core" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907275060 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sgn cordic_core.vhd(96) " "VHDL Process Statement warning at cordic_core.vhd(96): signal \"sgn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275061 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in cordic_core.vhd(97) " "VHDL Process Statement warning at cordic_core.vhd(97): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275061 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_in cordic_core.vhd(97) " "VHDL Process Statement warning at cordic_core.vhd(97): signal \"y_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275061 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(97) " "VHDL Process Statement warning at cordic_core.vhd(97): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275061 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_in cordic_core.vhd(98) " "VHDL Process Statement warning at cordic_core.vhd(98): signal \"y_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275061 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in cordic_core.vhd(98) " "VHDL Process Statement warning at cordic_core.vhd(98): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275061 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(98) " "VHDL Process Statement warning at cordic_core.vhd(98): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275061 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_in cordic_core.vhd(99) " "VHDL Process Statement warning at cordic_core.vhd(99): signal \"z_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275061 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(99) " "VHDL Process Statement warning at cordic_core.vhd(99): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in cordic_core.vhd(101) " "VHDL Process Statement warning at cordic_core.vhd(101): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_in cordic_core.vhd(101) " "VHDL Process Statement warning at cordic_core.vhd(101): signal \"y_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(101) " "VHDL Process Statement warning at cordic_core.vhd(101): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_in cordic_core.vhd(102) " "VHDL Process Statement warning at cordic_core.vhd(102): signal \"y_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in cordic_core.vhd(102) " "VHDL Process Statement warning at cordic_core.vhd(102): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(102) " "VHDL Process Statement warning at cordic_core.vhd(102): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_in cordic_core.vhd(103) " "VHDL Process Statement warning at cordic_core.vhd(103): signal \"z_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "index_core cordic_core.vhd(103) " "VHDL Process Statement warning at cordic_core.vhd(103): signal \"index_core\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done_core_flag cordic_core.vhd(84) " "VHDL Process Statement warning at cordic_core.vhd(84): inferring latch(es) for signal or variable \"done_core_flag\", which holds its previous value in one or more paths through the process" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_out cordic_core.vhd(84) " "VHDL Process Statement warning at cordic_core.vhd(84): inferring latch(es) for signal or variable \"x_out\", which holds its previous value in one or more paths through the process" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_out cordic_core.vhd(84) " "VHDL Process Statement warning at cordic_core.vhd(84): inferring latch(es) for signal or variable \"y_out\", which holds its previous value in one or more paths through the process" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "z_out cordic_core.vhd(84) " "VHDL Process Statement warning at cordic_core.vhd(84): inferring latch(es) for signal or variable \"z_out\", which holds its previous value in one or more paths through the process" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[0\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[0\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[1\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[1\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[2\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[2\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[3\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[3\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[4\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[4\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[5\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[5\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[6\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[6\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[7\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[7\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[8\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[8\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[9\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[9\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[10\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[10\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[11\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[11\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[12\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[12\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[13\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[13\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[14\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[14\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[15\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[15\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[16\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[16\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[17\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[17\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[18\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[18\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out\[19\] cordic_core.vhd(84) " "Inferred latch for \"z_out\[19\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[0\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[0\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[1\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[1\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[2\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[2\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[3\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[3\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[4\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[4\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[5\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[5\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[6\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[6\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275062 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[7\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[7\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[8\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[8\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[9\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[9\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[10\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[10\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[11\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[11\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[12\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[12\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[13\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[13\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[14\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[14\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_out\[15\] cordic_core.vhd(84) " "Inferred latch for \"y_out\[15\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[0\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[0\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[1\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[1\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[2\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[2\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[3\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[3\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[4\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[4\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[5\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[5\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[6\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[6\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[7\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[7\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[8\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[8\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[9\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[9\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[10\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[10\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[11\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[11\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[12\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[12\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[13\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[13\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[14\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[14\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_out\[15\] cordic_core.vhd(84) " "Inferred latch for \"x_out\[15\]\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done_core_flag cordic_core.vhd(84) " "Inferred latch for \"done_core_flag\" at cordic_core.vhd(84)" {  } { { "cordic_core.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_core.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275063 "|main|spi_FSM:spi0|cordic_FSM:cordic|cordic_core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_core spi_FSM:spi0\|spi_core:spi " "Elaborating entity \"spi_core\" for hierarchy \"spi_FSM:spi0\|spi_core:spi\"" {  } { { "spi_FSM.vhd" "spi" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907275064 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[12\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[12\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737907275441 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1737907275441 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737907275441 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1737907275441 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[15\] " "Latch spi_FSM:spi0\|dataIn\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275442 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[14\] " "Latch spi_FSM:spi0\|dataIn\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275442 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|cordic_FSM:cordic\|done_flag " "Latch spi_FSM:spi0\|cordic_FSM:cordic\|done_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|cordic_FSM:cordic\|state.DONE" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275442 ""}  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[13\] " "Latch spi_FSM:spi0\|dataIn\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275442 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|start " "Latch spi_FSM:spi0\|start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.START_CORDIC " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.START_CORDIC" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275442 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275442 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[12\] " "Latch spi_FSM:spi0\|dataIn\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275443 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|cordic_FSM:cordic\|sgn " "Latch spi_FSM:spi0\|cordic_FSM:cordic\|sgn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|cordic_FSM:cordic\|state.LOAD_DATA" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275443 ""}  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|cordic_FSM:cordic\|start_core " "Latch spi_FSM:spi0\|cordic_FSM:cordic\|start_core has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|cordic_FSM:cordic\|state.START_STATE " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|cordic_FSM:cordic\|state.START_STATE" {  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 55 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275443 ""}  } { { "cordic_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/cordic_FSM.vhd" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[11\] " "Latch spi_FSM:spi0\|dataIn\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275443 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[10\] " "Latch spi_FSM:spi0\|dataIn\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275443 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[9\] " "Latch spi_FSM:spi0\|dataIn\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275443 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[8\] " "Latch spi_FSM:spi0\|dataIn\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275443 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[7\] " "Latch spi_FSM:spi0\|dataIn\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275443 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[6\] " "Latch spi_FSM:spi0\|dataIn\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275443 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[5\] " "Latch spi_FSM:spi0\|dataIn\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275443 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275443 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[4\] " "Latch spi_FSM:spi0\|dataIn\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275444 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[3\] " "Latch spi_FSM:spi0\|dataIn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275444 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[2\] " "Latch spi_FSM:spi0\|dataIn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275444 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[1\] " "Latch spi_FSM:spi0\|dataIn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_PATH " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_PATH" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275444 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275444 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "spi_FSM:spi0\|dataIn\[0\] " "Latch spi_FSM:spi0\|dataIn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_FSM:spi0\|state.WRITE_X " "Ports D and ENA on the latch are fed by the same signal spi_FSM:spi0\|state.WRITE_X" {  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737907275444 ""}  } { { "spi_FSM.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/spi_FSM.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737907275444 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[12\]~synth " "Node \"ARDUINO_IO\[12\]~synth\"" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737907275522 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737907275522 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907275522 "|main|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907275522 "|main|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907275522 "|main|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907275522 "|main|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907275522 "|main|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907275522 "|main|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737907275522 "|main|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737907275522 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737907275581 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737907275744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737907275847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737907275847 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737907275883 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737907275883 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.vhd" "" { Text "C:/Users/stefa/Desktop/_QUARTUS PROJECTS/PROGETTO_ELIA_CORDIC/main.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737907275883 "|main|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737907275883 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "605 " "Implemented 605 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737907275885 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737907275885 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737907275885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "576 " "Implemented 576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737907275885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737907275885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737907275907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 17:01:15 2025 " "Processing ended: Sun Jan 26 17:01:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737907275907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737907275907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737907275907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737907275907 ""}
