// Seed: 2262255410
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_6 = id_4;
  always
  `define pp_7 0
  module_0(
      id_4, id_6
  );
  wire id_8;
  always `pp_7 <= {1 == 1 == id_3, id_1, 1, 1'b0};
endmodule
