

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_pmc.h</div>  </div>
</div>
<div class="contents">
<a href="at91__pmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00040"></a>00040 <span class="comment">/*</span>
<a name="l00041"></a>00041 <span class="comment"> * Copyright (C) 2005-2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00044"></a>00044 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00045"></a>00045 <span class="comment"> * are met:</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00048"></a>00048 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00049"></a>00049 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00050"></a>00050 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00051"></a>00051 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00052"></a>00052 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00053"></a>00053 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00054"></a>00054 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00055"></a>00055 <span class="comment"> *</span>
<a name="l00056"></a>00056 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00057"></a>00057 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00058"></a>00058 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00059"></a>00059 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00060"></a>00060 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00061"></a>00061 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00062"></a>00062 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00063"></a>00063 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00064"></a>00064 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00065"></a>00065 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00066"></a>00066 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00067"></a>00067 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00068"></a>00068 <span class="comment"> *</span>
<a name="l00069"></a>00069 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00070"></a>00070 <span class="comment"> */</span>
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 <span class="preprocessor">#ifndef AT91_PMC_H</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define AT91_PMC_H</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00076"></a>00076 <span class="comment">/*\{*/</span>
<a name="l00077"></a><a class="code" href="at91__pmc_8h.html#ac57935782ff7a5f9fa5a901c53807896">00077</a> <span class="preprocessor">#define PMC_SCER_OFF                0x00000000  ///&lt; System clock enable register offset.</span>
<a name="l00078"></a><a class="code" href="at91__pmc_8h.html#aacd36b77ddfa06bec89a6cd95c831e92">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCER    (*((reg32_t *)(PMC_BASE + PMC_SCER_OFF)))   ///&lt; System clock enable register address.</span>
<a name="l00079"></a><a class="code" href="at91__pmc_8h.html#adc651075be14efbb6c4e24830e3c6684">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCDR_OFF                0x00000004  ///&lt; System clock disable register offset.</span>
<a name="l00080"></a><a class="code" href="at91__pmc_8h.html#aa4807f134f3d0d90daa37f59220f6a83">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCDR    (*((reg32_t *)(PMC_BASE + PMC_SCDR_OFF)))   ///&lt; System clock disable register address.</span>
<a name="l00081"></a><a class="code" href="at91__pmc_8h.html#aced1a9af18e26cc854bb85095753097a">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCSR_OFF                0x00000008  ///&lt; System clock status register offset.</span>
<a name="l00082"></a><a class="code" href="at91__pmc_8h.html#a72b837f4a2dfe540e16e049c3a20155f">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SCSR    (*((reg32_t *)(PMC_BASE + PMC_SCSR_OFF)))   ///&lt; System clock status register address.</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a><a class="code" href="at91__pmc_8h.html#a231dbe6d97f96039000feedc2364415e">00084</a> <span class="preprocessor">#define PMC_PCK                              0  ///&lt; Processor clock.</span>
<a name="l00085"></a><a class="code" href="at91__pmc_8h.html#a415e799232b39768bd0c00d917ac2871">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_UDP                              7  ///&lt; USB device port clock.</span>
<a name="l00086"></a><a class="code" href="at91__pmc_8h.html#aa0d5ba135cd6fa930e2bb9a8fae678ba">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCK0                             8  ///&lt; Programmable clock 0 output.</span>
<a name="l00087"></a><a class="code" href="at91__pmc_8h.html#ab60e79e01deabe71e820fad4153ee777">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCK1                             9  ///&lt; Programmable clock 1 output.</span>
<a name="l00088"></a><a class="code" href="at91__pmc_8h.html#a426f2a3aad4007c77a873725f15cef77">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCK2                            10  ///&lt; Programmable clock 2 output.</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00090"></a>00090 
<a name="l00092"></a>00092 <span class="comment">/*\{*/</span>
<a name="l00093"></a><a class="code" href="at91__pmc_8h.html#af9563c43bdc85dad3052f2ce567c76b9">00093</a> <span class="preprocessor">#define PMC_PCER_OFF                0x00000010  ///&lt; Peripheral clock enable register offset.</span>
<a name="l00094"></a><a class="code" href="at91__pmc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCER    (*((reg32_t *)(PMC_BASE + PMC_PCER_OFF)))   ///&lt; Peripheral clock enable register address.</span>
<a name="l00095"></a><a class="code" href="at91__pmc_8h.html#a8de5fe3cd0b081ad1d13dec0fbc74c76">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCDR_OFF                0x00000014  ///&lt; Peripheral clock disable register offset.</span>
<a name="l00096"></a><a class="code" href="at91__pmc_8h.html#a68bfc3402ba2db05d42f9daceeb6c1c1">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCDR    (*((reg32_t *)(PMC_BASE + PMC_PCDR_OFF)))   ///&lt; Peripheral clock disable register address.</span>
<a name="l00097"></a><a class="code" href="at91__pmc_8h.html#aabfa2c6457737acc4cec8fb299b3fe73">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCSR_OFF                0x00000018  ///&lt; Peripheral clock status register offset.</span>
<a name="l00098"></a><a class="code" href="at91__pmc_8h.html#ae9434030020f0c439e6e27c3e1295fb2">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCSR    (*((reg32_t *)(PMC_BASE + PMC_PCSR_OFF)))   ///&lt; Peripheral clock status register address.</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00100"></a>00100 
<a name="l00102"></a>00102 <span class="comment">/*\{*/</span>
<a name="l00103"></a><a class="code" href="at91__pmc_8h.html#a7b9a68c57d873b011eb0cb8a6c85b8f7">00103</a> <span class="preprocessor">#define CKGR_MOR_OFF                0x00000020  ///&lt; Main oscillator register offset.</span>
<a name="l00104"></a><a class="code" href="at91__pmc_8h.html#a108629f56688058183fff4032ed2a7dd">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MOR    (*((reg32_t *)(PMC_BASE + CKGR_MOR_OFF)))   ///&lt; Main oscillator register address.</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a><a class="code" href="at91__pmc_8h.html#ad12a037416ff39c363bfd31910f101c8">00106</a> <span class="preprocessor">#define CKGR_MOSCEN                          0  ///&lt; Main oscillator enable.</span>
<a name="l00107"></a><a class="code" href="at91__pmc_8h.html#a8cb06fba344393bf706c608b4be020ac">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_OSCBYPASS                       1  ///&lt; Main oscillator bypass.</span>
<a name="l00108"></a><a class="code" href="at91__pmc_8h.html#ae243efa98328edc3c4427545fc4b1a25">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_OSCOUNT_MASK           0x0000FF00  ///&lt; Main oscillator start-up time mask.</span>
<a name="l00109"></a><a class="code" href="at91__pmc_8h.html#aa6eff34433896a5d736b3bf133cb5f93">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_OSCOUNT_SHIFT                   8  ///&lt; Main oscillator start-up time LSB.</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00111"></a>00111 
<a name="l00113"></a>00113 <span class="comment">/*\{*/</span>
<a name="l00114"></a><a class="code" href="at91__pmc_8h.html#acad3f8a799063831eed5fc02d5a9ce6c">00114</a> <span class="preprocessor">#define CKGR_MCFR_OFF               0x00000024  ///&lt; Main clock frequency register offset.</span>
<a name="l00115"></a><a class="code" href="at91__pmc_8h.html#ac41ecef7cbcca0567b1bdf0bcbd1e745">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MCFR   (*((reg32_t *)(PMC_BASE + CKGR_MCFR_OFF)))  ///&lt; Main clock frequency register address.</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00117"></a><a class="code" href="at91__pmc_8h.html#aa30482166cbae15ad218db7ec3c5dfc4">00117</a> <span class="preprocessor">#define CKGR_MAINF_MASK             0x0000FFFF  ///&lt; Main clock frequency mask mask.</span>
<a name="l00118"></a><a class="code" href="at91__pmc_8h.html#a04cfe66750f0e975677569ebb0e8ca18">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MAINRDY                        16  ///&lt; Main clock ready.</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00120"></a>00120 
<a name="l00122"></a>00122 <span class="comment">/*\{*/</span>
<a name="l00123"></a><a class="code" href="at91__pmc_8h.html#a39c7069b529173a1c7c8ffe32f25a656">00123</a> <span class="preprocessor">#define CKGR_PLLR_OFF               0x0000002C  ///&lt; Clock generator PLL register offset.</span>
<a name="l00124"></a><a class="code" href="at91__pmc_8h.html#ac3306a289bc7223f867537a5dde62dbd">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLR   (*((reg32_t *)(PMC_BASE + CKGR_PLLR_OFF)))  ///&lt; Clock generator PLL register address.</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a><a class="code" href="at91__pmc_8h.html#a7a31c846e9b48aee7f6a315d6592e01f">00126</a> <span class="preprocessor">#define CKGR_DIV_MASK               0x000000FF  ///&lt; Divider.</span>
<a name="l00127"></a><a class="code" href="at91__pmc_8h.html#a3e4cdfd8f61be29d358e4ba2cf0f249d">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_DIV_SHIFT                       0  ///&lt; Least significant bit of the divider.</span>
<a name="l00128"></a><a class="code" href="at91__pmc_8h.html#a8f00eb252e9977c93298bfa77a2e95ad">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_DIV_0                  0x00000000  ///&lt; Divider output is 0.</span>
<a name="l00129"></a><a class="code" href="at91__pmc_8h.html#a4795930651d935982c7a71c9c164eec2">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_DIV_BYPASS             0x00000001  ///&lt; Divider is bypassed.</span>
<a name="l00130"></a><a class="code" href="at91__pmc_8h.html#ac18ef14efb57bbd3dfe6813b4f6c703e">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLCOUNT_MASK          0x00003F00  ///&lt; PLL counter mask.</span>
<a name="l00131"></a><a class="code" href="at91__pmc_8h.html#acea22f5f97b598da8709803dee0a9c33">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_PLLCOUNT_SHIFT                  8  ///&lt; PLL counter LSB.</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a><a class="code" href="at91__pmc_8h.html#a2fae1b09f41b2ee960d8e2aaf2bdb3c9">00133</a> <span class="preprocessor">#define CKGR_OUT_MASK               0x0000C000  ///&lt; PLL output frequency range.</span>
<a name="l00134"></a><a class="code" href="at91__pmc_8h.html#a6b5d32e0843a443249e5d81a0adff39c">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_OUT_0                  0x00000000  ///&lt; Please refer to the PLL datasheet.</span>
<a name="l00135"></a><a class="code" href="at91__pmc_8h.html#a5e69640ceb2aed51469cb575bd24e131">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_OUT_1                  0x00004000  ///&lt; Please refer to the PLL datasheet.</span>
<a name="l00136"></a><a class="code" href="at91__pmc_8h.html#aa7daf47ca8ae90dc6034005294700e90">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_OUT_2                  0x00008000  ///&lt; Please refer to the PLL datasheet.</span>
<a name="l00137"></a><a class="code" href="at91__pmc_8h.html#a2459429323b83909d06cfc0b78f76c65">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_OUT_3                  0x0000C000  ///&lt; Please refer to the PLL datasheet.</span>
<a name="l00138"></a><a class="code" href="at91__pmc_8h.html#a609a253e6e62fe017f0d38691d14bdf2">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MUL_MASK               0x07FF0000  ///&lt; PLL multiplier.</span>
<a name="l00139"></a><a class="code" href="at91__pmc_8h.html#a48024c8fd3189fc9c517d525556fe0fc">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_MUL_SHIFT                      16  ///&lt; Least significant bit of the PLL multiplier.</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a><a class="code" href="at91__pmc_8h.html#ace98fc53c3b72ec58b45aa52be3bed35">00141</a> <span class="preprocessor">#define CKGR_USBDIV_MASK            0x30000000  ///&lt; Divider for USB clocks.</span>
<a name="l00142"></a><a class="code" href="at91__pmc_8h.html#ad36bc14a5e01dabeb8cc09b1f97b9319">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_USBDIV_1               0x00000000  ///&lt; Divider output is PLL clock output.</span>
<a name="l00143"></a><a class="code" href="at91__pmc_8h.html#a15c28f8322cd1c4e02dbc0b7e9adae86">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_USBDIV_2               0x10000000  ///&lt; Divider output is PLL clock output divided by 2.</span>
<a name="l00144"></a><a class="code" href="at91__pmc_8h.html#a8fb7cc9264ac0b19e9017afa6ee7f4f3">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define CKGR_USBDIV_4               0x20000000  ///&lt; Divider output is PLL clock output divided by 4.</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00146"></a>00146 
<a name="l00148"></a>00148 <span class="comment">/*\{*/</span>
<a name="l00149"></a><a class="code" href="at91__pmc_8h.html#ab8cf62f8e73b4c8c9fcc0aa84cebcc87">00149</a> <span class="preprocessor">#define PMC_MCKR_OFF                0x00000030  ///&lt; Master clock register offset.</span>
<a name="l00150"></a><a class="code" href="at91__pmc_8h.html#a314a6e99b335233bb6335868cf5ea446">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKR    (*((reg32_t *)(PMC_BASE + PMC_MCKR_OFF)))   ///&lt; Master clock register address.</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>
<a name="l00152"></a><a class="code" href="at91__pmc_8h.html#aa11f95ad6deb066934f7c0bf0948d98a">00152</a> <span class="preprocessor">#define PMC_PCKR0_OFF               0x00000040  ///&lt; Programmable clock 0 register offset.</span>
<a name="l00153"></a><a class="code" href="at91__pmc_8h.html#ad31f77d25d3c1063ab6cca30ad6d1dbe">00153</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCKR0   (*((reg32_t *)(PMC_BASE + PMC_PCKR0_OFF)))  ///&lt; Programmable clock 0 register address.</span>
<a name="l00154"></a><a class="code" href="at91__pmc_8h.html#accd7ec86a2159b1d15e610383f558f9f">00154</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCKR1_OFF               0x00000044  ///&lt; Programmable clock 1 register offset.</span>
<a name="l00155"></a><a class="code" href="at91__pmc_8h.html#a5e6a6aab5584f20b4e170d3fb15567ff">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCKR1   (*((reg32_t *)(PMC_BASE + PMC_PCKR1_OFF)))  ///&lt; Programmable clock 1 register address.</span>
<a name="l00156"></a><a class="code" href="at91__pmc_8h.html#a8b27052db01fc1f943a50cd3cac8bf14">00156</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCKR2_OFF               0x00000048  ///&lt; Programmable clock 2 register offset.</span>
<a name="l00157"></a><a class="code" href="at91__pmc_8h.html#ab86dfa5ccdc9662180fcd241d056baf4">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCKR2   (*((reg32_t *)(PMC_BASE + PMC_PCKR2_OFF)))  ///&lt; Programmable clock 2 register address.</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a><a class="code" href="at91__pmc_8h.html#a65270d194d35d450adcede09540ee9a5">00159</a> <span class="preprocessor">#define PMC_CSS_MASK                0x00000003  ///&lt; Clock selection mask.</span>
<a name="l00160"></a><a class="code" href="at91__pmc_8h.html#aa9f243eea8a3e887e33ce99aebecc54d">00160</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_CSS_SLOW_CLK            0x00000000  ///&lt; Slow clock selected.</span>
<a name="l00161"></a><a class="code" href="at91__pmc_8h.html#aa13c221a8f7c7978a2d346201ee5f4b2">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_CSS_MAIN_CLK            0x00000001  ///&lt; Main clock selected.</span>
<a name="l00162"></a><a class="code" href="at91__pmc_8h.html#a683456f2f6594cb145d0af36d988bbc0">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_CSS_PLL_CLK             0x00000003  ///&lt; PLL clock selected.</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>
<a name="l00164"></a><a class="code" href="at91__pmc_8h.html#a8cf7af136ae0805a70815580b89e82ef">00164</a> <span class="preprocessor">#define PMC_PRES_MASK               0x0000001C  ///&lt; Clock prescaler mask.</span>
<a name="l00165"></a><a class="code" href="at91__pmc_8h.html#ad60d87f78f065e4e83afa2c7225d94e9">00165</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PRES_SHIFT                       2   ///&lt; Clock prescaler LSB.</span>
<a name="l00166"></a><a class="code" href="at91__pmc_8h.html#a52527e7f8dd43fe8e2853461b181c333">00166</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PRES_CLK                0x00000000  ///&lt; Selected clock, not divided.</span>
<a name="l00167"></a><a class="code" href="at91__pmc_8h.html#af348fd821a415503c338b1bbf235a484">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PRES_CLK_2              0x00000004  ///&lt; Selected clock divided by 2.</span>
<a name="l00168"></a><a class="code" href="at91__pmc_8h.html#aaf2ecdd58b45a04c5ca5416239e8a171">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PRES_CLK_4              0x00000008  ///&lt; Selected clock divided by 4.</span>
<a name="l00169"></a><a class="code" href="at91__pmc_8h.html#af2666304fed2bb4bc083b237f8593f4f">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PRES_CLK_8              0x0000000C  ///&lt; Selected clock divided by 8.</span>
<a name="l00170"></a><a class="code" href="at91__pmc_8h.html#ab6c3f3b307a0b0717d45f7b42430a980">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PRES_CLK_16             0x00000010  ///&lt; Selected clock divided by 16.</span>
<a name="l00171"></a><a class="code" href="at91__pmc_8h.html#a79ca75b522171320b471294eef2cc0ff">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PRES_CLK_32             0x00000014  ///&lt; Selected clock divided by 32.</span>
<a name="l00172"></a><a class="code" href="at91__pmc_8h.html#a57b41d94b32255e8054bcd333721a4b7">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PRES_CLK_64             0x00000018  ///&lt; Selected clock divided by 64.</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00174"></a>00174 
<a name="l00176"></a>00176 <span class="comment">/*\{*/</span>
<a name="l00177"></a><a class="code" href="at91__pmc_8h.html#aa296bf2932d0b15f2a34a80fec65e473">00177</a> <span class="preprocessor">#define PMC_IER_OFF                 0x00000060  ///&lt; Interrupt enable register offset.</span>
<a name="l00178"></a><a class="code" href="at91__pmc_8h.html#a4c2d24c6c42778ac54cffb0b264c641f">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IER     (*((reg32_t *)(PMC_BASE + PMC_IER_OFF)))    ///&lt; Interrupt enable register address.</span>
<a name="l00179"></a><a class="code" href="at91__pmc_8h.html#a159dcfa85d83a98c45edcb340596a7e1">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR_OFF                 0x00000064  ///&lt; Interrupt disable register offset.</span>
<a name="l00180"></a><a class="code" href="at91__pmc_8h.html#ae23a907cb7ef6560bf055246a7465722">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IDR     (*((reg32_t *)(PMC_BASE + PMC_IDR_OFF)))    ///&lt; Interrupt disable register address.</span>
<a name="l00181"></a><a class="code" href="at91__pmc_8h.html#a10b621b2f1370008816dd0f520ec95fe">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR_OFF                  0x00000068  ///&lt; Status register offset.</span>
<a name="l00182"></a><a class="code" href="at91__pmc_8h.html#aa809adcd1690770e60a2395914c18887">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_SR      (*((reg32_t *)(PMC_BASE + PMC_SR_OFF)))     ///&lt; Status register address.</span>
<a name="l00183"></a><a class="code" href="at91__pmc_8h.html#a82850084e926bad22ee439d84d02ab00">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR_OFF                 0x0000006C  ///&lt; Interrupt mask register offset.</span>
<a name="l00184"></a><a class="code" href="at91__pmc_8h.html#a59741d665166a51370dad4f6bc48431c">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_IMR     (*((reg32_t *)(PMC_BASE + PMC_IMR_OFF)))    ///&lt; Interrupt mask register address.</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a><a class="code" href="at91__pmc_8h.html#a31b32a734f2343d70cc38a757465dd86">00186</a> <span class="preprocessor">#define PMC_MOSCS                            0  ///&lt; Main oscillator.</span>
<a name="l00187"></a><a class="code" href="at91__pmc_8h.html#a3a858de0a8069c7dcbb734b4f6509878">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_LOCK                             2  ///&lt; PLL lock.</span>
<a name="l00188"></a><a class="code" href="at91__pmc_8h.html#ad8f13ab6bfcbea061e9cba769451922c">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_MCKRDY                           3  ///&lt; Master clock ready.</span>
<a name="l00189"></a><a class="code" href="at91__pmc_8h.html#a67041b38199ca237da64ae011be2f3d5">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCKRDY0                          8  ///&lt; Programmable clock 0 ready.</span>
<a name="l00190"></a><a class="code" href="at91__pmc_8h.html#a75692fa03f715930ce1f5608e6926716">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCKRDY1                          9  ///&lt; Programmable clock 1 ready.</span>
<a name="l00191"></a><a class="code" href="at91__pmc_8h.html#a74dde1449f9a560230d349dfc428c6da">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define PMC_PCKRDY2                         10  ///&lt; Programmable clock 2 ready.</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 <span class="preprocessor">#endif </span><span class="comment">/* AT91_PMC_H */</span>
</pre></div></div>
</div>


