# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mute.srcs/sources_1/new/mute_controller.vhd" \
"../../../../mute.srcs/sim_1/new/mute_tb.vhd" \

# Do not sort compile order
nosort
