INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cesar/Documents/GitHub/Asphalt-Journey/Asphalt-Journey.srcs/sources_1/new/SYNC_EDGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNC_EDGE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cesar/Documents/GitHub/Asphalt-Journey/Asphalt-Journey.srcs/sim_1/new/SYNC_EDGE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNC_EDGE_tb'
