
TP_Final/AutoCompost/out/AutoCompost.elf:     file format elf32-littlearm
TP_Final/AutoCompost/out/AutoCompost.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0012d5

Program Header:
0x70000001 off    0x00014f64 vaddr 0x1a004f64 paddr 0x1a004f64 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000100b0 vaddr 0x100000b0 paddr 0x100000b0 align 2**16
         filesz 0x00000000 memsz 0x00000268 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00004f6c memsz 0x00004f6c flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a004f6c align 2**16
         filesz 0x000000b0 memsz 0x000000b0 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004f60  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b0  10000000  1a004f6c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200b0  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200b0  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200b0  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200b0  2**2
                  CONTENTS
  6 .bss          00000268  100000b0  100000b0  000100b0  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200b0  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200b0  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200b0  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200b0  2**2
                  CONTENTS
 11 .init_array   00000004  1a004f60  1a004f60  00014f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a004f64  1a004f64  00014f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200b0  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200b0  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200b0  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200b0  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200b0  2**2
                  CONTENTS
 18 .noinit       00000000  10000318  10000318  000200b0  2**2
                  CONTENTS
 19 .debug_info   00028374  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 000053d8  00000000  00000000  00048424  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    0000b37d  00000000  00000000  0004d7fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_aranges 000011e0  00000000  00000000  00058b79  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_ranges 00001250  00000000  00000000  00059d59  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_macro  0000e692  00000000  00000000  0005afa9  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_line   00015a0e  00000000  00000000  0006963b  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .debug_str    0002c8a8  00000000  00000000  0007f049  2**0
                  CONTENTS, READONLY, DEBUGGING
 27 .comment      00000068  00000000  00000000  000ab8f1  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000ab959  2**0
                  CONTENTS, READONLY
 29 .debug_frame  000035e4  00000000  00000000  000ab98c  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000b0 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a004f60 l    d  .init_array	00000000 .init_array
1a004f64 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000318 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 Compostera.c
1a000300 l     F .text	0000003c clearInEvents
1a00033c l     F .text	00000004 check_Sensor_Lid_CERRADO_tr0_tr0
1a000340 l     F .text	00000004 check_Sensor_Lid_ABIERTO_tr0_tr0
1a000344 l     F .text	00000004 check_Sensor_Lid_INICIO_tr0_tr0
1a000348 l     F .text	00000004 check_Sensor_Lid_INICIO_tr1_tr1
1a00034c l     F .text	00000004 check_Sensor_Humedad_LEYENDO_tr0_tr0
1a000350 l     F .text	00000004 check_Sensor_Humedad_LEYENDO_tr1_tr1
1a000354 l     F .text	00000004 check_Sensor_Humedad_LEYENDO_tr2_tr2
1a000358 l     F .text	00000004 check_Sensor_Humedad_LEYENDO_tr3_tr3
1a00035c l     F .text	00000004 check_Sensor_Humedad_LEYENDO_tr4_tr4
1a000360 l     F .text	00000004 check_Sensor_Humedad_LEYENDO_tr5_tr5
1a000364 l     F .text	00000004 check_Sensor_Humedad_LEYENDO_tr6_tr6
1a000368 l     F .text	00000004 check_Sensor_Humedad_HUM_SUPERIOR_tr0_tr0
1a00036c l     F .text	00000004 check_Sensor_Humedad_ESTABLE_tr0_tr0
1a000370 l     F .text	00000004 check_Sensor_Humedad_HUM_INFERIOR_tr0_tr0
1a000374 l     F .text	00000004 check_Sensor_Humedad_TEMP_SUPERIOR_tr0_tr0
1a000378 l     F .text	00000006 check_Sensor_Humedad_SUPERIOR_tr0_tr0
1a00037e l     F .text	00000006 check_Sensor_Humedad_ERROR_tr0_tr0
1a000384 l     F .text	00000004 check_Humedad_HUMEDECIENDO_tr0_tr0
1a000388 l     F .text	00000004 check_Humedad_DESHUMEDECIENDO_tr0_tr0
1a00038c l     F .text	00000004 check_Humedad_ESPERANDO_tr0_tr0
1a000390 l     F .text	00000004 check_Humedad_ESPERANDO_tr1_tr1
1a000394 l     F .text	00000004 check_Temperatura_ENFRIANDO_tr0_tr0
1a000398 l     F .text	00000004 check_Temperatura_ENFRIANDO_tr1_tr1
1a00039c l     F .text	00000004 check_Temperatura_ESPERANDO_tr0_tr0
1a0003a0 l     F .text	00000006 check_Compostar_RELLENANDO_tr0_tr0
1a0003a6 l     F .text	00000004 check_Compostar_RELLENANDO_tr1_tr1
1a0003aa l     F .text	00000004 check_Compostar_ESPERANDO_tr0_tr0
1a0003ae l     F .text	00000004 check_Compostar_SONANDO_tr0_tr0
1a0003b2 l     F .text	00000006 check_Compostar_MEZCLANDO_tr0_tr0
1a0003b8 l     F .text	00000004 check_Compostar_MEZCLANDO_tr1_tr1
1a0003bc l     F .text	00000006 enact_Sensor_Lid_CERRADO
1a0003c2 l     F .text	00000006 enact_Sensor_Lid_ABIERTO
1a0003c8 l     F .text	00000012 enseq_Sensor_Lid_CERRADO_default
1a0003da l     F .text	00000012 enseq_Sensor_Lid_ABIERTO_default
1a0003ec l     F .text	0000000a enseq_Sensor_Lid_INICIO_default
1a0003f6 l     F .text	00000008 exseq_Sensor_Lid_CERRADO
1a0003fe l     F .text	00000010 effect_Sensor_Lid_CERRADO_tr0
1a00040e l     F .text	00000008 exseq_Sensor_Lid_ABIERTO
1a000416 l     F .text	00000010 effect_Sensor_Lid_ABIERTO_tr0
1a000426 l     F .text	00000008 exseq_Sensor_Lid_INICIO
1a00042e l     F .text	00000010 effect_Sensor_Lid_INICIO_tr0
1a00043e l     F .text	00000010 effect_Sensor_Lid_INICIO_tr1
1a00044e l     F .text	0000000a exseq_Humedad_HUMEDECIENDO
1a000458 l     F .text	0000000a exseq_Humedad_DESHUMEDECIENDO
1a000462 l     F .text	0000000a exseq_Humedad_ESPERANDO
1a00046c l     F .text	0000000a exseq_Temperatura_ENFRIANDO
1a000476 l     F .text	0000000a exseq_Temperatura_ESPERANDO
1a000480 l     F .text	0000000a exseq_Compostar_ESPERANDO
1a00048a l     F .text	0000000a exseq_Compostar_SONANDO
1a000494 l     F .text	00000014 react_Sensor_Lid_CERRADO
1a0004a8 l     F .text	00000014 react_Sensor_Lid_ABIERTO
1a0004bc l     F .text	00000024 react_Sensor_Lid_INICIO
1a0004e0 l     F .text	00000008 react_Sensor_Lid__entry_Default
1a0004e8 l     F .text	00000008 enseq_Sensor_Lid_default
1a0004f0 l     F .text	00000018 enact_Sensor_Humedad_HUM_SUPERIOR
1a000508 l     F .text	00000012 enseq_Sensor_Humedad_HUM_SUPERIOR_default
1a00051a l     F .text	00000018 enact_Sensor_Humedad_HUM_INFERIOR
1a000532 l     F .text	00000012 enseq_Sensor_Humedad_HUM_INFERIOR_default
1a000544 l     F .text	00000018 enact_Sensor_Humedad_ESTABLE
1a00055c l     F .text	00000012 enseq_Sensor_Humedad_ESTABLE_default
1a00056e l     F .text	00000018 enact_Sensor_Humedad_TEMP_SUPERIOR
1a000586 l     F .text	00000012 enseq_Sensor_Humedad_TEMP_SUPERIOR_default
1a000598 l     F .text	0000001a enact_Sensor_Humedad_SUPERIOR
1a0005b2 l     F .text	00000012 enseq_Sensor_Humedad_SUPERIOR_default
1a0005c4 l     F .text	0000001a enact_Sensor_Humedad_LEYENDO
1a0005de l     F .text	00000012 enseq_Sensor_Humedad_LEYENDO_default
1a0005f0 l     F .text	00000008 react_Sensor_Humedad__entry_Default
1a0005f8 l     F .text	00000008 enseq_Sensor_Humedad_default
1a000600 l     F .text	00000018 enact_Humedad_ESPERANDO
1a000618 l     F .text	00000012 enseq_Humedad_ESPERANDO_default
1a00062a l     F .text	00000008 react_Humedad__entry_Default
1a000632 l     F .text	00000008 enseq_Humedad_default
1a00063a l     F .text	00000010 effect_Humedad_HUMEDECIENDO_tr0
1a00064a l     F .text	00000014 react_Humedad_HUMEDECIENDO
1a00065e l     F .text	00000010 effect_Humedad_DESHUMEDECIENDO_tr0
1a00066e l     F .text	00000014 react_Humedad_DESHUMEDECIENDO
1a000682 l     F .text	0000000c enact_Temperatura_ESPERANDO
1a00068e l     F .text	00000012 enseq_Temperatura_ESPERANDO_default
1a0006a0 l     F .text	00000008 react_Temperatura__entry_Default
1a0006a8 l     F .text	00000008 enseq_Temperatura_default
1a0006b0 l     F .text	00000010 effect_Temperatura_ENFRIANDO_tr0
1a0006c0 l     F .text	00000010 effect_Temperatura_ENFRIANDO_tr1
1a0006d0 l     F .text	00000024 react_Temperatura_ENFRIANDO
1a0006f4 l     F .text	0000000c enact_Compostar_ESPERANDO
1a000700 l     F .text	00000012 enseq_Compostar_ESPERANDO_default
1a000712 l     F .text	00000008 react_Compostar__entry_Default
1a00071a l     F .text	00000008 enseq_Compostar_default
1a000722 l     F .text	0000001e enact_Sensor_Humedad_ERROR
1a000740 l     F .text	00000012 enseq_Sensor_Humedad_ERROR_default
1a000752 l     F .text	0000000c enact_Humedad_DESHUMEDECIENDO
1a00075e l     F .text	00000012 enseq_Humedad_DESHUMEDECIENDO_default
1a000770 l     F .text	00000010 effect_Humedad_ESPERANDO_tr0
1a000780 l     F .text	0000000c enact_Humedad_HUMEDECIENDO
1a00078c l     F .text	00000012 enseq_Humedad_HUMEDECIENDO_default
1a00079e l     F .text	00000010 effect_Humedad_ESPERANDO_tr1
1a0007ae l     F .text	00000024 react_Humedad_ESPERANDO
1a0007d2 l     F .text	0000000c enact_Temperatura_ENFRIANDO
1a0007de l     F .text	00000012 enseq_Temperatura_ENFRIANDO_default
1a0007f0 l     F .text	00000010 effect_Temperatura_ESPERANDO_tr0
1a000800 l     F .text	00000014 react_Temperatura_ESPERANDO
1a000814 l     F .text	00000018 enact_Compostar_SONANDO
1a00082c l     F .text	00000012 enseq_Compostar_SONANDO_default
1a00083e l     F .text	00000032 enact_Compostar_MEZCLANDO
1a000870 l     F .text	00000012 enseq_Compostar_MEZCLANDO_default
1a000882 l     F .text	00000010 effect_Compostar_SONANDO_tr0
1a000892 l     F .text	00000014 react_Compostar_SONANDO
1a0008a6 l     F .text	00000028 enact_Compostar_RELLENANDO
1a0008ce l     F .text	00000012 enseq_Compostar_RELLENANDO_default
1a0008e0 l     F .text	00000010 effect_Compostar_ESPERANDO_tr0
1a0008f0 l     F .text	00000014 react_Compostar_ESPERANDO
1a000904 l     F .text	0000000c exact_Sensor_Humedad_LEYENDO
1a000910 l     F .text	00000010 exseq_Sensor_Humedad_LEYENDO
1a000920 l     F .text	00000010 effect_Sensor_Humedad_LEYENDO_tr0
1a000930 l     F .text	00000010 effect_Sensor_Humedad_LEYENDO_tr1
1a000940 l     F .text	00000010 effect_Sensor_Humedad_LEYENDO_tr2
1a000950 l     F .text	00000010 effect_Sensor_Humedad_LEYENDO_tr3
1a000960 l     F .text	00000010 effect_Sensor_Humedad_LEYENDO_tr4
1a000970 l     F .text	00000010 effect_Sensor_Humedad_LEYENDO_tr5
1a000980 l     F .text	00000010 effect_Sensor_Humedad_LEYENDO_tr6
1a000990 l     F .text	00000072 react_Sensor_Humedad_LEYENDO
1a000a02 l     F .text	0000000c exact_Sensor_Humedad_HUM_SUPERIOR
1a000a0e l     F .text	00000010 exseq_Sensor_Humedad_HUM_SUPERIOR
1a000a1e l     F .text	00000010 effect_Sensor_Humedad_HUM_SUPERIOR_tr0
1a000a2e l     F .text	00000014 react_Sensor_Humedad_HUM_SUPERIOR
1a000a42 l     F .text	0000000c exact_Sensor_Humedad_ESTABLE
1a000a4e l     F .text	00000010 exseq_Sensor_Humedad_ESTABLE
1a000a5e l     F .text	00000010 effect_Sensor_Humedad_ESTABLE_tr0
1a000a6e l     F .text	00000014 react_Sensor_Humedad_ESTABLE
1a000a82 l     F .text	0000000c exact_Sensor_Humedad_HUM_INFERIOR
1a000a8e l     F .text	00000010 exseq_Sensor_Humedad_HUM_INFERIOR
1a000a9e l     F .text	00000010 effect_Sensor_Humedad_HUM_INFERIOR_tr0
1a000aae l     F .text	00000014 react_Sensor_Humedad_HUM_INFERIOR
1a000ac2 l     F .text	0000000c exact_Sensor_Humedad_TEMP_SUPERIOR
1a000ace l     F .text	00000010 exseq_Sensor_Humedad_TEMP_SUPERIOR
1a000ade l     F .text	00000010 effect_Sensor_Humedad_TEMP_SUPERIOR_tr0
1a000aee l     F .text	00000014 react_Sensor_Humedad_TEMP_SUPERIOR
1a000b02 l     F .text	0000000c exact_Sensor_Humedad_SUPERIOR
1a000b0e l     F .text	00000010 exseq_Sensor_Humedad_SUPERIOR
1a000b1e l     F .text	00000010 effect_Sensor_Humedad_SUPERIOR_tr0
1a000b2e l     F .text	00000014 react_Sensor_Humedad_SUPERIOR
1a000b42 l     F .text	0000000c exact_Sensor_Humedad_ERROR
1a000b4e l     F .text	00000010 exseq_Sensor_Humedad_ERROR
1a000b5e l     F .text	00000010 effect_Sensor_Humedad_ERROR_tr0
1a000b6e l     F .text	00000014 react_Sensor_Humedad_ERROR
1a000b82 l     F .text	0000000c exact_Compostar_RELLENANDO
1a000b8e l     F .text	00000010 exseq_Compostar_RELLENANDO
1a000b9e l     F .text	00000010 effect_Compostar_RELLENANDO_tr0
1a000bae l     F .text	00000010 effect_Compostar_RELLENANDO_tr1
1a000bbe l     F .text	00000024 react_Compostar_RELLENANDO
1a000be2 l     F .text	0000000c exact_Compostar_MEZCLANDO
1a000bee l     F .text	00000010 exseq_Compostar_MEZCLANDO
1a000bfe l     F .text	00000010 effect_Compostar_MEZCLANDO_tr0
1a000c0e l     F .text	00000010 effect_Compostar_MEZCLANDO_tr1
1a000c1e l     F .text	00000024 react_Compostar_MEZCLANDO
00000000 l    df *ABS*	00000000 main.c
100000b4 l     O .bss	00000004 humidity
100000b8 l     O .bss	00000024 statechart
100000dc l     O .bss	00000004 temperature
00000000 l    df *ABS*	00000000 TimerTicks.c
00000000 l    df *ABS*	00000000 system.c
100000e0 l     O .bss	00000004 heap_end.5864
00000000 l    df *ABS*	00000000 board_sysinit.c
1a004c1c l     O .text	00000004 InitClkStates
1a004c20 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 board.c
1a0014d8 l     F .text	00000044 Board_LED_Init
1a00151c l     F .text	00000040 Board_TEC_Init
1a00155c l     F .text	00000040 Board_GPIO_Init
1a00159c l     F .text	00000030 Board_ADC_Init
1a0015cc l     F .text	00000038 Board_SPI_Init
1a001604 l     F .text	00000024 Board_I2C_Init
1a004c98 l     O .text	00000008 GpioButtons
1a004ca0 l     O .text	0000000c GpioLeds
1a004cac l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a0016c8 l     F .text	00000014 Chip_SSP_GetClockIndex
1a0016dc l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0019cc l     F .text	00000014 Chip_ADC_GetClockIndex
1a0019e0 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 i2cm_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a004cc4 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a001d30 l     F .text	000000a0 pll_calc_divs
1a001dd0 l     F .text	0000010c pll_get_frac
1a001edc l     F .text	0000004c Chip_Clock_FindBaseClock
1a002150 l     F .text	00000022 Chip_Clock_GetDivRate
100000e4 l     O .bss	00000008 audio_usb_pll_freq
1a004d18 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0022bc l     F .text	0000002c Chip_UART_GetIndex
1a004d84 l     O .text	00000008 UART_BClock
1a004d8c l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000038 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0024ac l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_i2c.c
00000000 l    df *ABS*	00000000 sapi_tick.c
100000ec l     O .bss	00000004 callBackFuncParams
100000f0 l     O .bss	00000008 tickCounter
100000f8 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_uart.c
1a004e7c l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_usb_device.c
100000fc l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 display_lcd_hd44780_gpios.c
1a002ac0 l     F .text	00000038 pcf8574TGpioPortWrite
1a002af8 l     F .text	00000028 pcf8574TGpioWrite
1a002b20 l     F .text	00000008 lcdPinSet
1a002b28 l     F .text	0000002e lcdSendNibble
1a002b56 l     F .text	0000001c lcdEnablePulse
1a002b74 l     F .text	0000002c pcf8574TGpioPortInit
1a002ba0 l     F .text	00000018 pcf8574TInit
10000100 l     O .bss	0000000a lcd
1000010a l     O .bss	00000001 pcf8574TGpioPortDirections
1000010b l     O .bss	00000001 pcf8574TGpioPortValue
10000048 l     O .data	00000001 pcf8574TI2cAddress
00000000 l    df *ABS*	00000000 sapi_dht11.c
1a002d8c l     F .text	00000024 dht11_TimeOutReset
1a002db0 l     F .text	00000020 dht11_TimeOutCheck
1a002dd0 l     F .text	000000a0 dht11_ProcessData
1a002e70 l     F .text	00000014 dht11_GPIO_High
1a002e84 l     F .text	00000020 dht11_GPIO_Low
1a002ea4 l     F .text	00000014 dht11_GPIO_Read
1a002eb8 l     F .text	000000dc dht11_StartRead
1000010c l     O .bss	00000004 dht11Pin
10000110 l     O .bss	00000005 dht11_byte
10000118 l     O .bss	00000148 dht11_ticks_array
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_truncdfsf2.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a003d08 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 impure.c
10000050 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a004f64 l       .init_array	00000000 __init_array_end
1a004f60 l       .bss_RAM5	00000000 __preinit_array_end
1a004f60 l       .init_array	00000000 __init_array_start
1a004f60 l       .bss_RAM5	00000000 __preinit_array_start
1a004bb0 g     F .text	00000010 _malloc_usable_size_r
1a001f74 g     F .text	0000001c Chip_Clock_GetDividerSource
100000b0 g     O .bss	00000001 SysTick_Time_Flag
1a001374 g     F .text	00000012 _isatty_r
1a001b92 g     F .text	0000000e Chip_I2CM_Xfer
1a0043d0 g     F .text	000000dc _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a002760 g     F .text	00000038 i2cInit
1a001386 g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
10000304 g     O .bss	00000004 dht11_timeout
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
10000308 g     O .bss	00000004 dht11_timeout_max
1a003360 g     F .text	0000005a .hidden __floatdidf
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a0016be g     F .text	00000008 __stdio_init
1000030c g     O .bss	00000001 __lock___atexit_recursive_mutex
1a004556 g     F .text	00000024 __sseek
1a003db8 g     F .text	00000070 __sinit
1a004584 g     F .text	000000a4 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a00179c g     F .text	00000120 handleMasterXferState
1a003d5c g     F .text	0000002c __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a001a86 g     F .text	0000000c Chip_ADC_SetResolution
1a0048b0 g     F .text	0000000c __malloc_unlock
1a002898 g     F .text	0000002c SysTick_Handler
1a00233c g     F .text	00000040 Chip_UART_SetBaud
1000030d g     O .bss	00000001 __lock___arc4random_mutex
1a0012d2  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a001660 g     F .text	0000001c Board_UARTGetChar
1a004c14 g     O .text	00000008 vieChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a004870 g     F .text	00000034 memmove
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a004f6c g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a000da8 g     F .text	00000006 composteraIface_raise_evCerradoTapa
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
1a00136a g     F .text	0000000a _fstat_r
53ff65ba g       *ABS*	00000000 __valid_user_code_checksum
1a004f6c g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a00128e g     F .text	00000044 UpdateTimers
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a0021f2 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a00123c g     F .text	0000002e IsPendEvent
1a003f3e g     F .text	0000001c memcpy
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a00126a g     F .text	00000024 MarkAsAttEvent
1a003d50 g     F .text	0000000c _cleanup_r
1a0049c0 g     F .text	000001f0 _svfprintf_r
1a0032e8 g     F .text	00000022 .hidden __floatsidf
1a001948 g     F .text	00000030 Chip_I2C_MasterStateHandler
1a003880 g     F .text	00000000 .hidden __aeabi_uldivmod
10000318 g       .noinit	00000000 _noinit
1a0044ac g     F .text	00000010 puts
100002fc g     O .bss	00000004 SystemCoreClock
1a0022e8 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002fa8 g     F .text	0000009c dht11Read
1a000c42 g     F .text	0000001a compostera_init
1a000180  w    F .text	00000002 UsageFault_Handler
1a002270 g     F .text	0000004c Chip_Clock_GetRate
1a000db4 g     F .text	0000000c myTickHook
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a001460 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0032c8 g     F .text	0000001e .hidden __aeabi_ui2d
1a001918 g     F .text	00000030 Chip_I2C_SetMasterEventHandler
1a0038b0 g     F .text	000002d0 .hidden __udivmoddi4
1a003044 g     F .text	00000000 .hidden __aeabi_drsub
1a001408 g     F .text	00000020 _sbrk_r
1a004c94 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a001390 g     F .text	0000004e _read_r
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a002d26 g     F .text	00000014 lcdCursorSet
1a00330c g     F .text	00000042 .hidden __extendsfdf2
1a003610 g     F .text	000001d0 .hidden __aeabi_ddiv
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a003050 g     F .text	00000276 .hidden __adddf3
1a004f64 g       .ARM.exidx	00000000 __exidx_start
1000030e g     O .bss	00000001 __lock___env_recursive_mutex
1a0033bc g     F .text	00000254 .hidden __aeabi_dmul
1a0002fc g     O .text	00000004 CRP_WORD
1000030f g     O .bss	00000001 __lock___sinit_recursive_mutex
1a004f28 g     O .text	00000004 _global_impure_ptr
1a0048bc g     F .text	0000004c _realloc_r
1a003ef0 g     F .text	00000048 __libc_init_array
1a0032c8 g     F .text	0000001e .hidden __floatunsidf
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a00167c g     F .text	00000030 Board_Init
1a00135e  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0037e0 g     F .text	0000009e .hidden __aeabi_d2f
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10000318 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a0012d4 g     F .text	00000088 Reset_Handler
1a00281c g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a001ba0 g     F .text	00000024 Chip_I2CM_XferBlocking
1a0018e0 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a001f28 g     F .text	0000004c Chip_Clock_EnableCrystal
10000310 g     O .bss	00000001 __lock___malloc_recursive_mutex
10008000 g       *ABS*	00000000 __top_RamLoc32
1a003050 g     F .text	00000276 .hidden __aeabi_dadd
1a00018a g     F .text	0000001e data_init
1a000dae g     F .text	00000006 composteraIface_raise_evAberturaTapa
1a003350 g     F .text	0000006a .hidden __aeabi_ul2d
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a004ec8 g     O .text	00000020 __sf_fake_stderr
1a0018bc g     F .text	00000024 Chip_I2C_Init
1a0011d6 g     F .text	00000032 SetNewTimerTick
1a003f3c g     F .text	00000002 __retarget_lock_release_recursive
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a0020e4 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a004908 g     F .text	000000b6 __ssputs_r
1a004d94 g     O .text	000000e6 gpioPinsInit
1a0016f4 g     F .text	00000012 Chip_SSP_SetClockRate
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a003d88 g     F .text	0000000c __sfp_lock_acquire
1a0047d0 g     F .text	00000000 memchr
1a003f6c g     F .text	0000009c _free_r
1a0021cc g     F .text	00000026 Chip_Clock_GetBaseClock
1a000c80 g     F .text	00000110 compostera_runCycle
1a002c20 g     F .text	000000a4 lcdInit
1a002f94 g     F .text	00000010 dht11Init
100000b0 g       .bss	00000000 _bss
1a001a54 g     F .text	00000032 Chip_ADC_SetSampleRate
1a00304c g     F .text	0000027a .hidden __aeabi_dsub
1a003350 g     F .text	0000006a .hidden __floatundidf
1a004c04 g     O .text	00000008 humChar
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a001706 g     F .text	0000003e Chip_SSP_SetBitRate
1a0019c8 g     F .text	00000002 Chip_GPIO_Init
1a004cc0 g     O .text	00000004 OscRateIn
1a0029d0 g     F .text	0000005a delayInaccurateMs
1a0028c4 g     F .text	0000007c uartInit
10000318 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a002bf0 g     F .text	00000030 lcdData
1a000178 g       .text	00000000 __bss_section_table_end
1a001360 g     F .text	0000000a _close_r
1a0032e8 g     F .text	00000022 .hidden __aeabi_i2d
1a0024e0 g     F .text	000001ac gpioInit
1a004628 g     F .text	000000dc __swsetup_r
1a003b80  w    F .text	00000002 .hidden __aeabi_ldiv0
1a003610 g     F .text	000001d0 .hidden __divdf3
1a003e28 g     F .text	0000008c __sfp
1a002bb8 g     F .text	00000038 lcdCommand
1a003dac g     F .text	0000000c __sinit_lock_release
1a0033bc g     F .text	00000254 .hidden __muldf3
1a0044fc g     F .text	00000022 __sread
1a002940 g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0048a4 g     F .text	0000000c __malloc_lock
1a00164c g     F .text	00000014 Board_UARTPutChar
1a001978 g     F .text	00000018 Chip_I2C_IsStateChanged
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a003c90 g     F .text	00000078 _fflush_r
1a004ee8 g     O .text	00000020 __sf_fake_stdin
1a001f90 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a003f3a g     F .text	00000002 __retarget_lock_acquire_recursive
1a003f5a g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000fc0 g     F .text	000001f4 main
1a003f38 g     F .text	00000002 __retarget_lock_init_recursive
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a001208 g     F .text	00000034 UnsetTimerTick
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a00457a g     F .text	00000008 __sclose
1a002d50 g     F .text	0000003c lcdCreateChar
1a0037e0 g     F .text	0000009e .hidden __truncdfsf2
1a004c0c g     O .text	00000008 tempChar
1a004008 g     F .text	000000b4 _malloc_r
1a003360 g     F .text	0000005a .hidden __aeabi_l2d
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a002200 g     F .text	0000003c Chip_Clock_EnableOpts
1a000dc0 g     F .text	00000010 composteraIface_opLED
1a0016b6 g     F .text	00000008 __stdio_getchar
1a001fac g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a002064 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a002458 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a002a88 g     F .text	00000038 delay
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a00268c g     F .text	0000006a gpioWrite
1a00135c  w    F .text	00000002 _fini
1a000c5c g     F .text	00000022 compostera_enter
1a0044bc g     F .text	00000040 sprintf
1a001a14 g     F .text	00000040 Chip_ADC_Init
10000300 g     O .bss	00000004 g_pUsbApi
1a001428 g     F .text	00000038 Board_SetupMuxing
1a002cc4 g     F .text	00000050 lcdGoToXY
1a00237c g     F .text	000000dc Chip_UART_SetBaudFDR
1a0027d8 g     F .text	0000000c tickRead
1a0013de g     F .text	00000028 _write_r
10000040 g     O .data	00000008 tickRateMS
1a000dec g     F .text	00000014 compostera_unsetTimer
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a0040bc g     F .text	000000ea _printf_common
1000004c g     O .data	00000004 _impure_ptr
1a003b84 g     F .text	0000010c __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
10000268 g     O .bss	00000090 ticks
1b000000 g       .text	00000000 __core_m0app_START__
1a002d3a g     F .text	00000016 lcdSendStringRaw
1a000f9c g     F .text	00000024 stop_automatic_control
1a0049c0 g     F .text	000001f0 _svfiprintf_r
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
1a001a92 g     F .text	00000100 Chip_I2CM_XferHandler
1a0011b4 g     F .text	00000022 InitTimerTicks
10000000 g       .data	00000000 _data
1a0027e4 g     F .text	00000020 tickCallbackSet
10000318 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001744 g     F .text	00000038 Chip_SSP_Init
1a000e34 g     F .text	00000168 composteraIface_readParameters
1a001990 g     F .text	00000038 Chip_I2C_EventHandlerPolling
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a004704 g     F .text	00000048 __swhatbuf_r
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a002798 g     F .text	00000040 i2cWrite
1a001628 g     F .text	00000024 Board_Debug_Init
1a004bfc g     O .text	00000008 graChar
1a0016ac g     F .text	0000000a __stdio_putchar
100000b0 g       .data	00000000 _edata
1a00177c g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
10000311 g     O .bss	00000001 __lock___at_quick_exit_mutex
1a001bc4 g     F .text	00000158 Chip_SetupCoreClock
1a00451e g     F .text	00000038 __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a000da2 g     F .text	00000006 composteraIface_raise_evParametrosEstable
1a000dd0 g     F .text	0000001c compostera_setTimer
1a003eb4 g     F .text	0000003c _fwalk_reent
1a001d1c g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a003d94 g     F .text	0000000c __sfp_lock_release
1a002d14 g     F .text	00000012 lcdClear
1a004f08 g     O .text	00000020 __sf_fake_stdout
1a0044bc g     F .text	00000040 siprintf
1a002a2a g     F .text	0000005c delayInaccurateUs
1a003b80  w    F .text	00000002 .hidden __aeabi_idiv0
1a000d90 g     F .text	00000012 compostera_raiseTimeEvent
1a00017e  w    F .text	00000002 BusFault_Handler
10000312 g     O .bss	00000001 __lock___dd_hash_mutex
1a00474c g     F .text	00000080 __smakebuf_r
10000313 g     O .bss	00000001 __lock___tz_mutex
1a0041a8 g     F .text	00000228 _printf_i
1a00223c g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10000264 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a0026f6 g     F .text	00000068 gpioRead
1a00330c g     F .text	00000042 .hidden __aeabi_f2d
1a00295c g     F .text	00000074 boardInit
1a000e00 g     F .text	00000034 gpio_init
10000260 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a00304c g     F .text	0000027a .hidden __subdf3
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a002804 g     F .text	00000018 tickPowerSet
100002f8 g     O .bss	00000001 status
1a002174 g     F .text	00000058 Chip_Clock_SetBaseClock
1a002490 g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
10000314 g     O .bss	00000001 __lock___sfp_recursive_mutex
1a003da0 g     F .text	0000000c __sinit_lock_acquire
1a0014cc g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 d5 12 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a ba 65 ff 53     }............e.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	99 28 00 1a                                         .(..

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	41 29 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     A)..............
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a004f6c 	.word	0x1a004f6c
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000b0 	.word	0x000000b0
1a000120:	1a004f6c 	.word	0x1a004f6c
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a004f6c 	.word	0x1a004f6c
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a004f6c 	.word	0x1a004f6c
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a004f6c 	.word	0x1a004f6c
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000b0 	.word	0x100000b0
1a000154:	00000268 	.word	0x00000268
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
    }
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
    }
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
    }
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
    }
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
    }
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
    }
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
    }
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
    }
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
    }
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
#endif

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
    }
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <clearInEvents>:
	return result;
}

static void clearInEvents(Compostera* handle)
{
	handle->iface.evHumedadMenor40_raised = bool_false;
1a000300:	2300      	movs	r3, #0
1a000302:	7303      	strb	r3, [r0, #12]
	handle->iface.evHumedadMayor60_raised = bool_false;
1a000304:	7343      	strb	r3, [r0, #13]
	handle->iface.evParametrosEstable_raised = bool_false;
1a000306:	7383      	strb	r3, [r0, #14]
	handle->iface.evTemperaturaMayor60_raised = bool_false;
1a000308:	73c3      	strb	r3, [r0, #15]
	handle->iface.evCerradoTapa_raised = bool_false;
1a00030a:	7403      	strb	r3, [r0, #16]
	handle->iface.evAberturaTapa_raised = bool_false;
1a00030c:	7443      	strb	r3, [r0, #17]
	handle->iface.evParametrosExcedidos_raised = bool_false;
1a00030e:	7483      	strb	r3, [r0, #18]
	handle->iface.evLecturaErronea_raised = bool_false;
1a000310:	74c3      	strb	r3, [r0, #19]
	handle->internal.siTemperaturaMayor60_raised = bool_false;
1a000312:	7503      	strb	r3, [r0, #20]
	handle->internal.siTemperaturaEstable_raised = bool_false;
1a000314:	7543      	strb	r3, [r0, #21]
	handle->internal.siHumedadMenor40_raised = bool_false;
1a000316:	7583      	strb	r3, [r0, #22]
	handle->internal.siHumedadEstable_raised = bool_false;
1a000318:	75c3      	strb	r3, [r0, #23]
	handle->internal.siHumedadMayor60_raised = bool_false;
1a00031a:	7603      	strb	r3, [r0, #24]
	handle->internal.siAberturaTapa_raised = bool_false;
1a00031c:	7643      	strb	r3, [r0, #25]
	handle->internal.siCerradoTapa_raised = bool_false;
1a00031e:	7683      	strb	r3, [r0, #26]
	handle->timeEvents.compostera_Sensor_Humedad_LEYENDO_tev0_raised = bool_false;
1a000320:	76c3      	strb	r3, [r0, #27]
	handle->timeEvents.compostera_Sensor_Humedad_HUM_SUPERIOR_tev0_raised = bool_false;
1a000322:	7703      	strb	r3, [r0, #28]
	handle->timeEvents.compostera_Sensor_Humedad_ESTABLE_tev0_raised = bool_false;
1a000324:	7743      	strb	r3, [r0, #29]
	handle->timeEvents.compostera_Sensor_Humedad_HUM_INFERIOR_tev0_raised = bool_false;
1a000326:	7783      	strb	r3, [r0, #30]
	handle->timeEvents.compostera_Sensor_Humedad_TEMP_SUPERIOR_tev0_raised = bool_false;
1a000328:	77c3      	strb	r3, [r0, #31]
	handle->timeEvents.compostera_Sensor_Humedad_SUPERIOR_tev0_raised = bool_false;
1a00032a:	f880 3020 	strb.w	r3, [r0, #32]
	handle->timeEvents.compostera_Sensor_Humedad_ERROR_tev0_raised = bool_false;
1a00032e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
	handle->timeEvents.compostera_Compostar_RELLENANDO_tev0_raised = bool_false;
1a000332:	f880 3022 	strb.w	r3, [r0, #34]	; 0x22
	handle->timeEvents.compostera_Compostar_MEZCLANDO_tev0_raised = bool_false;
1a000336:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
}
1a00033a:	4770      	bx	lr

1a00033c <check_Sensor_Lid_CERRADO_tr0_tr0>:
/* implementations of all internal functions */

static sc_boolean check_Sensor_Lid_CERRADO_tr0_tr0(const Compostera* handle)
{
	return handle->iface.evAberturaTapa_raised;
}
1a00033c:	7c40      	ldrb	r0, [r0, #17]
1a00033e:	4770      	bx	lr

1a000340 <check_Sensor_Lid_ABIERTO_tr0_tr0>:

static sc_boolean check_Sensor_Lid_ABIERTO_tr0_tr0(const Compostera* handle)
{
	return handle->iface.evCerradoTapa_raised;
}
1a000340:	7c00      	ldrb	r0, [r0, #16]
1a000342:	4770      	bx	lr

1a000344 <check_Sensor_Lid_INICIO_tr0_tr0>:

static sc_boolean check_Sensor_Lid_INICIO_tr0_tr0(const Compostera* handle)
{
	return handle->iface.evCerradoTapa_raised;
}
1a000344:	7c00      	ldrb	r0, [r0, #16]
1a000346:	4770      	bx	lr

1a000348 <check_Sensor_Lid_INICIO_tr1_tr1>:

static sc_boolean check_Sensor_Lid_INICIO_tr1_tr1(const Compostera* handle)
{
	return handle->iface.evAberturaTapa_raised;
}
1a000348:	7c40      	ldrb	r0, [r0, #17]
1a00034a:	4770      	bx	lr

1a00034c <check_Sensor_Humedad_LEYENDO_tr0_tr0>:

static sc_boolean check_Sensor_Humedad_LEYENDO_tr0_tr0(const Compostera* handle)
{
	return handle->iface.evHumedadMayor60_raised;
}
1a00034c:	7b40      	ldrb	r0, [r0, #13]
1a00034e:	4770      	bx	lr

1a000350 <check_Sensor_Humedad_LEYENDO_tr1_tr1>:

static sc_boolean check_Sensor_Humedad_LEYENDO_tr1_tr1(const Compostera* handle)
{
	return handle->iface.evHumedadMenor40_raised;
}
1a000350:	7b00      	ldrb	r0, [r0, #12]
1a000352:	4770      	bx	lr

1a000354 <check_Sensor_Humedad_LEYENDO_tr2_tr2>:

static sc_boolean check_Sensor_Humedad_LEYENDO_tr2_tr2(const Compostera* handle)
{
	return handle->iface.evParametrosEstable_raised;
}
1a000354:	7b80      	ldrb	r0, [r0, #14]
1a000356:	4770      	bx	lr

1a000358 <check_Sensor_Humedad_LEYENDO_tr3_tr3>:

static sc_boolean check_Sensor_Humedad_LEYENDO_tr3_tr3(const Compostera* handle)
{
	return handle->iface.evTemperaturaMayor60_raised;
}
1a000358:	7bc0      	ldrb	r0, [r0, #15]
1a00035a:	4770      	bx	lr

1a00035c <check_Sensor_Humedad_LEYENDO_tr4_tr4>:

static sc_boolean check_Sensor_Humedad_LEYENDO_tr4_tr4(const Compostera* handle)
{
	return handle->iface.evParametrosExcedidos_raised;
}
1a00035c:	7c80      	ldrb	r0, [r0, #18]
1a00035e:	4770      	bx	lr

1a000360 <check_Sensor_Humedad_LEYENDO_tr5_tr5>:

static sc_boolean check_Sensor_Humedad_LEYENDO_tr5_tr5(const Compostera* handle)
{
	return handle->iface.evLecturaErronea_raised;
}
1a000360:	7cc0      	ldrb	r0, [r0, #19]
1a000362:	4770      	bx	lr

1a000364 <check_Sensor_Humedad_LEYENDO_tr6_tr6>:

static sc_boolean check_Sensor_Humedad_LEYENDO_tr6_tr6(const Compostera* handle)
{
	return handle->timeEvents.compostera_Sensor_Humedad_LEYENDO_tev0_raised;
}
1a000364:	7ec0      	ldrb	r0, [r0, #27]
1a000366:	4770      	bx	lr

1a000368 <check_Sensor_Humedad_HUM_SUPERIOR_tr0_tr0>:

static sc_boolean check_Sensor_Humedad_HUM_SUPERIOR_tr0_tr0(const Compostera* handle)
{
	return handle->timeEvents.compostera_Sensor_Humedad_HUM_SUPERIOR_tev0_raised;
}
1a000368:	7f00      	ldrb	r0, [r0, #28]
1a00036a:	4770      	bx	lr

1a00036c <check_Sensor_Humedad_ESTABLE_tr0_tr0>:

static sc_boolean check_Sensor_Humedad_ESTABLE_tr0_tr0(const Compostera* handle)
{
	return handle->timeEvents.compostera_Sensor_Humedad_ESTABLE_tev0_raised;
}
1a00036c:	7f40      	ldrb	r0, [r0, #29]
1a00036e:	4770      	bx	lr

1a000370 <check_Sensor_Humedad_HUM_INFERIOR_tr0_tr0>:

static sc_boolean check_Sensor_Humedad_HUM_INFERIOR_tr0_tr0(const Compostera* handle)
{
	return handle->timeEvents.compostera_Sensor_Humedad_HUM_INFERIOR_tev0_raised;
}
1a000370:	7f80      	ldrb	r0, [r0, #30]
1a000372:	4770      	bx	lr

1a000374 <check_Sensor_Humedad_TEMP_SUPERIOR_tr0_tr0>:

static sc_boolean check_Sensor_Humedad_TEMP_SUPERIOR_tr0_tr0(const Compostera* handle)
{
	return handle->timeEvents.compostera_Sensor_Humedad_TEMP_SUPERIOR_tev0_raised;
}
1a000374:	7fc0      	ldrb	r0, [r0, #31]
1a000376:	4770      	bx	lr

1a000378 <check_Sensor_Humedad_SUPERIOR_tr0_tr0>:

static sc_boolean check_Sensor_Humedad_SUPERIOR_tr0_tr0(const Compostera* handle)
{
	return handle->timeEvents.compostera_Sensor_Humedad_SUPERIOR_tev0_raised;
}
1a000378:	f890 0020 	ldrb.w	r0, [r0, #32]
1a00037c:	4770      	bx	lr

1a00037e <check_Sensor_Humedad_ERROR_tr0_tr0>:

static sc_boolean check_Sensor_Humedad_ERROR_tr0_tr0(const Compostera* handle)
{
	return handle->timeEvents.compostera_Sensor_Humedad_ERROR_tev0_raised;
}
1a00037e:	f890 0021 	ldrb.w	r0, [r0, #33]	; 0x21
1a000382:	4770      	bx	lr

1a000384 <check_Humedad_HUMEDECIENDO_tr0_tr0>:

static sc_boolean check_Humedad_HUMEDECIENDO_tr0_tr0(const Compostera* handle)
{
	return handle->internal.siHumedadEstable_raised;
}
1a000384:	7dc0      	ldrb	r0, [r0, #23]
1a000386:	4770      	bx	lr

1a000388 <check_Humedad_DESHUMEDECIENDO_tr0_tr0>:

static sc_boolean check_Humedad_DESHUMEDECIENDO_tr0_tr0(const Compostera* handle)
{
	return handle->internal.siHumedadEstable_raised;
}
1a000388:	7dc0      	ldrb	r0, [r0, #23]
1a00038a:	4770      	bx	lr

1a00038c <check_Humedad_ESPERANDO_tr0_tr0>:

static sc_boolean check_Humedad_ESPERANDO_tr0_tr0(const Compostera* handle)
{
	return handle->internal.siHumedadMayor60_raised;
}
1a00038c:	7e00      	ldrb	r0, [r0, #24]
1a00038e:	4770      	bx	lr

1a000390 <check_Humedad_ESPERANDO_tr1_tr1>:

static sc_boolean check_Humedad_ESPERANDO_tr1_tr1(const Compostera* handle)
{
	return handle->internal.siHumedadMenor40_raised;
}
1a000390:	7d80      	ldrb	r0, [r0, #22]
1a000392:	4770      	bx	lr

1a000394 <check_Temperatura_ENFRIANDO_tr0_tr0>:

static sc_boolean check_Temperatura_ENFRIANDO_tr0_tr0(const Compostera* handle)
{
	return handle->internal.siTemperaturaEstable_raised;
}
1a000394:	7d40      	ldrb	r0, [r0, #21]
1a000396:	4770      	bx	lr

1a000398 <check_Temperatura_ENFRIANDO_tr1_tr1>:

static sc_boolean check_Temperatura_ENFRIANDO_tr1_tr1(const Compostera* handle)
{
	return handle->internal.siAberturaTapa_raised;
}
1a000398:	7e40      	ldrb	r0, [r0, #25]
1a00039a:	4770      	bx	lr

1a00039c <check_Temperatura_ESPERANDO_tr0_tr0>:

static sc_boolean check_Temperatura_ESPERANDO_tr0_tr0(const Compostera* handle)
{
	return handle->internal.siTemperaturaMayor60_raised;
}
1a00039c:	7d00      	ldrb	r0, [r0, #20]
1a00039e:	4770      	bx	lr

1a0003a0 <check_Compostar_RELLENANDO_tr0_tr0>:

static sc_boolean check_Compostar_RELLENANDO_tr0_tr0(const Compostera* handle)
{
	return handle->timeEvents.compostera_Compostar_RELLENANDO_tev0_raised;
}
1a0003a0:	f890 0022 	ldrb.w	r0, [r0, #34]	; 0x22
1a0003a4:	4770      	bx	lr

1a0003a6 <check_Compostar_RELLENANDO_tr1_tr1>:

static sc_boolean check_Compostar_RELLENANDO_tr1_tr1(const Compostera* handle)
{
	return handle->internal.siCerradoTapa_raised;
}
1a0003a6:	7e80      	ldrb	r0, [r0, #26]
1a0003a8:	4770      	bx	lr

1a0003aa <check_Compostar_ESPERANDO_tr0_tr0>:

static sc_boolean check_Compostar_ESPERANDO_tr0_tr0(const Compostera* handle)
{
	return handle->internal.siAberturaTapa_raised;
}
1a0003aa:	7e40      	ldrb	r0, [r0, #25]
1a0003ac:	4770      	bx	lr

1a0003ae <check_Compostar_SONANDO_tr0_tr0>:

static sc_boolean check_Compostar_SONANDO_tr0_tr0(const Compostera* handle)
{
	return handle->internal.siCerradoTapa_raised;
}
1a0003ae:	7e80      	ldrb	r0, [r0, #26]
1a0003b0:	4770      	bx	lr

1a0003b2 <check_Compostar_MEZCLANDO_tr0_tr0>:

static sc_boolean check_Compostar_MEZCLANDO_tr0_tr0(const Compostera* handle)
{
	return handle->timeEvents.compostera_Compostar_MEZCLANDO_tev0_raised;
}
1a0003b2:	f890 0023 	ldrb.w	r0, [r0, #35]	; 0x23
1a0003b6:	4770      	bx	lr

1a0003b8 <check_Compostar_MEZCLANDO_tr1_tr1>:

static sc_boolean check_Compostar_MEZCLANDO_tr1_tr1(const Compostera* handle)
{
	return handle->internal.siAberturaTapa_raised;
}
1a0003b8:	7e40      	ldrb	r0, [r0, #25]
1a0003ba:	4770      	bx	lr

1a0003bc <enact_Sensor_Lid_CERRADO>:

/* Entry action for state 'CERRADO'. */
static void enact_Sensor_Lid_CERRADO(Compostera* handle)
{
	/* Entry action for state 'CERRADO'. */
	handle->internal.siCerradoTapa_raised = bool_true;
1a0003bc:	2301      	movs	r3, #1
1a0003be:	7683      	strb	r3, [r0, #26]
}
1a0003c0:	4770      	bx	lr

1a0003c2 <enact_Sensor_Lid_ABIERTO>:

/* Entry action for state 'ABIERTO'. */
static void enact_Sensor_Lid_ABIERTO(Compostera* handle)
{
	/* Entry action for state 'ABIERTO'. */
	handle->internal.siAberturaTapa_raised = bool_true;
1a0003c2:	2301      	movs	r3, #1
1a0003c4:	7643      	strb	r3, [r0, #25]
}
1a0003c6:	4770      	bx	lr

1a0003c8 <enseq_Sensor_Lid_CERRADO_default>:
	compostera_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Compostar_MEZCLANDO_tev0_raised) );		
}

/* 'default' enter sequence for state CERRADO */
static void enseq_Sensor_Lid_CERRADO_default(Compostera* handle)
{
1a0003c8:	b510      	push	{r4, lr}
1a0003ca:	4604      	mov	r4, r0
	/* 'default' enter sequence for state CERRADO */
	enact_Sensor_Lid_CERRADO(handle);
1a0003cc:	f7ff fff6 	bl	1a0003bc <enact_Sensor_Lid_CERRADO>
	handle->stateConfVector[0] = Compostera_Sensor_Lid_CERRADO;
1a0003d0:	2301      	movs	r3, #1
1a0003d2:	7023      	strb	r3, [r4, #0]
	handle->stateConfVectorPosition = 0;
1a0003d4:	2300      	movs	r3, #0
1a0003d6:	60a3      	str	r3, [r4, #8]
}
1a0003d8:	bd10      	pop	{r4, pc}

1a0003da <enseq_Sensor_Lid_ABIERTO_default>:

/* 'default' enter sequence for state ABIERTO */
static void enseq_Sensor_Lid_ABIERTO_default(Compostera* handle)
{
1a0003da:	b510      	push	{r4, lr}
1a0003dc:	4604      	mov	r4, r0
	/* 'default' enter sequence for state ABIERTO */
	enact_Sensor_Lid_ABIERTO(handle);
1a0003de:	f7ff fff0 	bl	1a0003c2 <enact_Sensor_Lid_ABIERTO>
	handle->stateConfVector[0] = Compostera_Sensor_Lid_ABIERTO;
1a0003e2:	2302      	movs	r3, #2
1a0003e4:	7023      	strb	r3, [r4, #0]
	handle->stateConfVectorPosition = 0;
1a0003e6:	2300      	movs	r3, #0
1a0003e8:	60a3      	str	r3, [r4, #8]
}
1a0003ea:	bd10      	pop	{r4, pc}

1a0003ec <enseq_Sensor_Lid_INICIO_default>:

/* 'default' enter sequence for state INICIO */
static void enseq_Sensor_Lid_INICIO_default(Compostera* handle)
{
	/* 'default' enter sequence for state INICIO */
	handle->stateConfVector[0] = Compostera_Sensor_Lid_INICIO;
1a0003ec:	2303      	movs	r3, #3
1a0003ee:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a0003f0:	2300      	movs	r3, #0
1a0003f2:	6083      	str	r3, [r0, #8]
}
1a0003f4:	4770      	bx	lr

1a0003f6 <exseq_Sensor_Lid_CERRADO>:

/* Default exit sequence for state CERRADO */
static void exseq_Sensor_Lid_CERRADO(Compostera* handle)
{
	/* Default exit sequence for state CERRADO */
	handle->stateConfVector[0] = Compostera_last_state;
1a0003f6:	2300      	movs	r3, #0
1a0003f8:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a0003fa:	6083      	str	r3, [r0, #8]
}
1a0003fc:	4770      	bx	lr

1a0003fe <effect_Sensor_Lid_CERRADO_tr0>:
{
1a0003fe:	b510      	push	{r4, lr}
1a000400:	4604      	mov	r4, r0
	exseq_Sensor_Lid_CERRADO(handle);
1a000402:	f7ff fff8 	bl	1a0003f6 <exseq_Sensor_Lid_CERRADO>
	enseq_Sensor_Lid_ABIERTO_default(handle);
1a000406:	4620      	mov	r0, r4
1a000408:	f7ff ffe7 	bl	1a0003da <enseq_Sensor_Lid_ABIERTO_default>
}
1a00040c:	bd10      	pop	{r4, pc}

1a00040e <exseq_Sensor_Lid_ABIERTO>:

/* Default exit sequence for state ABIERTO */
static void exseq_Sensor_Lid_ABIERTO(Compostera* handle)
{
	/* Default exit sequence for state ABIERTO */
	handle->stateConfVector[0] = Compostera_last_state;
1a00040e:	2300      	movs	r3, #0
1a000410:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a000412:	6083      	str	r3, [r0, #8]
}
1a000414:	4770      	bx	lr

1a000416 <effect_Sensor_Lid_ABIERTO_tr0>:
{
1a000416:	b510      	push	{r4, lr}
1a000418:	4604      	mov	r4, r0
	exseq_Sensor_Lid_ABIERTO(handle);
1a00041a:	f7ff fff8 	bl	1a00040e <exseq_Sensor_Lid_ABIERTO>
	enseq_Sensor_Lid_CERRADO_default(handle);
1a00041e:	4620      	mov	r0, r4
1a000420:	f7ff ffd2 	bl	1a0003c8 <enseq_Sensor_Lid_CERRADO_default>
}
1a000424:	bd10      	pop	{r4, pc}

1a000426 <exseq_Sensor_Lid_INICIO>:

/* Default exit sequence for state INICIO */
static void exseq_Sensor_Lid_INICIO(Compostera* handle)
{
	/* Default exit sequence for state INICIO */
	handle->stateConfVector[0] = Compostera_last_state;
1a000426:	2300      	movs	r3, #0
1a000428:	7003      	strb	r3, [r0, #0]
	handle->stateConfVectorPosition = 0;
1a00042a:	6083      	str	r3, [r0, #8]
}
1a00042c:	4770      	bx	lr

1a00042e <effect_Sensor_Lid_INICIO_tr0>:
{
1a00042e:	b510      	push	{r4, lr}
1a000430:	4604      	mov	r4, r0
	exseq_Sensor_Lid_INICIO(handle);
1a000432:	f7ff fff8 	bl	1a000426 <exseq_Sensor_Lid_INICIO>
	enseq_Sensor_Lid_CERRADO_default(handle);
1a000436:	4620      	mov	r0, r4
1a000438:	f7ff ffc6 	bl	1a0003c8 <enseq_Sensor_Lid_CERRADO_default>
}
1a00043c:	bd10      	pop	{r4, pc}

1a00043e <effect_Sensor_Lid_INICIO_tr1>:
{
1a00043e:	b510      	push	{r4, lr}
1a000440:	4604      	mov	r4, r0
	exseq_Sensor_Lid_INICIO(handle);
1a000442:	f7ff fff0 	bl	1a000426 <exseq_Sensor_Lid_INICIO>
	enseq_Sensor_Lid_ABIERTO_default(handle);
1a000446:	4620      	mov	r0, r4
1a000448:	f7ff ffc7 	bl	1a0003da <enseq_Sensor_Lid_ABIERTO_default>
}
1a00044c:	bd10      	pop	{r4, pc}

1a00044e <exseq_Humedad_HUMEDECIENDO>:

/* Default exit sequence for state HUMEDECIENDO */
static void exseq_Humedad_HUMEDECIENDO(Compostera* handle)
{
	/* Default exit sequence for state HUMEDECIENDO */
	handle->stateConfVector[2] = Compostera_last_state;
1a00044e:	2300      	movs	r3, #0
1a000450:	7083      	strb	r3, [r0, #2]
	handle->stateConfVectorPosition = 2;
1a000452:	2302      	movs	r3, #2
1a000454:	6083      	str	r3, [r0, #8]
}
1a000456:	4770      	bx	lr

1a000458 <exseq_Humedad_DESHUMEDECIENDO>:

/* Default exit sequence for state DESHUMEDECIENDO */
static void exseq_Humedad_DESHUMEDECIENDO(Compostera* handle)
{
	/* Default exit sequence for state DESHUMEDECIENDO */
	handle->stateConfVector[2] = Compostera_last_state;
1a000458:	2300      	movs	r3, #0
1a00045a:	7083      	strb	r3, [r0, #2]
	handle->stateConfVectorPosition = 2;
1a00045c:	2302      	movs	r3, #2
1a00045e:	6083      	str	r3, [r0, #8]
}
1a000460:	4770      	bx	lr

1a000462 <exseq_Humedad_ESPERANDO>:

/* Default exit sequence for state ESPERANDO */
static void exseq_Humedad_ESPERANDO(Compostera* handle)
{
	/* Default exit sequence for state ESPERANDO */
	handle->stateConfVector[2] = Compostera_last_state;
1a000462:	2300      	movs	r3, #0
1a000464:	7083      	strb	r3, [r0, #2]
	handle->stateConfVectorPosition = 2;
1a000466:	2302      	movs	r3, #2
1a000468:	6083      	str	r3, [r0, #8]
}
1a00046a:	4770      	bx	lr

1a00046c <exseq_Temperatura_ENFRIANDO>:

/* Default exit sequence for state ENFRIANDO */
static void exseq_Temperatura_ENFRIANDO(Compostera* handle)
{
	/* Default exit sequence for state ENFRIANDO */
	handle->stateConfVector[3] = Compostera_last_state;
1a00046c:	2300      	movs	r3, #0
1a00046e:	70c3      	strb	r3, [r0, #3]
	handle->stateConfVectorPosition = 3;
1a000470:	2303      	movs	r3, #3
1a000472:	6083      	str	r3, [r0, #8]
}
1a000474:	4770      	bx	lr

1a000476 <exseq_Temperatura_ESPERANDO>:

/* Default exit sequence for state ESPERANDO */
static void exseq_Temperatura_ESPERANDO(Compostera* handle)
{
	/* Default exit sequence for state ESPERANDO */
	handle->stateConfVector[3] = Compostera_last_state;
1a000476:	2300      	movs	r3, #0
1a000478:	70c3      	strb	r3, [r0, #3]
	handle->stateConfVectorPosition = 3;
1a00047a:	2303      	movs	r3, #3
1a00047c:	6083      	str	r3, [r0, #8]
}
1a00047e:	4770      	bx	lr

1a000480 <exseq_Compostar_ESPERANDO>:

/* Default exit sequence for state ESPERANDO */
static void exseq_Compostar_ESPERANDO(Compostera* handle)
{
	/* Default exit sequence for state ESPERANDO */
	handle->stateConfVector[4] = Compostera_last_state;
1a000480:	2300      	movs	r3, #0
1a000482:	7103      	strb	r3, [r0, #4]
	handle->stateConfVectorPosition = 4;
1a000484:	2304      	movs	r3, #4
1a000486:	6083      	str	r3, [r0, #8]
}
1a000488:	4770      	bx	lr

1a00048a <exseq_Compostar_SONANDO>:

/* Default exit sequence for state SONANDO */
static void exseq_Compostar_SONANDO(Compostera* handle)
{
	/* Default exit sequence for state SONANDO */
	handle->stateConfVector[4] = Compostera_last_state;
1a00048a:	2300      	movs	r3, #0
1a00048c:	7103      	strb	r3, [r0, #4]
	handle->stateConfVectorPosition = 4;
1a00048e:	2304      	movs	r3, #4
1a000490:	6083      	str	r3, [r0, #8]
}
1a000492:	4770      	bx	lr

1a000494 <react_Sensor_Lid_CERRADO>:
	}
}

/* The reactions of state CERRADO. */
static void react_Sensor_Lid_CERRADO(Compostera* handle)
{
1a000494:	b510      	push	{r4, lr}
1a000496:	4604      	mov	r4, r0
	/* The reactions of state CERRADO. */
	if (check_Sensor_Lid_CERRADO_tr0_tr0(handle) == bool_true)
1a000498:	f7ff ff50 	bl	1a00033c <check_Sensor_Lid_CERRADO_tr0_tr0>
1a00049c:	b900      	cbnz	r0, 1a0004a0 <react_Sensor_Lid_CERRADO+0xc>
	{ 
		effect_Sensor_Lid_CERRADO_tr0(handle);
	} 
}
1a00049e:	bd10      	pop	{r4, pc}
		effect_Sensor_Lid_CERRADO_tr0(handle);
1a0004a0:	4620      	mov	r0, r4
1a0004a2:	f7ff ffac 	bl	1a0003fe <effect_Sensor_Lid_CERRADO_tr0>
}
1a0004a6:	e7fa      	b.n	1a00049e <react_Sensor_Lid_CERRADO+0xa>

1a0004a8 <react_Sensor_Lid_ABIERTO>:

/* The reactions of state ABIERTO. */
static void react_Sensor_Lid_ABIERTO(Compostera* handle)
{
1a0004a8:	b510      	push	{r4, lr}
1a0004aa:	4604      	mov	r4, r0
	/* The reactions of state ABIERTO. */
	if (check_Sensor_Lid_ABIERTO_tr0_tr0(handle) == bool_true)
1a0004ac:	f7ff ff48 	bl	1a000340 <check_Sensor_Lid_ABIERTO_tr0_tr0>
1a0004b0:	b900      	cbnz	r0, 1a0004b4 <react_Sensor_Lid_ABIERTO+0xc>
	{ 
		effect_Sensor_Lid_ABIERTO_tr0(handle);
	} 
}
1a0004b2:	bd10      	pop	{r4, pc}
		effect_Sensor_Lid_ABIERTO_tr0(handle);
1a0004b4:	4620      	mov	r0, r4
1a0004b6:	f7ff ffae 	bl	1a000416 <effect_Sensor_Lid_ABIERTO_tr0>
}
1a0004ba:	e7fa      	b.n	1a0004b2 <react_Sensor_Lid_ABIERTO+0xa>

1a0004bc <react_Sensor_Lid_INICIO>:

/* The reactions of state INICIO. */
static void react_Sensor_Lid_INICIO(Compostera* handle)
{
1a0004bc:	b510      	push	{r4, lr}
1a0004be:	4604      	mov	r4, r0
	/* The reactions of state INICIO. */
	if (check_Sensor_Lid_INICIO_tr0_tr0(handle) == bool_true)
1a0004c0:	f7ff ff40 	bl	1a000344 <check_Sensor_Lid_INICIO_tr0_tr0>
1a0004c4:	b920      	cbnz	r0, 1a0004d0 <react_Sensor_Lid_INICIO+0x14>
	{ 
		effect_Sensor_Lid_INICIO_tr0(handle);
	}  else
	{
		if (check_Sensor_Lid_INICIO_tr1_tr1(handle) == bool_true)
1a0004c6:	4620      	mov	r0, r4
1a0004c8:	f7ff ff3e 	bl	1a000348 <check_Sensor_Lid_INICIO_tr1_tr1>
1a0004cc:	b920      	cbnz	r0, 1a0004d8 <react_Sensor_Lid_INICIO+0x1c>
		{ 
			effect_Sensor_Lid_INICIO_tr1(handle);
		} 
	}
}
1a0004ce:	bd10      	pop	{r4, pc}
		effect_Sensor_Lid_INICIO_tr0(handle);
1a0004d0:	4620      	mov	r0, r4
1a0004d2:	f7ff ffac 	bl	1a00042e <effect_Sensor_Lid_INICIO_tr0>
1a0004d6:	e7fa      	b.n	1a0004ce <react_Sensor_Lid_INICIO+0x12>
			effect_Sensor_Lid_INICIO_tr1(handle);
1a0004d8:	4620      	mov	r0, r4
1a0004da:	f7ff ffb0 	bl	1a00043e <effect_Sensor_Lid_INICIO_tr1>
}
1a0004de:	e7f6      	b.n	1a0004ce <react_Sensor_Lid_INICIO+0x12>

1a0004e0 <react_Sensor_Lid__entry_Default>:
	}
}

/* Default react sequence for initial entry  */
static void react_Sensor_Lid__entry_Default(Compostera* handle)
{
1a0004e0:	b508      	push	{r3, lr}
	/* Default react sequence for initial entry  */
	enseq_Sensor_Lid_INICIO_default(handle);
1a0004e2:	f7ff ff83 	bl	1a0003ec <enseq_Sensor_Lid_INICIO_default>
}
1a0004e6:	bd08      	pop	{r3, pc}

1a0004e8 <enseq_Sensor_Lid_default>:
{
1a0004e8:	b508      	push	{r3, lr}
	react_Sensor_Lid__entry_Default(handle);
1a0004ea:	f7ff fff9 	bl	1a0004e0 <react_Sensor_Lid__entry_Default>
}
1a0004ee:	bd08      	pop	{r3, pc}

1a0004f0 <enact_Sensor_Humedad_HUM_SUPERIOR>:
{
1a0004f0:	b510      	push	{r4, lr}
1a0004f2:	4604      	mov	r4, r0
	compostera_setTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_HUM_SUPERIOR_tev0_raised) , 2 * 1000, bool_false);
1a0004f4:	2300      	movs	r3, #0
1a0004f6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
1a0004fa:	f100 011c 	add.w	r1, r0, #28
1a0004fe:	f000 fc67 	bl	1a000dd0 <compostera_setTimer>
	handle->internal.siHumedadMayor60_raised = bool_true;
1a000502:	2301      	movs	r3, #1
1a000504:	7623      	strb	r3, [r4, #24]
}
1a000506:	bd10      	pop	{r4, pc}

1a000508 <enseq_Sensor_Humedad_HUM_SUPERIOR_default>:
{
1a000508:	b510      	push	{r4, lr}
1a00050a:	4604      	mov	r4, r0
	enact_Sensor_Humedad_HUM_SUPERIOR(handle);
1a00050c:	f7ff fff0 	bl	1a0004f0 <enact_Sensor_Humedad_HUM_SUPERIOR>
	handle->stateConfVector[1] = Compostera_Sensor_Humedad_HUM_SUPERIOR;
1a000510:	2305      	movs	r3, #5
1a000512:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a000514:	2301      	movs	r3, #1
1a000516:	60a3      	str	r3, [r4, #8]
}
1a000518:	bd10      	pop	{r4, pc}

1a00051a <enact_Sensor_Humedad_HUM_INFERIOR>:
{
1a00051a:	b510      	push	{r4, lr}
1a00051c:	4604      	mov	r4, r0
	compostera_setTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_HUM_INFERIOR_tev0_raised) , 2 * 1000, bool_false);
1a00051e:	2300      	movs	r3, #0
1a000520:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
1a000524:	f100 011e 	add.w	r1, r0, #30
1a000528:	f000 fc52 	bl	1a000dd0 <compostera_setTimer>
	handle->internal.siHumedadMenor40_raised = bool_true;
1a00052c:	2301      	movs	r3, #1
1a00052e:	75a3      	strb	r3, [r4, #22]
}
1a000530:	bd10      	pop	{r4, pc}

1a000532 <enseq_Sensor_Humedad_HUM_INFERIOR_default>:
{
1a000532:	b510      	push	{r4, lr}
1a000534:	4604      	mov	r4, r0
	enact_Sensor_Humedad_HUM_INFERIOR(handle);
1a000536:	f7ff fff0 	bl	1a00051a <enact_Sensor_Humedad_HUM_INFERIOR>
	handle->stateConfVector[1] = Compostera_Sensor_Humedad_HUM_INFERIOR;
1a00053a:	2307      	movs	r3, #7
1a00053c:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a00053e:	2301      	movs	r3, #1
1a000540:	60a3      	str	r3, [r4, #8]
}
1a000542:	bd10      	pop	{r4, pc}

1a000544 <enact_Sensor_Humedad_ESTABLE>:
{
1a000544:	b510      	push	{r4, lr}
1a000546:	4604      	mov	r4, r0
	compostera_setTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_ESTABLE_tev0_raised) , 2 * 1000, bool_false);
1a000548:	2300      	movs	r3, #0
1a00054a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
1a00054e:	f100 011d 	add.w	r1, r0, #29
1a000552:	f000 fc3d 	bl	1a000dd0 <compostera_setTimer>
	handle->internal.siHumedadEstable_raised = bool_true;
1a000556:	2301      	movs	r3, #1
1a000558:	75e3      	strb	r3, [r4, #23]
}
1a00055a:	bd10      	pop	{r4, pc}

1a00055c <enseq_Sensor_Humedad_ESTABLE_default>:
{
1a00055c:	b510      	push	{r4, lr}
1a00055e:	4604      	mov	r4, r0
	enact_Sensor_Humedad_ESTABLE(handle);
1a000560:	f7ff fff0 	bl	1a000544 <enact_Sensor_Humedad_ESTABLE>
	handle->stateConfVector[1] = Compostera_Sensor_Humedad_ESTABLE;
1a000564:	2306      	movs	r3, #6
1a000566:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a000568:	2301      	movs	r3, #1
1a00056a:	60a3      	str	r3, [r4, #8]
}
1a00056c:	bd10      	pop	{r4, pc}

1a00056e <enact_Sensor_Humedad_TEMP_SUPERIOR>:
{
1a00056e:	b510      	push	{r4, lr}
1a000570:	4604      	mov	r4, r0
	compostera_setTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_TEMP_SUPERIOR_tev0_raised) , 2 * 1000, bool_false);
1a000572:	2300      	movs	r3, #0
1a000574:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
1a000578:	f100 011f 	add.w	r1, r0, #31
1a00057c:	f000 fc28 	bl	1a000dd0 <compostera_setTimer>
	handle->internal.siTemperaturaMayor60_raised = bool_true;
1a000580:	2301      	movs	r3, #1
1a000582:	7523      	strb	r3, [r4, #20]
}
1a000584:	bd10      	pop	{r4, pc}

1a000586 <enseq_Sensor_Humedad_TEMP_SUPERIOR_default>:
{
1a000586:	b510      	push	{r4, lr}
1a000588:	4604      	mov	r4, r0
	enact_Sensor_Humedad_TEMP_SUPERIOR(handle);
1a00058a:	f7ff fff0 	bl	1a00056e <enact_Sensor_Humedad_TEMP_SUPERIOR>
	handle->stateConfVector[1] = Compostera_Sensor_Humedad_TEMP_SUPERIOR;
1a00058e:	2308      	movs	r3, #8
1a000590:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a000592:	2301      	movs	r3, #1
1a000594:	60a3      	str	r3, [r4, #8]
}
1a000596:	bd10      	pop	{r4, pc}

1a000598 <enact_Sensor_Humedad_SUPERIOR>:
{
1a000598:	b510      	push	{r4, lr}
1a00059a:	4604      	mov	r4, r0
	compostera_setTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_SUPERIOR_tev0_raised) , 2 * 1000, bool_false);
1a00059c:	2300      	movs	r3, #0
1a00059e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
1a0005a2:	f100 0120 	add.w	r1, r0, #32
1a0005a6:	f000 fc13 	bl	1a000dd0 <compostera_setTimer>
	handle->internal.siHumedadMayor60_raised = bool_true;
1a0005aa:	2301      	movs	r3, #1
1a0005ac:	7623      	strb	r3, [r4, #24]
	handle->internal.siTemperaturaMayor60_raised = bool_true;
1a0005ae:	7523      	strb	r3, [r4, #20]
}
1a0005b0:	bd10      	pop	{r4, pc}

1a0005b2 <enseq_Sensor_Humedad_SUPERIOR_default>:
{
1a0005b2:	b510      	push	{r4, lr}
1a0005b4:	4604      	mov	r4, r0
	enact_Sensor_Humedad_SUPERIOR(handle);
1a0005b6:	f7ff ffef 	bl	1a000598 <enact_Sensor_Humedad_SUPERIOR>
	handle->stateConfVector[1] = Compostera_Sensor_Humedad_SUPERIOR;
1a0005ba:	2309      	movs	r3, #9
1a0005bc:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a0005be:	2301      	movs	r3, #1
1a0005c0:	60a3      	str	r3, [r4, #8]
}
1a0005c2:	bd10      	pop	{r4, pc}

1a0005c4 <enact_Sensor_Humedad_LEYENDO>:
{
1a0005c4:	b510      	push	{r4, lr}
1a0005c6:	4604      	mov	r4, r0
	compostera_setTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_LEYENDO_tev0_raised) , 2 * 1000, bool_false);
1a0005c8:	2300      	movs	r3, #0
1a0005ca:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
1a0005ce:	f100 011b 	add.w	r1, r0, #27
1a0005d2:	f000 fbfd 	bl	1a000dd0 <compostera_setTimer>
	composteraIface_readParameters(handle);
1a0005d6:	4620      	mov	r0, r4
1a0005d8:	f000 fc2c 	bl	1a000e34 <composteraIface_readParameters>
}
1a0005dc:	bd10      	pop	{r4, pc}

1a0005de <enseq_Sensor_Humedad_LEYENDO_default>:
{
1a0005de:	b510      	push	{r4, lr}
1a0005e0:	4604      	mov	r4, r0
	enact_Sensor_Humedad_LEYENDO(handle);
1a0005e2:	f7ff ffef 	bl	1a0005c4 <enact_Sensor_Humedad_LEYENDO>
	handle->stateConfVector[1] = Compostera_Sensor_Humedad_LEYENDO;
1a0005e6:	2304      	movs	r3, #4
1a0005e8:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a0005ea:	2301      	movs	r3, #1
1a0005ec:	60a3      	str	r3, [r4, #8]
}
1a0005ee:	bd10      	pop	{r4, pc}

1a0005f0 <react_Sensor_Humedad__entry_Default>:

/* Default react sequence for initial entry  */
static void react_Sensor_Humedad__entry_Default(Compostera* handle)
{
1a0005f0:	b508      	push	{r3, lr}
	/* Default react sequence for initial entry  */
	enseq_Sensor_Humedad_LEYENDO_default(handle);
1a0005f2:	f7ff fff4 	bl	1a0005de <enseq_Sensor_Humedad_LEYENDO_default>
}
1a0005f6:	bd08      	pop	{r3, pc}

1a0005f8 <enseq_Sensor_Humedad_default>:
{
1a0005f8:	b508      	push	{r3, lr}
	react_Sensor_Humedad__entry_Default(handle);
1a0005fa:	f7ff fff9 	bl	1a0005f0 <react_Sensor_Humedad__entry_Default>
}
1a0005fe:	bd08      	pop	{r3, pc}

1a000600 <enact_Humedad_ESPERANDO>:
{
1a000600:	b510      	push	{r4, lr}
1a000602:	4604      	mov	r4, r0
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED2, COMPOSTERA_COMPOSTERAIFACE_LED_OFF);
1a000604:	2200      	movs	r2, #0
1a000606:	2104      	movs	r1, #4
1a000608:	f000 fbda 	bl	1a000dc0 <composteraIface_opLED>
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED3, COMPOSTERA_COMPOSTERAIFACE_LED_OFF);
1a00060c:	2200      	movs	r2, #0
1a00060e:	2105      	movs	r1, #5
1a000610:	4620      	mov	r0, r4
1a000612:	f000 fbd5 	bl	1a000dc0 <composteraIface_opLED>
}
1a000616:	bd10      	pop	{r4, pc}

1a000618 <enseq_Humedad_ESPERANDO_default>:
{
1a000618:	b510      	push	{r4, lr}
1a00061a:	4604      	mov	r4, r0
	enact_Humedad_ESPERANDO(handle);
1a00061c:	f7ff fff0 	bl	1a000600 <enact_Humedad_ESPERANDO>
	handle->stateConfVector[2] = Compostera_Humedad_ESPERANDO;
1a000620:	230d      	movs	r3, #13
1a000622:	70a3      	strb	r3, [r4, #2]
	handle->stateConfVectorPosition = 2;
1a000624:	2302      	movs	r3, #2
1a000626:	60a3      	str	r3, [r4, #8]
}
1a000628:	bd10      	pop	{r4, pc}

1a00062a <react_Humedad__entry_Default>:

/* Default react sequence for initial entry  */
static void react_Humedad__entry_Default(Compostera* handle)
{
1a00062a:	b508      	push	{r3, lr}
	/* Default react sequence for initial entry  */
	enseq_Humedad_ESPERANDO_default(handle);
1a00062c:	f7ff fff4 	bl	1a000618 <enseq_Humedad_ESPERANDO_default>
}
1a000630:	bd08      	pop	{r3, pc}

1a000632 <enseq_Humedad_default>:
{
1a000632:	b508      	push	{r3, lr}
	react_Humedad__entry_Default(handle);
1a000634:	f7ff fff9 	bl	1a00062a <react_Humedad__entry_Default>
}
1a000638:	bd08      	pop	{r3, pc}

1a00063a <effect_Humedad_HUMEDECIENDO_tr0>:
{
1a00063a:	b510      	push	{r4, lr}
1a00063c:	4604      	mov	r4, r0
	exseq_Humedad_HUMEDECIENDO(handle);
1a00063e:	f7ff ff06 	bl	1a00044e <exseq_Humedad_HUMEDECIENDO>
	enseq_Humedad_ESPERANDO_default(handle);
1a000642:	4620      	mov	r0, r4
1a000644:	f7ff ffe8 	bl	1a000618 <enseq_Humedad_ESPERANDO_default>
}
1a000648:	bd10      	pop	{r4, pc}

1a00064a <react_Humedad_HUMEDECIENDO>:
{
1a00064a:	b510      	push	{r4, lr}
1a00064c:	4604      	mov	r4, r0
	if (check_Humedad_HUMEDECIENDO_tr0_tr0(handle) == bool_true)
1a00064e:	f7ff fe99 	bl	1a000384 <check_Humedad_HUMEDECIENDO_tr0_tr0>
1a000652:	b900      	cbnz	r0, 1a000656 <react_Humedad_HUMEDECIENDO+0xc>
}
1a000654:	bd10      	pop	{r4, pc}
		effect_Humedad_HUMEDECIENDO_tr0(handle);
1a000656:	4620      	mov	r0, r4
1a000658:	f7ff ffef 	bl	1a00063a <effect_Humedad_HUMEDECIENDO_tr0>
}
1a00065c:	e7fa      	b.n	1a000654 <react_Humedad_HUMEDECIENDO+0xa>

1a00065e <effect_Humedad_DESHUMEDECIENDO_tr0>:
{
1a00065e:	b510      	push	{r4, lr}
1a000660:	4604      	mov	r4, r0
	exseq_Humedad_DESHUMEDECIENDO(handle);
1a000662:	f7ff fef9 	bl	1a000458 <exseq_Humedad_DESHUMEDECIENDO>
	enseq_Humedad_ESPERANDO_default(handle);
1a000666:	4620      	mov	r0, r4
1a000668:	f7ff ffd6 	bl	1a000618 <enseq_Humedad_ESPERANDO_default>
}
1a00066c:	bd10      	pop	{r4, pc}

1a00066e <react_Humedad_DESHUMEDECIENDO>:
{
1a00066e:	b510      	push	{r4, lr}
1a000670:	4604      	mov	r4, r0
	if (check_Humedad_DESHUMEDECIENDO_tr0_tr0(handle) == bool_true)
1a000672:	f7ff fe89 	bl	1a000388 <check_Humedad_DESHUMEDECIENDO_tr0_tr0>
1a000676:	b900      	cbnz	r0, 1a00067a <react_Humedad_DESHUMEDECIENDO+0xc>
}
1a000678:	bd10      	pop	{r4, pc}
		effect_Humedad_DESHUMEDECIENDO_tr0(handle);
1a00067a:	4620      	mov	r0, r4
1a00067c:	f7ff ffef 	bl	1a00065e <effect_Humedad_DESHUMEDECIENDO_tr0>
}
1a000680:	e7fa      	b.n	1a000678 <react_Humedad_DESHUMEDECIENDO+0xa>

1a000682 <enact_Temperatura_ESPERANDO>:
{
1a000682:	b508      	push	{r3, lr}
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED1, COMPOSTERA_COMPOSTERAIFACE_LED_OFF);
1a000684:	2200      	movs	r2, #0
1a000686:	2103      	movs	r1, #3
1a000688:	f000 fb9a 	bl	1a000dc0 <composteraIface_opLED>
}
1a00068c:	bd08      	pop	{r3, pc}

1a00068e <enseq_Temperatura_ESPERANDO_default>:
{
1a00068e:	b510      	push	{r4, lr}
1a000690:	4604      	mov	r4, r0
	enact_Temperatura_ESPERANDO(handle);
1a000692:	f7ff fff6 	bl	1a000682 <enact_Temperatura_ESPERANDO>
	handle->stateConfVector[3] = Compostera_Temperatura_ESPERANDO;
1a000696:	230f      	movs	r3, #15
1a000698:	70e3      	strb	r3, [r4, #3]
	handle->stateConfVectorPosition = 3;
1a00069a:	2303      	movs	r3, #3
1a00069c:	60a3      	str	r3, [r4, #8]
}
1a00069e:	bd10      	pop	{r4, pc}

1a0006a0 <react_Temperatura__entry_Default>:

/* Default react sequence for initial entry  */
static void react_Temperatura__entry_Default(Compostera* handle)
{
1a0006a0:	b508      	push	{r3, lr}
	/* Default react sequence for initial entry  */
	enseq_Temperatura_ESPERANDO_default(handle);
1a0006a2:	f7ff fff4 	bl	1a00068e <enseq_Temperatura_ESPERANDO_default>
}
1a0006a6:	bd08      	pop	{r3, pc}

1a0006a8 <enseq_Temperatura_default>:
{
1a0006a8:	b508      	push	{r3, lr}
	react_Temperatura__entry_Default(handle);
1a0006aa:	f7ff fff9 	bl	1a0006a0 <react_Temperatura__entry_Default>
}
1a0006ae:	bd08      	pop	{r3, pc}

1a0006b0 <effect_Temperatura_ENFRIANDO_tr0>:
{
1a0006b0:	b510      	push	{r4, lr}
1a0006b2:	4604      	mov	r4, r0
	exseq_Temperatura_ENFRIANDO(handle);
1a0006b4:	f7ff feda 	bl	1a00046c <exseq_Temperatura_ENFRIANDO>
	enseq_Temperatura_ESPERANDO_default(handle);
1a0006b8:	4620      	mov	r0, r4
1a0006ba:	f7ff ffe8 	bl	1a00068e <enseq_Temperatura_ESPERANDO_default>
}
1a0006be:	bd10      	pop	{r4, pc}

1a0006c0 <effect_Temperatura_ENFRIANDO_tr1>:
{
1a0006c0:	b510      	push	{r4, lr}
1a0006c2:	4604      	mov	r4, r0
	exseq_Temperatura_ENFRIANDO(handle);
1a0006c4:	f7ff fed2 	bl	1a00046c <exseq_Temperatura_ENFRIANDO>
	enseq_Temperatura_ESPERANDO_default(handle);
1a0006c8:	4620      	mov	r0, r4
1a0006ca:	f7ff ffe0 	bl	1a00068e <enseq_Temperatura_ESPERANDO_default>
}
1a0006ce:	bd10      	pop	{r4, pc}

1a0006d0 <react_Temperatura_ENFRIANDO>:
{
1a0006d0:	b510      	push	{r4, lr}
1a0006d2:	4604      	mov	r4, r0
	if (check_Temperatura_ENFRIANDO_tr0_tr0(handle) == bool_true)
1a0006d4:	f7ff fe5e 	bl	1a000394 <check_Temperatura_ENFRIANDO_tr0_tr0>
1a0006d8:	b920      	cbnz	r0, 1a0006e4 <react_Temperatura_ENFRIANDO+0x14>
		if (check_Temperatura_ENFRIANDO_tr1_tr1(handle) == bool_true)
1a0006da:	4620      	mov	r0, r4
1a0006dc:	f7ff fe5c 	bl	1a000398 <check_Temperatura_ENFRIANDO_tr1_tr1>
1a0006e0:	b920      	cbnz	r0, 1a0006ec <react_Temperatura_ENFRIANDO+0x1c>
}
1a0006e2:	bd10      	pop	{r4, pc}
		effect_Temperatura_ENFRIANDO_tr0(handle);
1a0006e4:	4620      	mov	r0, r4
1a0006e6:	f7ff ffe3 	bl	1a0006b0 <effect_Temperatura_ENFRIANDO_tr0>
1a0006ea:	e7fa      	b.n	1a0006e2 <react_Temperatura_ENFRIANDO+0x12>
			effect_Temperatura_ENFRIANDO_tr1(handle);
1a0006ec:	4620      	mov	r0, r4
1a0006ee:	f7ff ffe7 	bl	1a0006c0 <effect_Temperatura_ENFRIANDO_tr1>
}
1a0006f2:	e7f6      	b.n	1a0006e2 <react_Temperatura_ENFRIANDO+0x12>

1a0006f4 <enact_Compostar_ESPERANDO>:
{
1a0006f4:	b508      	push	{r3, lr}
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED2, COMPOSTERA_COMPOSTERAIFACE_LED_OFF);
1a0006f6:	2200      	movs	r2, #0
1a0006f8:	2104      	movs	r1, #4
1a0006fa:	f000 fb61 	bl	1a000dc0 <composteraIface_opLED>
}
1a0006fe:	bd08      	pop	{r3, pc}

1a000700 <enseq_Compostar_ESPERANDO_default>:
{
1a000700:	b510      	push	{r4, lr}
1a000702:	4604      	mov	r4, r0
	enact_Compostar_ESPERANDO(handle);
1a000704:	f7ff fff6 	bl	1a0006f4 <enact_Compostar_ESPERANDO>
	handle->stateConfVector[4] = Compostera_Compostar_ESPERANDO;
1a000708:	2311      	movs	r3, #17
1a00070a:	7123      	strb	r3, [r4, #4]
	handle->stateConfVectorPosition = 4;
1a00070c:	2304      	movs	r3, #4
1a00070e:	60a3      	str	r3, [r4, #8]
}
1a000710:	bd10      	pop	{r4, pc}

1a000712 <react_Compostar__entry_Default>:

/* Default react sequence for initial entry  */
static void react_Compostar__entry_Default(Compostera* handle)
{
1a000712:	b508      	push	{r3, lr}
	/* Default react sequence for initial entry  */
	enseq_Compostar_ESPERANDO_default(handle);
1a000714:	f7ff fff4 	bl	1a000700 <enseq_Compostar_ESPERANDO_default>
}
1a000718:	bd08      	pop	{r3, pc}

1a00071a <enseq_Compostar_default>:
{
1a00071a:	b508      	push	{r3, lr}
	react_Compostar__entry_Default(handle);
1a00071c:	f7ff fff9 	bl	1a000712 <react_Compostar__entry_Default>
}
1a000720:	bd08      	pop	{r3, pc}

1a000722 <enact_Sensor_Humedad_ERROR>:
{
1a000722:	b510      	push	{r4, lr}
1a000724:	4604      	mov	r4, r0
	compostera_setTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_ERROR_tev0_raised) , 2 * 1000, bool_false);
1a000726:	2300      	movs	r3, #0
1a000728:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
1a00072c:	f100 0121 	add.w	r1, r0, #33	; 0x21
1a000730:	f000 fb4e 	bl	1a000dd0 <compostera_setTimer>
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LEDR, COMPOSTERA_COMPOSTERAIFACE_LED_ON);
1a000734:	2201      	movs	r2, #1
1a000736:	2100      	movs	r1, #0
1a000738:	4620      	mov	r0, r4
1a00073a:	f000 fb41 	bl	1a000dc0 <composteraIface_opLED>
}
1a00073e:	bd10      	pop	{r4, pc}

1a000740 <enseq_Sensor_Humedad_ERROR_default>:
{
1a000740:	b510      	push	{r4, lr}
1a000742:	4604      	mov	r4, r0
	enact_Sensor_Humedad_ERROR(handle);
1a000744:	f7ff ffed 	bl	1a000722 <enact_Sensor_Humedad_ERROR>
	handle->stateConfVector[1] = Compostera_Sensor_Humedad_ERROR;
1a000748:	230a      	movs	r3, #10
1a00074a:	7063      	strb	r3, [r4, #1]
	handle->stateConfVectorPosition = 1;
1a00074c:	2301      	movs	r3, #1
1a00074e:	60a3      	str	r3, [r4, #8]
}
1a000750:	bd10      	pop	{r4, pc}

1a000752 <enact_Humedad_DESHUMEDECIENDO>:
{
1a000752:	b508      	push	{r3, lr}
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED3, COMPOSTERA_COMPOSTERAIFACE_LED_ON);
1a000754:	2201      	movs	r2, #1
1a000756:	2105      	movs	r1, #5
1a000758:	f000 fb32 	bl	1a000dc0 <composteraIface_opLED>
}
1a00075c:	bd08      	pop	{r3, pc}

1a00075e <enseq_Humedad_DESHUMEDECIENDO_default>:
{
1a00075e:	b510      	push	{r4, lr}
1a000760:	4604      	mov	r4, r0
	enact_Humedad_DESHUMEDECIENDO(handle);
1a000762:	f7ff fff6 	bl	1a000752 <enact_Humedad_DESHUMEDECIENDO>
	handle->stateConfVector[2] = Compostera_Humedad_DESHUMEDECIENDO;
1a000766:	230c      	movs	r3, #12
1a000768:	70a3      	strb	r3, [r4, #2]
	handle->stateConfVectorPosition = 2;
1a00076a:	2302      	movs	r3, #2
1a00076c:	60a3      	str	r3, [r4, #8]
}
1a00076e:	bd10      	pop	{r4, pc}

1a000770 <effect_Humedad_ESPERANDO_tr0>:
{
1a000770:	b510      	push	{r4, lr}
1a000772:	4604      	mov	r4, r0
	exseq_Humedad_ESPERANDO(handle);
1a000774:	f7ff fe75 	bl	1a000462 <exseq_Humedad_ESPERANDO>
	enseq_Humedad_DESHUMEDECIENDO_default(handle);
1a000778:	4620      	mov	r0, r4
1a00077a:	f7ff fff0 	bl	1a00075e <enseq_Humedad_DESHUMEDECIENDO_default>
}
1a00077e:	bd10      	pop	{r4, pc}

1a000780 <enact_Humedad_HUMEDECIENDO>:
{
1a000780:	b508      	push	{r3, lr}
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED2, COMPOSTERA_COMPOSTERAIFACE_LED_ON);
1a000782:	2201      	movs	r2, #1
1a000784:	2104      	movs	r1, #4
1a000786:	f000 fb1b 	bl	1a000dc0 <composteraIface_opLED>
}
1a00078a:	bd08      	pop	{r3, pc}

1a00078c <enseq_Humedad_HUMEDECIENDO_default>:
{
1a00078c:	b510      	push	{r4, lr}
1a00078e:	4604      	mov	r4, r0
	enact_Humedad_HUMEDECIENDO(handle);
1a000790:	f7ff fff6 	bl	1a000780 <enact_Humedad_HUMEDECIENDO>
	handle->stateConfVector[2] = Compostera_Humedad_HUMEDECIENDO;
1a000794:	230b      	movs	r3, #11
1a000796:	70a3      	strb	r3, [r4, #2]
	handle->stateConfVectorPosition = 2;
1a000798:	2302      	movs	r3, #2
1a00079a:	60a3      	str	r3, [r4, #8]
}
1a00079c:	bd10      	pop	{r4, pc}

1a00079e <effect_Humedad_ESPERANDO_tr1>:
{
1a00079e:	b510      	push	{r4, lr}
1a0007a0:	4604      	mov	r4, r0
	exseq_Humedad_ESPERANDO(handle);
1a0007a2:	f7ff fe5e 	bl	1a000462 <exseq_Humedad_ESPERANDO>
	enseq_Humedad_HUMEDECIENDO_default(handle);
1a0007a6:	4620      	mov	r0, r4
1a0007a8:	f7ff fff0 	bl	1a00078c <enseq_Humedad_HUMEDECIENDO_default>
}
1a0007ac:	bd10      	pop	{r4, pc}

1a0007ae <react_Humedad_ESPERANDO>:
{
1a0007ae:	b510      	push	{r4, lr}
1a0007b0:	4604      	mov	r4, r0
	if (check_Humedad_ESPERANDO_tr0_tr0(handle) == bool_true)
1a0007b2:	f7ff fdeb 	bl	1a00038c <check_Humedad_ESPERANDO_tr0_tr0>
1a0007b6:	b920      	cbnz	r0, 1a0007c2 <react_Humedad_ESPERANDO+0x14>
		if (check_Humedad_ESPERANDO_tr1_tr1(handle) == bool_true)
1a0007b8:	4620      	mov	r0, r4
1a0007ba:	f7ff fde9 	bl	1a000390 <check_Humedad_ESPERANDO_tr1_tr1>
1a0007be:	b920      	cbnz	r0, 1a0007ca <react_Humedad_ESPERANDO+0x1c>
}
1a0007c0:	bd10      	pop	{r4, pc}
		effect_Humedad_ESPERANDO_tr0(handle);
1a0007c2:	4620      	mov	r0, r4
1a0007c4:	f7ff ffd4 	bl	1a000770 <effect_Humedad_ESPERANDO_tr0>
1a0007c8:	e7fa      	b.n	1a0007c0 <react_Humedad_ESPERANDO+0x12>
			effect_Humedad_ESPERANDO_tr1(handle);
1a0007ca:	4620      	mov	r0, r4
1a0007cc:	f7ff ffe7 	bl	1a00079e <effect_Humedad_ESPERANDO_tr1>
}
1a0007d0:	e7f6      	b.n	1a0007c0 <react_Humedad_ESPERANDO+0x12>

1a0007d2 <enact_Temperatura_ENFRIANDO>:
{
1a0007d2:	b508      	push	{r3, lr}
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED1, COMPOSTERA_COMPOSTERAIFACE_LED_ON);
1a0007d4:	2201      	movs	r2, #1
1a0007d6:	2103      	movs	r1, #3
1a0007d8:	f000 faf2 	bl	1a000dc0 <composteraIface_opLED>
}
1a0007dc:	bd08      	pop	{r3, pc}

1a0007de <enseq_Temperatura_ENFRIANDO_default>:
{
1a0007de:	b510      	push	{r4, lr}
1a0007e0:	4604      	mov	r4, r0
	enact_Temperatura_ENFRIANDO(handle);
1a0007e2:	f7ff fff6 	bl	1a0007d2 <enact_Temperatura_ENFRIANDO>
	handle->stateConfVector[3] = Compostera_Temperatura_ENFRIANDO;
1a0007e6:	230e      	movs	r3, #14
1a0007e8:	70e3      	strb	r3, [r4, #3]
	handle->stateConfVectorPosition = 3;
1a0007ea:	2303      	movs	r3, #3
1a0007ec:	60a3      	str	r3, [r4, #8]
}
1a0007ee:	bd10      	pop	{r4, pc}

1a0007f0 <effect_Temperatura_ESPERANDO_tr0>:
{
1a0007f0:	b510      	push	{r4, lr}
1a0007f2:	4604      	mov	r4, r0
	exseq_Temperatura_ESPERANDO(handle);
1a0007f4:	f7ff fe3f 	bl	1a000476 <exseq_Temperatura_ESPERANDO>
	enseq_Temperatura_ENFRIANDO_default(handle);
1a0007f8:	4620      	mov	r0, r4
1a0007fa:	f7ff fff0 	bl	1a0007de <enseq_Temperatura_ENFRIANDO_default>
}
1a0007fe:	bd10      	pop	{r4, pc}

1a000800 <react_Temperatura_ESPERANDO>:
{
1a000800:	b510      	push	{r4, lr}
1a000802:	4604      	mov	r4, r0
	if (check_Temperatura_ESPERANDO_tr0_tr0(handle) == bool_true)
1a000804:	f7ff fdca 	bl	1a00039c <check_Temperatura_ESPERANDO_tr0_tr0>
1a000808:	b900      	cbnz	r0, 1a00080c <react_Temperatura_ESPERANDO+0xc>
}
1a00080a:	bd10      	pop	{r4, pc}
		effect_Temperatura_ESPERANDO_tr0(handle);
1a00080c:	4620      	mov	r0, r4
1a00080e:	f7ff ffef 	bl	1a0007f0 <effect_Temperatura_ESPERANDO_tr0>
}
1a000812:	e7fa      	b.n	1a00080a <react_Temperatura_ESPERANDO+0xa>

1a000814 <enact_Compostar_SONANDO>:
{
1a000814:	b510      	push	{r4, lr}
1a000816:	4604      	mov	r4, r0
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED1, COMPOSTERA_COMPOSTERAIFACE_LED_ON);
1a000818:	2201      	movs	r2, #1
1a00081a:	2103      	movs	r1, #3
1a00081c:	f000 fad0 	bl	1a000dc0 <composteraIface_opLED>
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED3, COMPOSTERA_COMPOSTERAIFACE_LED_OFF);
1a000820:	2200      	movs	r2, #0
1a000822:	2105      	movs	r1, #5
1a000824:	4620      	mov	r0, r4
1a000826:	f000 facb 	bl	1a000dc0 <composteraIface_opLED>
}
1a00082a:	bd10      	pop	{r4, pc}

1a00082c <enseq_Compostar_SONANDO_default>:
{
1a00082c:	b510      	push	{r4, lr}
1a00082e:	4604      	mov	r4, r0
	enact_Compostar_SONANDO(handle);
1a000830:	f7ff fff0 	bl	1a000814 <enact_Compostar_SONANDO>
	handle->stateConfVector[4] = Compostera_Compostar_SONANDO;
1a000834:	2312      	movs	r3, #18
1a000836:	7123      	strb	r3, [r4, #4]
	handle->stateConfVectorPosition = 4;
1a000838:	2304      	movs	r3, #4
1a00083a:	60a3      	str	r3, [r4, #8]
}
1a00083c:	bd10      	pop	{r4, pc}

1a00083e <enact_Compostar_MEZCLANDO>:
{
1a00083e:	b510      	push	{r4, lr}
1a000840:	4604      	mov	r4, r0
	compostera_setTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Compostar_MEZCLANDO_tev0_raised) , 2 * 1000, bool_false);
1a000842:	2300      	movs	r3, #0
1a000844:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
1a000848:	f100 0123 	add.w	r1, r0, #35	; 0x23
1a00084c:	f000 fac0 	bl	1a000dd0 <compostera_setTimer>
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED2, COMPOSTERA_COMPOSTERAIFACE_LED_ON);
1a000850:	2201      	movs	r2, #1
1a000852:	2104      	movs	r1, #4
1a000854:	4620      	mov	r0, r4
1a000856:	f000 fab3 	bl	1a000dc0 <composteraIface_opLED>
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED3, COMPOSTERA_COMPOSTERAIFACE_LED_OFF);
1a00085a:	2200      	movs	r2, #0
1a00085c:	2105      	movs	r1, #5
1a00085e:	4620      	mov	r0, r4
1a000860:	f000 faae 	bl	1a000dc0 <composteraIface_opLED>
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED1, COMPOSTERA_COMPOSTERAIFACE_LED_OFF);
1a000864:	2200      	movs	r2, #0
1a000866:	2103      	movs	r1, #3
1a000868:	4620      	mov	r0, r4
1a00086a:	f000 faa9 	bl	1a000dc0 <composteraIface_opLED>
}
1a00086e:	bd10      	pop	{r4, pc}

1a000870 <enseq_Compostar_MEZCLANDO_default>:
{
1a000870:	b510      	push	{r4, lr}
1a000872:	4604      	mov	r4, r0
	enact_Compostar_MEZCLANDO(handle);
1a000874:	f7ff ffe3 	bl	1a00083e <enact_Compostar_MEZCLANDO>
	handle->stateConfVector[4] = Compostera_Compostar_MEZCLANDO;
1a000878:	2313      	movs	r3, #19
1a00087a:	7123      	strb	r3, [r4, #4]
	handle->stateConfVectorPosition = 4;
1a00087c:	2304      	movs	r3, #4
1a00087e:	60a3      	str	r3, [r4, #8]
}
1a000880:	bd10      	pop	{r4, pc}

1a000882 <effect_Compostar_SONANDO_tr0>:
{
1a000882:	b510      	push	{r4, lr}
1a000884:	4604      	mov	r4, r0
	exseq_Compostar_SONANDO(handle);
1a000886:	f7ff fe00 	bl	1a00048a <exseq_Compostar_SONANDO>
	enseq_Compostar_MEZCLANDO_default(handle);
1a00088a:	4620      	mov	r0, r4
1a00088c:	f7ff fff0 	bl	1a000870 <enseq_Compostar_MEZCLANDO_default>
}
1a000890:	bd10      	pop	{r4, pc}

1a000892 <react_Compostar_SONANDO>:
{
1a000892:	b510      	push	{r4, lr}
1a000894:	4604      	mov	r4, r0
	if (check_Compostar_SONANDO_tr0_tr0(handle) == bool_true)
1a000896:	f7ff fd8a 	bl	1a0003ae <check_Compostar_SONANDO_tr0_tr0>
1a00089a:	b900      	cbnz	r0, 1a00089e <react_Compostar_SONANDO+0xc>
}
1a00089c:	bd10      	pop	{r4, pc}
		effect_Compostar_SONANDO_tr0(handle);
1a00089e:	4620      	mov	r0, r4
1a0008a0:	f7ff ffef 	bl	1a000882 <effect_Compostar_SONANDO_tr0>
}
1a0008a4:	e7fa      	b.n	1a00089c <react_Compostar_SONANDO+0xa>

1a0008a6 <enact_Compostar_RELLENANDO>:
{
1a0008a6:	b510      	push	{r4, lr}
1a0008a8:	4604      	mov	r4, r0
	compostera_setTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Compostar_RELLENANDO_tev0_raised) , 1 * 1000, bool_false);
1a0008aa:	2300      	movs	r3, #0
1a0008ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0008b0:	f100 0122 	add.w	r1, r0, #34	; 0x22
1a0008b4:	f000 fa8c 	bl	1a000dd0 <compostera_setTimer>
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED3, COMPOSTERA_COMPOSTERAIFACE_LED_ON);
1a0008b8:	2201      	movs	r2, #1
1a0008ba:	2105      	movs	r1, #5
1a0008bc:	4620      	mov	r0, r4
1a0008be:	f000 fa7f 	bl	1a000dc0 <composteraIface_opLED>
	composteraIface_opLED(handle, COMPOSTERA_COMPOSTERAIFACE_LED2, COMPOSTERA_COMPOSTERAIFACE_LED_OFF);
1a0008c2:	2200      	movs	r2, #0
1a0008c4:	2104      	movs	r1, #4
1a0008c6:	4620      	mov	r0, r4
1a0008c8:	f000 fa7a 	bl	1a000dc0 <composteraIface_opLED>
}
1a0008cc:	bd10      	pop	{r4, pc}

1a0008ce <enseq_Compostar_RELLENANDO_default>:
{
1a0008ce:	b510      	push	{r4, lr}
1a0008d0:	4604      	mov	r4, r0
	enact_Compostar_RELLENANDO(handle);
1a0008d2:	f7ff ffe8 	bl	1a0008a6 <enact_Compostar_RELLENANDO>
	handle->stateConfVector[4] = Compostera_Compostar_RELLENANDO;
1a0008d6:	2310      	movs	r3, #16
1a0008d8:	7123      	strb	r3, [r4, #4]
	handle->stateConfVectorPosition = 4;
1a0008da:	2304      	movs	r3, #4
1a0008dc:	60a3      	str	r3, [r4, #8]
}
1a0008de:	bd10      	pop	{r4, pc}

1a0008e0 <effect_Compostar_ESPERANDO_tr0>:
{
1a0008e0:	b510      	push	{r4, lr}
1a0008e2:	4604      	mov	r4, r0
	exseq_Compostar_ESPERANDO(handle);
1a0008e4:	f7ff fdcc 	bl	1a000480 <exseq_Compostar_ESPERANDO>
	enseq_Compostar_RELLENANDO_default(handle);
1a0008e8:	4620      	mov	r0, r4
1a0008ea:	f7ff fff0 	bl	1a0008ce <enseq_Compostar_RELLENANDO_default>
}
1a0008ee:	bd10      	pop	{r4, pc}

1a0008f0 <react_Compostar_ESPERANDO>:
{
1a0008f0:	b510      	push	{r4, lr}
1a0008f2:	4604      	mov	r4, r0
	if (check_Compostar_ESPERANDO_tr0_tr0(handle) == bool_true)
1a0008f4:	f7ff fd59 	bl	1a0003aa <check_Compostar_ESPERANDO_tr0_tr0>
1a0008f8:	b900      	cbnz	r0, 1a0008fc <react_Compostar_ESPERANDO+0xc>
}
1a0008fa:	bd10      	pop	{r4, pc}
		effect_Compostar_ESPERANDO_tr0(handle);
1a0008fc:	4620      	mov	r0, r4
1a0008fe:	f7ff ffef 	bl	1a0008e0 <effect_Compostar_ESPERANDO_tr0>
}
1a000902:	e7fa      	b.n	1a0008fa <react_Compostar_ESPERANDO+0xa>

1a000904 <exact_Sensor_Humedad_LEYENDO>:
{
1a000904:	b508      	push	{r3, lr}
	compostera_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_LEYENDO_tev0_raised) );		
1a000906:	f100 011b 	add.w	r1, r0, #27
1a00090a:	f000 fa6f 	bl	1a000dec <compostera_unsetTimer>
}
1a00090e:	bd08      	pop	{r3, pc}

1a000910 <exseq_Sensor_Humedad_LEYENDO>:
{
1a000910:	b508      	push	{r3, lr}
	handle->stateConfVector[1] = Compostera_last_state;
1a000912:	2200      	movs	r2, #0
1a000914:	7042      	strb	r2, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a000916:	2201      	movs	r2, #1
1a000918:	6082      	str	r2, [r0, #8]
	exact_Sensor_Humedad_LEYENDO(handle);
1a00091a:	f7ff fff3 	bl	1a000904 <exact_Sensor_Humedad_LEYENDO>
}
1a00091e:	bd08      	pop	{r3, pc}

1a000920 <effect_Sensor_Humedad_LEYENDO_tr0>:
{
1a000920:	b510      	push	{r4, lr}
1a000922:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_LEYENDO(handle);
1a000924:	f7ff fff4 	bl	1a000910 <exseq_Sensor_Humedad_LEYENDO>
	enseq_Sensor_Humedad_HUM_SUPERIOR_default(handle);
1a000928:	4620      	mov	r0, r4
1a00092a:	f7ff fded 	bl	1a000508 <enseq_Sensor_Humedad_HUM_SUPERIOR_default>
}
1a00092e:	bd10      	pop	{r4, pc}

1a000930 <effect_Sensor_Humedad_LEYENDO_tr1>:
{
1a000930:	b510      	push	{r4, lr}
1a000932:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_LEYENDO(handle);
1a000934:	f7ff ffec 	bl	1a000910 <exseq_Sensor_Humedad_LEYENDO>
	enseq_Sensor_Humedad_HUM_INFERIOR_default(handle);
1a000938:	4620      	mov	r0, r4
1a00093a:	f7ff fdfa 	bl	1a000532 <enseq_Sensor_Humedad_HUM_INFERIOR_default>
}
1a00093e:	bd10      	pop	{r4, pc}

1a000940 <effect_Sensor_Humedad_LEYENDO_tr2>:
{
1a000940:	b510      	push	{r4, lr}
1a000942:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_LEYENDO(handle);
1a000944:	f7ff ffe4 	bl	1a000910 <exseq_Sensor_Humedad_LEYENDO>
	enseq_Sensor_Humedad_ESTABLE_default(handle);
1a000948:	4620      	mov	r0, r4
1a00094a:	f7ff fe07 	bl	1a00055c <enseq_Sensor_Humedad_ESTABLE_default>
}
1a00094e:	bd10      	pop	{r4, pc}

1a000950 <effect_Sensor_Humedad_LEYENDO_tr3>:
{
1a000950:	b510      	push	{r4, lr}
1a000952:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_LEYENDO(handle);
1a000954:	f7ff ffdc 	bl	1a000910 <exseq_Sensor_Humedad_LEYENDO>
	enseq_Sensor_Humedad_TEMP_SUPERIOR_default(handle);
1a000958:	4620      	mov	r0, r4
1a00095a:	f7ff fe14 	bl	1a000586 <enseq_Sensor_Humedad_TEMP_SUPERIOR_default>
}
1a00095e:	bd10      	pop	{r4, pc}

1a000960 <effect_Sensor_Humedad_LEYENDO_tr4>:
{
1a000960:	b510      	push	{r4, lr}
1a000962:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_LEYENDO(handle);
1a000964:	f7ff ffd4 	bl	1a000910 <exseq_Sensor_Humedad_LEYENDO>
	enseq_Sensor_Humedad_SUPERIOR_default(handle);
1a000968:	4620      	mov	r0, r4
1a00096a:	f7ff fe22 	bl	1a0005b2 <enseq_Sensor_Humedad_SUPERIOR_default>
}
1a00096e:	bd10      	pop	{r4, pc}

1a000970 <effect_Sensor_Humedad_LEYENDO_tr5>:
{
1a000970:	b510      	push	{r4, lr}
1a000972:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_LEYENDO(handle);
1a000974:	f7ff ffcc 	bl	1a000910 <exseq_Sensor_Humedad_LEYENDO>
	enseq_Sensor_Humedad_ERROR_default(handle);
1a000978:	4620      	mov	r0, r4
1a00097a:	f7ff fee1 	bl	1a000740 <enseq_Sensor_Humedad_ERROR_default>
}
1a00097e:	bd10      	pop	{r4, pc}

1a000980 <effect_Sensor_Humedad_LEYENDO_tr6>:
{
1a000980:	b510      	push	{r4, lr}
1a000982:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_LEYENDO(handle);
1a000984:	f7ff ffc4 	bl	1a000910 <exseq_Sensor_Humedad_LEYENDO>
	enseq_Sensor_Humedad_LEYENDO_default(handle);
1a000988:	4620      	mov	r0, r4
1a00098a:	f7ff fe28 	bl	1a0005de <enseq_Sensor_Humedad_LEYENDO_default>
}
1a00098e:	bd10      	pop	{r4, pc}

1a000990 <react_Sensor_Humedad_LEYENDO>:
{
1a000990:	b510      	push	{r4, lr}
1a000992:	4604      	mov	r4, r0
	if (check_Sensor_Humedad_LEYENDO_tr0_tr0(handle) == bool_true)
1a000994:	f7ff fcda 	bl	1a00034c <check_Sensor_Humedad_LEYENDO_tr0_tr0>
1a000998:	b9d8      	cbnz	r0, 1a0009d2 <react_Sensor_Humedad_LEYENDO+0x42>
		if (check_Sensor_Humedad_LEYENDO_tr1_tr1(handle) == bool_true)
1a00099a:	4620      	mov	r0, r4
1a00099c:	f7ff fcd8 	bl	1a000350 <check_Sensor_Humedad_LEYENDO_tr1_tr1>
1a0009a0:	b9d8      	cbnz	r0, 1a0009da <react_Sensor_Humedad_LEYENDO+0x4a>
			if (check_Sensor_Humedad_LEYENDO_tr2_tr2(handle) == bool_true)
1a0009a2:	4620      	mov	r0, r4
1a0009a4:	f7ff fcd6 	bl	1a000354 <check_Sensor_Humedad_LEYENDO_tr2_tr2>
1a0009a8:	b9d8      	cbnz	r0, 1a0009e2 <react_Sensor_Humedad_LEYENDO+0x52>
				if (check_Sensor_Humedad_LEYENDO_tr3_tr3(handle) == bool_true)
1a0009aa:	4620      	mov	r0, r4
1a0009ac:	f7ff fcd4 	bl	1a000358 <check_Sensor_Humedad_LEYENDO_tr3_tr3>
1a0009b0:	b9d8      	cbnz	r0, 1a0009ea <react_Sensor_Humedad_LEYENDO+0x5a>
					if (check_Sensor_Humedad_LEYENDO_tr4_tr4(handle) == bool_true)
1a0009b2:	4620      	mov	r0, r4
1a0009b4:	f7ff fcd2 	bl	1a00035c <check_Sensor_Humedad_LEYENDO_tr4_tr4>
1a0009b8:	b9d8      	cbnz	r0, 1a0009f2 <react_Sensor_Humedad_LEYENDO+0x62>
						if (check_Sensor_Humedad_LEYENDO_tr5_tr5(handle) == bool_true)
1a0009ba:	4620      	mov	r0, r4
1a0009bc:	f7ff fcd0 	bl	1a000360 <check_Sensor_Humedad_LEYENDO_tr5_tr5>
1a0009c0:	b9d8      	cbnz	r0, 1a0009fa <react_Sensor_Humedad_LEYENDO+0x6a>
							if (check_Sensor_Humedad_LEYENDO_tr6_tr6(handle) == bool_true)
1a0009c2:	4620      	mov	r0, r4
1a0009c4:	f7ff fcce 	bl	1a000364 <check_Sensor_Humedad_LEYENDO_tr6_tr6>
1a0009c8:	b130      	cbz	r0, 1a0009d8 <react_Sensor_Humedad_LEYENDO+0x48>
								effect_Sensor_Humedad_LEYENDO_tr6(handle);
1a0009ca:	4620      	mov	r0, r4
1a0009cc:	f7ff ffd8 	bl	1a000980 <effect_Sensor_Humedad_LEYENDO_tr6>
}
1a0009d0:	e002      	b.n	1a0009d8 <react_Sensor_Humedad_LEYENDO+0x48>
		effect_Sensor_Humedad_LEYENDO_tr0(handle);
1a0009d2:	4620      	mov	r0, r4
1a0009d4:	f7ff ffa4 	bl	1a000920 <effect_Sensor_Humedad_LEYENDO_tr0>
}
1a0009d8:	bd10      	pop	{r4, pc}
			effect_Sensor_Humedad_LEYENDO_tr1(handle);
1a0009da:	4620      	mov	r0, r4
1a0009dc:	f7ff ffa8 	bl	1a000930 <effect_Sensor_Humedad_LEYENDO_tr1>
1a0009e0:	e7fa      	b.n	1a0009d8 <react_Sensor_Humedad_LEYENDO+0x48>
				effect_Sensor_Humedad_LEYENDO_tr2(handle);
1a0009e2:	4620      	mov	r0, r4
1a0009e4:	f7ff ffac 	bl	1a000940 <effect_Sensor_Humedad_LEYENDO_tr2>
1a0009e8:	e7f6      	b.n	1a0009d8 <react_Sensor_Humedad_LEYENDO+0x48>
					effect_Sensor_Humedad_LEYENDO_tr3(handle);
1a0009ea:	4620      	mov	r0, r4
1a0009ec:	f7ff ffb0 	bl	1a000950 <effect_Sensor_Humedad_LEYENDO_tr3>
1a0009f0:	e7f2      	b.n	1a0009d8 <react_Sensor_Humedad_LEYENDO+0x48>
						effect_Sensor_Humedad_LEYENDO_tr4(handle);
1a0009f2:	4620      	mov	r0, r4
1a0009f4:	f7ff ffb4 	bl	1a000960 <effect_Sensor_Humedad_LEYENDO_tr4>
1a0009f8:	e7ee      	b.n	1a0009d8 <react_Sensor_Humedad_LEYENDO+0x48>
							effect_Sensor_Humedad_LEYENDO_tr5(handle);
1a0009fa:	4620      	mov	r0, r4
1a0009fc:	f7ff ffb8 	bl	1a000970 <effect_Sensor_Humedad_LEYENDO_tr5>
1a000a00:	e7ea      	b.n	1a0009d8 <react_Sensor_Humedad_LEYENDO+0x48>

1a000a02 <exact_Sensor_Humedad_HUM_SUPERIOR>:
{
1a000a02:	b508      	push	{r3, lr}
	compostera_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_HUM_SUPERIOR_tev0_raised) );		
1a000a04:	f100 011c 	add.w	r1, r0, #28
1a000a08:	f000 f9f0 	bl	1a000dec <compostera_unsetTimer>
}
1a000a0c:	bd08      	pop	{r3, pc}

1a000a0e <exseq_Sensor_Humedad_HUM_SUPERIOR>:
{
1a000a0e:	b508      	push	{r3, lr}
	handle->stateConfVector[1] = Compostera_last_state;
1a000a10:	2200      	movs	r2, #0
1a000a12:	7042      	strb	r2, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a000a14:	2201      	movs	r2, #1
1a000a16:	6082      	str	r2, [r0, #8]
	exact_Sensor_Humedad_HUM_SUPERIOR(handle);
1a000a18:	f7ff fff3 	bl	1a000a02 <exact_Sensor_Humedad_HUM_SUPERIOR>
}
1a000a1c:	bd08      	pop	{r3, pc}

1a000a1e <effect_Sensor_Humedad_HUM_SUPERIOR_tr0>:
{
1a000a1e:	b510      	push	{r4, lr}
1a000a20:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_HUM_SUPERIOR(handle);
1a000a22:	f7ff fff4 	bl	1a000a0e <exseq_Sensor_Humedad_HUM_SUPERIOR>
	enseq_Sensor_Humedad_LEYENDO_default(handle);
1a000a26:	4620      	mov	r0, r4
1a000a28:	f7ff fdd9 	bl	1a0005de <enseq_Sensor_Humedad_LEYENDO_default>
}
1a000a2c:	bd10      	pop	{r4, pc}

1a000a2e <react_Sensor_Humedad_HUM_SUPERIOR>:
{
1a000a2e:	b510      	push	{r4, lr}
1a000a30:	4604      	mov	r4, r0
	if (check_Sensor_Humedad_HUM_SUPERIOR_tr0_tr0(handle) == bool_true)
1a000a32:	f7ff fc99 	bl	1a000368 <check_Sensor_Humedad_HUM_SUPERIOR_tr0_tr0>
1a000a36:	b900      	cbnz	r0, 1a000a3a <react_Sensor_Humedad_HUM_SUPERIOR+0xc>
}
1a000a38:	bd10      	pop	{r4, pc}
		effect_Sensor_Humedad_HUM_SUPERIOR_tr0(handle);
1a000a3a:	4620      	mov	r0, r4
1a000a3c:	f7ff ffef 	bl	1a000a1e <effect_Sensor_Humedad_HUM_SUPERIOR_tr0>
}
1a000a40:	e7fa      	b.n	1a000a38 <react_Sensor_Humedad_HUM_SUPERIOR+0xa>

1a000a42 <exact_Sensor_Humedad_ESTABLE>:
{
1a000a42:	b508      	push	{r3, lr}
	compostera_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_ESTABLE_tev0_raised) );		
1a000a44:	f100 011d 	add.w	r1, r0, #29
1a000a48:	f000 f9d0 	bl	1a000dec <compostera_unsetTimer>
}
1a000a4c:	bd08      	pop	{r3, pc}

1a000a4e <exseq_Sensor_Humedad_ESTABLE>:
{
1a000a4e:	b508      	push	{r3, lr}
	handle->stateConfVector[1] = Compostera_last_state;
1a000a50:	2200      	movs	r2, #0
1a000a52:	7042      	strb	r2, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a000a54:	2201      	movs	r2, #1
1a000a56:	6082      	str	r2, [r0, #8]
	exact_Sensor_Humedad_ESTABLE(handle);
1a000a58:	f7ff fff3 	bl	1a000a42 <exact_Sensor_Humedad_ESTABLE>
}
1a000a5c:	bd08      	pop	{r3, pc}

1a000a5e <effect_Sensor_Humedad_ESTABLE_tr0>:
{
1a000a5e:	b510      	push	{r4, lr}
1a000a60:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_ESTABLE(handle);
1a000a62:	f7ff fff4 	bl	1a000a4e <exseq_Sensor_Humedad_ESTABLE>
	enseq_Sensor_Humedad_LEYENDO_default(handle);
1a000a66:	4620      	mov	r0, r4
1a000a68:	f7ff fdb9 	bl	1a0005de <enseq_Sensor_Humedad_LEYENDO_default>
}
1a000a6c:	bd10      	pop	{r4, pc}

1a000a6e <react_Sensor_Humedad_ESTABLE>:
{
1a000a6e:	b510      	push	{r4, lr}
1a000a70:	4604      	mov	r4, r0
	if (check_Sensor_Humedad_ESTABLE_tr0_tr0(handle) == bool_true)
1a000a72:	f7ff fc7b 	bl	1a00036c <check_Sensor_Humedad_ESTABLE_tr0_tr0>
1a000a76:	b900      	cbnz	r0, 1a000a7a <react_Sensor_Humedad_ESTABLE+0xc>
}
1a000a78:	bd10      	pop	{r4, pc}
		effect_Sensor_Humedad_ESTABLE_tr0(handle);
1a000a7a:	4620      	mov	r0, r4
1a000a7c:	f7ff ffef 	bl	1a000a5e <effect_Sensor_Humedad_ESTABLE_tr0>
}
1a000a80:	e7fa      	b.n	1a000a78 <react_Sensor_Humedad_ESTABLE+0xa>

1a000a82 <exact_Sensor_Humedad_HUM_INFERIOR>:
{
1a000a82:	b508      	push	{r3, lr}
	compostera_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_HUM_INFERIOR_tev0_raised) );		
1a000a84:	f100 011e 	add.w	r1, r0, #30
1a000a88:	f000 f9b0 	bl	1a000dec <compostera_unsetTimer>
}
1a000a8c:	bd08      	pop	{r3, pc}

1a000a8e <exseq_Sensor_Humedad_HUM_INFERIOR>:
{
1a000a8e:	b508      	push	{r3, lr}
	handle->stateConfVector[1] = Compostera_last_state;
1a000a90:	2200      	movs	r2, #0
1a000a92:	7042      	strb	r2, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a000a94:	2201      	movs	r2, #1
1a000a96:	6082      	str	r2, [r0, #8]
	exact_Sensor_Humedad_HUM_INFERIOR(handle);
1a000a98:	f7ff fff3 	bl	1a000a82 <exact_Sensor_Humedad_HUM_INFERIOR>
}
1a000a9c:	bd08      	pop	{r3, pc}

1a000a9e <effect_Sensor_Humedad_HUM_INFERIOR_tr0>:
{
1a000a9e:	b510      	push	{r4, lr}
1a000aa0:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_HUM_INFERIOR(handle);
1a000aa2:	f7ff fff4 	bl	1a000a8e <exseq_Sensor_Humedad_HUM_INFERIOR>
	enseq_Sensor_Humedad_LEYENDO_default(handle);
1a000aa6:	4620      	mov	r0, r4
1a000aa8:	f7ff fd99 	bl	1a0005de <enseq_Sensor_Humedad_LEYENDO_default>
}
1a000aac:	bd10      	pop	{r4, pc}

1a000aae <react_Sensor_Humedad_HUM_INFERIOR>:
{
1a000aae:	b510      	push	{r4, lr}
1a000ab0:	4604      	mov	r4, r0
	if (check_Sensor_Humedad_HUM_INFERIOR_tr0_tr0(handle) == bool_true)
1a000ab2:	f7ff fc5d 	bl	1a000370 <check_Sensor_Humedad_HUM_INFERIOR_tr0_tr0>
1a000ab6:	b900      	cbnz	r0, 1a000aba <react_Sensor_Humedad_HUM_INFERIOR+0xc>
}
1a000ab8:	bd10      	pop	{r4, pc}
		effect_Sensor_Humedad_HUM_INFERIOR_tr0(handle);
1a000aba:	4620      	mov	r0, r4
1a000abc:	f7ff ffef 	bl	1a000a9e <effect_Sensor_Humedad_HUM_INFERIOR_tr0>
}
1a000ac0:	e7fa      	b.n	1a000ab8 <react_Sensor_Humedad_HUM_INFERIOR+0xa>

1a000ac2 <exact_Sensor_Humedad_TEMP_SUPERIOR>:
{
1a000ac2:	b508      	push	{r3, lr}
	compostera_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_TEMP_SUPERIOR_tev0_raised) );		
1a000ac4:	f100 011f 	add.w	r1, r0, #31
1a000ac8:	f000 f990 	bl	1a000dec <compostera_unsetTimer>
}
1a000acc:	bd08      	pop	{r3, pc}

1a000ace <exseq_Sensor_Humedad_TEMP_SUPERIOR>:
{
1a000ace:	b508      	push	{r3, lr}
	handle->stateConfVector[1] = Compostera_last_state;
1a000ad0:	2200      	movs	r2, #0
1a000ad2:	7042      	strb	r2, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a000ad4:	2201      	movs	r2, #1
1a000ad6:	6082      	str	r2, [r0, #8]
	exact_Sensor_Humedad_TEMP_SUPERIOR(handle);
1a000ad8:	f7ff fff3 	bl	1a000ac2 <exact_Sensor_Humedad_TEMP_SUPERIOR>
}
1a000adc:	bd08      	pop	{r3, pc}

1a000ade <effect_Sensor_Humedad_TEMP_SUPERIOR_tr0>:
{
1a000ade:	b510      	push	{r4, lr}
1a000ae0:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_TEMP_SUPERIOR(handle);
1a000ae2:	f7ff fff4 	bl	1a000ace <exseq_Sensor_Humedad_TEMP_SUPERIOR>
	enseq_Sensor_Humedad_LEYENDO_default(handle);
1a000ae6:	4620      	mov	r0, r4
1a000ae8:	f7ff fd79 	bl	1a0005de <enseq_Sensor_Humedad_LEYENDO_default>
}
1a000aec:	bd10      	pop	{r4, pc}

1a000aee <react_Sensor_Humedad_TEMP_SUPERIOR>:
{
1a000aee:	b510      	push	{r4, lr}
1a000af0:	4604      	mov	r4, r0
	if (check_Sensor_Humedad_TEMP_SUPERIOR_tr0_tr0(handle) == bool_true)
1a000af2:	f7ff fc3f 	bl	1a000374 <check_Sensor_Humedad_TEMP_SUPERIOR_tr0_tr0>
1a000af6:	b900      	cbnz	r0, 1a000afa <react_Sensor_Humedad_TEMP_SUPERIOR+0xc>
}
1a000af8:	bd10      	pop	{r4, pc}
		effect_Sensor_Humedad_TEMP_SUPERIOR_tr0(handle);
1a000afa:	4620      	mov	r0, r4
1a000afc:	f7ff ffef 	bl	1a000ade <effect_Sensor_Humedad_TEMP_SUPERIOR_tr0>
}
1a000b00:	e7fa      	b.n	1a000af8 <react_Sensor_Humedad_TEMP_SUPERIOR+0xa>

1a000b02 <exact_Sensor_Humedad_SUPERIOR>:
{
1a000b02:	b508      	push	{r3, lr}
	compostera_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_SUPERIOR_tev0_raised) );		
1a000b04:	f100 0120 	add.w	r1, r0, #32
1a000b08:	f000 f970 	bl	1a000dec <compostera_unsetTimer>
}
1a000b0c:	bd08      	pop	{r3, pc}

1a000b0e <exseq_Sensor_Humedad_SUPERIOR>:
{
1a000b0e:	b508      	push	{r3, lr}
	handle->stateConfVector[1] = Compostera_last_state;
1a000b10:	2200      	movs	r2, #0
1a000b12:	7042      	strb	r2, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a000b14:	2201      	movs	r2, #1
1a000b16:	6082      	str	r2, [r0, #8]
	exact_Sensor_Humedad_SUPERIOR(handle);
1a000b18:	f7ff fff3 	bl	1a000b02 <exact_Sensor_Humedad_SUPERIOR>
}
1a000b1c:	bd08      	pop	{r3, pc}

1a000b1e <effect_Sensor_Humedad_SUPERIOR_tr0>:
{
1a000b1e:	b510      	push	{r4, lr}
1a000b20:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_SUPERIOR(handle);
1a000b22:	f7ff fff4 	bl	1a000b0e <exseq_Sensor_Humedad_SUPERIOR>
	enseq_Sensor_Humedad_LEYENDO_default(handle);
1a000b26:	4620      	mov	r0, r4
1a000b28:	f7ff fd59 	bl	1a0005de <enseq_Sensor_Humedad_LEYENDO_default>
}
1a000b2c:	bd10      	pop	{r4, pc}

1a000b2e <react_Sensor_Humedad_SUPERIOR>:
{
1a000b2e:	b510      	push	{r4, lr}
1a000b30:	4604      	mov	r4, r0
	if (check_Sensor_Humedad_SUPERIOR_tr0_tr0(handle) == bool_true)
1a000b32:	f7ff fc21 	bl	1a000378 <check_Sensor_Humedad_SUPERIOR_tr0_tr0>
1a000b36:	b900      	cbnz	r0, 1a000b3a <react_Sensor_Humedad_SUPERIOR+0xc>
}
1a000b38:	bd10      	pop	{r4, pc}
		effect_Sensor_Humedad_SUPERIOR_tr0(handle);
1a000b3a:	4620      	mov	r0, r4
1a000b3c:	f7ff ffef 	bl	1a000b1e <effect_Sensor_Humedad_SUPERIOR_tr0>
}
1a000b40:	e7fa      	b.n	1a000b38 <react_Sensor_Humedad_SUPERIOR+0xa>

1a000b42 <exact_Sensor_Humedad_ERROR>:
{
1a000b42:	b508      	push	{r3, lr}
	compostera_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Sensor_Humedad_ERROR_tev0_raised) );		
1a000b44:	f100 0121 	add.w	r1, r0, #33	; 0x21
1a000b48:	f000 f950 	bl	1a000dec <compostera_unsetTimer>
}
1a000b4c:	bd08      	pop	{r3, pc}

1a000b4e <exseq_Sensor_Humedad_ERROR>:
{
1a000b4e:	b508      	push	{r3, lr}
	handle->stateConfVector[1] = Compostera_last_state;
1a000b50:	2200      	movs	r2, #0
1a000b52:	7042      	strb	r2, [r0, #1]
	handle->stateConfVectorPosition = 1;
1a000b54:	2201      	movs	r2, #1
1a000b56:	6082      	str	r2, [r0, #8]
	exact_Sensor_Humedad_ERROR(handle);
1a000b58:	f7ff fff3 	bl	1a000b42 <exact_Sensor_Humedad_ERROR>
}
1a000b5c:	bd08      	pop	{r3, pc}

1a000b5e <effect_Sensor_Humedad_ERROR_tr0>:
{
1a000b5e:	b510      	push	{r4, lr}
1a000b60:	4604      	mov	r4, r0
	exseq_Sensor_Humedad_ERROR(handle);
1a000b62:	f7ff fff4 	bl	1a000b4e <exseq_Sensor_Humedad_ERROR>
	enseq_Sensor_Humedad_LEYENDO_default(handle);
1a000b66:	4620      	mov	r0, r4
1a000b68:	f7ff fd39 	bl	1a0005de <enseq_Sensor_Humedad_LEYENDO_default>
}
1a000b6c:	bd10      	pop	{r4, pc}

1a000b6e <react_Sensor_Humedad_ERROR>:
{
1a000b6e:	b510      	push	{r4, lr}
1a000b70:	4604      	mov	r4, r0
	if (check_Sensor_Humedad_ERROR_tr0_tr0(handle) == bool_true)
1a000b72:	f7ff fc04 	bl	1a00037e <check_Sensor_Humedad_ERROR_tr0_tr0>
1a000b76:	b900      	cbnz	r0, 1a000b7a <react_Sensor_Humedad_ERROR+0xc>
}
1a000b78:	bd10      	pop	{r4, pc}
		effect_Sensor_Humedad_ERROR_tr0(handle);
1a000b7a:	4620      	mov	r0, r4
1a000b7c:	f7ff ffef 	bl	1a000b5e <effect_Sensor_Humedad_ERROR_tr0>
}
1a000b80:	e7fa      	b.n	1a000b78 <react_Sensor_Humedad_ERROR+0xa>

1a000b82 <exact_Compostar_RELLENANDO>:
{
1a000b82:	b508      	push	{r3, lr}
	compostera_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Compostar_RELLENANDO_tev0_raised) );		
1a000b84:	f100 0122 	add.w	r1, r0, #34	; 0x22
1a000b88:	f000 f930 	bl	1a000dec <compostera_unsetTimer>
}
1a000b8c:	bd08      	pop	{r3, pc}

1a000b8e <exseq_Compostar_RELLENANDO>:
{
1a000b8e:	b508      	push	{r3, lr}
	handle->stateConfVector[4] = Compostera_last_state;
1a000b90:	2200      	movs	r2, #0
1a000b92:	7102      	strb	r2, [r0, #4]
	handle->stateConfVectorPosition = 4;
1a000b94:	2204      	movs	r2, #4
1a000b96:	6082      	str	r2, [r0, #8]
	exact_Compostar_RELLENANDO(handle);
1a000b98:	f7ff fff3 	bl	1a000b82 <exact_Compostar_RELLENANDO>
}
1a000b9c:	bd08      	pop	{r3, pc}

1a000b9e <effect_Compostar_RELLENANDO_tr0>:
{
1a000b9e:	b510      	push	{r4, lr}
1a000ba0:	4604      	mov	r4, r0
	exseq_Compostar_RELLENANDO(handle);
1a000ba2:	f7ff fff4 	bl	1a000b8e <exseq_Compostar_RELLENANDO>
	enseq_Compostar_SONANDO_default(handle);
1a000ba6:	4620      	mov	r0, r4
1a000ba8:	f7ff fe40 	bl	1a00082c <enseq_Compostar_SONANDO_default>
}
1a000bac:	bd10      	pop	{r4, pc}

1a000bae <effect_Compostar_RELLENANDO_tr1>:
{
1a000bae:	b510      	push	{r4, lr}
1a000bb0:	4604      	mov	r4, r0
	exseq_Compostar_RELLENANDO(handle);
1a000bb2:	f7ff ffec 	bl	1a000b8e <exseq_Compostar_RELLENANDO>
	enseq_Compostar_MEZCLANDO_default(handle);
1a000bb6:	4620      	mov	r0, r4
1a000bb8:	f7ff fe5a 	bl	1a000870 <enseq_Compostar_MEZCLANDO_default>
}
1a000bbc:	bd10      	pop	{r4, pc}

1a000bbe <react_Compostar_RELLENANDO>:
{
1a000bbe:	b510      	push	{r4, lr}
1a000bc0:	4604      	mov	r4, r0
	if (check_Compostar_RELLENANDO_tr0_tr0(handle) == bool_true)
1a000bc2:	f7ff fbed 	bl	1a0003a0 <check_Compostar_RELLENANDO_tr0_tr0>
1a000bc6:	b920      	cbnz	r0, 1a000bd2 <react_Compostar_RELLENANDO+0x14>
		if (check_Compostar_RELLENANDO_tr1_tr1(handle) == bool_true)
1a000bc8:	4620      	mov	r0, r4
1a000bca:	f7ff fbec 	bl	1a0003a6 <check_Compostar_RELLENANDO_tr1_tr1>
1a000bce:	b920      	cbnz	r0, 1a000bda <react_Compostar_RELLENANDO+0x1c>
}
1a000bd0:	bd10      	pop	{r4, pc}
		effect_Compostar_RELLENANDO_tr0(handle);
1a000bd2:	4620      	mov	r0, r4
1a000bd4:	f7ff ffe3 	bl	1a000b9e <effect_Compostar_RELLENANDO_tr0>
1a000bd8:	e7fa      	b.n	1a000bd0 <react_Compostar_RELLENANDO+0x12>
			effect_Compostar_RELLENANDO_tr1(handle);
1a000bda:	4620      	mov	r0, r4
1a000bdc:	f7ff ffe7 	bl	1a000bae <effect_Compostar_RELLENANDO_tr1>
}
1a000be0:	e7f6      	b.n	1a000bd0 <react_Compostar_RELLENANDO+0x12>

1a000be2 <exact_Compostar_MEZCLANDO>:
{
1a000be2:	b508      	push	{r3, lr}
	compostera_unsetTimer(handle, (sc_eventid) &(handle->timeEvents.compostera_Compostar_MEZCLANDO_tev0_raised) );		
1a000be4:	f100 0123 	add.w	r1, r0, #35	; 0x23
1a000be8:	f000 f900 	bl	1a000dec <compostera_unsetTimer>
}
1a000bec:	bd08      	pop	{r3, pc}

1a000bee <exseq_Compostar_MEZCLANDO>:
{
1a000bee:	b508      	push	{r3, lr}
	handle->stateConfVector[4] = Compostera_last_state;
1a000bf0:	2200      	movs	r2, #0
1a000bf2:	7102      	strb	r2, [r0, #4]
	handle->stateConfVectorPosition = 4;
1a000bf4:	2204      	movs	r2, #4
1a000bf6:	6082      	str	r2, [r0, #8]
	exact_Compostar_MEZCLANDO(handle);
1a000bf8:	f7ff fff3 	bl	1a000be2 <exact_Compostar_MEZCLANDO>
}
1a000bfc:	bd08      	pop	{r3, pc}

1a000bfe <effect_Compostar_MEZCLANDO_tr0>:
{
1a000bfe:	b510      	push	{r4, lr}
1a000c00:	4604      	mov	r4, r0
	exseq_Compostar_MEZCLANDO(handle);
1a000c02:	f7ff fff4 	bl	1a000bee <exseq_Compostar_MEZCLANDO>
	enseq_Compostar_ESPERANDO_default(handle);
1a000c06:	4620      	mov	r0, r4
1a000c08:	f7ff fd7a 	bl	1a000700 <enseq_Compostar_ESPERANDO_default>
}
1a000c0c:	bd10      	pop	{r4, pc}

1a000c0e <effect_Compostar_MEZCLANDO_tr1>:
{
1a000c0e:	b510      	push	{r4, lr}
1a000c10:	4604      	mov	r4, r0
	exseq_Compostar_MEZCLANDO(handle);
1a000c12:	f7ff ffec 	bl	1a000bee <exseq_Compostar_MEZCLANDO>
	enseq_Compostar_RELLENANDO_default(handle);
1a000c16:	4620      	mov	r0, r4
1a000c18:	f7ff fe59 	bl	1a0008ce <enseq_Compostar_RELLENANDO_default>
}
1a000c1c:	bd10      	pop	{r4, pc}

1a000c1e <react_Compostar_MEZCLANDO>:
{
1a000c1e:	b510      	push	{r4, lr}
1a000c20:	4604      	mov	r4, r0
	if (check_Compostar_MEZCLANDO_tr0_tr0(handle) == bool_true)
1a000c22:	f7ff fbc6 	bl	1a0003b2 <check_Compostar_MEZCLANDO_tr0_tr0>
1a000c26:	b920      	cbnz	r0, 1a000c32 <react_Compostar_MEZCLANDO+0x14>
		if (check_Compostar_MEZCLANDO_tr1_tr1(handle) == bool_true)
1a000c28:	4620      	mov	r0, r4
1a000c2a:	f7ff fbc5 	bl	1a0003b8 <check_Compostar_MEZCLANDO_tr1_tr1>
1a000c2e:	b920      	cbnz	r0, 1a000c3a <react_Compostar_MEZCLANDO+0x1c>
}
1a000c30:	bd10      	pop	{r4, pc}
		effect_Compostar_MEZCLANDO_tr0(handle);
1a000c32:	4620      	mov	r0, r4
1a000c34:	f7ff ffe3 	bl	1a000bfe <effect_Compostar_MEZCLANDO_tr0>
1a000c38:	e7fa      	b.n	1a000c30 <react_Compostar_MEZCLANDO+0x12>
			effect_Compostar_MEZCLANDO_tr1(handle);
1a000c3a:	4620      	mov	r0, r4
1a000c3c:	f7ff ffe7 	bl	1a000c0e <effect_Compostar_MEZCLANDO_tr1>
}
1a000c40:	e7f6      	b.n	1a000c30 <react_Compostar_MEZCLANDO+0x12>

1a000c42 <compostera_init>:
{
1a000c42:	b508      	push	{r3, lr}
		for (i = 0; i < COMPOSTERA_MAX_ORTHOGONAL_STATES; ++i)
1a000c44:	2300      	movs	r3, #0
1a000c46:	2b04      	cmp	r3, #4
1a000c48:	dc03      	bgt.n	1a000c52 <compostera_init+0x10>
			handle->stateConfVector[i] = Compostera_last_state;
1a000c4a:	2200      	movs	r2, #0
1a000c4c:	54c2      	strb	r2, [r0, r3]
		for (i = 0; i < COMPOSTERA_MAX_ORTHOGONAL_STATES; ++i)
1a000c4e:	3301      	adds	r3, #1
1a000c50:	e7f9      	b.n	1a000c46 <compostera_init+0x4>
		handle->stateConfVectorPosition = 0;
1a000c52:	2300      	movs	r3, #0
1a000c54:	6083      	str	r3, [r0, #8]
		clearInEvents(handle);
1a000c56:	f7ff fb53 	bl	1a000300 <clearInEvents>
}
1a000c5a:	bd08      	pop	{r3, pc}

1a000c5c <compostera_enter>:
{
1a000c5c:	b510      	push	{r4, lr}
1a000c5e:	4604      	mov	r4, r0
	enseq_Sensor_Lid_default(handle);
1a000c60:	f7ff fc42 	bl	1a0004e8 <enseq_Sensor_Lid_default>
	enseq_Sensor_Humedad_default(handle);
1a000c64:	4620      	mov	r0, r4
1a000c66:	f7ff fcc7 	bl	1a0005f8 <enseq_Sensor_Humedad_default>
	enseq_Humedad_default(handle);
1a000c6a:	4620      	mov	r0, r4
1a000c6c:	f7ff fce1 	bl	1a000632 <enseq_Humedad_default>
	enseq_Temperatura_default(handle);
1a000c70:	4620      	mov	r0, r4
1a000c72:	f7ff fd19 	bl	1a0006a8 <enseq_Temperatura_default>
	enseq_Compostar_default(handle);
1a000c76:	4620      	mov	r0, r4
1a000c78:	f7ff fd4f 	bl	1a00071a <enseq_Compostar_default>
}
1a000c7c:	bd10      	pop	{r4, pc}
1a000c7e:	Address 0x1a000c7e is out of bounds.


1a000c80 <compostera_runCycle>:
{
1a000c80:	b510      	push	{r4, lr}
1a000c82:	4604      	mov	r4, r0
	for (handle->stateConfVectorPosition = 0;
1a000c84:	2300      	movs	r3, #0
1a000c86:	6083      	str	r3, [r0, #8]
1a000c88:	e005      	b.n	1a000c96 <compostera_runCycle+0x16>
			react_Sensor_Lid_CERRADO(handle);
1a000c8a:	4620      	mov	r0, r4
1a000c8c:	f7ff fc02 	bl	1a000494 <react_Sensor_Lid_CERRADO>
		handle->stateConfVectorPosition++)
1a000c90:	68a3      	ldr	r3, [r4, #8]
1a000c92:	3301      	adds	r3, #1
1a000c94:	60a3      	str	r3, [r4, #8]
		handle->stateConfVectorPosition < COMPOSTERA_MAX_ORTHOGONAL_STATES;
1a000c96:	68a3      	ldr	r3, [r4, #8]
	for (handle->stateConfVectorPosition = 0;
1a000c98:	2b04      	cmp	r3, #4
1a000c9a:	d875      	bhi.n	1a000d88 <compostera_runCycle+0x108>
		switch (handle->stateConfVector[handle->stateConfVectorPosition])
1a000c9c:	5ce3      	ldrb	r3, [r4, r3]
1a000c9e:	3b01      	subs	r3, #1
1a000ca0:	2b12      	cmp	r3, #18
1a000ca2:	d8f5      	bhi.n	1a000c90 <compostera_runCycle+0x10>
1a000ca4:	a201      	add	r2, pc, #4	; (adr r2, 1a000cac <compostera_runCycle+0x2c>)
1a000ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a000caa:	bf00      	nop
1a000cac:	1a000c8b 	.word	0x1a000c8b
1a000cb0:	1a000cf9 	.word	0x1a000cf9
1a000cb4:	1a000d01 	.word	0x1a000d01
1a000cb8:	1a000d09 	.word	0x1a000d09
1a000cbc:	1a000d11 	.word	0x1a000d11
1a000cc0:	1a000d19 	.word	0x1a000d19
1a000cc4:	1a000d21 	.word	0x1a000d21
1a000cc8:	1a000d29 	.word	0x1a000d29
1a000ccc:	1a000d31 	.word	0x1a000d31
1a000cd0:	1a000d39 	.word	0x1a000d39
1a000cd4:	1a000d41 	.word	0x1a000d41
1a000cd8:	1a000d49 	.word	0x1a000d49
1a000cdc:	1a000d51 	.word	0x1a000d51
1a000ce0:	1a000d59 	.word	0x1a000d59
1a000ce4:	1a000d61 	.word	0x1a000d61
1a000ce8:	1a000d69 	.word	0x1a000d69
1a000cec:	1a000d71 	.word	0x1a000d71
1a000cf0:	1a000d79 	.word	0x1a000d79
1a000cf4:	1a000d81 	.word	0x1a000d81
			react_Sensor_Lid_ABIERTO(handle);
1a000cf8:	4620      	mov	r0, r4
1a000cfa:	f7ff fbd5 	bl	1a0004a8 <react_Sensor_Lid_ABIERTO>
			break;
1a000cfe:	e7c7      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Sensor_Lid_INICIO(handle);
1a000d00:	4620      	mov	r0, r4
1a000d02:	f7ff fbdb 	bl	1a0004bc <react_Sensor_Lid_INICIO>
			break;
1a000d06:	e7c3      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Sensor_Humedad_LEYENDO(handle);
1a000d08:	4620      	mov	r0, r4
1a000d0a:	f7ff fe41 	bl	1a000990 <react_Sensor_Humedad_LEYENDO>
			break;
1a000d0e:	e7bf      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Sensor_Humedad_HUM_SUPERIOR(handle);
1a000d10:	4620      	mov	r0, r4
1a000d12:	f7ff fe8c 	bl	1a000a2e <react_Sensor_Humedad_HUM_SUPERIOR>
			break;
1a000d16:	e7bb      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Sensor_Humedad_ESTABLE(handle);
1a000d18:	4620      	mov	r0, r4
1a000d1a:	f7ff fea8 	bl	1a000a6e <react_Sensor_Humedad_ESTABLE>
			break;
1a000d1e:	e7b7      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Sensor_Humedad_HUM_INFERIOR(handle);
1a000d20:	4620      	mov	r0, r4
1a000d22:	f7ff fec4 	bl	1a000aae <react_Sensor_Humedad_HUM_INFERIOR>
			break;
1a000d26:	e7b3      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Sensor_Humedad_TEMP_SUPERIOR(handle);
1a000d28:	4620      	mov	r0, r4
1a000d2a:	f7ff fee0 	bl	1a000aee <react_Sensor_Humedad_TEMP_SUPERIOR>
			break;
1a000d2e:	e7af      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Sensor_Humedad_SUPERIOR(handle);
1a000d30:	4620      	mov	r0, r4
1a000d32:	f7ff fefc 	bl	1a000b2e <react_Sensor_Humedad_SUPERIOR>
			break;
1a000d36:	e7ab      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Sensor_Humedad_ERROR(handle);
1a000d38:	4620      	mov	r0, r4
1a000d3a:	f7ff ff18 	bl	1a000b6e <react_Sensor_Humedad_ERROR>
			break;
1a000d3e:	e7a7      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Humedad_HUMEDECIENDO(handle);
1a000d40:	4620      	mov	r0, r4
1a000d42:	f7ff fc82 	bl	1a00064a <react_Humedad_HUMEDECIENDO>
			break;
1a000d46:	e7a3      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Humedad_DESHUMEDECIENDO(handle);
1a000d48:	4620      	mov	r0, r4
1a000d4a:	f7ff fc90 	bl	1a00066e <react_Humedad_DESHUMEDECIENDO>
			break;
1a000d4e:	e79f      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Humedad_ESPERANDO(handle);
1a000d50:	4620      	mov	r0, r4
1a000d52:	f7ff fd2c 	bl	1a0007ae <react_Humedad_ESPERANDO>
			break;
1a000d56:	e79b      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Temperatura_ENFRIANDO(handle);
1a000d58:	4620      	mov	r0, r4
1a000d5a:	f7ff fcb9 	bl	1a0006d0 <react_Temperatura_ENFRIANDO>
			break;
1a000d5e:	e797      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Temperatura_ESPERANDO(handle);
1a000d60:	4620      	mov	r0, r4
1a000d62:	f7ff fd4d 	bl	1a000800 <react_Temperatura_ESPERANDO>
			break;
1a000d66:	e793      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Compostar_RELLENANDO(handle);
1a000d68:	4620      	mov	r0, r4
1a000d6a:	f7ff ff28 	bl	1a000bbe <react_Compostar_RELLENANDO>
			break;
1a000d6e:	e78f      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Compostar_ESPERANDO(handle);
1a000d70:	4620      	mov	r0, r4
1a000d72:	f7ff fdbd 	bl	1a0008f0 <react_Compostar_ESPERANDO>
			break;
1a000d76:	e78b      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Compostar_SONANDO(handle);
1a000d78:	4620      	mov	r0, r4
1a000d7a:	f7ff fd8a 	bl	1a000892 <react_Compostar_SONANDO>
			break;
1a000d7e:	e787      	b.n	1a000c90 <compostera_runCycle+0x10>
			react_Compostar_MEZCLANDO(handle);
1a000d80:	4620      	mov	r0, r4
1a000d82:	f7ff ff4c 	bl	1a000c1e <react_Compostar_MEZCLANDO>
			break;
1a000d86:	e783      	b.n	1a000c90 <compostera_runCycle+0x10>
	clearInEvents(handle);
1a000d88:	4620      	mov	r0, r4
1a000d8a:	f7ff fab9 	bl	1a000300 <clearInEvents>
}
1a000d8e:	bd10      	pop	{r4, pc}

1a000d90 <compostera_raiseTimeEvent>:
	if ( ((sc_intptr_t)evid) >= ((sc_intptr_t)&(handle->timeEvents))
1a000d90:	301b      	adds	r0, #27
1a000d92:	4288      	cmp	r0, r1
1a000d94:	dc04      	bgt.n	1a000da0 <compostera_raiseTimeEvent+0x10>
		&&  ((sc_intptr_t)evid) < ((sc_intptr_t)&(handle->timeEvents)) + sizeof(ComposteraTimeEvents))
1a000d96:	3009      	adds	r0, #9
1a000d98:	4288      	cmp	r0, r1
1a000d9a:	d901      	bls.n	1a000da0 <compostera_raiseTimeEvent+0x10>
		*(sc_boolean*)evid = bool_true;
1a000d9c:	2301      	movs	r3, #1
1a000d9e:	700b      	strb	r3, [r1, #0]
}
1a000da0:	4770      	bx	lr

1a000da2 <composteraIface_raise_evParametrosEstable>:
	handle->iface.evParametrosEstable_raised = bool_true;
1a000da2:	2301      	movs	r3, #1
1a000da4:	7383      	strb	r3, [r0, #14]
}
1a000da6:	4770      	bx	lr

1a000da8 <composteraIface_raise_evCerradoTapa>:
	handle->iface.evCerradoTapa_raised = bool_true;
1a000da8:	2301      	movs	r3, #1
1a000daa:	7403      	strb	r3, [r0, #16]
}
1a000dac:	4770      	bx	lr

1a000dae <composteraIface_raise_evAberturaTapa>:
	handle->iface.evAberturaTapa_raised = bool_true;
1a000dae:	2301      	movs	r3, #1
1a000db0:	7443      	strb	r3, [r0, #17]
}
1a000db2:	4770      	bx	lr

1a000db4 <myTickHook>:
 * @return	Nothing
 */
void myTickHook( void *ptr ){

	/* The sysTick Interrupt Handler only set a Flag */
	SysTick_Time_Flag = true;
1a000db4:	4b01      	ldr	r3, [pc, #4]	; (1a000dbc <myTickHook+0x8>)
1a000db6:	2201      	movs	r2, #1
1a000db8:	701a      	strb	r2, [r3, #0]
}
1a000dba:	4770      	bx	lr
1a000dbc:	100000b0 	.word	0x100000b0

1a000dc0 <composteraIface_opLED>:
{
1a000dc0:	b508      	push	{r3, lr}
	gpioWrite( (LEDR + LEDNumber), State );
1a000dc2:	f101 0028 	add.w	r0, r1, #40	; 0x28
1a000dc6:	4611      	mov	r1, r2
1a000dc8:	b240      	sxtb	r0, r0
1a000dca:	f001 fc5f 	bl	1a00268c <gpioWrite>
}
1a000dce:	bd08      	pop	{r3, pc}

1a000dd0 <compostera_setTimer>:
{
1a000dd0:	b500      	push	{lr}
1a000dd2:	b083      	sub	sp, #12
	SetNewTimerTick(ticks, NOF_TIMERS, evid, time_ms, periodic);
1a000dd4:	9300      	str	r3, [sp, #0]
1a000dd6:	4613      	mov	r3, r2
1a000dd8:	460a      	mov	r2, r1
1a000dda:	2109      	movs	r1, #9
1a000ddc:	4802      	ldr	r0, [pc, #8]	; (1a000de8 <compostera_setTimer+0x18>)
1a000dde:	f000 f9fa 	bl	1a0011d6 <SetNewTimerTick>
}
1a000de2:	b003      	add	sp, #12
1a000de4:	f85d fb04 	ldr.w	pc, [sp], #4
1a000de8:	10000268 	.word	0x10000268

1a000dec <compostera_unsetTimer>:
{
1a000dec:	b508      	push	{r3, lr}
	UnsetTimerTick( ticks, NOF_TIMERS, evid );
1a000dee:	460a      	mov	r2, r1
1a000df0:	2109      	movs	r1, #9
1a000df2:	4802      	ldr	r0, [pc, #8]	; (1a000dfc <compostera_unsetTimer+0x10>)
1a000df4:	f000 fa08 	bl	1a001208 <UnsetTimerTick>
}
1a000df8:	bd08      	pop	{r3, pc}
1a000dfa:	bf00      	nop
1a000dfc:	10000268 	.word	0x10000268

1a000e00 <gpio_init>:


void gpio_init() {
1a000e00:	b508      	push	{r3, lr}
	gpioInit( TAPA, GPIO_INPUT );
1a000e02:	2100      	movs	r1, #0
1a000e04:	201e      	movs	r0, #30
1a000e06:	f001 fb6b 	bl	1a0024e0 <gpioInit>
	gpioInit( BOMBA, GPIO_OUTPUT );
1a000e0a:	2101      	movs	r1, #1
1a000e0c:	200c      	movs	r0, #12
1a000e0e:	f001 fb67 	bl	1a0024e0 <gpioInit>
	gpioInit( VENTILADOR, GPIO_OUTPUT );
1a000e12:	2101      	movs	r1, #1
1a000e14:	2020      	movs	r0, #32
1a000e16:	f001 fb63 	bl	1a0024e0 <gpioInit>
	gpioInit( TEC_BOMBA, GPIO_INPUT );
1a000e1a:	2100      	movs	r1, #0
1a000e1c:	2024      	movs	r0, #36	; 0x24
1a000e1e:	f001 fb5f 	bl	1a0024e0 <gpioInit>
	gpioInit( TEC2, GPIO_INPUT );
1a000e22:	2100      	movs	r1, #0
1a000e24:	2025      	movs	r0, #37	; 0x25
1a000e26:	f001 fb5b 	bl	1a0024e0 <gpioInit>
	gpioInit( BUZZER, GPIO_OUTPUT );
1a000e2a:	2101      	movs	r1, #1
1a000e2c:	200b      	movs	r0, #11
1a000e2e:	f001 fb57 	bl	1a0024e0 <gpioInit>
}
1a000e32:	bd08      	pop	{r3, pc}

1a000e34 <composteraIface_readParameters>:
   HUM_CHAR  = 1,
   VIE_CHAR  = 2,
   GRA_CHAR  = 3
};

void composteraIface_readParameters(Compostera* handle) {
1a000e34:	b510      	push	{r4, lr}
1a000e36:	ed2d 8b02 	vpush	{d8}
1a000e3a:	b082      	sub	sp, #8
	int humedad;
	int temperatura;
	char hum[4];
	char temp[4];

	if(dht11Read(&humidity, &temperature)) {
1a000e3c:	494b      	ldr	r1, [pc, #300]	; (1a000f6c <composteraIface_readParameters+0x138>)
1a000e3e:	484c      	ldr	r0, [pc, #304]	; (1a000f70 <composteraIface_readParameters+0x13c>)
1a000e40:	f002 f8b2 	bl	1a002fa8 <dht11Read>
1a000e44:	2800      	cmp	r0, #0
1a000e46:	d046      	beq.n	1a000ed6 <composteraIface_readParameters+0xa2>
		gpioWrite( LED_LECTURA_CORRECTA, ON );
1a000e48:	2101      	movs	r1, #1
1a000e4a:	2029      	movs	r0, #41	; 0x29
1a000e4c:	f001 fc1e 	bl	1a00268c <gpioWrite>

		printf( "Leyendo.\r\n\r\n");
1a000e50:	4848      	ldr	r0, [pc, #288]	; (1a000f74 <composteraIface_readParameters+0x140>)
1a000e52:	f003 fb2b 	bl	1a0044ac <puts>
		if(temperature > HIGH_TEMPERATURE_VALUE && humidity < LOW_HUMIDITY_VALUE) {
1a000e56:	4b45      	ldr	r3, [pc, #276]	; (1a000f6c <composteraIface_readParameters+0x138>)
1a000e58:	edd3 7a00 	vldr	s15, [r3]
1a000e5c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
1a000e60:	eef4 7ac7 	vcmpe.f32	s15, s14
1a000e64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a000e68:	dd0d      	ble.n	1a000e86 <composteraIface_readParameters+0x52>
1a000e6a:	4b41      	ldr	r3, [pc, #260]	; (1a000f70 <composteraIface_readParameters+0x13c>)
1a000e6c:	edd3 6a00 	vldr	s13, [r3]
1a000e70:	ed9f 7a41 	vldr	s14, [pc, #260]	; 1a000f78 <composteraIface_readParameters+0x144>
1a000e74:	eef4 6ac7 	vcmpe.f32	s13, s14
1a000e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a000e7c:	d503      	bpl.n	1a000e86 <composteraIface_readParameters+0x52>
			status = HIGH_PARAMETERS;
1a000e7e:	4b3f      	ldr	r3, [pc, #252]	; (1a000f7c <composteraIface_readParameters+0x148>)
1a000e80:	2206      	movs	r2, #6
1a000e82:	701a      	strb	r2, [r3, #0]
1a000e84:	e02e      	b.n	1a000ee4 <composteraIface_readParameters+0xb0>
		} else if (temperature > HIGH_TEMPERATURE_VALUE) {
1a000e86:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
1a000e8a:	eef4 7ac7 	vcmpe.f32	s15, s14
1a000e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a000e92:	dd03      	ble.n	1a000e9c <composteraIface_readParameters+0x68>
			status = HIGH_TEMPERATURE;
1a000e94:	4b39      	ldr	r3, [pc, #228]	; (1a000f7c <composteraIface_readParameters+0x148>)
1a000e96:	2200      	movs	r2, #0
1a000e98:	701a      	strb	r2, [r3, #0]
1a000e9a:	e023      	b.n	1a000ee4 <composteraIface_readParameters+0xb0>
		} else if (humidity > HIGH_HUMIDITY_VALUE) {
1a000e9c:	4b34      	ldr	r3, [pc, #208]	; (1a000f70 <composteraIface_readParameters+0x13c>)
1a000e9e:	edd3 7a00 	vldr	s15, [r3]
1a000ea2:	ed9f 7a37 	vldr	s14, [pc, #220]	; 1a000f80 <composteraIface_readParameters+0x14c>
1a000ea6:	eef4 7ac7 	vcmpe.f32	s15, s14
1a000eaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a000eae:	dd03      	ble.n	1a000eb8 <composteraIface_readParameters+0x84>
			status = HIGH_HUMIDITY;
1a000eb0:	4b32      	ldr	r3, [pc, #200]	; (1a000f7c <composteraIface_readParameters+0x148>)
1a000eb2:	2201      	movs	r2, #1
1a000eb4:	701a      	strb	r2, [r3, #0]
1a000eb6:	e015      	b.n	1a000ee4 <composteraIface_readParameters+0xb0>
		} else if (humidity < LOW_HUMIDITY_VALUE) {
1a000eb8:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 1a000f78 <composteraIface_readParameters+0x144>
1a000ebc:	eef4 7ac7 	vcmpe.f32	s15, s14
1a000ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
1a000ec4:	d503      	bpl.n	1a000ece <composteraIface_readParameters+0x9a>
			status = LOW_HUMIDITY;
1a000ec6:	4b2d      	ldr	r3, [pc, #180]	; (1a000f7c <composteraIface_readParameters+0x148>)
1a000ec8:	2202      	movs	r2, #2
1a000eca:	701a      	strb	r2, [r3, #0]
1a000ecc:	e00a      	b.n	1a000ee4 <composteraIface_readParameters+0xb0>
		} else status = STABLE_PARAMETERS;
1a000ece:	4b2b      	ldr	r3, [pc, #172]	; (1a000f7c <composteraIface_readParameters+0x148>)
1a000ed0:	2203      	movs	r2, #3
1a000ed2:	701a      	strb	r2, [r3, #0]
1a000ed4:	e006      	b.n	1a000ee4 <composteraIface_readParameters+0xb0>
	} else {
		gpioWrite( LED_LECTURA_CORRECTA, OFF );
1a000ed6:	2100      	movs	r1, #0
1a000ed8:	2029      	movs	r0, #41	; 0x29
1a000eda:	f001 fbd7 	bl	1a00268c <gpioWrite>
		printf( "Error al leer DHT11.\r\n\r\n");
1a000ede:	4829      	ldr	r0, [pc, #164]	; (1a000f84 <composteraIface_readParameters+0x150>)
1a000ee0:	f003 fae4 	bl	1a0044ac <puts>
	}

	lcdClear();
1a000ee4:	f001 ff16 	bl	1a002d14 <lcdClear>
    lcdGoToXY( 0, 0 ); // Poner cursor en 0, 0
1a000ee8:	2100      	movs	r1, #0
1a000eea:	4608      	mov	r0, r1
1a000eec:	f001 feea 	bl	1a002cc4 <lcdGoToXY>
    lcdSendStringRaw( "Tmp" );
1a000ef0:	4825      	ldr	r0, [pc, #148]	; (1a000f88 <composteraIface_readParameters+0x154>)
1a000ef2:	f001 ff22 	bl	1a002d3a <lcdSendStringRaw>
    lcdData(TEMP_CHAR);
1a000ef6:	2000      	movs	r0, #0
1a000ef8:	f001 fe7a 	bl	1a002bf0 <lcdData>
    lcdSendStringRaw( " Hum" );
1a000efc:	4823      	ldr	r0, [pc, #140]	; (1a000f8c <composteraIface_readParameters+0x158>)
1a000efe:	f001 ff1c 	bl	1a002d3a <lcdSendStringRaw>
    lcdData(HUM_CHAR);
1a000f02:	2001      	movs	r0, #1
1a000f04:	f001 fe74 	bl	1a002bf0 <lcdData>

    humedad = (int) humidity;
1a000f08:	4b19      	ldr	r3, [pc, #100]	; (1a000f70 <composteraIface_readParameters+0x13c>)
1a000f0a:	edd3 7a00 	vldr	s15, [r3]
	temperatura = (int) temperature;
1a000f0e:	4b17      	ldr	r3, [pc, #92]	; (1a000f6c <composteraIface_readParameters+0x138>)
1a000f10:	ed93 8a00 	vldr	s16, [r3]
1a000f14:	eebd 8ac8 	vcvt.s32.f32	s16, s16
	sprintf(hum, "%d", humedad);
1a000f18:	4c1d      	ldr	r4, [pc, #116]	; (1a000f90 <composteraIface_readParameters+0x15c>)
1a000f1a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
1a000f1e:	ee17 2a90 	vmov	r2, s15
1a000f22:	4621      	mov	r1, r4
1a000f24:	a801      	add	r0, sp, #4
1a000f26:	f003 fac9 	bl	1a0044bc <siprintf>
	sprintf(temp, "%d", temperatura);
1a000f2a:	ee18 2a10 	vmov	r2, s16
1a000f2e:	4621      	mov	r1, r4
1a000f30:	4668      	mov	r0, sp
1a000f32:	f003 fac3 	bl	1a0044bc <siprintf>

    lcdGoToXY( 0, 1 );
1a000f36:	2101      	movs	r1, #1
1a000f38:	2000      	movs	r0, #0
1a000f3a:	f001 fec3 	bl	1a002cc4 <lcdGoToXY>
    lcdSendStringRaw( temp );
1a000f3e:	4668      	mov	r0, sp
1a000f40:	f001 fefb 	bl	1a002d3a <lcdSendStringRaw>
    lcdData(GRA_CHAR);
1a000f44:	2003      	movs	r0, #3
1a000f46:	f001 fe53 	bl	1a002bf0 <lcdData>
    lcdSendStringRaw( "C" );
1a000f4a:	4812      	ldr	r0, [pc, #72]	; (1a000f94 <composteraIface_readParameters+0x160>)
1a000f4c:	f001 fef5 	bl	1a002d3a <lcdSendStringRaw>

    lcdGoToXY( 5, 1 );
1a000f50:	2101      	movs	r1, #1
1a000f52:	2005      	movs	r0, #5
1a000f54:	f001 feb6 	bl	1a002cc4 <lcdGoToXY>
    lcdSendStringRaw( hum );
1a000f58:	a801      	add	r0, sp, #4
1a000f5a:	f001 feee 	bl	1a002d3a <lcdSendStringRaw>
    lcdSendStringRaw( "%" );
1a000f5e:	480e      	ldr	r0, [pc, #56]	; (1a000f98 <composteraIface_readParameters+0x164>)
1a000f60:	f001 feeb 	bl	1a002d3a <lcdSendStringRaw>
}
1a000f64:	b002      	add	sp, #8
1a000f66:	ecbd 8b02 	vpop	{d8}
1a000f6a:	bd10      	pop	{r4, pc}
1a000f6c:	100000dc 	.word	0x100000dc
1a000f70:	100000b4 	.word	0x100000b4
1a000f74:	1a004bc0 	.word	0x1a004bc0
1a000f78:	42200000 	.word	0x42200000
1a000f7c:	100002f8 	.word	0x100002f8
1a000f80:	428c0000 	.word	0x428c0000
1a000f84:	1a004bcc 	.word	0x1a004bcc
1a000f88:	1a004be4 	.word	0x1a004be4
1a000f8c:	1a004be8 	.word	0x1a004be8
1a000f90:	1a004bf0 	.word	0x1a004bf0
1a000f94:	1a004bf4 	.word	0x1a004bf4
1a000f98:	1a004bf8 	.word	0x1a004bf8

1a000f9c <stop_automatic_control>:

void stop_automatic_control() {
1a000f9c:	b508      	push	{r3, lr}
	gpioWrite( LED_TAPA, ON );
1a000f9e:	2101      	movs	r1, #1
1a000fa0:	202b      	movs	r0, #43	; 0x2b
1a000fa2:	f001 fb73 	bl	1a00268c <gpioWrite>
	gpioWrite( BOMBA, ON );
1a000fa6:	2101      	movs	r1, #1
1a000fa8:	200c      	movs	r0, #12
1a000faa:	f001 fb6f 	bl	1a00268c <gpioWrite>
	gpioWrite( VENTILADOR, ON );
1a000fae:	2101      	movs	r1, #1
1a000fb0:	2020      	movs	r0, #32
1a000fb2:	f001 fb6b 	bl	1a00268c <gpioWrite>
	gpioWrite( BUZZER, ON );
1a000fb6:	2101      	movs	r1, #1
1a000fb8:	200b      	movs	r0, #11
1a000fba:	f001 fb67 	bl	1a00268c <gpioWrite>
}
1a000fbe:	bd08      	pop	{r3, pc}

1a000fc0 <main>:
/**
 * @brief	main routine for statechart example: EDU-CIAA-NXP - Compostera
 * @return	Function should not exit.
 */
int main(void)
{
1a000fc0:	b570      	push	{r4, r5, r6, lr}
	uint32_t i;

	/* Generic Initialization */
	boardConfig();
1a000fc2:	f001 fccb 	bl	1a00295c <boardInit>

	gpio_init();
1a000fc6:	f7ff ff1b 	bl	1a000e00 <gpio_init>

	uartConfig( UART_USB, 115200 ); // Inicializar periferico UART_USB
1a000fca:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000fce:	2003      	movs	r0, #3
1a000fd0:	f001 fc78 	bl	1a0028c4 <uartInit>

	dht11Init( GPIO1 ); // Inicializo el sensor DHT11
1a000fd4:	200f      	movs	r0, #15
1a000fd6:	f001 ffdd 	bl	1a002f94 <dht11Init>

	/* Init Ticks counter => TICKRATE_MS */
	tickConfig( TICKRATE_MS );
1a000fda:	2001      	movs	r0, #1
1a000fdc:	2100      	movs	r1, #0
1a000fde:	f001 fc1d 	bl	1a00281c <tickInit>

	/* Add Tick Hook */
	tickCallbackSet( myTickHook, (void*)NULL );
1a000fe2:	2100      	movs	r1, #0
1a000fe4:	4869      	ldr	r0, [pc, #420]	; (1a00118c <main+0x1cc>)
1a000fe6:	f001 fbfd 	bl	1a0027e4 <tickCallbackSet>

	/* Init Timer Ticks */
	InitTimerTicks( ticks, NOF_TIMERS );
1a000fea:	2109      	movs	r1, #9
1a000fec:	4868      	ldr	r0, [pc, #416]	; (1a001190 <main+0x1d0>)
1a000fee:	f000 f8e1 	bl	1a0011b4 <InitTimerTicks>

	/* Statechart Initialization */
	compostera_init( &statechart );
1a000ff2:	4c68      	ldr	r4, [pc, #416]	; (1a001194 <main+0x1d4>)
1a000ff4:	4620      	mov	r0, r4
1a000ff6:	f7ff fe24 	bl	1a000c42 <compostera_init>
	compostera_enter( &statechart );
1a000ffa:	4620      	mov	r0, r4
1a000ffc:	f7ff fe2e 	bl	1a000c5c <compostera_enter>

	composteraIface_raise_evParametrosEstable(&statechart);
1a001000:	4620      	mov	r0, r4
1a001002:	f7ff fece 	bl	1a000da2 <composteraIface_raise_evParametrosEstable>


	i2cInit( I2C0, 100000 );
1a001006:	4964      	ldr	r1, [pc, #400]	; (1a001198 <main+0x1d8>)
1a001008:	2000      	movs	r0, #0
1a00100a:	f001 fba9 	bl	1a002760 <i2cInit>

	delay( LCD_STARTUP_WAIT_MS );   // Wait for stable power (some LCD need that)
1a00100e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a001012:	2100      	movs	r1, #0
1a001014:	f001 fd38 	bl	1a002a88 <delay>

	// Inicializar LCD de 16x2 (caracteres x lineas) con cada caracter de 5x8 pixeles
	lcdInit( 16, 2, 5, 8 );
1a001018:	2308      	movs	r3, #8
1a00101a:	2205      	movs	r2, #5
1a00101c:	2102      	movs	r1, #2
1a00101e:	2010      	movs	r0, #16
1a001020:	f001 fdfe 	bl	1a002c20 <lcdInit>

	// Cargar el caracter a CGRAM
	   // El primer parametro es el codigo del caracter (0 a 7).
	   // El segundo es el puntero donde se guarda el bitmap (el array declarado
	   // anteriormente)
	   lcdCreateChar( TEMP_CHAR, tempChar );
1a001024:	495d      	ldr	r1, [pc, #372]	; (1a00119c <main+0x1dc>)
1a001026:	2000      	movs	r0, #0
1a001028:	f001 fe92 	bl	1a002d50 <lcdCreateChar>
	   lcdCreateChar( HUM_CHAR, humChar );
1a00102c:	495c      	ldr	r1, [pc, #368]	; (1a0011a0 <main+0x1e0>)
1a00102e:	2001      	movs	r0, #1
1a001030:	f001 fe8e 	bl	1a002d50 <lcdCreateChar>
	   lcdCreateChar( VIE_CHAR, vieChar );
1a001034:	495b      	ldr	r1, [pc, #364]	; (1a0011a4 <main+0x1e4>)
1a001036:	2002      	movs	r0, #2
1a001038:	f001 fe8a 	bl	1a002d50 <lcdCreateChar>

	   lcdCreateChar( GRA_CHAR, graChar );
1a00103c:	495a      	ldr	r1, [pc, #360]	; (1a0011a8 <main+0x1e8>)
1a00103e:	2003      	movs	r0, #3
1a001040:	f001 fe86 	bl	1a002d50 <lcdCreateChar>

	lcdCursorSet( LCD_CURSOR_OFF ); // Apaga el cursor
1a001044:	2000      	movs	r0, #0
1a001046:	f001 fe6e 	bl	1a002d26 <lcdCursorSet>
	lcdClear();
1a00104a:	f001 fe63 	bl	1a002d14 <lcdClear>
1a00104e:	e022      	b.n	1a001096 <main+0xd6>

				/* Then if there are pending events */
				if (IsPendEvent( ticks, NOF_TIMERS, ticks[i].evid ) == true) {

					/* Then Raise an Event -> Ticks.evid => OK */
					compostera_raiseTimeEvent( &statechart, ticks[i].evid );
1a001050:	4d4f      	ldr	r5, [pc, #316]	; (1a001190 <main+0x1d0>)
1a001052:	0126      	lsls	r6, r4, #4
1a001054:	59a9      	ldr	r1, [r5, r6]
1a001056:	484f      	ldr	r0, [pc, #316]	; (1a001194 <main+0x1d4>)
1a001058:	f7ff fe9a 	bl	1a000d90 <compostera_raiseTimeEvent>

					/* Then Mark as Attached -> Ticks.evid => OK */
					MarkAsAttEvent( ticks, NOF_TIMERS, ticks[i].evid );
1a00105c:	59aa      	ldr	r2, [r5, r6]
1a00105e:	2109      	movs	r1, #9
1a001060:	4628      	mov	r0, r5
1a001062:	f000 f902 	bl	1a00126a <MarkAsAttEvent>
			for (i = 0; i < NOF_TIMERS; i++) {
1a001066:	3401      	adds	r4, #1
1a001068:	2c08      	cmp	r4, #8
1a00106a:	d808      	bhi.n	1a00107e <main+0xbe>
				if (IsPendEvent( ticks, NOF_TIMERS, ticks[i].evid ) == true) {
1a00106c:	4848      	ldr	r0, [pc, #288]	; (1a001190 <main+0x1d0>)
1a00106e:	0123      	lsls	r3, r4, #4
1a001070:	58c2      	ldr	r2, [r0, r3]
1a001072:	2109      	movs	r1, #9
1a001074:	f000 f8e2 	bl	1a00123c <IsPendEvent>
1a001078:	2800      	cmp	r0, #0
1a00107a:	d0f4      	beq.n	1a001066 <main+0xa6>
1a00107c:	e7e8      	b.n	1a001050 <main+0x90>

				}
			}

			if(gpioRead( TAPA )){
1a00107e:	201e      	movs	r0, #30
1a001080:	f001 fb39 	bl	1a0026f6 <gpioRead>
1a001084:	b1a0      	cbz	r0, 1a0010b0 <main+0xf0>
				stop_automatic_control();
1a001086:	f7ff ff89 	bl	1a000f9c <stop_automatic_control>
				composteraIface_raise_evAberturaTapa(&statechart);
1a00108a:	4842      	ldr	r0, [pc, #264]	; (1a001194 <main+0x1d4>)
1a00108c:	f7ff fe8f 	bl	1a000dae <composteraIface_raise_evAberturaTapa>

				gpioWrite( BUZZER, OFF );
			}

			/* Then Run an Cycle of Statechart */
			compostera_runCycle(&statechart);		// Run Cycle of Statechart
1a001090:	4840      	ldr	r0, [pc, #256]	; (1a001194 <main+0x1d4>)
1a001092:	f7ff fdf5 	bl	1a000c80 <compostera_runCycle>
		__WFI();
1a001096:	bf30      	wfi
		if (SysTick_Time_Flag == true) {
1a001098:	4b44      	ldr	r3, [pc, #272]	; (1a0011ac <main+0x1ec>)
1a00109a:	781b      	ldrb	r3, [r3, #0]
1a00109c:	2b00      	cmp	r3, #0
1a00109e:	d0fa      	beq.n	1a001096 <main+0xd6>
			SysTick_Time_Flag = false;
1a0010a0:	2400      	movs	r4, #0
1a0010a2:	4b42      	ldr	r3, [pc, #264]	; (1a0011ac <main+0x1ec>)
1a0010a4:	701c      	strb	r4, [r3, #0]
			UpdateTimers( ticks, NOF_TIMERS );
1a0010a6:	2109      	movs	r1, #9
1a0010a8:	4839      	ldr	r0, [pc, #228]	; (1a001190 <main+0x1d0>)
1a0010aa:	f000 f8f0 	bl	1a00128e <UpdateTimers>
			for (i = 0; i < NOF_TIMERS; i++) {
1a0010ae:	e7db      	b.n	1a001068 <main+0xa8>
				composteraIface_raise_evCerradoTapa(&statechart);
1a0010b0:	4838      	ldr	r0, [pc, #224]	; (1a001194 <main+0x1d4>)
1a0010b2:	f7ff fe79 	bl	1a000da8 <composteraIface_raise_evCerradoTapa>
				gpioWrite( LED_TAPA, OFF );
1a0010b6:	2100      	movs	r1, #0
1a0010b8:	202b      	movs	r0, #43	; 0x2b
1a0010ba:	f001 fae7 	bl	1a00268c <gpioWrite>
				switch(status) {
1a0010be:	4b3c      	ldr	r3, [pc, #240]	; (1a0011b0 <main+0x1f0>)
1a0010c0:	781b      	ldrb	r3, [r3, #0]
1a0010c2:	2b06      	cmp	r3, #6
1a0010c4:	d838      	bhi.n	1a001138 <main+0x178>
1a0010c6:	e8df f003 	tbb	[pc, r3]
1a0010ca:	452f      	.short	0x452f
1a0010cc:	5737043c 	.word	0x5737043c
1a0010d0:	4e          	.byte	0x4e
1a0010d1:	00          	.byte	0x00
						if(!gpioRead( TEC_BOMBA )){
1a0010d2:	2024      	movs	r0, #36	; 0x24
1a0010d4:	f001 fb0f 	bl	1a0026f6 <gpioRead>
1a0010d8:	b9a0      	cbnz	r0, 1a001104 <main+0x144>
							gpioWrite( BOMBA, OFF );
1a0010da:	2100      	movs	r1, #0
1a0010dc:	200c      	movs	r0, #12
1a0010de:	f001 fad5 	bl	1a00268c <gpioWrite>
							gpioWrite( LED_BOMBA, OFF );
1a0010e2:	2100      	movs	r1, #0
1a0010e4:	202c      	movs	r0, #44	; 0x2c
1a0010e6:	f001 fad1 	bl	1a00268c <gpioWrite>
						if(!gpioRead( TEC_VENTILADOR )){
1a0010ea:	2025      	movs	r0, #37	; 0x25
1a0010ec:	f001 fb03 	bl	1a0026f6 <gpioRead>
1a0010f0:	b988      	cbnz	r0, 1a001116 <main+0x156>
							gpioWrite( VENTILADOR, OFF );
1a0010f2:	2100      	movs	r1, #0
1a0010f4:	2020      	movs	r0, #32
1a0010f6:	f001 fac9 	bl	1a00268c <gpioWrite>
							gpioWrite( LED_VENTILADOR, OFF );
1a0010fa:	2100      	movs	r1, #0
1a0010fc:	202d      	movs	r0, #45	; 0x2d
1a0010fe:	f001 fac5 	bl	1a00268c <gpioWrite>
1a001102:	e019      	b.n	1a001138 <main+0x178>
							gpioWrite( BOMBA, ON );
1a001104:	2101      	movs	r1, #1
1a001106:	200c      	movs	r0, #12
1a001108:	f001 fac0 	bl	1a00268c <gpioWrite>
							gpioWrite( LED_BOMBA, ON );
1a00110c:	2101      	movs	r1, #1
1a00110e:	202c      	movs	r0, #44	; 0x2c
1a001110:	f001 fabc 	bl	1a00268c <gpioWrite>
1a001114:	e7e9      	b.n	1a0010ea <main+0x12a>
							gpioWrite( VENTILADOR, ON );
1a001116:	2101      	movs	r1, #1
1a001118:	2020      	movs	r0, #32
1a00111a:	f001 fab7 	bl	1a00268c <gpioWrite>
							gpioWrite( LED_VENTILADOR, ON );
1a00111e:	2101      	movs	r1, #1
1a001120:	202d      	movs	r0, #45	; 0x2d
1a001122:	f001 fab3 	bl	1a00268c <gpioWrite>
1a001126:	e007      	b.n	1a001138 <main+0x178>
						gpioWrite( VENTILADOR, OFF );
1a001128:	2100      	movs	r1, #0
1a00112a:	2020      	movs	r0, #32
1a00112c:	f001 faae 	bl	1a00268c <gpioWrite>
						gpioWrite( BOMBA, ON );
1a001130:	2101      	movs	r1, #1
1a001132:	200c      	movs	r0, #12
1a001134:	f001 faaa 	bl	1a00268c <gpioWrite>
				gpioWrite( BUZZER, OFF );
1a001138:	2100      	movs	r1, #0
1a00113a:	200b      	movs	r0, #11
1a00113c:	f001 faa6 	bl	1a00268c <gpioWrite>
1a001140:	e7a6      	b.n	1a001090 <main+0xd0>
						gpioWrite( BOMBA, OFF );
1a001142:	2100      	movs	r1, #0
1a001144:	200c      	movs	r0, #12
1a001146:	f001 faa1 	bl	1a00268c <gpioWrite>
						gpioWrite( VENTILADOR, ON );
1a00114a:	2101      	movs	r1, #1
1a00114c:	2020      	movs	r0, #32
1a00114e:	f001 fa9d 	bl	1a00268c <gpioWrite>
						break;
1a001152:	e7f1      	b.n	1a001138 <main+0x178>
						gpioWrite( VENTILADOR, OFF );
1a001154:	2100      	movs	r1, #0
1a001156:	2020      	movs	r0, #32
1a001158:	f001 fa98 	bl	1a00268c <gpioWrite>
						gpioWrite( BOMBA, ON );
1a00115c:	2101      	movs	r1, #1
1a00115e:	200c      	movs	r0, #12
1a001160:	f001 fa94 	bl	1a00268c <gpioWrite>
						break;
1a001164:	e7e8      	b.n	1a001138 <main+0x178>
						gpioWrite( VENTILADOR, OFF );
1a001166:	2100      	movs	r1, #0
1a001168:	2020      	movs	r0, #32
1a00116a:	f001 fa8f 	bl	1a00268c <gpioWrite>
						gpioWrite( BOMBA, OFF );
1a00116e:	2100      	movs	r1, #0
1a001170:	200c      	movs	r0, #12
1a001172:	f001 fa8b 	bl	1a00268c <gpioWrite>
						break;
1a001176:	e7df      	b.n	1a001138 <main+0x178>
						gpioWrite( BOMBA, ON );
1a001178:	2101      	movs	r1, #1
1a00117a:	200c      	movs	r0, #12
1a00117c:	f001 fa86 	bl	1a00268c <gpioWrite>
						gpioWrite( VENTILADOR, ON );
1a001180:	2101      	movs	r1, #1
1a001182:	2020      	movs	r0, #32
1a001184:	f001 fa82 	bl	1a00268c <gpioWrite>
						break;
1a001188:	e7d6      	b.n	1a001138 <main+0x178>
1a00118a:	bf00      	nop
1a00118c:	1a000db5 	.word	0x1a000db5
1a001190:	10000268 	.word	0x10000268
1a001194:	100000b8 	.word	0x100000b8
1a001198:	000186a0 	.word	0x000186a0
1a00119c:	1a004c0c 	.word	0x1a004c0c
1a0011a0:	1a004c04 	.word	0x1a004c04
1a0011a4:	1a004c14 	.word	0x1a004c14
1a0011a8:	1a004bfc 	.word	0x1a004bfc
1a0011ac:	100000b0 	.word	0x100000b0
1a0011b0:	100002f8 	.word	0x100002f8

1a0011b4 <InitTimerTicks>:
#include "Compostera.h"
#include "TimerTicks.h"


void InitTimerTicks(TimerTicks *list, uint32_t len)
{
1a0011b4:	b430      	push	{r4, r5}
	uint32_t i;

	for(i = 0; i < len; i++) {
1a0011b6:	2400      	movs	r4, #0
1a0011b8:	428c      	cmp	r4, r1
1a0011ba:	d20a      	bcs.n	1a0011d2 <InitTimerTicks+0x1e>
		list[i].evid = (sc_eventid)0;
1a0011bc:	0125      	lsls	r5, r4, #4
1a0011be:	1942      	adds	r2, r0, r5
1a0011c0:	2300      	movs	r3, #0
1a0011c2:	5143      	str	r3, [r0, r5]
		list[i].time_ms = 0;
1a0011c4:	6053      	str	r3, [r2, #4]
		list[i].count = 0;
1a0011c6:	6093      	str	r3, [r2, #8]
		list[i].periodic = false;
1a0011c8:	7313      	strb	r3, [r2, #12]
		list[i].active = false;
1a0011ca:	7353      	strb	r3, [r2, #13]
		list[i].evPending = false;
1a0011cc:	7393      	strb	r3, [r2, #14]
	for(i = 0; i < len; i++) {
1a0011ce:	3401      	adds	r4, #1
1a0011d0:	e7f2      	b.n	1a0011b8 <InitTimerTicks+0x4>
	}
}
1a0011d2:	bc30      	pop	{r4, r5}
1a0011d4:	4770      	bx	lr

1a0011d6 <SetNewTimerTick>:


sc_eventid SetNewTimerTick(TimerTicks *list, uint32_t len, sc_eventid evid, sc_uinteger time_ms, sc_boolean periodic)
{
1a0011d6:	b470      	push	{r4, r5, r6}
	uint32_t i;

	sc_eventid ret = (sc_eventid)0;
	for(i = 0; i < len; i++) {
1a0011d8:	2400      	movs	r4, #0
1a0011da:	428c      	cmp	r4, r1
1a0011dc:	d211      	bcs.n	1a001202 <SetNewTimerTick+0x2c>
		if(!list[i].evid) {
1a0011de:	0125      	lsls	r5, r4, #4
1a0011e0:	1946      	adds	r6, r0, r5
1a0011e2:	5945      	ldr	r5, [r0, r5]
1a0011e4:	b10d      	cbz	r5, 1a0011ea <SetNewTimerTick+0x14>
	for(i = 0; i < len; i++) {
1a0011e6:	3401      	adds	r4, #1
1a0011e8:	e7f7      	b.n	1a0011da <SetNewTimerTick+0x4>
			list[i].time_ms = time_ms;
1a0011ea:	6073      	str	r3, [r6, #4]
			list[i].count = time_ms;
1a0011ec:	60b3      	str	r3, [r6, #8]
			list[i].evid = evid;
1a0011ee:	6032      	str	r2, [r6, #0]
			list[i].periodic = periodic;
1a0011f0:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0011f4:	7333      	strb	r3, [r6, #12]
			list[i].active = true;
1a0011f6:	2301      	movs	r3, #1
1a0011f8:	7373      	strb	r3, [r6, #13]
			list[i].evPending = false;
1a0011fa:	2300      	movs	r3, #0
1a0011fc:	73b3      	strb	r3, [r6, #14]
			ret = evid;
1a0011fe:	4610      	mov	r0, r2
			break;
1a001200:	e000      	b.n	1a001204 <SetNewTimerTick+0x2e>
	sc_eventid ret = (sc_eventid)0;
1a001202:	2000      	movs	r0, #0
		}
	}
	return ret;
}
1a001204:	bc70      	pop	{r4, r5, r6}
1a001206:	4770      	bx	lr

1a001208 <UnsetTimerTick>:
void* UnsetTimerTick(TimerTicks *list, uint32_t len, sc_eventid id)
{
	uint32_t i;
	sc_eventid ret = (sc_eventid)0;

	for(i = 0; i < len; i++) {
1a001208:	2300      	movs	r3, #0
1a00120a:	428b      	cmp	r3, r1
1a00120c:	d214      	bcs.n	1a001238 <UnsetTimerTick+0x30>
{
1a00120e:	b430      	push	{r4, r5}
		if(list[i].evid == id) {
1a001210:	011c      	lsls	r4, r3, #4
1a001212:	1905      	adds	r5, r0, r4
1a001214:	5904      	ldr	r4, [r0, r4]
1a001216:	4294      	cmp	r4, r2
1a001218:	d004      	beq.n	1a001224 <UnsetTimerTick+0x1c>
	for(i = 0; i < len; i++) {
1a00121a:	3301      	adds	r3, #1
1a00121c:	428b      	cmp	r3, r1
1a00121e:	d3f7      	bcc.n	1a001210 <UnsetTimerTick+0x8>
	sc_eventid ret = (sc_eventid)0;
1a001220:	2000      	movs	r0, #0
			list[i].evPending = false;
			ret = id;
			break;
		}
	}
	return ret;
1a001222:	e007      	b.n	1a001234 <UnsetTimerTick+0x2c>
			list[i].evid = (sc_eventid)0;
1a001224:	2300      	movs	r3, #0
1a001226:	602b      	str	r3, [r5, #0]
			list[i].time_ms = 0;
1a001228:	606b      	str	r3, [r5, #4]
			list[i].count = 0;
1a00122a:	60ab      	str	r3, [r5, #8]
			list[i].periodic = false;
1a00122c:	732b      	strb	r3, [r5, #12]
			list[i].active = false;
1a00122e:	736b      	strb	r3, [r5, #13]
			list[i].evPending = false;
1a001230:	73ab      	strb	r3, [r5, #14]
			ret = id;
1a001232:	4610      	mov	r0, r2
}
1a001234:	bc30      	pop	{r4, r5}
1a001236:	4770      	bx	lr
	sc_eventid ret = (sc_eventid)0;
1a001238:	2000      	movs	r0, #0
}
1a00123a:	4770      	bx	lr

1a00123c <IsPendEvent>:

sc_boolean IsPendEvent(TimerTicks *list, uint32_t len, sc_eventid id)
{
	int i;
	sc_boolean ret = false;
	for(i=0; i < len; i++) {
1a00123c:	2300      	movs	r3, #0
1a00123e:	428b      	cmp	r3, r1
1a001240:	d211      	bcs.n	1a001266 <IsPendEvent+0x2a>
{
1a001242:	b430      	push	{r4, r5}
1a001244:	e002      	b.n	1a00124c <IsPendEvent+0x10>
	for(i=0; i < len; i++) {
1a001246:	3301      	adds	r3, #1
1a001248:	428b      	cmp	r3, r1
1a00124a:	d209      	bcs.n	1a001260 <IsPendEvent+0x24>
		if((list[i].evid == id) && (list[i].evPending == true)) {
1a00124c:	011c      	lsls	r4, r3, #4
1a00124e:	1905      	adds	r5, r0, r4
1a001250:	5904      	ldr	r4, [r0, r4]
1a001252:	4294      	cmp	r4, r2
1a001254:	d1f7      	bne.n	1a001246 <IsPendEvent+0xa>
1a001256:	7bac      	ldrb	r4, [r5, #14]
1a001258:	2c00      	cmp	r4, #0
1a00125a:	d0f4      	beq.n	1a001246 <IsPendEvent+0xa>
			ret = true;
1a00125c:	2001      	movs	r0, #1
1a00125e:	e000      	b.n	1a001262 <IsPendEvent+0x26>
	sc_boolean ret = false;
1a001260:	2000      	movs	r0, #0
			break;
		}
	}
	return ret;
}
1a001262:	bc30      	pop	{r4, r5}
1a001264:	4770      	bx	lr
	sc_boolean ret = false;
1a001266:	2000      	movs	r0, #0
}
1a001268:	4770      	bx	lr

1a00126a <MarkAsAttEvent>:

void MarkAsAttEvent(TimerTicks *list, uint32_t len, sc_eventid id)
{
	uint32_t i;

	for(i = 0; i < len; i++) {
1a00126a:	2300      	movs	r3, #0
1a00126c:	428b      	cmp	r3, r1
1a00126e:	d20d      	bcs.n	1a00128c <MarkAsAttEvent+0x22>
{
1a001270:	b430      	push	{r4, r5}
		if(list[i].evid == id) {
1a001272:	011c      	lsls	r4, r3, #4
1a001274:	1905      	adds	r5, r0, r4
1a001276:	5904      	ldr	r4, [r0, r4]
1a001278:	4294      	cmp	r4, r2
1a00127a:	d003      	beq.n	1a001284 <MarkAsAttEvent+0x1a>
	for(i = 0; i < len; i++) {
1a00127c:	3301      	adds	r3, #1
1a00127e:	428b      	cmp	r3, r1
1a001280:	d3f7      	bcc.n	1a001272 <MarkAsAttEvent+0x8>
1a001282:	e001      	b.n	1a001288 <MarkAsAttEvent+0x1e>
			list[i].evPending = false;
1a001284:	2300      	movs	r3, #0
1a001286:	73ab      	strb	r3, [r5, #14]
			break;
		}
	}
}
1a001288:	bc30      	pop	{r4, r5}
1a00128a:	4770      	bx	lr
1a00128c:	4770      	bx	lr

1a00128e <UpdateTimers>:

void UpdateTimers(TimerTicks *list, uint32_t len)
{
	uint32_t i;

	for(i = 0; i < len; i++) {
1a00128e:	2300      	movs	r3, #0
1a001290:	428b      	cmp	r3, r1
1a001292:	d21d      	bcs.n	1a0012d0 <UpdateTimers+0x42>
{
1a001294:	b410      	push	{r4}
1a001296:	e006      	b.n	1a0012a6 <UpdateTimers+0x18>
				list[i].count--;
			if(!list[i].count) {
				if(list[i].periodic)
					list[i].count = list[i].time_ms;
				else
					list[i].active = false;
1a001298:	2400      	movs	r4, #0
1a00129a:	7354      	strb	r4, [r2, #13]
				list[i].evPending = true;
1a00129c:	2401      	movs	r4, #1
1a00129e:	7394      	strb	r4, [r2, #14]
	for(i = 0; i < len; i++) {
1a0012a0:	3301      	adds	r3, #1
1a0012a2:	428b      	cmp	r3, r1
1a0012a4:	d211      	bcs.n	1a0012ca <UpdateTimers+0x3c>
		if(list[i].active == true) {
1a0012a6:	eb00 1203 	add.w	r2, r0, r3, lsl #4
1a0012aa:	7b54      	ldrb	r4, [r2, #13]
1a0012ac:	2c00      	cmp	r4, #0
1a0012ae:	d0f7      	beq.n	1a0012a0 <UpdateTimers+0x12>
			if(list[i].count)
1a0012b0:	6894      	ldr	r4, [r2, #8]
1a0012b2:	b10c      	cbz	r4, 1a0012b8 <UpdateTimers+0x2a>
				list[i].count--;
1a0012b4:	3c01      	subs	r4, #1
1a0012b6:	6094      	str	r4, [r2, #8]
			if(!list[i].count) {
1a0012b8:	6894      	ldr	r4, [r2, #8]
1a0012ba:	2c00      	cmp	r4, #0
1a0012bc:	d1f0      	bne.n	1a0012a0 <UpdateTimers+0x12>
				if(list[i].periodic)
1a0012be:	7b14      	ldrb	r4, [r2, #12]
1a0012c0:	2c00      	cmp	r4, #0
1a0012c2:	d0e9      	beq.n	1a001298 <UpdateTimers+0xa>
					list[i].count = list[i].time_ms;
1a0012c4:	6854      	ldr	r4, [r2, #4]
1a0012c6:	6094      	str	r4, [r2, #8]
1a0012c8:	e7e8      	b.n	1a00129c <UpdateTimers+0xe>
			}
		}
	}
}
1a0012ca:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0012ce:	4770      	bx	lr
1a0012d0:	4770      	bx	lr

1a0012d2 <initialise_monitor_handles>:
}
1a0012d2:	4770      	bx	lr

1a0012d4 <Reset_Handler>:
void Reset_Handler(void) {
1a0012d4:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0012d6:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0012d8:	4b19      	ldr	r3, [pc, #100]	; (1a001340 <Reset_Handler+0x6c>)
1a0012da:	4a1a      	ldr	r2, [pc, #104]	; (1a001344 <Reset_Handler+0x70>)
1a0012dc:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0012de:	3304      	adds	r3, #4
1a0012e0:	4a19      	ldr	r2, [pc, #100]	; (1a001348 <Reset_Handler+0x74>)
1a0012e2:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0012e4:	2300      	movs	r3, #0
1a0012e6:	e005      	b.n	1a0012f4 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0012e8:	4a18      	ldr	r2, [pc, #96]	; (1a00134c <Reset_Handler+0x78>)
1a0012ea:	f04f 31ff 	mov.w	r1, #4294967295
1a0012ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0012f2:	3301      	adds	r3, #1
1a0012f4:	2b07      	cmp	r3, #7
1a0012f6:	d9f7      	bls.n	1a0012e8 <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0012f8:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0012fa:	4b15      	ldr	r3, [pc, #84]	; (1a001350 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0012fc:	e007      	b.n	1a00130e <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0012fe:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a001302:	689a      	ldr	r2, [r3, #8]
1a001304:	6859      	ldr	r1, [r3, #4]
1a001306:	6818      	ldr	r0, [r3, #0]
1a001308:	f7fe ff3f 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a00130c:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a00130e:	4a11      	ldr	r2, [pc, #68]	; (1a001354 <Reset_Handler+0x80>)
1a001310:	4293      	cmp	r3, r2
1a001312:	d3f4      	bcc.n	1a0012fe <Reset_Handler+0x2a>
1a001314:	e006      	b.n	1a001324 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a001316:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a001318:	6859      	ldr	r1, [r3, #4]
1a00131a:	f854 0b08 	ldr.w	r0, [r4], #8
1a00131e:	f7fe ff43 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a001322:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a001324:	4a0c      	ldr	r2, [pc, #48]	; (1a001358 <Reset_Handler+0x84>)
1a001326:	4293      	cmp	r3, r2
1a001328:	d3f5      	bcc.n	1a001316 <Reset_Handler+0x42>
    SystemInit();
1a00132a:	f001 f895 	bl	1a002458 <SystemInit>
    __libc_init_array();
1a00132e:	f002 fddf 	bl	1a003ef0 <__libc_init_array>
    initialise_monitor_handles();
1a001332:	f7ff ffce 	bl	1a0012d2 <initialise_monitor_handles>
    main();
1a001336:	f7ff fe43 	bl	1a000fc0 <main>
        __asm__ volatile("wfi");
1a00133a:	bf30      	wfi
1a00133c:	e7fd      	b.n	1a00133a <Reset_Handler+0x66>
1a00133e:	bf00      	nop
1a001340:	40053100 	.word	0x40053100
1a001344:	10df1000 	.word	0x10df1000
1a001348:	01dff7ff 	.word	0x01dff7ff
1a00134c:	e000e280 	.word	0xe000e280
1a001350:	1a000114 	.word	0x1a000114
1a001354:	1a000150 	.word	0x1a000150
1a001358:	1a000178 	.word	0x1a000178

1a00135c <_fini>:
void _fini(void) {}
1a00135c:	4770      	bx	lr

1a00135e <_init>:
void _init(void) {}
1a00135e:	4770      	bx	lr

1a001360 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a001360:	2309      	movs	r3, #9
1a001362:	6003      	str	r3, [r0, #0]
   return -1;
}
1a001364:	f04f 30ff 	mov.w	r0, #4294967295
1a001368:	4770      	bx	lr

1a00136a <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a00136a:	2358      	movs	r3, #88	; 0x58
1a00136c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00136e:	f04f 30ff 	mov.w	r0, #4294967295
1a001372:	4770      	bx	lr

1a001374 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a001374:	2902      	cmp	r1, #2
1a001376:	d904      	bls.n	1a001382 <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a001378:	2309      	movs	r3, #9
1a00137a:	6003      	str	r3, [r0, #0]
       return -1;
1a00137c:	f04f 30ff 	mov.w	r0, #4294967295
1a001380:	4770      	bx	lr
       return 1;
1a001382:	2001      	movs	r0, #1
   }
}
1a001384:	4770      	bx	lr

1a001386 <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a001386:	2358      	movs	r3, #88	; 0x58
1a001388:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00138a:	f04f 30ff 	mov.w	r0, #4294967295
1a00138e:	4770      	bx	lr

1a001390 <_read_r>:
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
  size_t i = 0;
  switch (fd) {
1a001390:	2902      	cmp	r1, #2
1a001392:	d81f      	bhi.n	1a0013d4 <_read_r+0x44>
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a001394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a001398:	461d      	mov	r5, r3
1a00139a:	4617      	mov	r7, r2
1a00139c:	4606      	mov	r6, r0
  size_t i = 0;
1a00139e:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a0013a0:	42ac      	cmp	r4, r5
1a0013a2:	d211      	bcs.n	1a0013c8 <_read_r+0x38>
         int c = __stdio_getchar();
1a0013a4:	f000 f987 	bl	1a0016b6 <__stdio_getchar>
         if( c != -1 ){
1a0013a8:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0013ac:	d0f8      	beq.n	1a0013a0 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a0013ae:	f104 0801 	add.w	r8, r4, #1
1a0013b2:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a0013b4:	280d      	cmp	r0, #13
1a0013b6:	d003      	beq.n	1a0013c0 <_read_r+0x30>
1a0013b8:	280a      	cmp	r0, #10
1a0013ba:	d001      	beq.n	1a0013c0 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a0013bc:	4644      	mov	r4, r8
1a0013be:	e7ef      	b.n	1a0013a0 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a0013c0:	f000 f979 	bl	1a0016b6 <__stdio_getchar>
               return i;
1a0013c4:	4640      	mov	r0, r8
1a0013c6:	e003      	b.n	1a0013d0 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a0013c8:	2313      	movs	r3, #19
1a0013ca:	6033      	str	r3, [r6, #0]
      return -1;
1a0013cc:	f04f 30ff 	mov.w	r0, #4294967295
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0013d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0013d4:	2313      	movs	r3, #19
1a0013d6:	6003      	str	r3, [r0, #0]
      return -1;
1a0013d8:	f04f 30ff 	mov.w	r0, #4294967295
}
1a0013dc:	4770      	bx	lr

1a0013de <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0013de:	2902      	cmp	r1, #2
1a0013e0:	d80c      	bhi.n	1a0013fc <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0013e2:	b570      	push	{r4, r5, r6, lr}
1a0013e4:	461d      	mov	r5, r3
1a0013e6:	4616      	mov	r6, r2
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0013e8:	2400      	movs	r4, #0
1a0013ea:	42ac      	cmp	r4, r5
1a0013ec:	d204      	bcs.n	1a0013f8 <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a0013ee:	5d30      	ldrb	r0, [r6, r4]
1a0013f0:	f000 f95c 	bl	1a0016ac <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0013f4:	3401      	adds	r4, #1
1a0013f6:	e7f8      	b.n	1a0013ea <_write_r+0xc>
       return n;
1a0013f8:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0013fa:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a0013fc:	2313      	movs	r3, #19
1a0013fe:	6003      	str	r3, [r0, #0]
       return -1;
1a001400:	f04f 30ff 	mov.w	r0, #4294967295
}
1a001404:	4770      	bx	lr
1a001406:	Address 0x1a001406 is out of bounds.


1a001408 <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a001408:	4b05      	ldr	r3, [pc, #20]	; (1a001420 <_sbrk_r+0x18>)
1a00140a:	681b      	ldr	r3, [r3, #0]
1a00140c:	b123      	cbz	r3, 1a001418 <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a00140e:	4b04      	ldr	r3, [pc, #16]	; (1a001420 <_sbrk_r+0x18>)
1a001410:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a001412:	4401      	add	r1, r0
1a001414:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a001416:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a001418:	4b01      	ldr	r3, [pc, #4]	; (1a001420 <_sbrk_r+0x18>)
1a00141a:	4a02      	ldr	r2, [pc, #8]	; (1a001424 <_sbrk_r+0x1c>)
1a00141c:	601a      	str	r2, [r3, #0]
1a00141e:	e7f6      	b.n	1a00140e <_sbrk_r+0x6>
1a001420:	100000e0 	.word	0x100000e0
1a001424:	10000318 	.word	0x10000318

1a001428 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001428:	2300      	movs	r3, #0
1a00142a:	2b1c      	cmp	r3, #28
1a00142c:	d812      	bhi.n	1a001454 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a00142e:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a001430:	4a09      	ldr	r2, [pc, #36]	; (1a001458 <Board_SetupMuxing+0x30>)
1a001432:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a001436:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a00143a:	784a      	ldrb	r2, [r1, #1]
1a00143c:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00143e:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a001442:	4906      	ldr	r1, [pc, #24]	; (1a00145c <Board_SetupMuxing+0x34>)
1a001444:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a001448:	3301      	adds	r3, #1
1a00144a:	2b1c      	cmp	r3, #28
1a00144c:	d9f0      	bls.n	1a001430 <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00144e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001452:	4770      	bx	lr
1a001454:	4770      	bx	lr
1a001456:	bf00      	nop
1a001458:	1a004c20 	.word	0x1a004c20
1a00145c:	40086000 	.word	0x40086000

1a001460 <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a001460:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a001462:	4a17      	ldr	r2, [pc, #92]	; (1a0014c0 <Board_SetupClocking+0x60>)
1a001464:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a001468:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00146c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001470:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a001474:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a001478:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00147c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001480:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a001484:	2201      	movs	r2, #1
1a001486:	490f      	ldr	r1, [pc, #60]	; (1a0014c4 <Board_SetupClocking+0x64>)
1a001488:	2006      	movs	r0, #6
1a00148a:	f000 fb9b 	bl	1a001bc4 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00148e:	2400      	movs	r4, #0
1a001490:	b14c      	cbz	r4, 1a0014a6 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a001492:	4b0b      	ldr	r3, [pc, #44]	; (1a0014c0 <Board_SetupClocking+0x60>)
1a001494:	685a      	ldr	r2, [r3, #4]
1a001496:	f022 020c 	bic.w	r2, r2, #12
1a00149a:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a00149c:	685a      	ldr	r2, [r3, #4]
1a00149e:	f042 0203 	orr.w	r2, r2, #3
1a0014a2:	605a      	str	r2, [r3, #4]
}
1a0014a4:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a0014a6:	4808      	ldr	r0, [pc, #32]	; (1a0014c8 <Board_SetupClocking+0x68>)
1a0014a8:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0014ac:	2301      	movs	r3, #1
1a0014ae:	788a      	ldrb	r2, [r1, #2]
1a0014b0:	7849      	ldrb	r1, [r1, #1]
1a0014b2:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0014b6:	f000 fe5d 	bl	1a002174 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a0014ba:	3401      	adds	r4, #1
1a0014bc:	e7e8      	b.n	1a001490 <Board_SetupClocking+0x30>
1a0014be:	bf00      	nop
1a0014c0:	40043000 	.word	0x40043000
1a0014c4:	0c28cb00 	.word	0x0c28cb00
1a0014c8:	1a004c1c 	.word	0x1a004c1c

1a0014cc <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a0014cc:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a0014ce:	f7ff ffab 	bl	1a001428 <Board_SetupMuxing>
    Board_SetupClocking();
1a0014d2:	f7ff ffc5 	bl	1a001460 <Board_SetupClocking>
}
1a0014d6:	bd08      	pop	{r3, pc}

1a0014d8 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0014d8:	2200      	movs	r2, #0
1a0014da:	2a05      	cmp	r2, #5
1a0014dc:	d819      	bhi.n	1a001512 <Board_LED_Init+0x3a>
{
1a0014de:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0014e0:	490c      	ldr	r1, [pc, #48]	; (1a001514 <Board_LED_Init+0x3c>)
1a0014e2:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0014e6:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0014ea:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0014ec:	4b0a      	ldr	r3, [pc, #40]	; (1a001518 <Board_LED_Init+0x40>)
1a0014ee:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0014f2:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0014f6:	2001      	movs	r0, #1
1a0014f8:	40a0      	lsls	r0, r4
1a0014fa:	4301      	orrs	r1, r0
1a0014fc:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a001500:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a001504:	2100      	movs	r1, #0
1a001506:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a001508:	3201      	adds	r2, #1
1a00150a:	2a05      	cmp	r2, #5
1a00150c:	d9e8      	bls.n	1a0014e0 <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a00150e:	bc70      	pop	{r4, r5, r6}
1a001510:	4770      	bx	lr
1a001512:	4770      	bx	lr
1a001514:	1a004ca0 	.word	0x1a004ca0
1a001518:	400f4000 	.word	0x400f4000

1a00151c <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a00151c:	2300      	movs	r3, #0
1a00151e:	2b03      	cmp	r3, #3
1a001520:	d816      	bhi.n	1a001550 <Board_TEC_Init+0x34>
{
1a001522:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001524:	490b      	ldr	r1, [pc, #44]	; (1a001554 <Board_TEC_Init+0x38>)
1a001526:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00152a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00152e:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a001530:	4c09      	ldr	r4, [pc, #36]	; (1a001558 <Board_TEC_Init+0x3c>)
1a001532:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a001536:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00153a:	2001      	movs	r0, #1
1a00153c:	40a8      	lsls	r0, r5
1a00153e:	ea21 0100 	bic.w	r1, r1, r0
1a001542:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a001546:	3301      	adds	r3, #1
1a001548:	2b03      	cmp	r3, #3
1a00154a:	d9eb      	bls.n	1a001524 <Board_TEC_Init+0x8>
   }
}
1a00154c:	bc30      	pop	{r4, r5}
1a00154e:	4770      	bx	lr
1a001550:	4770      	bx	lr
1a001552:	bf00      	nop
1a001554:	1a004c98 	.word	0x1a004c98
1a001558:	400f4000 	.word	0x400f4000

1a00155c <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a00155c:	2300      	movs	r3, #0
1a00155e:	2b08      	cmp	r3, #8
1a001560:	d816      	bhi.n	1a001590 <Board_GPIO_Init+0x34>
{
1a001562:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a001564:	490b      	ldr	r1, [pc, #44]	; (1a001594 <Board_GPIO_Init+0x38>)
1a001566:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00156a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00156e:	784d      	ldrb	r5, [r1, #1]
1a001570:	4c09      	ldr	r4, [pc, #36]	; (1a001598 <Board_GPIO_Init+0x3c>)
1a001572:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a001576:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00157a:	2001      	movs	r0, #1
1a00157c:	40a8      	lsls	r0, r5
1a00157e:	ea21 0100 	bic.w	r1, r1, r0
1a001582:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a001586:	3301      	adds	r3, #1
1a001588:	2b08      	cmp	r3, #8
1a00158a:	d9eb      	bls.n	1a001564 <Board_GPIO_Init+0x8>
   }
}
1a00158c:	bc30      	pop	{r4, r5}
1a00158e:	4770      	bx	lr
1a001590:	4770      	bx	lr
1a001592:	bf00      	nop
1a001594:	1a004cac 	.word	0x1a004cac
1a001598:	400f4000 	.word	0x400f4000

1a00159c <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a00159c:	b510      	push	{r4, lr}
1a00159e:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a0015a0:	4c08      	ldr	r4, [pc, #32]	; (1a0015c4 <Board_ADC_Init+0x28>)
1a0015a2:	4669      	mov	r1, sp
1a0015a4:	4620      	mov	r0, r4
1a0015a6:	f000 fa35 	bl	1a001a14 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a0015aa:	4a07      	ldr	r2, [pc, #28]	; (1a0015c8 <Board_ADC_Init+0x2c>)
1a0015ac:	4669      	mov	r1, sp
1a0015ae:	4620      	mov	r0, r4
1a0015b0:	f000 fa50 	bl	1a001a54 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a0015b4:	2200      	movs	r2, #0
1a0015b6:	4669      	mov	r1, sp
1a0015b8:	4620      	mov	r0, r4
1a0015ba:	f000 fa64 	bl	1a001a86 <Chip_ADC_SetResolution>
}
1a0015be:	b002      	add	sp, #8
1a0015c0:	bd10      	pop	{r4, pc}
1a0015c2:	bf00      	nop
1a0015c4:	400e3000 	.word	0x400e3000
1a0015c8:	00061a80 	.word	0x00061a80

1a0015cc <Board_SPI_Init>:
{
1a0015cc:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a0015ce:	4c0b      	ldr	r4, [pc, #44]	; (1a0015fc <Board_SPI_Init+0x30>)
1a0015d0:	4620      	mov	r0, r4
1a0015d2:	f000 f8b7 	bl	1a001744 <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0015d6:	6863      	ldr	r3, [r4, #4]
1a0015d8:	f023 0304 	bic.w	r3, r3, #4
1a0015dc:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0015de:	6823      	ldr	r3, [r4, #0]
1a0015e0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0015e4:	f043 0307 	orr.w	r3, r3, #7
1a0015e8:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0015ea:	4905      	ldr	r1, [pc, #20]	; (1a001600 <Board_SPI_Init+0x34>)
1a0015ec:	4620      	mov	r0, r4
1a0015ee:	f000 f88a 	bl	1a001706 <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0015f2:	6863      	ldr	r3, [r4, #4]
1a0015f4:	f043 0302 	orr.w	r3, r3, #2
1a0015f8:	6063      	str	r3, [r4, #4]
}
1a0015fa:	bd10      	pop	{r4, pc}
1a0015fc:	400c5000 	.word	0x400c5000
1a001600:	000186a0 	.word	0x000186a0

1a001604 <Board_I2C_Init>:
{
1a001604:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a001606:	2000      	movs	r0, #0
1a001608:	f000 f958 	bl	1a0018bc <Chip_I2C_Init>
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a00160c:	4b04      	ldr	r3, [pc, #16]	; (1a001620 <Board_I2C_Init+0x1c>)
1a00160e:	f640 0208 	movw	r2, #2056	; 0x808
1a001612:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a001616:	4903      	ldr	r1, [pc, #12]	; (1a001624 <Board_I2C_Init+0x20>)
1a001618:	2000      	movs	r0, #0
1a00161a:	f000 f961 	bl	1a0018e0 <Chip_I2C_SetClockRate>
}
1a00161e:	bd08      	pop	{r3, pc}
1a001620:	40086000 	.word	0x40086000
1a001624:	000f4240 	.word	0x000f4240

1a001628 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a001628:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a00162a:	4c07      	ldr	r4, [pc, #28]	; (1a001648 <Board_Debug_Init+0x20>)
1a00162c:	4620      	mov	r0, r4
1a00162e:	f000 fe5b 	bl	1a0022e8 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a001632:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a001636:	4620      	mov	r0, r4
1a001638:	f000 fea0 	bl	1a00237c <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a00163c:	2303      	movs	r3, #3
1a00163e:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a001640:	2301      	movs	r3, #1
1a001642:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a001644:	bd10      	pop	{r4, pc}
1a001646:	bf00      	nop
1a001648:	400c1000 	.word	0x400c1000

1a00164c <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a00164c:	4b03      	ldr	r3, [pc, #12]	; (1a00165c <Board_UARTPutChar+0x10>)
1a00164e:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a001650:	f013 0f20 	tst.w	r3, #32
1a001654:	d0fa      	beq.n	1a00164c <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a001656:	4b01      	ldr	r3, [pc, #4]	; (1a00165c <Board_UARTPutChar+0x10>)
1a001658:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a00165a:	4770      	bx	lr
1a00165c:	400c1000 	.word	0x400c1000

1a001660 <Board_UARTGetChar>:
	return pUART->LSR;
1a001660:	4b05      	ldr	r3, [pc, #20]	; (1a001678 <Board_UARTGetChar+0x18>)
1a001662:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a001664:	f013 0f01 	tst.w	r3, #1
1a001668:	d003      	beq.n	1a001672 <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a00166a:	4b03      	ldr	r3, [pc, #12]	; (1a001678 <Board_UARTGetChar+0x18>)
1a00166c:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00166e:	b2c0      	uxtb	r0, r0
1a001670:	4770      	bx	lr
   }
   return EOF;
1a001672:	f04f 30ff 	mov.w	r0, #4294967295
}
1a001676:	4770      	bx	lr
1a001678:	400c1000 	.word	0x400c1000

1a00167c <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a00167c:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00167e:	f7ff ffd3 	bl	1a001628 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a001682:	4809      	ldr	r0, [pc, #36]	; (1a0016a8 <Board_Init+0x2c>)
1a001684:	f000 f9a0 	bl	1a0019c8 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a001688:	f7ff ff68 	bl	1a00155c <Board_GPIO_Init>
   Board_ADC_Init();
1a00168c:	f7ff ff86 	bl	1a00159c <Board_ADC_Init>
   Board_SPI_Init();
1a001690:	f7ff ff9c 	bl	1a0015cc <Board_SPI_Init>
   Board_I2C_Init();
1a001694:	f7ff ffb6 	bl	1a001604 <Board_I2C_Init>

   Board_LED_Init();
1a001698:	f7ff ff1e 	bl	1a0014d8 <Board_LED_Init>
   Board_TEC_Init();
1a00169c:	f7ff ff3e 	bl	1a00151c <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a0016a0:	f000 fb3c 	bl	1a001d1c <SystemCoreClockUpdate>
}
1a0016a4:	bd08      	pop	{r3, pc}
1a0016a6:	bf00      	nop
1a0016a8:	400f4000 	.word	0x400f4000

1a0016ac <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a0016ac:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a0016ae:	b2c0      	uxtb	r0, r0
1a0016b0:	f7ff ffcc 	bl	1a00164c <Board_UARTPutChar>
}
1a0016b4:	bd08      	pop	{r3, pc}

1a0016b6 <__stdio_getchar>:

int __stdio_getchar()
{
1a0016b6:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a0016b8:	f7ff ffd2 	bl	1a001660 <Board_UARTGetChar>
}
1a0016bc:	bd08      	pop	{r3, pc}

1a0016be <__stdio_init>:

void __stdio_init()
{
1a0016be:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a0016c0:	f7ff ffb2 	bl	1a001628 <Board_Debug_Init>
1a0016c4:	bd08      	pop	{r3, pc}
1a0016c6:	Address 0x1a0016c6 is out of bounds.


1a0016c8 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0016c8:	4b03      	ldr	r3, [pc, #12]	; (1a0016d8 <Chip_SSP_GetClockIndex+0x10>)
1a0016ca:	4298      	cmp	r0, r3
1a0016cc:	d001      	beq.n	1a0016d2 <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a0016ce:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a0016d0:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a0016d2:	20a5      	movs	r0, #165	; 0xa5
1a0016d4:	4770      	bx	lr
1a0016d6:	bf00      	nop
1a0016d8:	400c5000 	.word	0x400c5000

1a0016dc <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a0016dc:	4b04      	ldr	r3, [pc, #16]	; (1a0016f0 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a0016de:	4298      	cmp	r0, r3
1a0016e0:	d002      	beq.n	1a0016e8 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a0016e2:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a0016e6:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a0016e8:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a0016ec:	4770      	bx	lr
1a0016ee:	bf00      	nop
1a0016f0:	400c5000 	.word	0x400c5000

1a0016f4 <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a0016f4:	6803      	ldr	r3, [r0, #0]
1a0016f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a0016fa:	0209      	lsls	r1, r1, #8
1a0016fc:	b289      	uxth	r1, r1
1a0016fe:	4319      	orrs	r1, r3
1a001700:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a001702:	6102      	str	r2, [r0, #16]
}
1a001704:	4770      	bx	lr

1a001706 <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a001706:	b570      	push	{r4, r5, r6, lr}
1a001708:	4606      	mov	r6, r0
1a00170a:	460d      	mov	r5, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a00170c:	f7ff ffe6 	bl	1a0016dc <Chip_SSP_GetPeriphClockIndex>
1a001710:	f000 fdae 	bl	1a002270 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a001714:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a001716:	f04f 33ff 	mov.w	r3, #4294967295
	cr0_div = 0;
1a00171a:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a00171c:	e000      	b.n	1a001720 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a00171e:	4621      	mov	r1, r4
	while (cmp_clk > bitRate) {
1a001720:	42ab      	cmp	r3, r5
1a001722:	d90b      	bls.n	1a00173c <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a001724:	1c4c      	adds	r4, r1, #1
1a001726:	fb02 f304 	mul.w	r3, r2, r4
1a00172a:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a00172e:	429d      	cmp	r5, r3
1a001730:	d2f6      	bcs.n	1a001720 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a001732:	2cff      	cmp	r4, #255	; 0xff
1a001734:	d9f3      	bls.n	1a00171e <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a001736:	3202      	adds	r2, #2
				cr0_div = 0;
1a001738:	2100      	movs	r1, #0
1a00173a:	e7f1      	b.n	1a001720 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a00173c:	4630      	mov	r0, r6
1a00173e:	f7ff ffd9 	bl	1a0016f4 <Chip_SSP_SetClockRate>
}
1a001742:	bd70      	pop	{r4, r5, r6, pc}

1a001744 <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a001744:	b510      	push	{r4, lr}
1a001746:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a001748:	f7ff ffbe 	bl	1a0016c8 <Chip_SSP_GetClockIndex>
1a00174c:	f000 fd76 	bl	1a00223c <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a001750:	4620      	mov	r0, r4
1a001752:	f7ff ffc3 	bl	1a0016dc <Chip_SSP_GetPeriphClockIndex>
1a001756:	f000 fd71 	bl	1a00223c <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a00175a:	6863      	ldr	r3, [r4, #4]
1a00175c:	f023 0304 	bic.w	r3, r3, #4
1a001760:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a001762:	6823      	ldr	r3, [r4, #0]
1a001764:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001768:	f043 0307 	orr.w	r3, r3, #7
1a00176c:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a00176e:	4902      	ldr	r1, [pc, #8]	; (1a001778 <Chip_SSP_Init+0x34>)
1a001770:	4620      	mov	r0, r4
1a001772:	f7ff ffc8 	bl	1a001706 <Chip_SSP_SetBitRate>
}
1a001776:	bd10      	pop	{r4, pc}
1a001778:	000186a0 	.word	0x000186a0

1a00177c <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a00177c:	2901      	cmp	r1, #1
1a00177e:	d109      	bne.n	1a001794 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a001780:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a001784:	0082      	lsls	r2, r0, #2
1a001786:	4b04      	ldr	r3, [pc, #16]	; (1a001798 <Chip_I2C_EventHandler+0x1c>)
1a001788:	4413      	add	r3, r2
1a00178a:	691a      	ldr	r2, [r3, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a00178c:	7d13      	ldrb	r3, [r2, #20]
1a00178e:	b2db      	uxtb	r3, r3
1a001790:	2b04      	cmp	r3, #4
1a001792:	d0fb      	beq.n	1a00178c <Chip_I2C_EventHandler+0x10>
}
1a001794:	4770      	bx	lr
1a001796:	bf00      	nop
1a001798:	10000000 	.word	0x10000000

1a00179c <handleMasterXferState>:
{
1a00179c:	b430      	push	{r4, r5}
	return (int) (pI2C->STAT & I2C_STAT_CODE_BITMASK);
1a00179e:	6843      	ldr	r3, [r0, #4]
1a0017a0:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
	switch (getCurState(pI2C)) {
1a0017a4:	2b58      	cmp	r3, #88	; 0x58
1a0017a6:	d87f      	bhi.n	1a0018a8 <handleMasterXferState+0x10c>
1a0017a8:	e8df f003 	tbb	[pc, r3]
1a0017ac:	7e7e7e7a 	.word	0x7e7e7e7a
1a0017b0:	7e7e7e7e 	.word	0x7e7e7e7e
1a0017b4:	7e7e7e2f 	.word	0x7e7e7e2f
1a0017b8:	7e7e7e7e 	.word	0x7e7e7e7e
1a0017bc:	7e7e7e2f 	.word	0x7e7e7e2f
1a0017c0:	7e7e7e7e 	.word	0x7e7e7e7e
1a0017c4:	7e7e7e39 	.word	0x7e7e7e39
1a0017c8:	7e7e7e7e 	.word	0x7e7e7e7e
1a0017cc:	7e7e7e6e 	.word	0x7e7e7e6e
1a0017d0:	7e7e7e7e 	.word	0x7e7e7e7e
1a0017d4:	7e7e7e39 	.word	0x7e7e7e39
1a0017d8:	7e7e7e7e 	.word	0x7e7e7e7e
1a0017dc:	7e7e7e72 	.word	0x7e7e7e72
1a0017e0:	7e7e7e7e 	.word	0x7e7e7e7e
1a0017e4:	7e7e7e76 	.word	0x7e7e7e76
1a0017e8:	7e7e7e7e 	.word	0x7e7e7e7e
1a0017ec:	7e7e7e6c 	.word	0x7e7e7e6c
1a0017f0:	7e7e7e7e 	.word	0x7e7e7e7e
1a0017f4:	7e7e7e6e 	.word	0x7e7e7e6e
1a0017f8:	7e7e7e7e 	.word	0x7e7e7e7e
1a0017fc:	7e7e7e2d 	.word	0x7e7e7e2d
1a001800:	7e7e7e7e 	.word	0x7e7e7e7e
1a001804:	4f          	.byte	0x4f
1a001805:	00          	.byte	0x00
	uint32_t cclr = I2C_CON_FLAGS;
1a001806:	233c      	movs	r3, #60	; 0x3c
1a001808:	e020      	b.n	1a00184c <handleMasterXferState+0xb0>
		pI2C->DAT = (xfer->slaveAddr << 1) | (xfer->txSz == 0);
1a00180a:	780a      	ldrb	r2, [r1, #0]
1a00180c:	688b      	ldr	r3, [r1, #8]
1a00180e:	fab3 f383 	clz	r3, r3
1a001812:	095b      	lsrs	r3, r3, #5
1a001814:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
1a001818:	6083      	str	r3, [r0, #8]
	uint32_t cclr = I2C_CON_FLAGS;
1a00181a:	233c      	movs	r3, #60	; 0x3c
		break;
1a00181c:	e023      	b.n	1a001866 <handleMasterXferState+0xca>
		if (!xfer->txSz) {
1a00181e:	688b      	ldr	r3, [r1, #8]
1a001820:	b94b      	cbnz	r3, 1a001836 <handleMasterXferState+0x9a>
			cclr &= ~(xfer->rxSz ? I2C_CON_STA : I2C_CON_STO);
1a001822:	690b      	ldr	r3, [r1, #16]
1a001824:	b123      	cbz	r3, 1a001830 <handleMasterXferState+0x94>
1a001826:	f06f 0320 	mvn.w	r3, #32
1a00182a:	f003 033c 	and.w	r3, r3, #60	; 0x3c
1a00182e:	e01a      	b.n	1a001866 <handleMasterXferState+0xca>
1a001830:	f06f 0310 	mvn.w	r3, #16
1a001834:	e7f9      	b.n	1a00182a <handleMasterXferState+0x8e>
			pI2C->DAT = *xfer->txBuff++;
1a001836:	684b      	ldr	r3, [r1, #4]
1a001838:	1c5a      	adds	r2, r3, #1
1a00183a:	604a      	str	r2, [r1, #4]
1a00183c:	781b      	ldrb	r3, [r3, #0]
1a00183e:	6083      	str	r3, [r0, #8]
			xfer->txSz--;
1a001840:	688b      	ldr	r3, [r1, #8]
1a001842:	3b01      	subs	r3, #1
1a001844:	608b      	str	r3, [r1, #8]
	uint32_t cclr = I2C_CON_FLAGS;
1a001846:	233c      	movs	r3, #60	; 0x3c
1a001848:	e00d      	b.n	1a001866 <handleMasterXferState+0xca>
		cclr &= ~I2C_CON_STO;
1a00184a:	232c      	movs	r3, #44	; 0x2c
		*xfer->rxBuff++ = pI2C->DAT;
1a00184c:	6884      	ldr	r4, [r0, #8]
1a00184e:	68ca      	ldr	r2, [r1, #12]
1a001850:	1c55      	adds	r5, r2, #1
1a001852:	60cd      	str	r5, [r1, #12]
1a001854:	7014      	strb	r4, [r2, #0]
		xfer->rxSz--;
1a001856:	690a      	ldr	r2, [r1, #16]
1a001858:	3a01      	subs	r2, #1
1a00185a:	610a      	str	r2, [r1, #16]
		if (xfer->rxSz > 1) {
1a00185c:	690a      	ldr	r2, [r1, #16]
1a00185e:	2a01      	cmp	r2, #1
1a001860:	dd01      	ble.n	1a001866 <handleMasterXferState+0xca>
			cclr &= ~I2C_CON_AA;
1a001862:	f023 0304 	bic.w	r3, r3, #4
	pI2C->CONSET = cclr ^ I2C_CON_FLAGS;
1a001866:	f083 023c 	eor.w	r2, r3, #60	; 0x3c
1a00186a:	6002      	str	r2, [r0, #0]
	pI2C->CONCLR = cclr & ~I2C_CON_STO;
1a00186c:	f023 0210 	bic.w	r2, r3, #16
1a001870:	6182      	str	r2, [r0, #24]
	if (!(cclr & I2C_CON_STO) || (xfer->status == I2C_STATUS_ARBLOST)) {
1a001872:	f013 0f10 	tst.w	r3, #16
1a001876:	d019      	beq.n	1a0018ac <handleMasterXferState+0x110>
1a001878:	7d0b      	ldrb	r3, [r1, #20]
1a00187a:	2b02      	cmp	r3, #2
1a00187c:	d016      	beq.n	1a0018ac <handleMasterXferState+0x110>
	return 1;
1a00187e:	2001      	movs	r0, #1
}
1a001880:	bc30      	pop	{r4, r5}
1a001882:	4770      	bx	lr
	uint32_t cclr = I2C_CON_FLAGS;
1a001884:	233c      	movs	r3, #60	; 0x3c
1a001886:	e7e9      	b.n	1a00185c <handleMasterXferState+0xc0>
		xfer->status = I2C_STATUS_SLAVENAK;
1a001888:	2305      	movs	r3, #5
1a00188a:	750b      	strb	r3, [r1, #20]
		cclr &= ~I2C_CON_STO;
1a00188c:	232c      	movs	r3, #44	; 0x2c
		break;
1a00188e:	e7ea      	b.n	1a001866 <handleMasterXferState+0xca>
		xfer->status = I2C_STATUS_NAK;
1a001890:	2301      	movs	r3, #1
1a001892:	750b      	strb	r3, [r1, #20]
		cclr &= ~I2C_CON_STO;
1a001894:	232c      	movs	r3, #44	; 0x2c
		break;
1a001896:	e7e6      	b.n	1a001866 <handleMasterXferState+0xca>
		xfer->status = I2C_STATUS_ARBLOST;
1a001898:	2302      	movs	r3, #2
1a00189a:	750b      	strb	r3, [r1, #20]
	uint32_t cclr = I2C_CON_FLAGS;
1a00189c:	233c      	movs	r3, #60	; 0x3c
		break;
1a00189e:	e7e2      	b.n	1a001866 <handleMasterXferState+0xca>
		xfer->status = I2C_STATUS_BUSERR;
1a0018a0:	2303      	movs	r3, #3
1a0018a2:	750b      	strb	r3, [r1, #20]
		cclr &= ~I2C_CON_STO;
1a0018a4:	232c      	movs	r3, #44	; 0x2c
1a0018a6:	e7de      	b.n	1a001866 <handleMasterXferState+0xca>
	uint32_t cclr = I2C_CON_FLAGS;
1a0018a8:	233c      	movs	r3, #60	; 0x3c
1a0018aa:	e7dc      	b.n	1a001866 <handleMasterXferState+0xca>
		if (xfer->status == I2C_STATUS_BUSY) {
1a0018ac:	7d0b      	ldrb	r3, [r1, #20]
1a0018ae:	2b04      	cmp	r3, #4
1a0018b0:	d001      	beq.n	1a0018b6 <handleMasterXferState+0x11a>
		return 0;
1a0018b2:	2000      	movs	r0, #0
1a0018b4:	e7e4      	b.n	1a001880 <handleMasterXferState+0xe4>
			xfer->status = I2C_STATUS_DONE;
1a0018b6:	2300      	movs	r3, #0
1a0018b8:	750b      	strb	r3, [r1, #20]
1a0018ba:	e7fa      	b.n	1a0018b2 <handleMasterXferState+0x116>

1a0018bc <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a0018bc:	b570      	push	{r4, r5, r6, lr}
1a0018be:	4605      	mov	r5, r0
	Chip_Clock_Enable(i2c[id].clk);
1a0018c0:	4e06      	ldr	r6, [pc, #24]	; (1a0018dc <Chip_I2C_Init+0x20>)
1a0018c2:	00c4      	lsls	r4, r0, #3
1a0018c4:	1a22      	subs	r2, r4, r0
1a0018c6:	0093      	lsls	r3, r2, #2
1a0018c8:	4433      	add	r3, r6
1a0018ca:	8898      	ldrh	r0, [r3, #4]
1a0018cc:	f000 fcb6 	bl	1a00223c <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a0018d0:	1b64      	subs	r4, r4, r5
1a0018d2:	00a3      	lsls	r3, r4, #2
1a0018d4:	58f3      	ldr	r3, [r6, r3]
1a0018d6:	226c      	movs	r2, #108	; 0x6c
1a0018d8:	619a      	str	r2, [r3, #24]
}
1a0018da:	bd70      	pop	{r4, r5, r6, pc}
1a0018dc:	10000000 	.word	0x10000000

1a0018e0 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a0018e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0018e4:	460c      	mov	r4, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a0018e6:	4e0b      	ldr	r6, [pc, #44]	; (1a001914 <Chip_I2C_SetClockRate+0x34>)
1a0018e8:	00c5      	lsls	r5, r0, #3
1a0018ea:	1a2b      	subs	r3, r5, r0
1a0018ec:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a0018f0:	eb06 0308 	add.w	r3, r6, r8
1a0018f4:	8898      	ldrh	r0, [r3, #4]
1a0018f6:	f000 fcbb 	bl	1a002270 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a0018fa:	fbb0 f0f4 	udiv	r0, r0, r4
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a0018fe:	f856 3008 	ldr.w	r3, [r6, r8]
1a001902:	0842      	lsrs	r2, r0, #1
1a001904:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a001906:	f856 3008 	ldr.w	r3, [r6, r8]
1a00190a:	691a      	ldr	r2, [r3, #16]
1a00190c:	1a80      	subs	r0, r0, r2
1a00190e:	6158      	str	r0, [r3, #20]
}
1a001910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a001914:	10000000 	.word	0x10000000

1a001918 <Chip_I2C_SetMasterEventHandler>:

/* Set the master event handler */
int Chip_I2C_SetMasterEventHandler(I2C_ID_T id, I2C_EVENTHANDLER_T event)
{
	struct i2c_interface *iic = &i2c[id];
	if (!iic->mXfer) {
1a001918:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a00191c:	009a      	lsls	r2, r3, #2
1a00191e:	4b09      	ldr	r3, [pc, #36]	; (1a001944 <Chip_I2C_SetMasterEventHandler+0x2c>)
1a001920:	4413      	add	r3, r2
1a001922:	691b      	ldr	r3, [r3, #16]
1a001924:	b153      	cbz	r3, 1a00193c <Chip_I2C_SetMasterEventHandler+0x24>
		iic->mEvent = event;
	}
	return iic->mEvent == event;
1a001926:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a00192a:	0082      	lsls	r2, r0, #2
1a00192c:	4b05      	ldr	r3, [pc, #20]	; (1a001944 <Chip_I2C_SetMasterEventHandler+0x2c>)
1a00192e:	4413      	add	r3, r2
1a001930:	6898      	ldr	r0, [r3, #8]
}
1a001932:	4288      	cmp	r0, r1
1a001934:	bf14      	ite	ne
1a001936:	2000      	movne	r0, #0
1a001938:	2001      	moveq	r0, #1
1a00193a:	4770      	bx	lr
		iic->mEvent = event;
1a00193c:	4b01      	ldr	r3, [pc, #4]	; (1a001944 <Chip_I2C_SetMasterEventHandler+0x2c>)
1a00193e:	4413      	add	r3, r2
1a001940:	6099      	str	r1, [r3, #8]
1a001942:	e7f0      	b.n	1a001926 <Chip_I2C_SetMasterEventHandler+0xe>
1a001944:	10000000 	.word	0x10000000

1a001948 <Chip_I2C_MasterStateHandler>:
	return isMasterState(i2c[id].ip);
}

/* State change handler for master transfer */
void Chip_I2C_MasterStateHandler(I2C_ID_T id)
{
1a001948:	b510      	push	{r4, lr}
1a00194a:	4604      	mov	r4, r0
	if (!handleMasterXferState(i2c[id].ip, i2c[id].mXfer)) {
1a00194c:	4809      	ldr	r0, [pc, #36]	; (1a001974 <Chip_I2C_MasterStateHandler+0x2c>)
1a00194e:	00e3      	lsls	r3, r4, #3
1a001950:	1b1b      	subs	r3, r3, r4
1a001952:	009a      	lsls	r2, r3, #2
1a001954:	1883      	adds	r3, r0, r2
1a001956:	6919      	ldr	r1, [r3, #16]
1a001958:	5880      	ldr	r0, [r0, r2]
1a00195a:	f7ff ff1f 	bl	1a00179c <handleMasterXferState>
1a00195e:	b940      	cbnz	r0, 1a001972 <Chip_I2C_MasterStateHandler+0x2a>
		i2c[id].mEvent(id, I2C_EVENT_DONE);
1a001960:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
1a001964:	009a      	lsls	r2, r3, #2
1a001966:	4b03      	ldr	r3, [pc, #12]	; (1a001974 <Chip_I2C_MasterStateHandler+0x2c>)
1a001968:	4413      	add	r3, r2
1a00196a:	689b      	ldr	r3, [r3, #8]
1a00196c:	2102      	movs	r1, #2
1a00196e:	4620      	mov	r0, r4
1a001970:	4798      	blx	r3
	}
}
1a001972:	bd10      	pop	{r4, pc}
1a001974:	10000000 	.word	0x10000000

1a001978 <Chip_I2C_IsStateChanged>:
}

/* State change checking */
int Chip_I2C_IsStateChanged(I2C_ID_T id)
{
	return (LPC_I2Cx(id)->CONSET & I2C_CON_SI) != 0;
1a001978:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a00197c:	0083      	lsls	r3, r0, #2
1a00197e:	4a03      	ldr	r2, [pc, #12]	; (1a00198c <Chip_I2C_IsStateChanged+0x14>)
1a001980:	58d3      	ldr	r3, [r2, r3]
1a001982:	6818      	ldr	r0, [r3, #0]
}
1a001984:	f3c0 00c0 	ubfx	r0, r0, #3, #1
1a001988:	4770      	bx	lr
1a00198a:	bf00      	nop
1a00198c:	10000000 	.word	0x10000000

1a001990 <Chip_I2C_EventHandlerPolling>:
	if (event != I2C_EVENT_WAIT) {
1a001990:	2901      	cmp	r1, #1
1a001992:	d115      	bne.n	1a0019c0 <Chip_I2C_EventHandlerPolling+0x30>
{
1a001994:	b538      	push	{r3, r4, r5, lr}
1a001996:	4604      	mov	r4, r0
	stat = &iic->mXfer->status;
1a001998:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a00199c:	009a      	lsls	r2, r3, #2
1a00199e:	4b09      	ldr	r3, [pc, #36]	; (1a0019c4 <Chip_I2C_EventHandlerPolling+0x34>)
1a0019a0:	4413      	add	r3, r2
1a0019a2:	691d      	ldr	r5, [r3, #16]
	while (*stat == I2C_STATUS_BUSY) {
1a0019a4:	7d2b      	ldrb	r3, [r5, #20]
1a0019a6:	b2db      	uxtb	r3, r3
1a0019a8:	2b04      	cmp	r3, #4
1a0019aa:	d108      	bne.n	1a0019be <Chip_I2C_EventHandlerPolling+0x2e>
		if (Chip_I2C_IsStateChanged(id)) {
1a0019ac:	4620      	mov	r0, r4
1a0019ae:	f7ff ffe3 	bl	1a001978 <Chip_I2C_IsStateChanged>
1a0019b2:	2800      	cmp	r0, #0
1a0019b4:	d0f6      	beq.n	1a0019a4 <Chip_I2C_EventHandlerPolling+0x14>
			Chip_I2C_MasterStateHandler(id);
1a0019b6:	4620      	mov	r0, r4
1a0019b8:	f7ff ffc6 	bl	1a001948 <Chip_I2C_MasterStateHandler>
1a0019bc:	e7f2      	b.n	1a0019a4 <Chip_I2C_EventHandlerPolling+0x14>
}
1a0019be:	bd38      	pop	{r3, r4, r5, pc}
1a0019c0:	4770      	bx	lr
1a0019c2:	bf00      	nop
1a0019c4:	10000000 	.word	0x10000000

1a0019c8 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a0019c8:	4770      	bx	lr
1a0019ca:	Address 0x1a0019ca is out of bounds.


1a0019cc <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0019cc:	4b03      	ldr	r3, [pc, #12]	; (1a0019dc <Chip_ADC_GetClockIndex+0x10>)
1a0019ce:	4298      	cmp	r0, r3
1a0019d0:	d001      	beq.n	1a0019d6 <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0019d2:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0019d4:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a0019d6:	2004      	movs	r0, #4
1a0019d8:	4770      	bx	lr
1a0019da:	bf00      	nop
1a0019dc:	400e4000 	.word	0x400e4000

1a0019e0 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0019e0:	b570      	push	{r4, r5, r6, lr}
1a0019e2:	460d      	mov	r5, r1
1a0019e4:	4614      	mov	r4, r2
1a0019e6:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0019e8:	f7ff fff0 	bl	1a0019cc <Chip_ADC_GetClockIndex>
1a0019ec:	f000 fc40 	bl	1a002270 <Chip_Clock_GetRate>
	if (burstMode) {
1a0019f0:	b155      	cbz	r5, 1a001a08 <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a0019f2:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0019f6:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0019fa:	0064      	lsls	r4, r4, #1
1a0019fc:	fbb0 f0f4 	udiv	r0, r0, r4
1a001a00:	b2c0      	uxtb	r0, r0
1a001a02:	3801      	subs	r0, #1
	return div;
}
1a001a04:	b2c0      	uxtb	r0, r0
1a001a06:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a001a08:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a001a0c:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a001a10:	e7f1      	b.n	1a0019f6 <getClkDiv+0x16>
1a001a12:	Address 0x1a001a12 is out of bounds.


1a001a14 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a001a14:	b538      	push	{r3, r4, r5, lr}
1a001a16:	4605      	mov	r5, r0
1a001a18:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a001a1a:	f7ff ffd7 	bl	1a0019cc <Chip_ADC_GetClockIndex>
1a001a1e:	2301      	movs	r3, #1
1a001a20:	461a      	mov	r2, r3
1a001a22:	4619      	mov	r1, r3
1a001a24:	f000 fbec 	bl	1a002200 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a001a28:	2100      	movs	r1, #0
1a001a2a:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a001a2c:	4a08      	ldr	r2, [pc, #32]	; (1a001a50 <Chip_ADC_Init+0x3c>)
1a001a2e:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a001a30:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a001a32:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a001a34:	230b      	movs	r3, #11
1a001a36:	4628      	mov	r0, r5
1a001a38:	f7ff ffd2 	bl	1a0019e0 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a001a3c:	0200      	lsls	r0, r0, #8
1a001a3e:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001a42:	7920      	ldrb	r0, [r4, #4]
1a001a44:	0440      	lsls	r0, r0, #17
1a001a46:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a001a4a:	4318      	orrs	r0, r3
	pADC->CR = cr;
1a001a4c:	6028      	str	r0, [r5, #0]
}
1a001a4e:	bd38      	pop	{r3, r4, r5, pc}
1a001a50:	00061a80 	.word	0x00061a80

1a001a54 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a001a54:	b570      	push	{r4, r5, r6, lr}
1a001a56:	4605      	mov	r5, r0
1a001a58:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a001a5a:	6804      	ldr	r4, [r0, #0]
1a001a5c:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a001a60:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a001a64:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a001a66:	790b      	ldrb	r3, [r1, #4]
1a001a68:	f1c3 030b 	rsb	r3, r3, #11
1a001a6c:	b2db      	uxtb	r3, r3
1a001a6e:	7949      	ldrb	r1, [r1, #5]
1a001a70:	f7ff ffb6 	bl	1a0019e0 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a001a74:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a001a78:	7933      	ldrb	r3, [r6, #4]
1a001a7a:	045b      	lsls	r3, r3, #17
1a001a7c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a001a80:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a001a82:	602b      	str	r3, [r5, #0]
}
1a001a84:	bd70      	pop	{r4, r5, r6, pc}

1a001a86 <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a001a86:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a001a88:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a001a8a:	680a      	ldr	r2, [r1, #0]
1a001a8c:	f7ff ffe2 	bl	1a001a54 <Chip_ADC_SetSampleRate>
}
1a001a90:	bd08      	pop	{r3, pc}

1a001a92 <Chip_I2CM_XferHandler>:
	Chip_I2CM_SetDutyCycle(pI2C, (clockDiv >> 1), (clockDiv - (clockDiv >> 1)));
}

/* Master transfer state change handler handler */
uint32_t Chip_I2CM_XferHandler(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
1a001a92:	b410      	push	{r4}
 * @note	I2C controller clears STO bit when it sees STOP
 *          condition after a START condition on the bus.
 */
static INLINE uint32_t Chip_I2CM_GetCurState(LPC_I2C_T *pI2C)
{
	return pI2C->STAT & I2C_STAT_CODE_BITMASK;
1a001a94:	6843      	ldr	r3, [r0, #4]
1a001a96:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
	uint32_t cclr = I2C_CON_FLAGS;

	switch (Chip_I2CM_GetCurState(pI2C)) {
1a001a9a:	2b30      	cmp	r3, #48	; 0x30
1a001a9c:	d04c      	beq.n	1a001b38 <Chip_I2CM_XferHandler+0xa6>
1a001a9e:	d908      	bls.n	1a001ab2 <Chip_I2CM_XferHandler+0x20>
1a001aa0:	2b48      	cmp	r3, #72	; 0x48
1a001aa2:	d06c      	beq.n	1a001b7e <Chip_I2CM_XferHandler+0xec>
1a001aa4:	d934      	bls.n	1a001b10 <Chip_I2CM_XferHandler+0x7e>
1a001aa6:	2b58      	cmp	r3, #88	; 0x58
1a001aa8:	d058      	beq.n	1a001b5c <Chip_I2CM_XferHandler+0xca>
1a001aaa:	2bf8      	cmp	r3, #248	; 0xf8
1a001aac:	d13e      	bne.n	1a001b2c <Chip_I2CM_XferHandler+0x9a>
	case 0x00:		/* Bus Error */
		xfer->status = I2CM_STATUS_BUS_ERROR;
		cclr &= ~I2C_CON_STO;
        break;
    case 0xF8:
      return 0;
1a001aae:	2000      	movs	r0, #0
1a001ab0:	e02b      	b.n	1a001b0a <Chip_I2CM_XferHandler+0x78>
	switch (Chip_I2CM_GetCurState(pI2C)) {
1a001ab2:	2b10      	cmp	r3, #16
1a001ab4:	d016      	beq.n	1a001ae4 <Chip_I2CM_XferHandler+0x52>
1a001ab6:	d90e      	bls.n	1a001ad6 <Chip_I2CM_XferHandler+0x44>
1a001ab8:	2b20      	cmp	r3, #32
1a001aba:	d03d      	beq.n	1a001b38 <Chip_I2CM_XferHandler+0xa6>
1a001abc:	2b28      	cmp	r3, #40	; 0x28
1a001abe:	d001      	beq.n	1a001ac4 <Chip_I2CM_XferHandler+0x32>
1a001ac0:	2b18      	cmp	r3, #24
1a001ac2:	d135      	bne.n	1a001b30 <Chip_I2CM_XferHandler+0x9e>
		if (!xfer->txSz) {
1a001ac4:	888b      	ldrh	r3, [r1, #4]
1a001ac6:	2b00      	cmp	r3, #0
1a001ac8:	d13e      	bne.n	1a001b48 <Chip_I2CM_XferHandler+0xb6>
			if (xfer->rxSz) {
1a001aca:	88cb      	ldrh	r3, [r1, #6]
1a001acc:	2b00      	cmp	r3, #0
1a001ace:	d15e      	bne.n	1a001b8e <Chip_I2CM_XferHandler+0xfc>
				xfer->status = I2CM_STATUS_OK;
1a001ad0:	804b      	strh	r3, [r1, #2]
				cclr &= ~I2C_CON_STO;
1a001ad2:	232c      	movs	r3, #44	; 0x2c
1a001ad4:	e00f      	b.n	1a001af6 <Chip_I2CM_XferHandler+0x64>
	switch (Chip_I2CM_GetCurState(pI2C)) {
1a001ad6:	b91b      	cbnz	r3, 1a001ae0 <Chip_I2CM_XferHandler+0x4e>
		xfer->status = I2CM_STATUS_BUS_ERROR;
1a001ad8:	2303      	movs	r3, #3
1a001ada:	804b      	strh	r3, [r1, #2]
		cclr &= ~I2C_CON_STO;
1a001adc:	232c      	movs	r3, #44	; 0x2c
        break;
1a001ade:	e00a      	b.n	1a001af6 <Chip_I2CM_XferHandler+0x64>
	switch (Chip_I2CM_GetCurState(pI2C)) {
1a001ae0:	2b08      	cmp	r3, #8
1a001ae2:	d125      	bne.n	1a001b30 <Chip_I2CM_XferHandler+0x9e>
		pI2C->DAT = (xfer->slaveAddr << 1) | (xfer->txSz == 0);
1a001ae4:	780a      	ldrb	r2, [r1, #0]
1a001ae6:	888b      	ldrh	r3, [r1, #4]
1a001ae8:	fab3 f383 	clz	r3, r3
1a001aec:	095b      	lsrs	r3, r3, #5
1a001aee:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
1a001af2:	6083      	str	r3, [r0, #8]
	uint32_t cclr = I2C_CON_FLAGS;
1a001af4:	233c      	movs	r3, #60	; 0x3c
		cclr &= ~I2C_CON_STO;
        break;
	}

	/* Set clear control flags */
	pI2C->CONSET = cclr ^ I2C_CON_FLAGS;
1a001af6:	f083 023c 	eor.w	r2, r3, #60	; 0x3c
1a001afa:	6002      	str	r2, [r0, #0]
	/* Stop flag should not be cleared as it is a reserved bit */
	pI2C->CONCLR = cclr & (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA);
1a001afc:	f003 032c 	and.w	r3, r3, #44	; 0x2c
1a001b00:	6183      	str	r3, [r0, #24]

	return xfer->status != I2CM_STATUS_BUSY;
1a001b02:	8848      	ldrh	r0, [r1, #2]
1a001b04:	38ff      	subs	r0, #255	; 0xff
1a001b06:	bf18      	it	ne
1a001b08:	2001      	movne	r0, #1
}
1a001b0a:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001b0e:	4770      	bx	lr
	switch (Chip_I2CM_GetCurState(pI2C)) {
1a001b10:	2b38      	cmp	r3, #56	; 0x38
1a001b12:	d038      	beq.n	1a001b86 <Chip_I2CM_XferHandler+0xf4>
1a001b14:	2b40      	cmp	r3, #64	; 0x40
1a001b16:	d10b      	bne.n	1a001b30 <Chip_I2CM_XferHandler+0x9e>
		if ((xfer->rxSz > 1) || (xfer->options & I2CM_XFER_OPTION_LAST_RX_ACK)) {
1a001b18:	88ca      	ldrh	r2, [r1, #6]
1a001b1a:	2a01      	cmp	r2, #1
1a001b1c:	d927      	bls.n	1a001b6e <Chip_I2CM_XferHandler+0xdc>
			cclr &= ~I2C_CON_AA;
1a001b1e:	2338      	movs	r3, #56	; 0x38
		if (xfer->rxSz == 0) {
1a001b20:	2a00      	cmp	r2, #0
1a001b22:	d1e8      	bne.n	1a001af6 <Chip_I2CM_XferHandler+0x64>
			xfer->status = I2CM_STATUS_OK;
1a001b24:	804a      	strh	r2, [r1, #2]
			cclr &= ~I2C_CON_STO;
1a001b26:	f023 0310 	bic.w	r3, r3, #16
1a001b2a:	e7e4      	b.n	1a001af6 <Chip_I2CM_XferHandler+0x64>
	switch (Chip_I2CM_GetCurState(pI2C)) {
1a001b2c:	2b50      	cmp	r3, #80	; 0x50
1a001b2e:	d015      	beq.n	1a001b5c <Chip_I2CM_XferHandler+0xca>
		xfer->status = I2CM_STATUS_ERROR;
1a001b30:	2301      	movs	r3, #1
1a001b32:	804b      	strh	r3, [r1, #2]
		cclr &= ~I2C_CON_STO;
1a001b34:	232c      	movs	r3, #44	; 0x2c
        break;
1a001b36:	e7de      	b.n	1a001af6 <Chip_I2CM_XferHandler+0x64>
		if ((xfer->options & I2CM_XFER_OPTION_IGNORE_NACK) == 0) {
1a001b38:	784b      	ldrb	r3, [r1, #1]
1a001b3a:	f013 0f01 	tst.w	r3, #1
1a001b3e:	d1c1      	bne.n	1a001ac4 <Chip_I2CM_XferHandler+0x32>
			xfer->status = I2CM_STATUS_NAK;
1a001b40:	2302      	movs	r3, #2
1a001b42:	804b      	strh	r3, [r1, #2]
			cclr &= ~I2C_CON_STO;
1a001b44:	232c      	movs	r3, #44	; 0x2c
			break;
1a001b46:	e7d6      	b.n	1a001af6 <Chip_I2CM_XferHandler+0x64>
			pI2C->DAT = *xfer->txBuff++;
1a001b48:	688b      	ldr	r3, [r1, #8]
1a001b4a:	1c5a      	adds	r2, r3, #1
1a001b4c:	608a      	str	r2, [r1, #8]
1a001b4e:	781b      	ldrb	r3, [r3, #0]
1a001b50:	6083      	str	r3, [r0, #8]
			xfer->txSz--;
1a001b52:	888b      	ldrh	r3, [r1, #4]
1a001b54:	3b01      	subs	r3, #1
1a001b56:	808b      	strh	r3, [r1, #4]
	uint32_t cclr = I2C_CON_FLAGS;
1a001b58:	233c      	movs	r3, #60	; 0x3c
1a001b5a:	e7cc      	b.n	1a001af6 <Chip_I2CM_XferHandler+0x64>
		*xfer->rxBuff++ = pI2C->DAT;
1a001b5c:	6882      	ldr	r2, [r0, #8]
1a001b5e:	68cb      	ldr	r3, [r1, #12]
1a001b60:	1c5c      	adds	r4, r3, #1
1a001b62:	60cc      	str	r4, [r1, #12]
1a001b64:	701a      	strb	r2, [r3, #0]
		xfer->rxSz--;
1a001b66:	88cb      	ldrh	r3, [r1, #6]
1a001b68:	3b01      	subs	r3, #1
1a001b6a:	80cb      	strh	r3, [r1, #6]
1a001b6c:	e7d4      	b.n	1a001b18 <Chip_I2CM_XferHandler+0x86>
		if ((xfer->rxSz > 1) || (xfer->options & I2CM_XFER_OPTION_LAST_RX_ACK)) {
1a001b6e:	784b      	ldrb	r3, [r1, #1]
1a001b70:	f013 0f02 	tst.w	r3, #2
1a001b74:	d101      	bne.n	1a001b7a <Chip_I2CM_XferHandler+0xe8>
	uint32_t cclr = I2C_CON_FLAGS;
1a001b76:	233c      	movs	r3, #60	; 0x3c
1a001b78:	e7d2      	b.n	1a001b20 <Chip_I2CM_XferHandler+0x8e>
			cclr &= ~I2C_CON_AA;
1a001b7a:	2338      	movs	r3, #56	; 0x38
1a001b7c:	e7d0      	b.n	1a001b20 <Chip_I2CM_XferHandler+0x8e>
		xfer->status = I2CM_STATUS_SLAVE_NAK;
1a001b7e:	2304      	movs	r3, #4
1a001b80:	804b      	strh	r3, [r1, #2]
		cclr &= ~I2C_CON_STO;
1a001b82:	232c      	movs	r3, #44	; 0x2c
		break;
1a001b84:	e7b7      	b.n	1a001af6 <Chip_I2CM_XferHandler+0x64>
		xfer->status = I2CM_STATUS_ARBLOST;
1a001b86:	2305      	movs	r3, #5
1a001b88:	804b      	strh	r3, [r1, #2]
	uint32_t cclr = I2C_CON_FLAGS;
1a001b8a:	233c      	movs	r3, #60	; 0x3c
		break;
1a001b8c:	e7b3      	b.n	1a001af6 <Chip_I2CM_XferHandler+0x64>
				cclr &= ~I2C_CON_STA;
1a001b8e:	231c      	movs	r3, #28
1a001b90:	e7b1      	b.n	1a001af6 <Chip_I2CM_XferHandler+0x64>

1a001b92 <Chip_I2CM_Xfer>:

/* Transmit and Receive data in master mode */
void Chip_I2CM_Xfer(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
	/* set the transfer status as busy */
	xfer->status = I2CM_STATUS_BUSY;
1a001b92:	23ff      	movs	r3, #255	; 0xff
1a001b94:	804b      	strh	r3, [r1, #2]
	pI2C->CONCLR = I2C_CON_SI | I2C_CON_STA | I2C_CON_AA;
1a001b96:	232c      	movs	r3, #44	; 0x2c
1a001b98:	6183      	str	r3, [r0, #24]
	pI2C->CONSET = I2C_CON_I2EN | I2C_CON_STA;
1a001b9a:	2360      	movs	r3, #96	; 0x60
1a001b9c:	6003      	str	r3, [r0, #0]
	/* Clear controller state. */
	Chip_I2CM_ResetControl(pI2C);
	/* Enter to Master Transmitter mode */
	Chip_I2CM_SendStart(pI2C);
}
1a001b9e:	4770      	bx	lr

1a001ba0 <Chip_I2CM_XferBlocking>:

/* Transmit and Receive data in master mode */
uint32_t Chip_I2CM_XferBlocking(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)
{
1a001ba0:	b538      	push	{r3, r4, r5, lr}
1a001ba2:	4604      	mov	r4, r0
1a001ba4:	460d      	mov	r5, r1
	uint32_t ret = 0;
	/* start transfer */
	Chip_I2CM_Xfer(pI2C, xfer);
1a001ba6:	f7ff fff4 	bl	1a001b92 <Chip_I2CM_Xfer>
	uint32_t ret = 0;
1a001baa:	2000      	movs	r0, #0

	while (ret == 0) {
1a001bac:	e003      	b.n	1a001bb6 <Chip_I2CM_XferBlocking+0x16>
		/* wait for status change interrupt */
		while ( Chip_I2CM_StateChanged(pI2C) == 0) {}
		/* call state change handler */
		ret = Chip_I2CM_XferHandler(pI2C, xfer);
1a001bae:	4629      	mov	r1, r5
1a001bb0:	4620      	mov	r0, r4
1a001bb2:	f7ff ff6e 	bl	1a001a92 <Chip_I2CM_XferHandler>
	while (ret == 0) {
1a001bb6:	b920      	cbnz	r0, 1a001bc2 <Chip_I2CM_XferBlocking+0x22>
	return pI2C->CONSET & I2C_CON_SI;
1a001bb8:	6823      	ldr	r3, [r4, #0]
		while ( Chip_I2CM_StateChanged(pI2C) == 0) {}
1a001bba:	f013 0f08 	tst.w	r3, #8
1a001bbe:	d0fb      	beq.n	1a001bb8 <Chip_I2CM_XferBlocking+0x18>
1a001bc0:	e7f5      	b.n	1a001bae <Chip_I2CM_XferBlocking+0xe>
	}
	return ret;
}
1a001bc2:	bd38      	pop	{r3, r4, r5, pc}

1a001bc4 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001bc4:	b570      	push	{r4, r5, r6, lr}
1a001bc6:	b08a      	sub	sp, #40	; 0x28
1a001bc8:	4605      	mov	r5, r0
1a001bca:	460e      	mov	r6, r1
1a001bcc:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a001bce:	f24c 3350 	movw	r3, #50000	; 0xc350
1a001bd2:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a001bd4:	2806      	cmp	r0, #6
1a001bd6:	d018      	beq.n	1a001c0a <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001bd8:	2300      	movs	r3, #0
1a001bda:	2201      	movs	r2, #1
1a001bdc:	4629      	mov	r1, r5
1a001bde:	2004      	movs	r0, #4
1a001be0:	f000 fac8 	bl	1a002174 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a001be4:	4a4a      	ldr	r2, [pc, #296]	; (1a001d10 <Chip_SetupCoreClock+0x14c>)
1a001be6:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001be8:	f043 0301 	orr.w	r3, r3, #1
1a001bec:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a001bee:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a001bf2:	a901      	add	r1, sp, #4
1a001bf4:	4630      	mov	r0, r6
1a001bf6:	f000 fa35 	bl	1a002064 <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a001bfa:	4b46      	ldr	r3, [pc, #280]	; (1a001d14 <Chip_SetupCoreClock+0x150>)
1a001bfc:	429e      	cmp	r6, r3
1a001bfe:	d916      	bls.n	1a001c2e <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a001c00:	9b01      	ldr	r3, [sp, #4]
1a001c02:	f013 0f40 	tst.w	r3, #64	; 0x40
1a001c06:	d003      	beq.n	1a001c10 <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a001c08:	e7fe      	b.n	1a001c08 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a001c0a:	f000 f98d 	bl	1a001f28 <Chip_Clock_EnableCrystal>
1a001c0e:	e7e3      	b.n	1a001bd8 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a001c10:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001c14:	d005      	beq.n	1a001c22 <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a001c16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001c1a:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a001c1c:	2500      	movs	r5, #0
			direct = 1;
1a001c1e:	2601      	movs	r6, #1
1a001c20:	e007      	b.n	1a001c32 <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a001c22:	9b04      	ldr	r3, [sp, #16]
1a001c24:	3301      	adds	r3, #1
1a001c26:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a001c28:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a001c2a:	2600      	movs	r6, #0
1a001c2c:	e001      	b.n	1a001c32 <Chip_SetupCoreClock+0x6e>
1a001c2e:	2500      	movs	r5, #0
1a001c30:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001c32:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001c36:	9b01      	ldr	r3, [sp, #4]
1a001c38:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001c3c:	9a05      	ldr	r2, [sp, #20]
1a001c3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001c42:	9a03      	ldr	r2, [sp, #12]
1a001c44:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001c48:	9a04      	ldr	r2, [sp, #16]
1a001c4a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001c4e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001c52:	4a2f      	ldr	r2, [pc, #188]	; (1a001d10 <Chip_SetupCoreClock+0x14c>)
1a001c54:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001c56:	4b2e      	ldr	r3, [pc, #184]	; (1a001d10 <Chip_SetupCoreClock+0x14c>)
1a001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a001c5a:	f013 0f01 	tst.w	r3, #1
1a001c5e:	d0fa      	beq.n	1a001c56 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a001c60:	2300      	movs	r3, #0
1a001c62:	2201      	movs	r2, #1
1a001c64:	2109      	movs	r1, #9
1a001c66:	2004      	movs	r0, #4
1a001c68:	f000 fa84 	bl	1a002174 <Chip_Clock_SetBaseClock>

	if (direct) {
1a001c6c:	b306      	cbz	r6, 1a001cb0 <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001c6e:	f24c 3350 	movw	r3, #50000	; 0xc350
1a001c72:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a001c74:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001c76:	1e5a      	subs	r2, r3, #1
1a001c78:	9209      	str	r2, [sp, #36]	; 0x24
1a001c7a:	2b00      	cmp	r3, #0
1a001c7c:	d1fa      	bne.n	1a001c74 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a001c7e:	9b01      	ldr	r3, [sp, #4]
1a001c80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001c84:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a001c86:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001c8a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001c8e:	9a05      	ldr	r2, [sp, #20]
1a001c90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001c94:	9a03      	ldr	r2, [sp, #12]
1a001c96:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001c9a:	9a04      	ldr	r2, [sp, #16]
1a001c9c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001ca0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001ca4:	4a1a      	ldr	r2, [pc, #104]	; (1a001d10 <Chip_SetupCoreClock+0x14c>)
1a001ca6:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a001ca8:	2c00      	cmp	r4, #0
1a001caa:	d12e      	bne.n	1a001d0a <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a001cac:	b00a      	add	sp, #40	; 0x28
1a001cae:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a001cb0:	2d00      	cmp	r5, #0
1a001cb2:	d0f9      	beq.n	1a001ca8 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a001cb4:	f24c 3350 	movw	r3, #50000	; 0xc350
1a001cb8:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a001cba:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001cbc:	1e5a      	subs	r2, r3, #1
1a001cbe:	9209      	str	r2, [sp, #36]	; 0x24
1a001cc0:	2b00      	cmp	r3, #0
1a001cc2:	d1fa      	bne.n	1a001cba <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a001cc4:	9b04      	ldr	r3, [sp, #16]
1a001cc6:	1e5a      	subs	r2, r3, #1
1a001cc8:	9204      	str	r2, [sp, #16]
1a001cca:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a001cce:	9b01      	ldr	r3, [sp, #4]
1a001cd0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a001cd4:	9905      	ldr	r1, [sp, #20]
1a001cd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a001cda:	9903      	ldr	r1, [sp, #12]
1a001cdc:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a001ce0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001ce4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a001ce8:	4a09      	ldr	r2, [pc, #36]	; (1a001d10 <Chip_SetupCoreClock+0x14c>)
1a001cea:	6453      	str	r3, [r2, #68]	; 0x44
1a001cec:	e7dc      	b.n	1a001ca8 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001cee:	480a      	ldr	r0, [pc, #40]	; (1a001d18 <Chip_SetupCoreClock+0x154>)
1a001cf0:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001cf4:	78cb      	ldrb	r3, [r1, #3]
1a001cf6:	788a      	ldrb	r2, [r1, #2]
1a001cf8:	7849      	ldrb	r1, [r1, #1]
1a001cfa:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001cfe:	f000 fa39 	bl	1a002174 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001d02:	3401      	adds	r4, #1
1a001d04:	2c11      	cmp	r4, #17
1a001d06:	d9f2      	bls.n	1a001cee <Chip_SetupCoreClock+0x12a>
1a001d08:	e7d0      	b.n	1a001cac <Chip_SetupCoreClock+0xe8>
1a001d0a:	2400      	movs	r4, #0
1a001d0c:	e7fa      	b.n	1a001d04 <Chip_SetupCoreClock+0x140>
1a001d0e:	bf00      	nop
1a001d10:	40050000 	.word	0x40050000
1a001d14:	068e7780 	.word	0x068e7780
1a001d18:	1a004cc4 	.word	0x1a004cc4

1a001d1c <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a001d1c:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a001d1e:	2069      	movs	r0, #105	; 0x69
1a001d20:	f000 faa6 	bl	1a002270 <Chip_Clock_GetRate>
1a001d24:	4b01      	ldr	r3, [pc, #4]	; (1a001d2c <SystemCoreClockUpdate+0x10>)
1a001d26:	6018      	str	r0, [r3, #0]
}
1a001d28:	bd08      	pop	{r3, pc}
1a001d2a:	bf00      	nop
1a001d2c:	100002fc 	.word	0x100002fc

1a001d30 <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001d30:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a001d32:	680b      	ldr	r3, [r1, #0]
1a001d34:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001d38:	d002      	beq.n	1a001d40 <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a001d3a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a001d3e:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a001d40:	4607      	mov	r7, r0
1a001d42:	2501      	movs	r5, #1
1a001d44:	e03a      	b.n	1a001dbc <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a001d46:	694b      	ldr	r3, [r1, #20]
1a001d48:	fb03 f302 	mul.w	r3, r3, r2
1a001d4c:	fbb3 f3f5 	udiv	r3, r3, r5
1a001d50:	e01c      	b.n	1a001d8c <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a001d52:	461c      	mov	r4, r3
	if (val < 0)
1a001d54:	ebb0 0c04 	subs.w	ip, r0, r4
1a001d58:	d427      	bmi.n	1a001daa <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a001d5a:	4567      	cmp	r7, ip
1a001d5c:	d906      	bls.n	1a001d6c <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a001d5e:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a001d60:	1c77      	adds	r7, r6, #1
1a001d62:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a001d64:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a001d66:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a001d68:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a001d6a:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a001d6c:	3201      	adds	r2, #1
1a001d6e:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a001d72:	dc1d      	bgt.n	1a001db0 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a001d74:	680c      	ldr	r4, [r1, #0]
1a001d76:	f014 0f40 	tst.w	r4, #64	; 0x40
1a001d7a:	d0e4      	beq.n	1a001d46 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a001d7c:	1c73      	adds	r3, r6, #1
1a001d7e:	fa02 fc03 	lsl.w	ip, r2, r3
1a001d82:	694b      	ldr	r3, [r1, #20]
1a001d84:	fb03 f30c 	mul.w	r3, r3, ip
1a001d88:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a001d8c:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a001dc8 <pll_calc_divs+0x98>
1a001d90:	4563      	cmp	r3, ip
1a001d92:	d9eb      	bls.n	1a001d6c <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a001d94:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a001dcc <pll_calc_divs+0x9c>
1a001d98:	4563      	cmp	r3, ip
1a001d9a:	d809      	bhi.n	1a001db0 <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a001d9c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001da0:	d1d7      	bne.n	1a001d52 <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a001da2:	1c74      	adds	r4, r6, #1
1a001da4:	fa23 f404 	lsr.w	r4, r3, r4
1a001da8:	e7d4      	b.n	1a001d54 <pll_calc_divs+0x24>
		return -val;
1a001daa:	f1cc 0c00 	rsb	ip, ip, #0
1a001dae:	e7d4      	b.n	1a001d5a <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a001db0:	3601      	adds	r6, #1
1a001db2:	2e03      	cmp	r6, #3
1a001db4:	dc01      	bgt.n	1a001dba <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a001db6:	2201      	movs	r2, #1
1a001db8:	e7d9      	b.n	1a001d6e <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a001dba:	3501      	adds	r5, #1
1a001dbc:	2d04      	cmp	r5, #4
1a001dbe:	dc01      	bgt.n	1a001dc4 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a001dc0:	2600      	movs	r6, #0
1a001dc2:	e7f6      	b.n	1a001db2 <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a001dc4:	bcf0      	pop	{r4, r5, r6, r7}
1a001dc6:	4770      	bx	lr
1a001dc8:	094c5eff 	.word	0x094c5eff
1a001dcc:	1312d000 	.word	0x1312d000

1a001dd0 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
1a001dd2:	b099      	sub	sp, #100	; 0x64
1a001dd4:	4605      	mov	r5, r0
1a001dd6:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a001dd8:	225c      	movs	r2, #92	; 0x5c
1a001dda:	2100      	movs	r1, #0
1a001ddc:	a801      	add	r0, sp, #4
1a001dde:	f002 f8bc 	bl	1a003f5a <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a001de2:	2380      	movs	r3, #128	; 0x80
1a001de4:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a001de6:	6963      	ldr	r3, [r4, #20]
1a001de8:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a001dea:	7923      	ldrb	r3, [r4, #4]
1a001dec:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a001df0:	4669      	mov	r1, sp
1a001df2:	4628      	mov	r0, r5
1a001df4:	f7ff ff9c 	bl	1a001d30 <pll_calc_divs>
	if (pll[0].fout == freq) {
1a001df8:	9b06      	ldr	r3, [sp, #24]
1a001dfa:	42ab      	cmp	r3, r5
1a001dfc:	d027      	beq.n	1a001e4e <pll_get_frac+0x7e>
	if (val < 0)
1a001dfe:	1aeb      	subs	r3, r5, r3
1a001e00:	d42e      	bmi.n	1a001e60 <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a001e02:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a001e04:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a001e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a001e0a:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a001e0c:	6963      	ldr	r3, [r4, #20]
1a001e0e:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a001e10:	7923      	ldrb	r3, [r4, #4]
1a001e12:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a001e16:	a910      	add	r1, sp, #64	; 0x40
1a001e18:	4628      	mov	r0, r5
1a001e1a:	f7ff ff89 	bl	1a001d30 <pll_calc_divs>
	if (pll[2].fout == freq) {
1a001e1e:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a001e20:	42ab      	cmp	r3, r5
1a001e22:	d01f      	beq.n	1a001e64 <pll_get_frac+0x94>
	if (val < 0)
1a001e24:	1aeb      	subs	r3, r5, r3
1a001e26:	d425      	bmi.n	1a001e74 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a001e28:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a001e2a:	4b2b      	ldr	r3, [pc, #172]	; (1a001ed8 <pll_get_frac+0x108>)
1a001e2c:	429d      	cmp	r5, r3
1a001e2e:	d923      	bls.n	1a001e78 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a001e30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
	if (val < 0)
1a001e32:	1aed      	subs	r5, r5, r3
1a001e34:	d433      	bmi.n	1a001e9e <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a001e36:	42ae      	cmp	r6, r5
1a001e38:	dc3b      	bgt.n	1a001eb2 <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a001e3a:	42be      	cmp	r6, r7
1a001e3c:	dc31      	bgt.n	1a001ea2 <pll_get_frac+0xd2>
			*ppll = pll[0];
1a001e3e:	466d      	mov	r5, sp
1a001e40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001e42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001e44:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001e48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001e4c:	e006      	b.n	1a001e5c <pll_get_frac+0x8c>
		*ppll = pll[0];
1a001e4e:	466d      	mov	r5, sp
1a001e50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001e52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001e54:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001e58:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a001e5c:	b019      	add	sp, #100	; 0x64
1a001e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a001e60:	425b      	negs	r3, r3
1a001e62:	e7ce      	b.n	1a001e02 <pll_get_frac+0x32>
		*ppll = pll[2];
1a001e64:	ad10      	add	r5, sp, #64	; 0x40
1a001e66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001e68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001e6a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001e6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a001e72:	e7f3      	b.n	1a001e5c <pll_get_frac+0x8c>
		return -val;
1a001e74:	425b      	negs	r3, r3
1a001e76:	e7d7      	b.n	1a001e28 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a001e78:	2340      	movs	r3, #64	; 0x40
1a001e7a:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a001e7c:	6963      	ldr	r3, [r4, #20]
1a001e7e:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a001e80:	a908      	add	r1, sp, #32
1a001e82:	4628      	mov	r0, r5
1a001e84:	f7ff ff54 	bl	1a001d30 <pll_calc_divs>
		if (pll[1].fout == freq) {
1a001e88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a001e8a:	42ab      	cmp	r3, r5
1a001e8c:	d1d0      	bne.n	1a001e30 <pll_get_frac+0x60>
			*ppll = pll[1];
1a001e8e:	ad08      	add	r5, sp, #32
1a001e90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001e92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001e94:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001e98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a001e9c:	e7de      	b.n	1a001e5c <pll_get_frac+0x8c>
		return -val;
1a001e9e:	426d      	negs	r5, r5
1a001ea0:	e7c9      	b.n	1a001e36 <pll_get_frac+0x66>
			*ppll = pll[2];
1a001ea2:	ad10      	add	r5, sp, #64	; 0x40
1a001ea4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001ea6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001ea8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001eac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001eb0:	e7d4      	b.n	1a001e5c <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a001eb2:	42af      	cmp	r7, r5
1a001eb4:	db07      	blt.n	1a001ec6 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a001eb6:	ad08      	add	r5, sp, #32
1a001eb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001eba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001ebc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001ec0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001ec4:	e7ca      	b.n	1a001e5c <pll_get_frac+0x8c>
			*ppll = pll[2];
1a001ec6:	ad10      	add	r5, sp, #64	; 0x40
1a001ec8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a001eca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a001ecc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001ed0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001ed4:	e7c2      	b.n	1a001e5c <pll_get_frac+0x8c>
1a001ed6:	bf00      	nop
1a001ed8:	068e7780 	.word	0x068e7780

1a001edc <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a001edc:	b430      	push	{r4, r5}
1a001ede:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a001ee0:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a001ee2:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001ee4:	e000      	b.n	1a001ee8 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a001ee6:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001ee8:	281c      	cmp	r0, #28
1a001eea:	d118      	bne.n	1a001f1e <Chip_Clock_FindBaseClock+0x42>
1a001eec:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001ef0:	0051      	lsls	r1, r2, #1
1a001ef2:	4a0c      	ldr	r2, [pc, #48]	; (1a001f24 <Chip_Clock_FindBaseClock+0x48>)
1a001ef4:	440a      	add	r2, r1
1a001ef6:	7914      	ldrb	r4, [r2, #4]
1a001ef8:	4284      	cmp	r4, r0
1a001efa:	d010      	beq.n	1a001f1e <Chip_Clock_FindBaseClock+0x42>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a001efc:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a001f00:	004a      	lsls	r2, r1, #1
1a001f02:	4908      	ldr	r1, [pc, #32]	; (1a001f24 <Chip_Clock_FindBaseClock+0x48>)
1a001f04:	5a8a      	ldrh	r2, [r1, r2]
1a001f06:	42aa      	cmp	r2, r5
1a001f08:	d8ed      	bhi.n	1a001ee6 <Chip_Clock_FindBaseClock+0xa>
1a001f0a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a001f0e:	0051      	lsls	r1, r2, #1
1a001f10:	4a04      	ldr	r2, [pc, #16]	; (1a001f24 <Chip_Clock_FindBaseClock+0x48>)
1a001f12:	440a      	add	r2, r1
1a001f14:	8852      	ldrh	r2, [r2, #2]
1a001f16:	42aa      	cmp	r2, r5
1a001f18:	d3e5      	bcc.n	1a001ee6 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a001f1a:	4620      	mov	r0, r4
1a001f1c:	e7e4      	b.n	1a001ee8 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a001f1e:	bc30      	pop	{r4, r5}
1a001f20:	4770      	bx	lr
1a001f22:	bf00      	nop
1a001f24:	1a004d18 	.word	0x1a004d18

1a001f28 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a001f28:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a001f2a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a001f2e:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a001f30:	4a0d      	ldr	r2, [pc, #52]	; (1a001f68 <Chip_Clock_EnableCrystal+0x40>)
1a001f32:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a001f34:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a001f38:	6992      	ldr	r2, [r2, #24]
1a001f3a:	428a      	cmp	r2, r1
1a001f3c:	d001      	beq.n	1a001f42 <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001f3e:	4a0a      	ldr	r2, [pc, #40]	; (1a001f68 <Chip_Clock_EnableCrystal+0x40>)
1a001f40:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a001f42:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a001f46:	4a09      	ldr	r2, [pc, #36]	; (1a001f6c <Chip_Clock_EnableCrystal+0x44>)
1a001f48:	6811      	ldr	r1, [r2, #0]
1a001f4a:	4a09      	ldr	r2, [pc, #36]	; (1a001f70 <Chip_Clock_EnableCrystal+0x48>)
1a001f4c:	4291      	cmp	r1, r2
1a001f4e:	d901      	bls.n	1a001f54 <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a001f50:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a001f54:	4a04      	ldr	r2, [pc, #16]	; (1a001f68 <Chip_Clock_EnableCrystal+0x40>)
1a001f56:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a001f58:	9b01      	ldr	r3, [sp, #4]
1a001f5a:	1e5a      	subs	r2, r3, #1
1a001f5c:	9201      	str	r2, [sp, #4]
1a001f5e:	2b00      	cmp	r3, #0
1a001f60:	d1fa      	bne.n	1a001f58 <Chip_Clock_EnableCrystal+0x30>
}
1a001f62:	b002      	add	sp, #8
1a001f64:	4770      	bx	lr
1a001f66:	bf00      	nop
1a001f68:	40050000 	.word	0x40050000
1a001f6c:	1a004cc0 	.word	0x1a004cc0
1a001f70:	01312cff 	.word	0x01312cff

1a001f74 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a001f74:	3012      	adds	r0, #18
1a001f76:	4b05      	ldr	r3, [pc, #20]	; (1a001f8c <Chip_Clock_GetDividerSource+0x18>)
1a001f78:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a001f7c:	f010 0f01 	tst.w	r0, #1
1a001f80:	d102      	bne.n	1a001f88 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001f82:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a001f86:	4770      	bx	lr
		return CLKINPUT_PD;
1a001f88:	2011      	movs	r0, #17
}
1a001f8a:	4770      	bx	lr
1a001f8c:	40050000 	.word	0x40050000

1a001f90 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a001f90:	f100 0212 	add.w	r2, r0, #18
1a001f94:	4b03      	ldr	r3, [pc, #12]	; (1a001fa4 <Chip_Clock_GetDividerDivisor+0x14>)
1a001f96:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a001f9a:	4b03      	ldr	r3, [pc, #12]	; (1a001fa8 <Chip_Clock_GetDividerDivisor+0x18>)
1a001f9c:	5c18      	ldrb	r0, [r3, r0]
}
1a001f9e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a001fa2:	4770      	bx	lr
1a001fa4:	40050000 	.word	0x40050000
1a001fa8:	1a004d10 	.word	0x1a004d10

1a001fac <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a001fac:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a001fae:	2810      	cmp	r0, #16
1a001fb0:	d80a      	bhi.n	1a001fc8 <Chip_Clock_GetClockInputHz+0x1c>
1a001fb2:	e8df f000 	tbb	[pc, r0]
1a001fb6:	0b44      	.short	0x0b44
1a001fb8:	0921180d 	.word	0x0921180d
1a001fbc:	2d2a2724 	.word	0x2d2a2724
1a001fc0:	34300909 	.word	0x34300909
1a001fc4:	3c38      	.short	0x3c38
1a001fc6:	40          	.byte	0x40
1a001fc7:	00          	.byte	0x00
	uint32_t rate = 0;
1a001fc8:	2000      	movs	r0, #0
1a001fca:	e03a      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>
	case CLKIN_32K:
		rate = CRYSTAL_32K_FREQ_IN;
		break;

	case CLKIN_IRC:
		rate = CGU_IRC_FREQ;
1a001fcc:	481e      	ldr	r0, [pc, #120]	; (1a002048 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a001fce:	e038      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_ENET_RX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001fd0:	4b1e      	ldr	r3, [pc, #120]	; (1a00204c <Chip_Clock_GetClockInputHz+0xa0>)
1a001fd2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001fd6:	f003 0307 	and.w	r3, r3, #7
1a001fda:	2b04      	cmp	r3, #4
1a001fdc:	d001      	beq.n	1a001fe2 <Chip_Clock_GetClockInputHz+0x36>
			/* MII mode requires 25MHz clock */
			rate = 25000000;
1a001fde:	481c      	ldr	r0, [pc, #112]	; (1a002050 <Chip_Clock_GetClockInputHz+0xa4>)
1a001fe0:	e02f      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>
	uint32_t rate = 0;
1a001fe2:	2000      	movs	r0, #0
1a001fe4:	e02d      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>
		}
		break;

	case CLKIN_ENET_TX:
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001fe6:	4b19      	ldr	r3, [pc, #100]	; (1a00204c <Chip_Clock_GetClockInputHz+0xa0>)
1a001fe8:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001fec:	f003 0307 	and.w	r3, r3, #7
1a001ff0:	2b04      	cmp	r3, #4
1a001ff2:	d027      	beq.n	1a002044 <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a001ff4:	4816      	ldr	r0, [pc, #88]	; (1a002050 <Chip_Clock_GetClockInputHz+0xa4>)
1a001ff6:	e024      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>
			rate = 50000000; /* RMII uses 50 MHz */
		}
		break;

	case CLKIN_CLKIN:
		rate = ExtRateIn;
1a001ff8:	4b16      	ldr	r3, [pc, #88]	; (1a002054 <Chip_Clock_GetClockInputHz+0xa8>)
1a001ffa:	6818      	ldr	r0, [r3, #0]
		break;
1a001ffc:	e021      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_CRYSTAL:
		rate = OscRateIn;
1a001ffe:	4b16      	ldr	r3, [pc, #88]	; (1a002058 <Chip_Clock_GetClockInputHz+0xac>)
1a002000:	6818      	ldr	r0, [r3, #0]
		break;
1a002002:	e01e      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_USBPLL:
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a002004:	4b15      	ldr	r3, [pc, #84]	; (1a00205c <Chip_Clock_GetClockInputHz+0xb0>)
1a002006:	6818      	ldr	r0, [r3, #0]
		break;
1a002008:	e01b      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_AUDIOPLL:
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a00200a:	4b14      	ldr	r3, [pc, #80]	; (1a00205c <Chip_Clock_GetClockInputHz+0xb0>)
1a00200c:	6858      	ldr	r0, [r3, #4]
		break;
1a00200e:	e018      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_MAINPLL:
		rate = Chip_Clock_GetMainPLLHz();
1a002010:	f000 f868 	bl	1a0020e4 <Chip_Clock_GetMainPLLHz>
		break;
1a002014:	e015      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVA:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a002016:	2100      	movs	r1, #0
1a002018:	f000 f89a 	bl	1a002150 <Chip_Clock_GetDivRate>
		break;
1a00201c:	e011      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVB:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a00201e:	2101      	movs	r1, #1
1a002020:	f000 f896 	bl	1a002150 <Chip_Clock_GetDivRate>
		break;
1a002024:	e00d      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVC:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a002026:	2102      	movs	r1, #2
1a002028:	f000 f892 	bl	1a002150 <Chip_Clock_GetDivRate>
		break;
1a00202c:	e009      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVD:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00202e:	2103      	movs	r1, #3
1a002030:	f000 f88e 	bl	1a002150 <Chip_Clock_GetDivRate>
		break;
1a002034:	e005      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>

	case CLKIN_IDIVE:
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a002036:	2104      	movs	r1, #4
1a002038:	f000 f88a 	bl	1a002150 <Chip_Clock_GetDivRate>
		break;
1a00203c:	e001      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>
		rate = CRYSTAL_32K_FREQ_IN;
1a00203e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
	default:
		break;
	}

	return rate;
}
1a002042:	bd08      	pop	{r3, pc}
			rate = 50000000; /* RMII uses 50 MHz */
1a002044:	4806      	ldr	r0, [pc, #24]	; (1a002060 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a002046:	e7fc      	b.n	1a002042 <Chip_Clock_GetClockInputHz+0x96>
1a002048:	00b71b00 	.word	0x00b71b00
1a00204c:	40043000 	.word	0x40043000
1a002050:	017d7840 	.word	0x017d7840
1a002054:	1a004c94 	.word	0x1a004c94
1a002058:	1a004cc0 	.word	0x1a004cc0
1a00205c:	100000e4 	.word	0x100000e4
1a002060:	02faf080 	.word	0x02faf080

1a002064 <Chip_Clock_CalcMainPLLValue>:
{
1a002064:	b538      	push	{r3, r4, r5, lr}
1a002066:	4605      	mov	r5, r0
1a002068:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a00206a:	7908      	ldrb	r0, [r1, #4]
1a00206c:	f7ff ff9e 	bl	1a001fac <Chip_Clock_GetClockInputHz>
1a002070:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a002072:	4b19      	ldr	r3, [pc, #100]	; (1a0020d8 <Chip_Clock_CalcMainPLLValue+0x74>)
1a002074:	442b      	add	r3, r5
1a002076:	4a19      	ldr	r2, [pc, #100]	; (1a0020dc <Chip_Clock_CalcMainPLLValue+0x78>)
1a002078:	4293      	cmp	r3, r2
1a00207a:	d821      	bhi.n	1a0020c0 <Chip_Clock_CalcMainPLLValue+0x5c>
1a00207c:	b318      	cbz	r0, 1a0020c6 <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a00207e:	2380      	movs	r3, #128	; 0x80
1a002080:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a002082:	2300      	movs	r3, #0
1a002084:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a002086:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a002088:	fbb5 f3f0 	udiv	r3, r5, r0
1a00208c:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a00208e:	4a14      	ldr	r2, [pc, #80]	; (1a0020e0 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a002090:	4295      	cmp	r5, r2
1a002092:	d903      	bls.n	1a00209c <Chip_Clock_CalcMainPLLValue+0x38>
1a002094:	fb03 f000 	mul.w	r0, r3, r0
1a002098:	42a8      	cmp	r0, r5
1a00209a:	d007      	beq.n	1a0020ac <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a00209c:	4621      	mov	r1, r4
1a00209e:	4628      	mov	r0, r5
1a0020a0:	f7ff fe96 	bl	1a001dd0 <pll_get_frac>
		if (!ppll->nsel) {
1a0020a4:	68a3      	ldr	r3, [r4, #8]
1a0020a6:	b18b      	cbz	r3, 1a0020cc <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a0020a8:	3b01      	subs	r3, #1
1a0020aa:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a0020ac:	6923      	ldr	r3, [r4, #16]
1a0020ae:	b183      	cbz	r3, 1a0020d2 <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a0020b0:	68e2      	ldr	r2, [r4, #12]
1a0020b2:	b10a      	cbz	r2, 1a0020b8 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a0020b4:	3a01      	subs	r2, #1
1a0020b6:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a0020b8:	3b01      	subs	r3, #1
1a0020ba:	6123      	str	r3, [r4, #16]
	return 0;
1a0020bc:	2000      	movs	r0, #0
}
1a0020be:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a0020c0:	f04f 30ff 	mov.w	r0, #4294967295
1a0020c4:	e7fb      	b.n	1a0020be <Chip_Clock_CalcMainPLLValue+0x5a>
1a0020c6:	f04f 30ff 	mov.w	r0, #4294967295
1a0020ca:	e7f8      	b.n	1a0020be <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a0020cc:	f04f 30ff 	mov.w	r0, #4294967295
1a0020d0:	e7f5      	b.n	1a0020be <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a0020d2:	f04f 30ff 	mov.w	r0, #4294967295
1a0020d6:	e7f2      	b.n	1a0020be <Chip_Clock_CalcMainPLLValue+0x5a>
1a0020d8:	ff6b3a10 	.word	0xff6b3a10
1a0020dc:	0b940510 	.word	0x0b940510
1a0020e0:	094c5eff 	.word	0x094c5eff

1a0020e4 <Chip_Clock_GetMainPLLHz>:
{
1a0020e4:	b530      	push	{r4, r5, lr}
1a0020e6:	b083      	sub	sp, #12
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a0020e8:	4d17      	ldr	r5, [pc, #92]	; (1a002148 <Chip_Clock_GetMainPLLHz+0x64>)
1a0020ea:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a0020ec:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a0020f0:	f7ff ff5c 	bl	1a001fac <Chip_Clock_GetClockInputHz>
	const uint8_t ptab[] = {1, 2, 4, 8};
1a0020f4:	4b15      	ldr	r3, [pc, #84]	; (1a00214c <Chip_Clock_GetMainPLLHz+0x68>)
1a0020f6:	681b      	ldr	r3, [r3, #0]
1a0020f8:	9301      	str	r3, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a0020fa:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a0020fc:	f013 0f01 	tst.w	r3, #1
1a002100:	d020      	beq.n	1a002144 <Chip_Clock_GetMainPLLHz+0x60>
	msel = (PLLReg >> 16) & 0xFF;
1a002102:	f3c4 4307 	ubfx	r3, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a002106:	f3c4 3201 	ubfx	r2, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a00210a:	f3c4 2101 	ubfx	r1, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a00210e:	f3c4 1580 	ubfx	r5, r4, #6, #1
	m = msel + 1;
1a002112:	3301      	adds	r3, #1
	n = nsel + 1;
1a002114:	3201      	adds	r2, #1
	p = ptab[psel];
1a002116:	f10d 0c08 	add.w	ip, sp, #8
1a00211a:	4461      	add	r1, ip
1a00211c:	f811 1c04 	ldrb.w	r1, [r1, #-4]
	if (direct || fbsel) {
1a002120:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002124:	d108      	bne.n	1a002138 <Chip_Clock_GetMainPLLHz+0x54>
1a002126:	b93d      	cbnz	r5, 1a002138 <Chip_Clock_GetMainPLLHz+0x54>
	return (m / (2 * p)) * (freq / n);
1a002128:	0049      	lsls	r1, r1, #1
1a00212a:	fbb3 f3f1 	udiv	r3, r3, r1
1a00212e:	fbb0 f0f2 	udiv	r0, r0, r2
1a002132:	fb00 f003 	mul.w	r0, r0, r3
1a002136:	e003      	b.n	1a002140 <Chip_Clock_GetMainPLLHz+0x5c>
		return m * (freq / n);
1a002138:	fbb0 f0f2 	udiv	r0, r0, r2
1a00213c:	fb03 f000 	mul.w	r0, r3, r0
}
1a002140:	b003      	add	sp, #12
1a002142:	bd30      	pop	{r4, r5, pc}
		return 0;
1a002144:	2000      	movs	r0, #0
1a002146:	e7fb      	b.n	1a002140 <Chip_Clock_GetMainPLLHz+0x5c>
1a002148:	40050000 	.word	0x40050000
1a00214c:	1a004d0c 	.word	0x1a004d0c

1a002150 <Chip_Clock_GetDivRate>:
{
1a002150:	b538      	push	{r3, r4, r5, lr}
1a002152:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a002154:	4608      	mov	r0, r1
1a002156:	f7ff ff0d 	bl	1a001f74 <Chip_Clock_GetDividerSource>
1a00215a:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a00215c:	4620      	mov	r0, r4
1a00215e:	f7ff ff17 	bl	1a001f90 <Chip_Clock_GetDividerDivisor>
1a002162:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a002164:	4628      	mov	r0, r5
1a002166:	f7ff ff21 	bl	1a001fac <Chip_Clock_GetClockInputHz>
1a00216a:	3401      	adds	r4, #1
}
1a00216c:	fbb0 f0f4 	udiv	r0, r0, r4
1a002170:	bd38      	pop	{r3, r4, r5, pc}
1a002172:	Address 0x1a002172 is out of bounds.


1a002174 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a002174:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a002176:	f100 0416 	add.w	r4, r0, #22
1a00217a:	00a4      	lsls	r4, r4, #2
1a00217c:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002180:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a002184:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a002186:	281b      	cmp	r0, #27
1a002188:	d813      	bhi.n	1a0021b2 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a00218a:	2911      	cmp	r1, #17
1a00218c:	d01a      	beq.n	1a0021c4 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a00218e:	4d0e      	ldr	r5, [pc, #56]	; (1a0021c8 <Chip_Clock_SetBaseClock+0x54>)
1a002190:	4025      	ands	r5, r4

			if (autoblocken) {
1a002192:	b10a      	cbz	r2, 1a002198 <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a002194:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a002198:	b10b      	cbz	r3, 1a00219e <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a00219a:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a00219e:	ea45 6501 	orr.w	r5, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0021a2:	3016      	adds	r0, #22
1a0021a4:	0080      	lsls	r0, r0, #2
1a0021a6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0021aa:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0021ae:	6045      	str	r5, [r0, #4]
1a0021b0:	e008      	b.n	1a0021c4 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a0021b2:	f044 0401 	orr.w	r4, r4, #1
1a0021b6:	3016      	adds	r0, #22
1a0021b8:	0080      	lsls	r0, r0, #2
1a0021ba:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0021be:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0021c2:	6044      	str	r4, [r0, #4]
	}
}
1a0021c4:	bc30      	pop	{r4, r5}
1a0021c6:	4770      	bx	lr
1a0021c8:	e0fff7fe 	.word	0xe0fff7fe

1a0021cc <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a0021cc:	281b      	cmp	r0, #27
1a0021ce:	d80c      	bhi.n	1a0021ea <Chip_Clock_GetBaseClock+0x1e>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a0021d0:	3016      	adds	r0, #22
1a0021d2:	0080      	lsls	r0, r0, #2
1a0021d4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0021d8:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0021dc:	6840      	ldr	r0, [r0, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a0021de:	f010 0f01 	tst.w	r0, #1
1a0021e2:	d104      	bne.n	1a0021ee <Chip_Clock_GetBaseClock+0x22>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0021e4:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0021e8:	4770      	bx	lr
		return CLKINPUT_PD;
1a0021ea:	2011      	movs	r0, #17
1a0021ec:	4770      	bx	lr
		return CLKINPUT_PD;
1a0021ee:	2011      	movs	r0, #17
}
1a0021f0:	4770      	bx	lr

1a0021f2 <Chip_Clock_GetBaseClocktHz>:
{
1a0021f2:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a0021f4:	f7ff ffea 	bl	1a0021cc <Chip_Clock_GetBaseClock>
1a0021f8:	f7ff fed8 	bl	1a001fac <Chip_Clock_GetClockInputHz>
}
1a0021fc:	bd08      	pop	{r3, pc}
1a0021fe:	Address 0x1a0021fe is out of bounds.


1a002200 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a002200:	b971      	cbnz	r1, 1a002220 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a002202:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a002204:	b10a      	cbz	r2, 1a00220a <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a002206:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a00220a:	2b02      	cmp	r3, #2
1a00220c:	d00a      	beq.n	1a002224 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a00220e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002212:	d30a      	bcc.n	1a00222a <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a002214:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002218:	4b06      	ldr	r3, [pc, #24]	; (1a002234 <Chip_Clock_EnableOpts+0x34>)
1a00221a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00221e:	4770      	bx	lr
		reg |= (1 << 1);
1a002220:	2103      	movs	r1, #3
1a002222:	e7ef      	b.n	1a002204 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a002224:	f041 0120 	orr.w	r1, r1, #32
1a002228:	e7f1      	b.n	1a00220e <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a00222a:	3020      	adds	r0, #32
1a00222c:	4b02      	ldr	r3, [pc, #8]	; (1a002238 <Chip_Clock_EnableOpts+0x38>)
1a00222e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a002232:	4770      	bx	lr
1a002234:	40052000 	.word	0x40052000
1a002238:	40051000 	.word	0x40051000

1a00223c <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a00223c:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002240:	d309      	bcc.n	1a002256 <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a002242:	4a09      	ldr	r2, [pc, #36]	; (1a002268 <Chip_Clock_Enable+0x2c>)
1a002244:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002248:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00224c:	f043 0301 	orr.w	r3, r3, #1
1a002250:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a002254:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a002256:	4a05      	ldr	r2, [pc, #20]	; (1a00226c <Chip_Clock_Enable+0x30>)
1a002258:	3020      	adds	r0, #32
1a00225a:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a00225e:	f043 0301 	orr.w	r3, r3, #1
1a002262:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a002266:	4770      	bx	lr
1a002268:	40052000 	.word	0x40052000
1a00226c:	40051000 	.word	0x40051000

1a002270 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a002270:	b510      	push	{r4, lr}
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a002272:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002276:	d309      	bcc.n	1a00228c <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a002278:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a00227c:	4a0d      	ldr	r2, [pc, #52]	; (1a0022b4 <Chip_Clock_GetRate+0x44>)
1a00227e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a002282:	f014 0f01 	tst.w	r4, #1
1a002286:	d107      	bne.n	1a002298 <Chip_Clock_GetRate+0x28>

		}
		rate = rate / div;
	}
	else {
		rate = 0;
1a002288:	2000      	movs	r0, #0
	}

	return rate;
}
1a00228a:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a00228c:	f100 0320 	add.w	r3, r0, #32
1a002290:	4a09      	ldr	r2, [pc, #36]	; (1a0022b8 <Chip_Clock_GetRate+0x48>)
1a002292:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a002296:	e7f4      	b.n	1a002282 <Chip_Clock_GetRate+0x12>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a002298:	f7ff fe20 	bl	1a001edc <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a00229c:	f7ff ffa9 	bl	1a0021f2 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a0022a0:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0022a4:	d103      	bne.n	1a0022ae <Chip_Clock_GetRate+0x3e>
			div = 1;
1a0022a6:	2301      	movs	r3, #1
		rate = rate / div;
1a0022a8:	fbb0 f0f3 	udiv	r0, r0, r3
1a0022ac:	e7ed      	b.n	1a00228a <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a0022ae:	2302      	movs	r3, #2
1a0022b0:	e7fa      	b.n	1a0022a8 <Chip_Clock_GetRate+0x38>
1a0022b2:	bf00      	nop
1a0022b4:	40052000 	.word	0x40052000
1a0022b8:	40051000 	.word	0x40051000

1a0022bc <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a0022bc:	4b09      	ldr	r3, [pc, #36]	; (1a0022e4 <Chip_UART_GetIndex+0x28>)
1a0022be:	4298      	cmp	r0, r3
1a0022c0:	d009      	beq.n	1a0022d6 <Chip_UART_GetIndex+0x1a>
1a0022c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0022c6:	4298      	cmp	r0, r3
1a0022c8:	d007      	beq.n	1a0022da <Chip_UART_GetIndex+0x1e>
1a0022ca:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0022ce:	4298      	cmp	r0, r3
1a0022d0:	d005      	beq.n	1a0022de <Chip_UART_GetIndex+0x22>
		case LPC_USART0_BASE:
			return 0;
1a0022d2:	2000      	movs	r0, #0
1a0022d4:	4770      	bx	lr
		case LPC_UART1_BASE:
			return 1;
		case LPC_USART2_BASE:
			return 2;
1a0022d6:	2002      	movs	r0, #2
1a0022d8:	4770      	bx	lr
		case LPC_USART3_BASE:
			return 3;
1a0022da:	2003      	movs	r0, #3
1a0022dc:	4770      	bx	lr
			return 1;
1a0022de:	2001      	movs	r0, #1
		default:
			return 0; /* Should never come here */
	}
}
1a0022e0:	4770      	bx	lr
1a0022e2:	bf00      	nop
1a0022e4:	400c1000 	.word	0x400c1000

1a0022e8 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0022e8:	b530      	push	{r4, r5, lr}
1a0022ea:	b083      	sub	sp, #12
1a0022ec:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0022ee:	f7ff ffe5 	bl	1a0022bc <Chip_UART_GetIndex>
1a0022f2:	2301      	movs	r3, #1
1a0022f4:	461a      	mov	r2, r3
1a0022f6:	4619      	mov	r1, r3
1a0022f8:	4d0e      	ldr	r5, [pc, #56]	; (1a002334 <Chip_UART_Init+0x4c>)
1a0022fa:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0022fe:	f7ff ff7f 	bl	1a002200 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a002302:	2307      	movs	r3, #7
1a002304:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a002306:	2300      	movs	r3, #0
1a002308:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a00230a:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a00230c:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a00230e:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a002310:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a002312:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a002314:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a002316:	4b08      	ldr	r3, [pc, #32]	; (1a002338 <Chip_UART_Init+0x50>)
1a002318:	429c      	cmp	r4, r3
1a00231a:	d006      	beq.n	1a00232a <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a00231c:	2303      	movs	r3, #3
1a00231e:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a002320:	2310      	movs	r3, #16
1a002322:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a002324:	9b01      	ldr	r3, [sp, #4]
}
1a002326:	b003      	add	sp, #12
1a002328:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a00232a:	2300      	movs	r3, #0
1a00232c:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a00232e:	69a3      	ldr	r3, [r4, #24]
1a002330:	9301      	str	r3, [sp, #4]
1a002332:	e7f3      	b.n	1a00231c <Chip_UART_Init+0x34>
1a002334:	1a004d8c 	.word	0x1a004d8c
1a002338:	40082000 	.word	0x40082000

1a00233c <Chip_UART_SetBaud>:
	return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a00233c:	b538      	push	{r3, r4, r5, lr}
1a00233e:	4605      	mov	r5, r0
1a002340:	460c      	mov	r4, r1
	uint32_t div, divh, divl, clkin;

	/* Determine UART clock in rate without FDR */
	clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002342:	f7ff ffbb 	bl	1a0022bc <Chip_UART_GetIndex>
1a002346:	4b0c      	ldr	r3, [pc, #48]	; (1a002378 <Chip_UART_SetBaud+0x3c>)
1a002348:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a00234c:	f7ff ff90 	bl	1a002270 <Chip_Clock_GetRate>
	div = clkin / (baudrate * 16);
1a002350:	0123      	lsls	r3, r4, #4
1a002352:	fbb0 f3f3 	udiv	r3, r0, r3

	/* High and low halves of the divider */
	divh = div / 256;
	divl = div - (divh * 256);
1a002356:	b2d9      	uxtb	r1, r3
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002358:	68ea      	ldr	r2, [r5, #12]
1a00235a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00235e:	60ea      	str	r2, [r5, #12]
	pUART->DLL = (uint32_t) dll;
1a002360:	6029      	str	r1, [r5, #0]
	pUART->DLM = (uint32_t) dlm;
1a002362:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a002366:	606a      	str	r2, [r5, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002368:	68ea      	ldr	r2, [r5, #12]
1a00236a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00236e:	60ea      	str	r2, [r5, #12]
	Chip_UART_SetDivisorLatches(pUART, divl, divh);
	Chip_UART_DisableDivisorAccess(pUART);

	/* Fractional FDR alreadt setup for 1 in UART init */

	return (clkin / div) >> 4;
1a002370:	fbb0 f0f3 	udiv	r0, r0, r3
}
1a002374:	0900      	lsrs	r0, r0, #4
1a002376:	bd38      	pop	{r3, r4, r5, pc}
1a002378:	1a004d84 	.word	0x1a004d84

1a00237c <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a00237c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a002380:	b083      	sub	sp, #12
1a002382:	9001      	str	r0, [sp, #4]
1a002384:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a002386:	f7ff ff99 	bl	1a0022bc <Chip_UART_GetIndex>
1a00238a:	4b32      	ldr	r3, [pc, #200]	; (1a002454 <Chip_UART_SetBaudFDR+0xd8>)
1a00238c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a002390:	f7ff ff6e 	bl	1a002270 <Chip_Clock_GetRate>
1a002394:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a002396:	f04f 37ff 	mov.w	r7, #4294967295

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a00239a:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a00239c:	f04f 0b00 	mov.w	fp, #0
1a0023a0:	46a2      	mov	sl, r4
1a0023a2:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a0023a4:	e02a      	b.n	1a0023fc <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0023a6:	4242      	negs	r2, r0
				div ++;
1a0023a8:	1c4b      	adds	r3, r1, #1
1a0023aa:	e017      	b.n	1a0023dc <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a0023ac:	b30a      	cbz	r2, 1a0023f2 <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a0023ae:	4617      	mov	r7, r2
			sd = d;
1a0023b0:	46ab      	mov	fp, r5
			sm = m;
1a0023b2:	46a2      	mov	sl, r4
			sdiv = div;
1a0023b4:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a0023b6:	3501      	adds	r5, #1
1a0023b8:	42ac      	cmp	r4, r5
1a0023ba:	d91e      	bls.n	1a0023fa <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0023bc:	0933      	lsrs	r3, r6, #4
1a0023be:	0730      	lsls	r0, r6, #28
1a0023c0:	fba4 0100 	umull	r0, r1, r4, r0
1a0023c4:	fb04 1103 	mla	r1, r4, r3, r1
1a0023c8:	1962      	adds	r2, r4, r5
1a0023ca:	fb08 f202 	mul.w	r2, r8, r2
1a0023ce:	2300      	movs	r3, #0
1a0023d0:	f001 fa56 	bl	1a003880 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a0023d4:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a0023d6:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a0023d8:	2800      	cmp	r0, #0
1a0023da:	dbe4      	blt.n	1a0023a6 <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0023dc:	4297      	cmp	r7, r2
1a0023de:	d3ea      	bcc.n	1a0023b6 <Chip_UART_SetBaudFDR+0x3a>
1a0023e0:	2b00      	cmp	r3, #0
1a0023e2:	d0e8      	beq.n	1a0023b6 <Chip_UART_SetBaudFDR+0x3a>
1a0023e4:	0c19      	lsrs	r1, r3, #16
1a0023e6:	d1e6      	bne.n	1a0023b6 <Chip_UART_SetBaudFDR+0x3a>
1a0023e8:	2b02      	cmp	r3, #2
1a0023ea:	d8df      	bhi.n	1a0023ac <Chip_UART_SetBaudFDR+0x30>
1a0023ec:	2d00      	cmp	r5, #0
1a0023ee:	d0dd      	beq.n	1a0023ac <Chip_UART_SetBaudFDR+0x30>
1a0023f0:	e7e1      	b.n	1a0023b6 <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a0023f2:	4617      	mov	r7, r2
			sd = d;
1a0023f4:	46ab      	mov	fp, r5
			sm = m;
1a0023f6:	46a2      	mov	sl, r4
			sdiv = div;
1a0023f8:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a0023fa:	3401      	adds	r4, #1
1a0023fc:	b11f      	cbz	r7, 1a002406 <Chip_UART_SetBaudFDR+0x8a>
1a0023fe:	2c0f      	cmp	r4, #15
1a002400:	d801      	bhi.n	1a002406 <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a002402:	2500      	movs	r5, #0
1a002404:	e7d8      	b.n	1a0023b8 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a002406:	f1b9 0f00 	cmp.w	r9, #0
1a00240a:	d01e      	beq.n	1a00244a <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a00240c:	9a01      	ldr	r2, [sp, #4]
1a00240e:	4611      	mov	r1, r2
1a002410:	68d3      	ldr	r3, [r2, #12]
1a002412:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002416:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a002418:	fa5f f389 	uxtb.w	r3, r9
1a00241c:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a00241e:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a002422:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a002424:	68d3      	ldr	r3, [r2, #12]
1a002426:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00242a:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a00242c:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002430:	b2db      	uxtb	r3, r3
1a002432:	f00b 020f 	and.w	r2, fp, #15
1a002436:	4313      	orrs	r3, r2
1a002438:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a00243a:	0933      	lsrs	r3, r6, #4
1a00243c:	fb0a f303 	mul.w	r3, sl, r3
1a002440:	44da      	add	sl, fp
1a002442:	fb09 f90a 	mul.w	r9, r9, sl
1a002446:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a00244a:	4648      	mov	r0, r9
1a00244c:	b003      	add	sp, #12
1a00244e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a002452:	bf00      	nop
1a002454:	1a004d84 	.word	0x1a004d84

1a002458 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a002458:	b508      	push	{r3, lr}
   // to use CMSIS.
   volatile unsigned int *pCREG_M0APPMAP = (volatile unsigned int *) 0x40043404;
   // CMSIS : CREG->M0APPMAP = <address of vector table>
   *pCREG_M0APPMAP = (unsigned int)g_pfnVectors;
#else
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a00245a:	4a0b      	ldr	r2, [pc, #44]	; (1a002488 <SystemInit+0x30>)
1a00245c:	4b0b      	ldr	r3, [pc, #44]	; (1a00248c <SystemInit+0x34>)
1a00245e:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a002460:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a002464:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a002466:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a00246a:	2b20      	cmp	r3, #32
1a00246c:	d004      	beq.n	1a002478 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit only in M4 */
   Board_SystemInit();
1a00246e:	f7ff f82d 	bl	1a0014cc <Board_SystemInit>
   Board_Init();
1a002472:	f7ff f903 	bl	1a00167c <Board_Init>
#endif
}
1a002476:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a002478:	4a04      	ldr	r2, [pc, #16]	; (1a00248c <SystemInit+0x34>)
1a00247a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00247e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a002482:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a002486:	e7f2      	b.n	1a00246e <SystemInit+0x16>
1a002488:	1a000000 	.word	0x1a000000
1a00248c:	e000ed00 	.word	0xe000ed00

1a002490 <cyclesCounterInit>:
 * @return TRUE si esta OK, FALSE en caso de error.
 */
bool_t cyclesCounterInit( uint32_t clockSpeed )
{
   //Asigna  a la variable local ClockSpeed el valor recibido como argumento.
   ClockSpeed = clockSpeed;
1a002490:	4b04      	ldr	r3, [pc, #16]	; (1a0024a4 <cyclesCounterInit+0x14>)
1a002492:	6018      	str	r0, [r3, #0]
   //Iniciar el contador de ciclos de clock.
   DWT_CTRL  |= 1; // *DWT_CTRL  |= 1;
1a002494:	4a04      	ldr	r2, [pc, #16]	; (1a0024a8 <cyclesCounterInit+0x18>)
1a002496:	6813      	ldr	r3, [r2, #0]
1a002498:	f043 0301 	orr.w	r3, r3, #1
1a00249c:	6013      	str	r3, [r2, #0]
   return TRUE;
}
1a00249e:	2001      	movs	r0, #1
1a0024a0:	4770      	bx	lr
1a0024a2:	bf00      	nop
1a0024a4:	10000038 	.word	0x10000038
1a0024a8:	e0001000 	.word	0xe0001000

1a0024ac <gpioObtainPinInit>:

static void gpioObtainPinInit( gpioMap_t pin,
                               int8_t *pinNamePort, int8_t *pinNamePin,
                               int8_t *func, int8_t *gpioPort,
                               int8_t *gpioPin )
{
1a0024ac:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsInit[pin].pinName.port;
1a0024ae:	4d0b      	ldr	r5, [pc, #44]	; (1a0024dc <gpioObtainPinInit+0x30>)
1a0024b0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0024b4:	182c      	adds	r4, r5, r0
1a0024b6:	5628      	ldrsb	r0, [r5, r0]
1a0024b8:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsInit[pin].pinName.pin;
1a0024ba:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a0024be:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsInit[pin].func;
1a0024c0:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a0024c4:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsInit[pin].gpio.port;
1a0024c6:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a0024ca:	9b02      	ldr	r3, [sp, #8]
1a0024cc:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsInit[pin].gpio.pin;
1a0024ce:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a0024d2:	9b03      	ldr	r3, [sp, #12]
1a0024d4:	701a      	strb	r2, [r3, #0]
}
1a0024d6:	bc30      	pop	{r4, r5}
1a0024d8:	4770      	bx	lr
1a0024da:	bf00      	nop
1a0024dc:	1a004d94 	.word	0x1a004d94

1a0024e0 <gpioInit>:

/*==================[external functions definition]==========================*/

bool_t gpioInit( gpioMap_t pin, gpioInit_t config )
{
   if( pin == VCC ){
1a0024e0:	f110 0f02 	cmn.w	r0, #2
1a0024e4:	f000 80c7 	beq.w	1a002676 <gpioInit+0x196>
	  return FALSE;
   }
   if( pin == GND ){
1a0024e8:	f1b0 3fff 	cmp.w	r0, #4294967295
1a0024ec:	f000 80c5 	beq.w	1a00267a <gpioInit+0x19a>
{
1a0024f0:	b570      	push	{r4, r5, r6, lr}
1a0024f2:	b084      	sub	sp, #16
1a0024f4:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a0024f6:	2300      	movs	r3, #0
1a0024f8:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0024fc:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a002500:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a002504:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a002508:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00250c:	f10d 030b 	add.w	r3, sp, #11
1a002510:	9301      	str	r3, [sp, #4]
1a002512:	ab03      	add	r3, sp, #12
1a002514:	9300      	str	r3, [sp, #0]
1a002516:	f10d 030d 	add.w	r3, sp, #13
1a00251a:	f10d 020e 	add.w	r2, sp, #14
1a00251e:	f10d 010f 	add.w	r1, sp, #15
1a002522:	f7ff ffc3 	bl	1a0024ac <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   switch(config) {
1a002526:	2c05      	cmp	r4, #5
1a002528:	f200 80a9 	bhi.w	1a00267e <gpioInit+0x19e>
1a00252c:	e8df f004 	tbb	[pc, r4]
1a002530:	45278109 	.word	0x45278109
1a002534:	0363      	.short	0x0363

   case GPIO_ENABLE:
      /* Initializes GPIO */
      Chip_GPIO_Init(LPC_GPIO_PORT);
1a002536:	4853      	ldr	r0, [pc, #332]	; (1a002684 <gpioInit+0x1a4>)
1a002538:	f7ff fa46 	bl	1a0019c8 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a00253c:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a00253e:	b004      	add	sp, #16
1a002540:	bd70      	pop	{r4, r5, r6, pc}
      Chip_SCU_PinMux(
1a002542:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002546:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00254a:	f89d 200d 	ldrb.w	r2, [sp, #13]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a00254e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002552:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002556:	494c      	ldr	r1, [pc, #304]	; (1a002688 <gpioInit+0x1a8>)
1a002558:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a00255c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002560:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002564:	2001      	movs	r0, #1
1a002566:	fa00 f102 	lsl.w	r1, r0, r2
{
	if (out) {
		pGPIO->DIR[portNum] |= bitValue;
	}
	else {
		pGPIO->DIR[portNum] &= ~bitValue;
1a00256a:	4c46      	ldr	r4, [pc, #280]	; (1a002684 <gpioInit+0x1a4>)
1a00256c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002570:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002574:	ea22 0201 	bic.w	r2, r2, r1
1a002578:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00257c:	e7df      	b.n	1a00253e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a00257e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002582:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a002586:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00258a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a00258e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002592:	493d      	ldr	r1, [pc, #244]	; (1a002688 <gpioInit+0x1a8>)
1a002594:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002598:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00259c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0025a0:	2001      	movs	r0, #1
1a0025a2:	fa00 f102 	lsl.w	r1, r0, r2
1a0025a6:	4c37      	ldr	r4, [pc, #220]	; (1a002684 <gpioInit+0x1a4>)
1a0025a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0025ac:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0025b0:	ea22 0201 	bic.w	r2, r2, r1
1a0025b4:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0025b8:	e7c1      	b.n	1a00253e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0025ba:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0025be:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0025c2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0025c6:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a0025ca:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0025ce:	492e      	ldr	r1, [pc, #184]	; (1a002688 <gpioInit+0x1a8>)
1a0025d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a0025d4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0025d8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0025dc:	2001      	movs	r0, #1
1a0025de:	fa00 f102 	lsl.w	r1, r0, r2
1a0025e2:	4c28      	ldr	r4, [pc, #160]	; (1a002684 <gpioInit+0x1a4>)
1a0025e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0025e8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0025ec:	ea22 0201 	bic.w	r2, r2, r1
1a0025f0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0025f4:	e7a3      	b.n	1a00253e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a0025f6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0025fa:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0025fe:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a002602:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a002606:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00260a:	491f      	ldr	r1, [pc, #124]	; (1a002688 <gpioInit+0x1a8>)
1a00260c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a002610:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a002614:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002618:	2001      	movs	r0, #1
1a00261a:	fa00 f102 	lsl.w	r1, r0, r2
1a00261e:	4c19      	ldr	r4, [pc, #100]	; (1a002684 <gpioInit+0x1a4>)
1a002620:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a002624:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a002628:	ea22 0201 	bic.w	r2, r2, r1
1a00262c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a002630:	e785      	b.n	1a00253e <gpioInit+0x5e>
      Chip_SCU_PinMux(
1a002632:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a002636:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00263a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00263e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a002642:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a002646:	4910      	ldr	r1, [pc, #64]	; (1a002688 <gpioInit+0x1a8>)
1a002648:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a00264c:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a002650:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a002654:	2001      	movs	r0, #1
1a002656:	fa00 f102 	lsl.w	r1, r0, r2
		pGPIO->DIR[portNum] |= bitValue;
1a00265a:	4b0a      	ldr	r3, [pc, #40]	; (1a002684 <gpioInit+0x1a4>)
1a00265c:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a002660:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a002664:	4331      	orrs	r1, r6
1a002666:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
      Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a00266a:	b2d2      	uxtb	r2, r2
	pGPIO->B[port][pin] = setting;
1a00266c:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a002670:	2100      	movs	r1, #0
1a002672:	5499      	strb	r1, [r3, r2]
1a002674:	e763      	b.n	1a00253e <gpioInit+0x5e>
	  return FALSE;
1a002676:	2000      	movs	r0, #0
1a002678:	4770      	bx	lr
	  return FALSE;
1a00267a:	2000      	movs	r0, #0
}
1a00267c:	4770      	bx	lr
      ret_val = 0;
1a00267e:	2000      	movs	r0, #0
1a002680:	e75d      	b.n	1a00253e <gpioInit+0x5e>
1a002682:	bf00      	nop
1a002684:	400f4000 	.word	0x400f4000
1a002688:	40086000 	.word	0x40086000

1a00268c <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value )
{
   if( pin == VCC ){
1a00268c:	f110 0f02 	cmn.w	r0, #2
1a002690:	d02d      	beq.n	1a0026ee <gpioWrite+0x62>
	  return FALSE;
   }
   if( pin == GND ){
1a002692:	f1b0 3fff 	cmp.w	r0, #4294967295
1a002696:	d02c      	beq.n	1a0026f2 <gpioWrite+0x66>
{
1a002698:	b510      	push	{r4, lr}
1a00269a:	b084      	sub	sp, #16
1a00269c:	460c      	mov	r4, r1
	  return FALSE;
   }

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a00269e:	2300      	movs	r3, #0
1a0026a0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a0026a4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a0026a8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a0026ac:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a0026b0:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a0026b4:	f10d 030b 	add.w	r3, sp, #11
1a0026b8:	9301      	str	r3, [sp, #4]
1a0026ba:	ab03      	add	r3, sp, #12
1a0026bc:	9300      	str	r3, [sp, #0]
1a0026be:	f10d 030d 	add.w	r3, sp, #13
1a0026c2:	f10d 020e 	add.w	r2, sp, #14
1a0026c6:	f10d 010f 	add.w	r1, sp, #15
1a0026ca:	f7ff feef 	bl	1a0024ac <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a0026ce:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0026d2:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a0026d6:	1c21      	adds	r1, r4, #0
1a0026d8:	bf18      	it	ne
1a0026da:	2101      	movne	r1, #1
1a0026dc:	015b      	lsls	r3, r3, #5
1a0026de:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0026e2:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0026e6:	5499      	strb	r1, [r3, r2]

   return ret_val;
1a0026e8:	2001      	movs	r0, #1
}
1a0026ea:	b004      	add	sp, #16
1a0026ec:	bd10      	pop	{r4, pc}
	  return FALSE;
1a0026ee:	2000      	movs	r0, #0
1a0026f0:	4770      	bx	lr
	  return FALSE;
1a0026f2:	2000      	movs	r0, #0
}
1a0026f4:	4770      	bx	lr

1a0026f6 <gpioRead>:
}


bool_t gpioRead( gpioMap_t pin )
{
   if( pin == VCC ){
1a0026f6:	f110 0f02 	cmn.w	r0, #2
1a0026fa:	d02c      	beq.n	1a002756 <gpioRead+0x60>
      return TRUE;
   }
   if( pin == GND ){
1a0026fc:	f1b0 3fff 	cmp.w	r0, #4294967295
1a002700:	d02b      	beq.n	1a00275a <gpioRead+0x64>
{
1a002702:	b500      	push	{lr}
1a002704:	b085      	sub	sp, #20
      return FALSE;
   }

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a002706:	2300      	movs	r3, #0
1a002708:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a00270c:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a002710:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a002714:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a002718:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinInit( pin, &pinNamePort, &pinNamePin, &func,
1a00271c:	f10d 030b 	add.w	r3, sp, #11
1a002720:	9301      	str	r3, [sp, #4]
1a002722:	ab03      	add	r3, sp, #12
1a002724:	9300      	str	r3, [sp, #0]
1a002726:	f10d 030d 	add.w	r3, sp, #13
1a00272a:	f10d 020e 	add.w	r2, sp, #14
1a00272e:	f10d 010f 	add.w	r1, sp, #15
1a002732:	f7ff febb 	bl	1a0024ac <gpioObtainPinInit>
                      &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a002736:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a00273a:	f89d 200b 	ldrb.w	r2, [sp, #11]
	return (bool) pGPIO->B[port][pin];
1a00273e:	015b      	lsls	r3, r3, #5
1a002740:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a002744:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a002748:	5c98      	ldrb	r0, [r3, r2]
1a00274a:	3000      	adds	r0, #0
1a00274c:	bf18      	it	ne
1a00274e:	2001      	movne	r0, #1

   return ret_val;
}
1a002750:	b005      	add	sp, #20
1a002752:	f85d fb04 	ldr.w	pc, [sp], #4
      return TRUE;
1a002756:	2001      	movs	r0, #1
1a002758:	4770      	bx	lr
      return FALSE;
1a00275a:	2000      	movs	r0, #0
}
1a00275c:	4770      	bx	lr
1a00275e:	Address 0x1a00275e is out of bounds.


1a002760 <i2cInit>:

/*==================[external functions definition]==========================*/

bool_t i2cInit( i2cMap_t i2cNumber, uint32_t clockRateHz )
{
   if( i2cNumber != I2C0 ) {
1a002760:	b108      	cbz	r0, 1a002766 <i2cInit+0x6>
      return FALSE;
1a002762:	2000      	movs	r0, #0
   // Configuracion para que los eventos se resuelvan por polliong
   // (la otra opcion es por interrupcion)
   Chip_I2C_SetMasterEventHandler( i2cNumber, Chip_I2C_EventHandlerPolling );

   return TRUE;
}
1a002764:	4770      	bx	lr
{
1a002766:	b538      	push	{r3, r4, r5, lr}
1a002768:	4604      	mov	r4, r0
1a00276a:	460d      	mov	r5, r1
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a00276c:	4b08      	ldr	r3, [pc, #32]	; (1a002790 <i2cInit+0x30>)
1a00276e:	f640 0208 	movw	r2, #2056	; 0x808
1a002772:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_Init( i2cNumber );
1a002776:	f7ff f8a1 	bl	1a0018bc <Chip_I2C_Init>
   Chip_I2C_SetClockRate( i2cNumber, clockRateHz );
1a00277a:	4629      	mov	r1, r5
1a00277c:	4620      	mov	r0, r4
1a00277e:	f7ff f8af 	bl	1a0018e0 <Chip_I2C_SetClockRate>
   Chip_I2C_SetMasterEventHandler( i2cNumber, Chip_I2C_EventHandlerPolling );
1a002782:	4904      	ldr	r1, [pc, #16]	; (1a002794 <i2cInit+0x34>)
1a002784:	4620      	mov	r0, r4
1a002786:	f7ff f8c7 	bl	1a001918 <Chip_I2C_SetMasterEventHandler>
   return TRUE;
1a00278a:	2001      	movs	r0, #1
}
1a00278c:	bd38      	pop	{r3, r4, r5, pc}
1a00278e:	bf00      	nop
1a002790:	40086000 	.word	0x40086000
1a002794:	1a001991 	.word	0x1a001991

1a002798 <i2cWrite>:
                 uint8_t  i2cSlaveAddress,
                 uint8_t* transmitDataBuffer,
                 uint16_t transmitDataBufferSize,
                 bool_t   sendWriteStop )
{
   if( i2cNumber != I2C0 ) {
1a002798:	b108      	cbz	r0, 1a00279e <i2cWrite+0x6>
      return FALSE;
1a00279a:	2000      	movs	r0, #0
   //    }
   // }
   // END - TEST I2C Response -----------------------

   return TRUE;
}
1a00279c:	4770      	bx	lr
{
1a00279e:	b500      	push	{lr}
1a0027a0:	b085      	sub	sp, #20
   i2cData.slaveAddr = i2cSlaveAddress;
1a0027a2:	f88d 1000 	strb.w	r1, [sp]
   i2cData.options   = 0;
1a0027a6:	2100      	movs	r1, #0
1a0027a8:	f88d 1001 	strb.w	r1, [sp, #1]
   i2cData.status    = 0;
1a0027ac:	f8ad 1002 	strh.w	r1, [sp, #2]
   i2cData.txBuff    = transmitDataBuffer;
1a0027b0:	9202      	str	r2, [sp, #8]
   i2cData.txSz      = transmitDataBufferSize;
1a0027b2:	f8ad 3004 	strh.w	r3, [sp, #4]
   i2cData.rxBuff    = 0;
1a0027b6:	9103      	str	r1, [sp, #12]
   i2cData.rxSz      = 0;
1a0027b8:	f8ad 1006 	strh.w	r1, [sp, #6]
   if( Chip_I2CM_XferBlocking( LPC_I2C0, &i2cData ) == 0 ) {
1a0027bc:	4669      	mov	r1, sp
1a0027be:	4805      	ldr	r0, [pc, #20]	; (1a0027d4 <i2cWrite+0x3c>)
1a0027c0:	f7ff f9ee 	bl	1a001ba0 <Chip_I2CM_XferBlocking>
1a0027c4:	b118      	cbz	r0, 1a0027ce <i2cWrite+0x36>
   return TRUE;
1a0027c6:	2001      	movs	r0, #1
}
1a0027c8:	b005      	add	sp, #20
1a0027ca:	f85d fb04 	ldr.w	pc, [sp], #4
      return FALSE;
1a0027ce:	2000      	movs	r0, #0
1a0027d0:	e7fa      	b.n	1a0027c8 <i2cWrite+0x30>
1a0027d2:	bf00      	nop
1a0027d4:	400a1000 	.word	0x400a1000

1a0027d8 <tickRead>:
   #ifdef USE_FREERTOS
      return xTaskGetTickCount();
   #else
      return tickCounter;
   #endif
}
1a0027d8:	4b01      	ldr	r3, [pc, #4]	; (1a0027e0 <tickRead+0x8>)
1a0027da:	e9d3 0100 	ldrd	r0, r1, [r3]
1a0027de:	4770      	bx	lr
1a0027e0:	100000f0 	.word	0x100000f0

1a0027e4 <tickCallbackSet>:
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickCallbackSet() in a program with freeRTOS has no effect\r\n" );
      return 0;
   #else
      bool_t retVal = TRUE;
      if( tickCallback != NULL ) {
1a0027e4:	b130      	cbz	r0, 1a0027f4 <tickCallbackSet+0x10>
         tickHookFunction = tickCallback;
1a0027e6:	4a05      	ldr	r2, [pc, #20]	; (1a0027fc <tickCallbackSet+0x18>)
1a0027e8:	6010      	str	r0, [r2, #0]
      bool_t retVal = TRUE;
1a0027ea:	2001      	movs	r0, #1
      } else {
         retVal = FALSE;
      }
      if( tickCallbackParams != NULL ) {
1a0027ec:	b121      	cbz	r1, 1a0027f8 <tickCallbackSet+0x14>
         callBackFuncParams = tickCallbackParams;
1a0027ee:	4b04      	ldr	r3, [pc, #16]	; (1a002800 <tickCallbackSet+0x1c>)
1a0027f0:	6019      	str	r1, [r3, #0]
1a0027f2:	4770      	bx	lr
         retVal = FALSE;
1a0027f4:	2000      	movs	r0, #0
1a0027f6:	e7f9      	b.n	1a0027ec <tickCallbackSet+0x8>
      } else {
         retVal &= FALSE;
1a0027f8:	2000      	movs	r0, #0
      }
      return retVal;
   #endif
}
1a0027fa:	4770      	bx	lr
1a0027fc:	100000f8 	.word	0x100000f8
1a002800:	100000ec 	.word	0x100000ec

1a002804 <tickPowerSet>:
void tickPowerSet( bool_t power )
{
   #ifdef USE_FREERTOS
      uartWriteString( UART_USB, "Use of tickPowerSet() in a program with freeRTOS has no effect\r\n" );
   #else
      if( power ) {
1a002804:	b118      	cbz	r0, 1a00280e <tickPowerSet+0xa>
         // Enable SysTick IRQ and SysTick Timer
         SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
1a002806:	4b04      	ldr	r3, [pc, #16]	; (1a002818 <tickPowerSet+0x14>)
1a002808:	2207      	movs	r2, #7
1a00280a:	601a      	str	r2, [r3, #0]
1a00280c:	4770      	bx	lr
                         SysTick_CTRL_TICKINT_Msk   |
                         SysTick_CTRL_ENABLE_Msk;
      } else {
         // Disable SysTick IRQ and SysTick Timer
         SysTick->CTRL = 0x0000000;
1a00280e:	4b02      	ldr	r3, [pc, #8]	; (1a002818 <tickPowerSet+0x14>)
1a002810:	2200      	movs	r2, #0
1a002812:	601a      	str	r2, [r3, #0]
      }
   #endif
}
1a002814:	4770      	bx	lr
1a002816:	bf00      	nop
1a002818:	e000e010 	.word	0xe000e010

1a00281c <tickInit>:
{
1a00281c:	b538      	push	{r3, r4, r5, lr}
      if( tickRateMSvalue == 0 ) {
1a00281e:	ea50 0401 	orrs.w	r4, r0, r1
1a002822:	d02a      	beq.n	1a00287a <tickInit+0x5e>
         if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ) {
1a002824:	f110 32ff 	adds.w	r2, r0, #4294967295
1a002828:	f141 33ff 	adc.w	r3, r1, #4294967295
1a00282c:	2b00      	cmp	r3, #0
1a00282e:	bf08      	it	eq
1a002830:	2a32      	cmpeq	r2, #50	; 0x32
1a002832:	d227      	bcs.n	1a002884 <tickInit+0x68>
            tickRateMS = tickRateMSvalue;
1a002834:	4b14      	ldr	r3, [pc, #80]	; (1a002888 <tickInit+0x6c>)
1a002836:	e9c3 0100 	strd	r0, r1, [r3]
            SysTick_Config( SystemCoreClock * tickRateMSvalue / 1000 );
1a00283a:	4b14      	ldr	r3, [pc, #80]	; (1a00288c <tickInit+0x70>)
1a00283c:	681b      	ldr	r3, [r3, #0]
1a00283e:	fba3 4500 	umull	r4, r5, r3, r0
1a002842:	fb03 5501 	mla	r5, r3, r1, r5
1a002846:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a00284a:	2300      	movs	r3, #0
1a00284c:	4620      	mov	r0, r4
1a00284e:	4629      	mov	r1, r5
1a002850:	f001 f816 	bl	1a003880 <__aeabi_uldivmod>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
1a002854:	3801      	subs	r0, #1
1a002856:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a00285a:	d209      	bcs.n	1a002870 <tickInit+0x54>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
1a00285c:	4b0c      	ldr	r3, [pc, #48]	; (1a002890 <tickInit+0x74>)
1a00285e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1a002860:	4a0c      	ldr	r2, [pc, #48]	; (1a002894 <tickInit+0x78>)
1a002862:	21e0      	movs	r1, #224	; 0xe0
1a002864:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
1a002868:	2200      	movs	r2, #0
1a00286a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a00286c:	2207      	movs	r2, #7
1a00286e:	601a      	str	r2, [r3, #0]
            tickPowerSet( ON );
1a002870:	2001      	movs	r0, #1
1a002872:	f7ff ffc7 	bl	1a002804 <tickPowerSet>
      bool_t ret_val = 1;
1a002876:	2001      	movs	r0, #1
}
1a002878:	bd38      	pop	{r3, r4, r5, pc}
         tickPowerSet( OFF );
1a00287a:	2000      	movs	r0, #0
1a00287c:	f7ff ffc2 	bl	1a002804 <tickPowerSet>
         ret_val = 0;
1a002880:	2000      	movs	r0, #0
1a002882:	e7f9      	b.n	1a002878 <tickInit+0x5c>
            ret_val = 0;
1a002884:	2000      	movs	r0, #0
1a002886:	e7f7      	b.n	1a002878 <tickInit+0x5c>
1a002888:	10000040 	.word	0x10000040
1a00288c:	100002fc 	.word	0x100002fc
1a002890:	e000e010 	.word	0xe000e010
1a002894:	e000ed00 	.word	0xe000ed00

1a002898 <SysTick_Handler>:

//__attribute__ ((section(".after_vectors")))

// SysTick Timer ISR Handler
void tickerCallback( void )   // Before SysTick_Handler
{
1a002898:	b508      	push	{r3, lr}
   // Increment Tick counters
   tickCounter++;
1a00289a:	4a07      	ldr	r2, [pc, #28]	; (1a0028b8 <SysTick_Handler+0x20>)
1a00289c:	6813      	ldr	r3, [r2, #0]
1a00289e:	6851      	ldr	r1, [r2, #4]
1a0028a0:	3301      	adds	r3, #1
1a0028a2:	f141 0100 	adc.w	r1, r1, #0
1a0028a6:	6013      	str	r3, [r2, #0]
1a0028a8:	6051      	str	r1, [r2, #4]
   // Execute Tick Hook function if pointer is not NULL
   if( (tickHookFunction != NULL) ) {
1a0028aa:	4b04      	ldr	r3, [pc, #16]	; (1a0028bc <SysTick_Handler+0x24>)
1a0028ac:	681b      	ldr	r3, [r3, #0]
1a0028ae:	b113      	cbz	r3, 1a0028b6 <SysTick_Handler+0x1e>
      (* tickHookFunction )( callBackFuncParams );
1a0028b0:	4a03      	ldr	r2, [pc, #12]	; (1a0028c0 <SysTick_Handler+0x28>)
1a0028b2:	6810      	ldr	r0, [r2, #0]
1a0028b4:	4798      	blx	r3
   }
}
1a0028b6:	bd08      	pop	{r3, pc}
1a0028b8:	100000f0 	.word	0x100000f0
1a0028bc:	100000f8 	.word	0x100000f8
1a0028c0:	100000ec 	.word	0x100000ec

1a0028c4 <uartInit>:

//-------------------------------------------------------------

// UART Initialization
void uartInit( uartMap_t uart, uint32_t baudRate )
{
1a0028c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0028c8:	4680      	mov	r8, r0
1a0028ca:	4689      	mov	r9, r1
   // Initialize UART
   Chip_UART_Init( lpcUarts[uart].uartAddr );
1a0028cc:	4c19      	ldr	r4, [pc, #100]	; (1a002934 <uartInit+0x70>)
1a0028ce:	0045      	lsls	r5, r0, #1
1a0028d0:	182a      	adds	r2, r5, r0
1a0028d2:	0093      	lsls	r3, r2, #2
1a0028d4:	18e6      	adds	r6, r4, r3
1a0028d6:	58e7      	ldr	r7, [r4, r3]
1a0028d8:	4638      	mov	r0, r7
1a0028da:	f7ff fd05 	bl	1a0022e8 <Chip_UART_Init>
   // Set Baud rate
   Chip_UART_SetBaud( lpcUarts[uart].uartAddr, baudRate );
1a0028de:	4649      	mov	r1, r9
1a0028e0:	4638      	mov	r0, r7
1a0028e2:	f7ff fd2b 	bl	1a00233c <Chip_UART_SetBaud>
	pUART->FCR = fcr;
1a0028e6:	2307      	movs	r3, #7
1a0028e8:	60bb      	str	r3, [r7, #8]
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a0028ea:	683b      	ldr	r3, [r7, #0]
    pUART->TER2 = UART_TER2_TXEN;
1a0028ec:	2301      	movs	r3, #1
1a0028ee:	65fb      	str	r3, [r7, #92]	; 0x5c
   
   // Enable UART Transmission
   Chip_UART_TXEnable( lpcUarts[uart].uartAddr );
   
   // Configure SCU UARTn_TXD pin
   Chip_SCU_PinMux( lpcUarts[uart].txPin.lpcScuPort,
1a0028f0:	7930      	ldrb	r0, [r6, #4]
1a0028f2:	7973      	ldrb	r3, [r6, #5]
1a0028f4:	79b2      	ldrb	r2, [r6, #6]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0028f6:	f042 0218 	orr.w	r2, r2, #24
1a0028fa:	490f      	ldr	r1, [pc, #60]	; (1a002938 <uartInit+0x74>)
1a0028fc:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a002900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].txPin.lpcScuPin,
                    MD_PDN,
                    lpcUarts[uart].txPin.lpcScuFunc );
                    
   // Configure SCU UARTn_RXD pin
   Chip_SCU_PinMux( lpcUarts[uart].rxPin.lpcScuPort,
1a002904:	79f0      	ldrb	r0, [r6, #7]
1a002906:	7a33      	ldrb	r3, [r6, #8]
1a002908:	7a72      	ldrb	r2, [r6, #9]
1a00290a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00290e:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a002912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    lpcUarts[uart].rxPin.lpcScuPin,
                    MD_PLN | MD_EZI | MD_ZI,
                    lpcUarts[uart].rxPin.lpcScuFunc );

   // Specific configurations for RS485
   if( uart == UART_485 ) {
1a002916:	f1b8 0f01 	cmp.w	r8, #1
1a00291a:	d001      	beq.n	1a002920 <uartInit+0x5c>
      Chip_SCU_PinMux( lpcUart485DirPin.lpcScuPort,
                       lpcUart485DirPin.lpcScuPin,
                       MD_PDN,
                       lpcUart485DirPin.lpcScuFunc );
   }
}
1a00291c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 * @note	Use an Or'ed value of UART_RS485CTRL_* definitions with this
 *			call to set specific options.
 */
STATIC INLINE void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
	pUART->RS485CTRL |= ctrl;
1a002920:	4a06      	ldr	r2, [pc, #24]	; (1a00293c <uartInit+0x78>)
1a002922:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a002924:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a002928:	64d3      	str	r3, [r2, #76]	; 0x4c
1a00292a:	221a      	movs	r2, #26
1a00292c:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a002930:	e7f4      	b.n	1a00291c <uartInit+0x58>
1a002932:	bf00      	nop
1a002934:	1a004e7c 	.word	0x1a004e7c
1a002938:	40086000 	.word	0x40086000
1a00293c:	40081000 	.word	0x40081000

1a002940 <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a002940:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a002942:	4b04      	ldr	r3, [pc, #16]	; (1a002954 <USB0_IRQHandler+0x14>)
1a002944:	681b      	ldr	r3, [r3, #0]
1a002946:	681b      	ldr	r3, [r3, #0]
1a002948:	68db      	ldr	r3, [r3, #12]
1a00294a:	4a03      	ldr	r2, [pc, #12]	; (1a002958 <USB0_IRQHandler+0x18>)
1a00294c:	6810      	ldr	r0, [r2, #0]
1a00294e:	4798      	blx	r3
}
1a002950:	bd08      	pop	{r3, pc}
1a002952:	bf00      	nop
1a002954:	10000300 	.word	0x10000300
1a002958:	100000fc 	.word	0x100000fc

1a00295c <boardInit>:

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardInit(void)
{
1a00295c:	b508      	push	{r3, lr}
   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate();
1a00295e:	f7ff f9dd 	bl	1a001d1c <SystemCoreClockUpdate>

   cyclesCounterInit( SystemCoreClock );
1a002962:	4b1a      	ldr	r3, [pc, #104]	; (1a0029cc <boardInit+0x70>)
1a002964:	6818      	ldr	r0, [r3, #0]
1a002966:	f7ff fd93 	bl	1a002490 <cyclesCounterInit>

   // Inicializar el conteo de Ticks con resolucion de 1ms (si no se usa freeRTOS)
   #ifndef USE_FREERTOS
      tickInit( 1 );
1a00296a:	2001      	movs	r0, #1
1a00296c:	2100      	movs	r1, #0
1a00296e:	f7ff ff55 	bl	1a00281c <tickInit>
      //#error CIAA-NXP

   #elif BOARD==edu_ciaa_nxp

      // Inicializar GPIOs
      gpioInit( 0, GPIO_ENABLE );
1a002972:	2105      	movs	r1, #5
1a002974:	2000      	movs	r0, #0
1a002976:	f7ff fdb3 	bl	1a0024e0 <gpioInit>

      // Configuracion de pines de entrada para Teclas de la EDU-CIAA-NXP
      gpioInit( TEC1, GPIO_INPUT );
1a00297a:	2100      	movs	r1, #0
1a00297c:	2024      	movs	r0, #36	; 0x24
1a00297e:	f7ff fdaf 	bl	1a0024e0 <gpioInit>
      gpioInit( TEC2, GPIO_INPUT );
1a002982:	2100      	movs	r1, #0
1a002984:	2025      	movs	r0, #37	; 0x25
1a002986:	f7ff fdab 	bl	1a0024e0 <gpioInit>
      gpioInit( TEC3, GPIO_INPUT );
1a00298a:	2100      	movs	r1, #0
1a00298c:	2026      	movs	r0, #38	; 0x26
1a00298e:	f7ff fda7 	bl	1a0024e0 <gpioInit>
      gpioInit( TEC4, GPIO_INPUT );
1a002992:	2100      	movs	r1, #0
1a002994:	2027      	movs	r0, #39	; 0x27
1a002996:	f7ff fda3 	bl	1a0024e0 <gpioInit>

      // Configuracion de pines de salida para Leds de la EDU-CIAA-NXP
      gpioInit( LEDR, GPIO_OUTPUT );
1a00299a:	2101      	movs	r1, #1
1a00299c:	2028      	movs	r0, #40	; 0x28
1a00299e:	f7ff fd9f 	bl	1a0024e0 <gpioInit>
      gpioInit( LEDG, GPIO_OUTPUT );
1a0029a2:	2101      	movs	r1, #1
1a0029a4:	2029      	movs	r0, #41	; 0x29
1a0029a6:	f7ff fd9b 	bl	1a0024e0 <gpioInit>
      gpioInit( LEDB, GPIO_OUTPUT );
1a0029aa:	2101      	movs	r1, #1
1a0029ac:	202a      	movs	r0, #42	; 0x2a
1a0029ae:	f7ff fd97 	bl	1a0024e0 <gpioInit>
      gpioInit( LED1, GPIO_OUTPUT );
1a0029b2:	2101      	movs	r1, #1
1a0029b4:	202b      	movs	r0, #43	; 0x2b
1a0029b6:	f7ff fd93 	bl	1a0024e0 <gpioInit>
      gpioInit( LED2, GPIO_OUTPUT );
1a0029ba:	2101      	movs	r1, #1
1a0029bc:	202c      	movs	r0, #44	; 0x2c
1a0029be:	f7ff fd8f 	bl	1a0024e0 <gpioInit>
      gpioInit( LED3, GPIO_OUTPUT );
1a0029c2:	2101      	movs	r1, #1
1a0029c4:	202d      	movs	r0, #45	; 0x2d
1a0029c6:	f7ff fd8b 	bl	1a0024e0 <gpioInit>
   #else
      #error BOARD compile variable must be defined

   #endif

}
1a0029ca:	bd08      	pop	{r3, pc}
1a0029cc:	100002fc 	.word	0x100002fc

1a0029d0 <delayInaccurateMs>:
/*==================[external functions definition]==========================*/

/* ---- Inaccurate Blocking Delay ---- */

void delayInaccurateMs(tick_t delay_ms)
{
1a0029d0:	b4f0      	push	{r4, r5, r6, r7}
1a0029d2:	b084      	sub	sp, #16
   volatile tick_t i;
   volatile tick_t delay;
   delay = INACCURATE_TO_MS * delay_ms;
1a0029d4:	ea4f 0c81 	mov.w	ip, r1, lsl #2
1a0029d8:	0083      	lsls	r3, r0, #2
1a0029da:	ea4c 7290 	orr.w	r2, ip, r0, lsr #30
1a0029de:	181b      	adds	r3, r3, r0
1a0029e0:	eb41 0202 	adc.w	r2, r1, r2
1a0029e4:	0211      	lsls	r1, r2, #8
1a0029e6:	ea41 6113 	orr.w	r1, r1, r3, lsr #24
1a0029ea:	0218      	lsls	r0, r3, #8
1a0029ec:	1ac6      	subs	r6, r0, r3
1a0029ee:	eb61 0702 	sbc.w	r7, r1, r2
1a0029f2:	013b      	lsls	r3, r7, #4
1a0029f4:	ea43 7316 	orr.w	r3, r3, r6, lsr #28
1a0029f8:	0132      	lsls	r2, r6, #4
1a0029fa:	4616      	mov	r6, r2
1a0029fc:	461f      	mov	r7, r3
1a0029fe:	e9cd 6700 	strd	r6, r7, [sp]
   for( i=delay; i>0; i-- );
1a002a02:	e9dd 2300 	ldrd	r2, r3, [sp]
1a002a06:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a002a0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a002a0e:	4313      	orrs	r3, r2
1a002a10:	d008      	beq.n	1a002a24 <delayInaccurateMs+0x54>
1a002a12:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a002a16:	f112 34ff 	adds.w	r4, r2, #4294967295
1a002a1a:	f143 35ff 	adc.w	r5, r3, #4294967295
1a002a1e:	e9cd 4502 	strd	r4, r5, [sp, #8]
1a002a22:	e7f2      	b.n	1a002a0a <delayInaccurateMs+0x3a>
}
1a002a24:	b004      	add	sp, #16
1a002a26:	bcf0      	pop	{r4, r5, r6, r7}
1a002a28:	4770      	bx	lr

1a002a2a <delayInaccurateUs>:

void delayInaccurateUs( tick_t delay_us )
{
1a002a2a:	b530      	push	{r4, r5, lr}
1a002a2c:	b085      	sub	sp, #20
   volatile tick_t i;
   volatile tick_t delay;
   delay = (INACCURATE_TO_US_x10 * delay_us) / 10;
1a002a2e:	1803      	adds	r3, r0, r0
1a002a30:	eb41 0201 	adc.w	r2, r1, r1
1a002a34:	1818      	adds	r0, r3, r0
1a002a36:	eb42 0101 	adc.w	r1, r2, r1
1a002a3a:	010b      	lsls	r3, r1, #4
1a002a3c:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
1a002a40:	0102      	lsls	r2, r0, #4
1a002a42:	1880      	adds	r0, r0, r2
1a002a44:	eb43 0101 	adc.w	r1, r3, r1
1a002a48:	008b      	lsls	r3, r1, #2
1a002a4a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
1a002a4e:	0082      	lsls	r2, r0, #2
1a002a50:	4610      	mov	r0, r2
1a002a52:	4619      	mov	r1, r3
1a002a54:	220a      	movs	r2, #10
1a002a56:	2300      	movs	r3, #0
1a002a58:	f000 ff12 	bl	1a003880 <__aeabi_uldivmod>
1a002a5c:	e9cd 0100 	strd	r0, r1, [sp]
   for( i=delay; i>0; i-- );
1a002a60:	e9dd 2300 	ldrd	r2, r3, [sp]
1a002a64:	e9cd 2302 	strd	r2, r3, [sp, #8]
1a002a68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a002a6c:	4313      	orrs	r3, r2
1a002a6e:	d008      	beq.n	1a002a82 <delayInaccurateUs+0x58>
1a002a70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a002a74:	f112 34ff 	adds.w	r4, r2, #4294967295
1a002a78:	f143 35ff 	adc.w	r5, r3, #4294967295
1a002a7c:	e9cd 4502 	strd	r4, r5, [sp, #8]
1a002a80:	e7f2      	b.n	1a002a68 <delayInaccurateUs+0x3e>
}
1a002a82:	b005      	add	sp, #20
1a002a84:	bd30      	pop	{r4, r5, pc}
1a002a86:	Address 0x1a002a86 is out of bounds.


1a002a88 <delay>:
/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay( tick_t duration_ms )
{
1a002a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a002a8c:	4680      	mov	r8, r0
1a002a8e:	4689      	mov	r9, r1
   tick_t startTime = tickRead();
1a002a90:	f7ff fea2 	bl	1a0027d8 <tickRead>
1a002a94:	4606      	mov	r6, r0
1a002a96:	460f      	mov	r7, r1
   while ( (tick_t)(tickRead() - startTime) < duration_ms/tickRateMS );
1a002a98:	f7ff fe9e 	bl	1a0027d8 <tickRead>
1a002a9c:	1b84      	subs	r4, r0, r6
1a002a9e:	eb61 0507 	sbc.w	r5, r1, r7
1a002aa2:	4b06      	ldr	r3, [pc, #24]	; (1a002abc <delay+0x34>)
1a002aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002aa8:	4640      	mov	r0, r8
1a002aaa:	4649      	mov	r1, r9
1a002aac:	f000 fee8 	bl	1a003880 <__aeabi_uldivmod>
1a002ab0:	428d      	cmp	r5, r1
1a002ab2:	bf08      	it	eq
1a002ab4:	4284      	cmpeq	r4, r0
1a002ab6:	d3ef      	bcc.n	1a002a98 <delay+0x10>
}
1a002ab8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a002abc:	10000040 	.word	0x10000040

1a002ac0 <pcf8574TGpioPortWrite>:
   pcf8574TGpioPortDirections = directions;
   i2cWrite( I2C0, pcf8574TI2cAddress, &directions, 1, TRUE );
}

static void pcf8574TGpioPortWrite( uint8_t portValue )
{
1a002ac0:	b500      	push	{lr}
1a002ac2:	b085      	sub	sp, #20
   pcf8574TGpioPortValue = portValue;
1a002ac4:	4b09      	ldr	r3, [pc, #36]	; (1a002aec <pcf8574TGpioPortWrite+0x2c>)
1a002ac6:	7018      	strb	r0, [r3, #0]
   // Or with pcf8574TGpioPortDirections to keep pins initialized as inputs
   uint8_t transmitDataBuffer = portValue | pcf8574TGpioPortDirections;
1a002ac8:	4b09      	ldr	r3, [pc, #36]	; (1a002af0 <pcf8574TGpioPortWrite+0x30>)
1a002aca:	781b      	ldrb	r3, [r3, #0]
1a002acc:	4318      	orrs	r0, r3
1a002ace:	f88d 000f 	strb.w	r0, [sp, #15]
   i2cWrite( I2C0, pcf8574TI2cAddress, &transmitDataBuffer, 1, TRUE );
1a002ad2:	2301      	movs	r3, #1
1a002ad4:	9300      	str	r3, [sp, #0]
1a002ad6:	f10d 020f 	add.w	r2, sp, #15
1a002ada:	4906      	ldr	r1, [pc, #24]	; (1a002af4 <pcf8574TGpioPortWrite+0x34>)
1a002adc:	7809      	ldrb	r1, [r1, #0]
1a002ade:	2000      	movs	r0, #0
1a002ae0:	f7ff fe5a 	bl	1a002798 <i2cWrite>
}
1a002ae4:	b005      	add	sp, #20
1a002ae6:	f85d fb04 	ldr.w	pc, [sp], #4
1a002aea:	bf00      	nop
1a002aec:	1000010b 	.word	0x1000010b
1a002af0:	1000010a 	.word	0x1000010a
1a002af4:	10000048 	.word	0x10000048

1a002af8 <pcf8574TGpioWrite>:
{
   return pcf8574TGpioPortRead() & (1<<pin);
}

static void pcf8574TGpioWrite( pcf8574T_gpio_t pin, bool_t value )
{
1a002af8:	b508      	push	{r3, lr}
   uint8_t portValue = pcf8574TGpioPortValue;
1a002afa:	4b08      	ldr	r3, [pc, #32]	; (1a002b1c <pcf8574TGpioWrite+0x24>)
1a002afc:	781b      	ldrb	r3, [r3, #0]
   if( value ) {
1a002afe:	b139      	cbz	r1, 1a002b10 <pcf8574TGpioWrite+0x18>
      portValue |= (1<<pin);
1a002b00:	2201      	movs	r2, #1
1a002b02:	fa02 f000 	lsl.w	r0, r2, r0
1a002b06:	4303      	orrs	r3, r0
1a002b08:	b2d8      	uxtb	r0, r3
   } else {
      portValue &= ~(1<<pin);
   }
   pcf8574TGpioPortWrite( portValue );
1a002b0a:	f7ff ffd9 	bl	1a002ac0 <pcf8574TGpioPortWrite>
}
1a002b0e:	bd08      	pop	{r3, pc}
      portValue &= ~(1<<pin);
1a002b10:	2101      	movs	r1, #1
1a002b12:	fa01 f000 	lsl.w	r0, r1, r0
1a002b16:	ea23 0000 	bic.w	r0, r3, r0
1a002b1a:	e7f6      	b.n	1a002b0a <pcf8574TGpioWrite+0x12>
1a002b1c:	1000010b 	.word	0x1000010b

1a002b20 <lcdPinSet>:



static void lcdPinSet( uint8_t pin, bool_t status )
{
1a002b20:	b508      	push	{r3, lr}
   pcf8574TGpioWrite( pin, status );
1a002b22:	f7ff ffe9 	bl	1a002af8 <pcf8574TGpioWrite>
}
1a002b26:	bd08      	pop	{r3, pc}

1a002b28 <lcdSendNibble>:
   lcdPinSet( LCD_HD44780_EN, OFF );      // EN = 0 for H-to-L pulse
   //lcdDelay_us(50); // commands need > 37us to settle
}

static void lcdSendNibble( uint8_t nibble )
{
1a002b28:	b510      	push	{r4, lr}
1a002b2a:	4604      	mov	r4, r0
   lcdPinSet( LCD_HD44780_D7, ( nibble & 0x80 ) );
1a002b2c:	f000 0180 	and.w	r1, r0, #128	; 0x80
1a002b30:	2007      	movs	r0, #7
1a002b32:	f7ff fff5 	bl	1a002b20 <lcdPinSet>
   lcdPinSet( LCD_HD44780_D6, ( nibble & 0x40 ) );
1a002b36:	f004 0140 	and.w	r1, r4, #64	; 0x40
1a002b3a:	2006      	movs	r0, #6
1a002b3c:	f7ff fff0 	bl	1a002b20 <lcdPinSet>
   lcdPinSet( LCD_HD44780_D5, ( nibble & 0x20 ) );
1a002b40:	f004 0120 	and.w	r1, r4, #32
1a002b44:	2005      	movs	r0, #5
1a002b46:	f7ff ffeb 	bl	1a002b20 <lcdPinSet>
   lcdPinSet( LCD_HD44780_D4, ( nibble & 0x10 ) );
1a002b4a:	f004 0110 	and.w	r1, r4, #16
1a002b4e:	2004      	movs	r0, #4
1a002b50:	f7ff ffe6 	bl	1a002b20 <lcdPinSet>
}
1a002b54:	bd10      	pop	{r4, pc}

1a002b56 <lcdEnablePulse>:
{
1a002b56:	b508      	push	{r3, lr}
   lcdPinSet( LCD_HD44780_EN, ON );       // EN = 1 for H-to-L pulse
1a002b58:	2101      	movs	r1, #1
1a002b5a:	2002      	movs	r0, #2
1a002b5c:	f7ff ffe0 	bl	1a002b20 <lcdPinSet>
   lcdDelay_us( LCD_EN_PULSE_WAIT_US );   // Wait to make EN wider //lcdDelay_us(1);
1a002b60:	2019      	movs	r0, #25
1a002b62:	2100      	movs	r1, #0
1a002b64:	f7ff ff61 	bl	1a002a2a <delayInaccurateUs>
   lcdPinSet( LCD_HD44780_EN, OFF );      // EN = 0 for H-to-L pulse
1a002b68:	2100      	movs	r1, #0
1a002b6a:	2002      	movs	r0, #2
1a002b6c:	f7ff ffd8 	bl	1a002b20 <lcdPinSet>
}
1a002b70:	bd08      	pop	{r3, pc}
1a002b72:	Address 0x1a002b72 is out of bounds.


1a002b74 <pcf8574TGpioPortInit>:
{
1a002b74:	b500      	push	{lr}
1a002b76:	b085      	sub	sp, #20
1a002b78:	f88d 000f 	strb.w	r0, [sp, #15]
   pcf8574TGpioPortDirections = directions;
1a002b7c:	4b06      	ldr	r3, [pc, #24]	; (1a002b98 <pcf8574TGpioPortInit+0x24>)
1a002b7e:	7018      	strb	r0, [r3, #0]
   i2cWrite( I2C0, pcf8574TI2cAddress, &directions, 1, TRUE );
1a002b80:	2301      	movs	r3, #1
1a002b82:	9300      	str	r3, [sp, #0]
1a002b84:	f10d 020f 	add.w	r2, sp, #15
1a002b88:	4904      	ldr	r1, [pc, #16]	; (1a002b9c <pcf8574TGpioPortInit+0x28>)
1a002b8a:	7809      	ldrb	r1, [r1, #0]
1a002b8c:	2000      	movs	r0, #0
1a002b8e:	f7ff fe03 	bl	1a002798 <i2cWrite>
}
1a002b92:	b005      	add	sp, #20
1a002b94:	f85d fb04 	ldr.w	pc, [sp], #4
1a002b98:	1000010a 	.word	0x1000010a
1a002b9c:	10000048 	.word	0x10000048

1a002ba0 <pcf8574TInit>:
{
1a002ba0:	b508      	push	{r3, lr}
   pcf8574TI2cAddress = i2cAddress;
1a002ba2:	4b04      	ldr	r3, [pc, #16]	; (1a002bb4 <pcf8574TInit+0x14>)
1a002ba4:	7019      	strb	r1, [r3, #0]
   pcf8574TGpioPortInit( 0x00 ); // Init all GPIOs as outputs
1a002ba6:	2000      	movs	r0, #0
1a002ba8:	f7ff ffe4 	bl	1a002b74 <pcf8574TGpioPortInit>
   pcf8574TGpioPortWrite( 0x00 ); // Init all as zeros
1a002bac:	2000      	movs	r0, #0
1a002bae:	f7ff ff87 	bl	1a002ac0 <pcf8574TGpioPortWrite>
}
1a002bb2:	bd08      	pop	{r3, pc}
1a002bb4:	10000048 	.word	0x10000048

1a002bb8 <lcdCommand>:

/*==================[definiciones de funciones externas]=====================*/

void lcdCommand( uint8_t cmd )
{
1a002bb8:	b510      	push	{r4, lr}
1a002bba:	4604      	mov	r4, r0
   lcdSendNibble( cmd & 0xF0 );          // Send high nibble to D7-D4
1a002bbc:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a002bc0:	f7ff ffb2 	bl	1a002b28 <lcdSendNibble>

   lcdPinSet( LCD_HD44780_RS, OFF );   // RS = 0 for command
1a002bc4:	2100      	movs	r1, #0
1a002bc6:	4608      	mov	r0, r1
1a002bc8:	f7ff ffaa 	bl	1a002b20 <lcdPinSet>
   lcdPinSet( LCD_HD44780_RW, OFF );   // RW = 0 for write
1a002bcc:	2100      	movs	r1, #0
1a002bce:	2001      	movs	r0, #1
1a002bd0:	f7ff ffa6 	bl	1a002b20 <lcdPinSet>

   lcdEnablePulse();
1a002bd4:	f7ff ffbf 	bl	1a002b56 <lcdEnablePulse>
   lcdDelay_us( LCD_LOW_WAIT_US );       // Wait
1a002bd8:	2019      	movs	r0, #25
1a002bda:	2100      	movs	r1, #0
1a002bdc:	f7ff ff25 	bl	1a002a2a <delayInaccurateUs>

   lcdSendNibble( cmd << 4 );            // Send low nibble to D7-D4
1a002be0:	0120      	lsls	r0, r4, #4
1a002be2:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a002be6:	f7ff ff9f 	bl	1a002b28 <lcdSendNibble>
   lcdEnablePulse();
1a002bea:	f7ff ffb4 	bl	1a002b56 <lcdEnablePulse>
}
1a002bee:	bd10      	pop	{r4, pc}

1a002bf0 <lcdData>:

void lcdData( uint8_t data )
{
1a002bf0:	b510      	push	{r4, lr}
1a002bf2:	4604      	mov	r4, r0
   lcdSendNibble( data & 0xF0 );         // Send high nibble to D7-D4
1a002bf4:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a002bf8:	f7ff ff96 	bl	1a002b28 <lcdSendNibble>

   lcdPinSet( LCD_HD44780_RS, ON );    // RS = 1 for data
1a002bfc:	2101      	movs	r1, #1
1a002bfe:	2000      	movs	r0, #0
1a002c00:	f7ff ff8e 	bl	1a002b20 <lcdPinSet>
   lcdPinSet( LCD_HD44780_RW, OFF );   // RW = 0 for write
1a002c04:	2100      	movs	r1, #0
1a002c06:	2001      	movs	r0, #1
1a002c08:	f7ff ff8a 	bl	1a002b20 <lcdPinSet>

   lcdEnablePulse();
1a002c0c:	f7ff ffa3 	bl	1a002b56 <lcdEnablePulse>

   lcdSendNibble( data << 4 );           // Send low nibble to D7-D4
1a002c10:	0120      	lsls	r0, r4, #4
1a002c12:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
1a002c16:	f7ff ff87 	bl	1a002b28 <lcdSendNibble>
   lcdEnablePulse();
1a002c1a:	f7ff ff9c 	bl	1a002b56 <lcdEnablePulse>
}
1a002c1e:	bd10      	pop	{r4, pc}

1a002c20 <lcdInit>:

void lcdInit( uint16_t lineWidth, uint16_t amountOfLines,
              uint16_t charWidth, uint16_t charHeight )
{
1a002c20:	b538      	push	{r3, r4, r5, lr}
   lcd.lineWidth = lineWidth;
1a002c22:	4d27      	ldr	r5, [pc, #156]	; (1a002cc0 <lcdInit+0xa0>)
1a002c24:	8028      	strh	r0, [r5, #0]
   lcd.amountOfLines = amountOfLines;
1a002c26:	8069      	strh	r1, [r5, #2]
   lcd.charWidth = charWidth;
1a002c28:	80aa      	strh	r2, [r5, #4]
   lcd.charHeight = charHeight;
1a002c2a:	80eb      	strh	r3, [r5, #6]
   lcd.x = 0;
1a002c2c:	2400      	movs	r4, #0
1a002c2e:	722c      	strb	r4, [r5, #8]
   lcd.y = 0;
1a002c30:	726c      	strb	r4, [r5, #9]

   // Init I2C
   pcf8574TInit( I2C0, PCF8574T_I2C_ADDRESS );
1a002c32:	2127      	movs	r1, #39	; 0x27
1a002c34:	4620      	mov	r0, r4
1a002c36:	f7ff ffb3 	bl	1a002ba0 <pcf8574TInit>
   lcdPinSet( LCD_HD44780_BACKLIGHT, ON );
1a002c3a:	2101      	movs	r1, #1
1a002c3c:	2003      	movs	r0, #3
1a002c3e:	f7ff ff6f 	bl	1a002b20 <lcdPinSet>
//   delay(100);

   // Configure LCD for 4-bit mode
   lcdPinSet( LCD_HD44780_RW, OFF );     // RW = 0
1a002c42:	4621      	mov	r1, r4
1a002c44:	2001      	movs	r0, #1
1a002c46:	f7ff ff6b 	bl	1a002b20 <lcdPinSet>
   lcdPinSet( LCD_HD44780_RS, OFF );     // RS = 0
1a002c4a:	4621      	mov	r1, r4
1a002c4c:	4620      	mov	r0, r4
1a002c4e:	f7ff ff67 	bl	1a002b20 <lcdPinSet>
   lcdPinSet( LCD_HD44780_EN, OFF );     // EN = 0
1a002c52:	4621      	mov	r1, r4
1a002c54:	2002      	movs	r0, #2
1a002c56:	f7ff ff63 	bl	1a002b20 <lcdPinSet>

        //lcdCommand( 0x20 );                   // Command 0x20 for 4-bit mode
        lcdCommand( 0x30 );                   // Command 0x20 for 4-bit mode
1a002c5a:	2030      	movs	r0, #48	; 0x30
1a002c5c:	f7ff ffac 	bl	1a002bb8 <lcdCommand>
        lcdCommandDelay();                    // Wait
1a002c60:	206e      	movs	r0, #110	; 0x6e
1a002c62:	2100      	movs	r1, #0
1a002c64:	f7ff fee1 	bl	1a002a2a <delayInaccurateUs>

        //lcdCommand( 0x20 );                   // Command 0x20 for 4-bit mode
        //lcdCommand( 0x00 );                   // Command 0x20 for 4-bit mode
        //lcdCommandDelay();                    // Wait
        lcdCommand( 0x30 );                   // Command 0x20 for 4-bit mode
1a002c68:	2030      	movs	r0, #48	; 0x30
1a002c6a:	f7ff ffa5 	bl	1a002bb8 <lcdCommand>
        lcdDelay_us(40);
1a002c6e:	2028      	movs	r0, #40	; 0x28
1a002c70:	2100      	movs	r1, #0
1a002c72:	f7ff feda 	bl	1a002a2a <delayInaccurateUs>
        
        //lcdCommand( 0x00 );                   // Command 0x20 for 4-bit mode
        //lcdCommand( 0xF0 );                   // Command 0x20 for 4-bit mode
        lcdCommand( 0x08 );                   // Command 0x20 for 4-bit mode
1a002c76:	2008      	movs	r0, #8
1a002c78:	f7ff ff9e 	bl	1a002bb8 <lcdCommand>
        lcdCommandDelay();                    // Wait
1a002c7c:	206e      	movs	r0, #110	; 0x6e
1a002c7e:	2100      	movs	r1, #0
1a002c80:	f7ff fed3 	bl	1a002a2a <delayInaccurateUs>
 
        //lcdCommand( 0x00 );                   // Command 0x20 for 4-bit mode
        //lcdCommand( 0x10 );                   // Command 0x20 for 4-bit mode
        lcdCommand( 0x01 );                   // Command 0x20 for 4-bit mode
1a002c84:	2001      	movs	r0, #1
1a002c86:	f7ff ff97 	bl	1a002bb8 <lcdCommand>
        lcdDelay_ms(12);
1a002c8a:	200c      	movs	r0, #12
1a002c8c:	2100      	movs	r1, #0
1a002c8e:	f7ff fe9f 	bl	1a0029d0 <delayInaccurateMs>
 
        //lcdCommand( 0x00 );                   // Command 0x20 for 4-bit mode
        //lcdCommand( 0x70 );                   // Command 0x20 for 4-bit mode
        //lcdCommandDelay();                    // Wait
        
        lcdCommand( 0x06 );                   // Command 0x20 for 4-bit mode
1a002c92:	2006      	movs	r0, #6
1a002c94:	f7ff ff90 	bl	1a002bb8 <lcdCommand>
        lcdDelay_ms( 1 );                     // Wait
1a002c98:	2001      	movs	r0, #1
1a002c9a:	2100      	movs	r1, #0
1a002c9c:	f7ff fe98 	bl	1a0029d0 <delayInaccurateMs>
        
        lcdCommand( 0x0C );                   // Command 0x20 for 4-bit mode
1a002ca0:	200c      	movs	r0, #12
1a002ca2:	f7ff ff89 	bl	1a002bb8 <lcdCommand>
        lcdDelay_ms( 3 );                     // Wait
1a002ca6:	2003      	movs	r0, #3
1a002ca8:	2100      	movs	r1, #0
1a002caa:	f7ff fe91 	bl	1a0029d0 <delayInaccurateMs>
        
        lcdCommand( 0x02 );                   // Command 0x20 for 4-bit mode
1a002cae:	2002      	movs	r0, #2
1a002cb0:	f7ff ff82 	bl	1a002bb8 <lcdCommand>
        lcdDelay_ms( 3 );                     // Wait
1a002cb4:	2003      	movs	r0, #3
1a002cb6:	2100      	movs	r1, #0
1a002cb8:	f7ff fe8a 	bl	1a0029d0 <delayInaccurateMs>
   lcdCursorSet( LCD_CURSOR_OFF );
   //lcdGoToXY( 0, 0 );
   lcdClearAndHome();
   
*/
}
1a002cbc:	bd38      	pop	{r3, r4, r5, pc}
1a002cbe:	bf00      	nop
1a002cc0:	10000100 	.word	0x10000100

1a002cc4 <lcdGoToXY>:

void lcdGoToXY( uint8_t x, uint8_t y )
{
   if( x >= lcd.lineWidth || y >= lcd.amountOfLines ) {
1a002cc4:	b282      	uxth	r2, r0
1a002cc6:	4b11      	ldr	r3, [pc, #68]	; (1a002d0c <lcdGoToXY+0x48>)
1a002cc8:	881b      	ldrh	r3, [r3, #0]
1a002cca:	429a      	cmp	r2, r3
1a002ccc:	d204      	bcs.n	1a002cd8 <lcdGoToXY+0x14>
1a002cce:	b28b      	uxth	r3, r1
1a002cd0:	4a0e      	ldr	r2, [pc, #56]	; (1a002d0c <lcdGoToXY+0x48>)
1a002cd2:	8852      	ldrh	r2, [r2, #2]
1a002cd4:	4293      	cmp	r3, r2
1a002cd6:	d300      	bcc.n	1a002cda <lcdGoToXY+0x16>
1a002cd8:	4770      	bx	lr
{
1a002cda:	b530      	push	{r4, r5, lr}
1a002cdc:	b083      	sub	sp, #12
1a002cde:	460d      	mov	r5, r1
1a002ce0:	4604      	mov	r4, r0
      return;
   }
   uint8_t firstCharAdress[] = { 0x80, 0xC0, 0x94, 0xD4 };   // See table 12-5
1a002ce2:	4b0b      	ldr	r3, [pc, #44]	; (1a002d10 <lcdGoToXY+0x4c>)
1a002ce4:	681b      	ldr	r3, [r3, #0]
1a002ce6:	9301      	str	r3, [sp, #4]
   //lcdCommand( firstCharAdress[ y - 1 ] + x - 1 ); // Start in {x,y} = {1,1}
   lcdCommand( firstCharAdress[y] + x );             // Start in {x,y} = {0,0}
1a002ce8:	ab02      	add	r3, sp, #8
1a002cea:	440b      	add	r3, r1
1a002cec:	f813 0c04 	ldrb.w	r0, [r3, #-4]
1a002cf0:	4420      	add	r0, r4
1a002cf2:	b2c0      	uxtb	r0, r0
1a002cf4:	f7ff ff60 	bl	1a002bb8 <lcdCommand>
   lcdDelay_us( LCD_HIGH_WAIT_US );      // Wait
1a002cf8:	2064      	movs	r0, #100	; 0x64
1a002cfa:	2100      	movs	r1, #0
1a002cfc:	f7ff fe95 	bl	1a002a2a <delayInaccurateUs>
   lcd.x = x;
1a002d00:	4b02      	ldr	r3, [pc, #8]	; (1a002d0c <lcdGoToXY+0x48>)
1a002d02:	721c      	strb	r4, [r3, #8]
   lcd.y = y;
1a002d04:	725d      	strb	r5, [r3, #9]
}
1a002d06:	b003      	add	sp, #12
1a002d08:	bd30      	pop	{r4, r5, pc}
1a002d0a:	bf00      	nop
1a002d0c:	10000100 	.word	0x10000100
1a002d10:	1a004ec4 	.word	0x1a004ec4

1a002d14 <lcdClear>:

void lcdClear( void )
{
1a002d14:	b508      	push	{r3, lr}
   lcdCommand( 0x01 );                   // Command 0x01 for clear LCD
1a002d16:	2001      	movs	r0, #1
1a002d18:	f7ff ff4e 	bl	1a002bb8 <lcdCommand>
   lcdDelay_ms(LCD_CLR_DISP_WAIT_MS);    // Wait
1a002d1c:	2003      	movs	r0, #3
1a002d1e:	2100      	movs	r1, #0
1a002d20:	f7ff fe56 	bl	1a0029d0 <delayInaccurateMs>
}
1a002d24:	bd08      	pop	{r3, pc}

1a002d26 <lcdCursorSet>:

void lcdCursorSet( lcdCursorModes_t mode )
{
1a002d26:	b508      	push	{r3, lr}
   lcdCommand( 0b00001100 | mode );
1a002d28:	f040 000c 	orr.w	r0, r0, #12
1a002d2c:	f7ff ff44 	bl	1a002bb8 <lcdCommand>
   lcdDelay_ms(LCD_CLR_DISP_WAIT_MS); // Wait
1a002d30:	2003      	movs	r0, #3
1a002d32:	2100      	movs	r1, #0
1a002d34:	f7ff fe4c 	bl	1a0029d0 <delayInaccurateMs>
}
1a002d38:	bd08      	pop	{r3, pc}

1a002d3a <lcdSendStringRaw>:

void lcdSendStringRaw( char* str )
{
1a002d3a:	b538      	push	{r3, r4, r5, lr}
1a002d3c:	4605      	mov	r5, r0
   uint8_t i = 0;
1a002d3e:	2400      	movs	r4, #0
   while( str[i] != 0 ) {
1a002d40:	5d28      	ldrb	r0, [r5, r4]
1a002d42:	b120      	cbz	r0, 1a002d4e <lcdSendStringRaw+0x14>
      lcdData( str[i] );
1a002d44:	f7ff ff54 	bl	1a002bf0 <lcdData>
      i++;
1a002d48:	3401      	adds	r4, #1
1a002d4a:	b2e4      	uxtb	r4, r4
1a002d4c:	e7f8      	b.n	1a002d40 <lcdSendStringRaw+0x6>
   }
}
1a002d4e:	bd38      	pop	{r3, r4, r5, pc}

1a002d50 <lcdCreateChar>:

void lcdCreateChar( uint8_t charnum, const char* chardata )
{
1a002d50:	b538      	push	{r3, r4, r5, lr}
1a002d52:	460d      	mov	r5, r1
   uint8_t i;
   charnum &= 0x07;
1a002d54:	f000 0007 	and.w	r0, r0, #7
   lcdCommand( E_SET_CGRAM_ADDR | (charnum << 3) );
1a002d58:	00c0      	lsls	r0, r0, #3
1a002d5a:	f040 0040 	orr.w	r0, r0, #64	; 0x40
1a002d5e:	f7ff ff2b 	bl	1a002bb8 <lcdCommand>
   for (i = 0; i < 8; i++) {
1a002d62:	2400      	movs	r4, #0
1a002d64:	e004      	b.n	1a002d70 <lcdCreateChar+0x20>
      lcdData( chardata[i] );
1a002d66:	5d28      	ldrb	r0, [r5, r4]
1a002d68:	f7ff ff42 	bl	1a002bf0 <lcdData>
   for (i = 0; i < 8; i++) {
1a002d6c:	3401      	adds	r4, #1
1a002d6e:	b2e4      	uxtb	r4, r4
1a002d70:	2c07      	cmp	r4, #7
1a002d72:	d9f8      	bls.n	1a002d66 <lcdCreateChar+0x16>
   }
   delay(1);
1a002d74:	2001      	movs	r0, #1
1a002d76:	2100      	movs	r1, #0
1a002d78:	f7ff fe86 	bl	1a002a88 <delay>
   lcdGoToXY( lcd.x, lcd.y );
1a002d7c:	4b02      	ldr	r3, [pc, #8]	; (1a002d88 <lcdCreateChar+0x38>)
1a002d7e:	7a59      	ldrb	r1, [r3, #9]
1a002d80:	7a18      	ldrb	r0, [r3, #8]
1a002d82:	f7ff ff9f 	bl	1a002cc4 <lcdGoToXY>
}
1a002d86:	bd38      	pop	{r3, r4, r5, pc}
1a002d88:	10000100 	.word	0x10000100

1a002d8c <dht11_TimeOutReset>:

uint32_t dht11_timeout;
uint32_t dht11_timeout_max;
static void dht11_TimeOutReset(uint32_t max)
{
   if(0 < max) {
1a002d8c:	b130      	cbz	r0, 1a002d9c <dht11_TimeOutReset+0x10>
      dht11_timeout_max = max;
1a002d8e:	4a06      	ldr	r2, [pc, #24]	; (1a002da8 <dht11_TimeOutReset+0x1c>)
1a002d90:	6010      	str	r0, [r2, #0]
   } else {
      dht11_timeout_max = DHT11_TIMEOUT_MAX;
   }
   dht11_timeout = dht11_timeout_max;
1a002d92:	4b05      	ldr	r3, [pc, #20]	; (1a002da8 <dht11_TimeOutReset+0x1c>)
1a002d94:	681a      	ldr	r2, [r3, #0]
1a002d96:	4b05      	ldr	r3, [pc, #20]	; (1a002dac <dht11_TimeOutReset+0x20>)
1a002d98:	601a      	str	r2, [r3, #0]
}
1a002d9a:	4770      	bx	lr
      dht11_timeout_max = DHT11_TIMEOUT_MAX;
1a002d9c:	4b02      	ldr	r3, [pc, #8]	; (1a002da8 <dht11_TimeOutReset+0x1c>)
1a002d9e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a002da2:	601a      	str	r2, [r3, #0]
1a002da4:	e7f5      	b.n	1a002d92 <dht11_TimeOutReset+0x6>
1a002da6:	bf00      	nop
1a002da8:	10000308 	.word	0x10000308
1a002dac:	10000304 	.word	0x10000304

1a002db0 <dht11_TimeOutCheck>:

static bool_t dht11_TimeOutCheck(void)
{
1a002db0:	b508      	push	{r3, lr}
   if(0 < dht11_timeout) {
1a002db2:	4b06      	ldr	r3, [pc, #24]	; (1a002dcc <dht11_TimeOutCheck+0x1c>)
1a002db4:	681b      	ldr	r3, [r3, #0]
1a002db6:	b123      	cbz	r3, 1a002dc2 <dht11_TimeOutCheck+0x12>
      dht11_timeout--;
1a002db8:	3b01      	subs	r3, #1
1a002dba:	4a04      	ldr	r2, [pc, #16]	; (1a002dcc <dht11_TimeOutCheck+0x1c>)
1a002dbc:	6013      	str	r3, [r2, #0]
      return TRUE;
1a002dbe:	2001      	movs	r0, #1
   }
   dht11_TimeOutReset(0);
   return FALSE;
}
1a002dc0:	bd08      	pop	{r3, pc}
   dht11_TimeOutReset(0);
1a002dc2:	2000      	movs	r0, #0
1a002dc4:	f7ff ffe2 	bl	1a002d8c <dht11_TimeOutReset>
   return FALSE;
1a002dc8:	2000      	movs	r0, #0
1a002dca:	e7f9      	b.n	1a002dc0 <dht11_TimeOutCheck+0x10>
1a002dcc:	10000304 	.word	0x10000304

1a002dd0 <dht11_ProcessData>:
static bool_t dht11_ProcessData(void)
{
   int i, i_i, i_f, j;
   uint32_t valf, valt;

   valf = dht11_ticks_array[0];
1a002dd0:	4b25      	ldr	r3, [pc, #148]	; (1a002e68 <dht11_ProcessData+0x98>)
1a002dd2:	6819      	ldr	r1, [r3, #0]
   valt = dht11_ticks_array[1];
1a002dd4:	6858      	ldr	r0, [r3, #4]
   for(i = 2; i < 81; i++) {
1a002dd6:	2302      	movs	r3, #2
1a002dd8:	e000      	b.n	1a002ddc <dht11_ProcessData+0xc>
1a002dda:	3301      	adds	r3, #1
1a002ddc:	2b50      	cmp	r3, #80	; 0x50
1a002dde:	dc08      	bgt.n	1a002df2 <dht11_ProcessData+0x22>
      if((valf <= dht11_ticks_array[i]) || (valt <= dht11_ticks_array[i])) {
1a002de0:	4a21      	ldr	r2, [pc, #132]	; (1a002e68 <dht11_ProcessData+0x98>)
1a002de2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
1a002de6:	428a      	cmp	r2, r1
1a002de8:	d239      	bcs.n	1a002e5e <dht11_ProcessData+0x8e>
1a002dea:	4282      	cmp	r2, r0
1a002dec:	d3f5      	bcc.n	1a002dda <dht11_ProcessData+0xa>
         return FALSE;
1a002dee:	2000      	movs	r0, #0
   if(crc != dht11_byte[4]) {
      return FALSE;
   }

   return TRUE;
}
1a002df0:	4770      	bx	lr
{
1a002df2:	b470      	push	{r4, r5, r6}
   for(j = 0; j < DHT11_LEN_dht11_byte; j++) {
1a002df4:	2100      	movs	r1, #0
   i_i = 2;
1a002df6:	2602      	movs	r6, #2
1a002df8:	e017      	b.n	1a002e2a <dht11_ProcessData+0x5a>
            dht11_byte[j] = (dht11_byte[j] << 1) | 0x01;
1a002dfa:	481c      	ldr	r0, [pc, #112]	; (1a002e6c <dht11_ProcessData+0x9c>)
1a002dfc:	5c42      	ldrb	r2, [r0, r1]
1a002dfe:	0052      	lsls	r2, r2, #1
1a002e00:	f042 0201 	orr.w	r2, r2, #1
1a002e04:	5442      	strb	r2, [r0, r1]
      for(i = i_i; i < i_f; i = i + 2) {
1a002e06:	3302      	adds	r3, #2
1a002e08:	42ab      	cmp	r3, r5
1a002e0a:	da0c      	bge.n	1a002e26 <dht11_ProcessData+0x56>
         valf = dht11_ticks_array[i];
1a002e0c:	4a16      	ldr	r2, [pc, #88]	; (1a002e68 <dht11_ProcessData+0x98>)
1a002e0e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
         valt = dht11_ticks_array[i+1];
1a002e12:	1c5c      	adds	r4, r3, #1
1a002e14:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
         if(valt < valf) {
1a002e18:	4290      	cmp	r0, r2
1a002e1a:	d9ee      	bls.n	1a002dfa <dht11_ProcessData+0x2a>
            dht11_byte[j] = (dht11_byte[j] << 1);
1a002e1c:	4813      	ldr	r0, [pc, #76]	; (1a002e6c <dht11_ProcessData+0x9c>)
1a002e1e:	5c42      	ldrb	r2, [r0, r1]
1a002e20:	0052      	lsls	r2, r2, #1
1a002e22:	5442      	strb	r2, [r0, r1]
1a002e24:	e7ef      	b.n	1a002e06 <dht11_ProcessData+0x36>
      i_i = i_f + 1;
1a002e26:	3610      	adds	r6, #16
   for(j = 0; j < DHT11_LEN_dht11_byte; j++) {
1a002e28:	3101      	adds	r1, #1
1a002e2a:	2904      	cmp	r1, #4
1a002e2c:	dc06      	bgt.n	1a002e3c <dht11_ProcessData+0x6c>
      dht11_byte[j] = 0x00;
1a002e2e:	4b0f      	ldr	r3, [pc, #60]	; (1a002e6c <dht11_ProcessData+0x9c>)
1a002e30:	2200      	movs	r2, #0
1a002e32:	545a      	strb	r2, [r3, r1]
      i_f = i_i + 8 * 2 - 1;
1a002e34:	f106 050f 	add.w	r5, r6, #15
      for(i = i_i; i < i_f; i = i + 2) {
1a002e38:	4633      	mov	r3, r6
1a002e3a:	e7e5      	b.n	1a002e08 <dht11_ProcessData+0x38>
   crc = dht11_byte[0] + dht11_byte[1] + dht11_byte[2] + dht11_byte[3];
1a002e3c:	4a0b      	ldr	r2, [pc, #44]	; (1a002e6c <dht11_ProcessData+0x9c>)
1a002e3e:	7813      	ldrb	r3, [r2, #0]
1a002e40:	7851      	ldrb	r1, [r2, #1]
1a002e42:	440b      	add	r3, r1
1a002e44:	7891      	ldrb	r1, [r2, #2]
1a002e46:	fa51 f383 	uxtab	r3, r1, r3
1a002e4a:	78d1      	ldrb	r1, [r2, #3]
1a002e4c:	fa51 f383 	uxtab	r3, r1, r3
1a002e50:	b2db      	uxtb	r3, r3
   if(crc != dht11_byte[4]) {
1a002e52:	7912      	ldrb	r2, [r2, #4]
1a002e54:	429a      	cmp	r2, r3
1a002e56:	d104      	bne.n	1a002e62 <dht11_ProcessData+0x92>
   return TRUE;
1a002e58:	2001      	movs	r0, #1
}
1a002e5a:	bc70      	pop	{r4, r5, r6}
1a002e5c:	4770      	bx	lr
         return FALSE;
1a002e5e:	2000      	movs	r0, #0
1a002e60:	4770      	bx	lr
      return FALSE;
1a002e62:	2000      	movs	r0, #0
1a002e64:	e7f9      	b.n	1a002e5a <dht11_ProcessData+0x8a>
1a002e66:	bf00      	nop
1a002e68:	10000118 	.word	0x10000118
1a002e6c:	10000110 	.word	0x10000110

1a002e70 <dht11_GPIO_High>:
{
1a002e70:	b508      	push	{r3, lr}
   gpioInit( dht11Pin, GPIO_INPUT_PULLUP );
1a002e72:	2102      	movs	r1, #2
1a002e74:	4b02      	ldr	r3, [pc, #8]	; (1a002e80 <dht11_GPIO_High+0x10>)
1a002e76:	f993 0000 	ldrsb.w	r0, [r3]
1a002e7a:	f7ff fb31 	bl	1a0024e0 <gpioInit>
}
1a002e7e:	bd08      	pop	{r3, pc}
1a002e80:	1000010c 	.word	0x1000010c

1a002e84 <dht11_GPIO_Low>:
{
1a002e84:	b510      	push	{r4, lr}
   gpioInit( dht11Pin, GPIO_OUTPUT );
1a002e86:	4c06      	ldr	r4, [pc, #24]	; (1a002ea0 <dht11_GPIO_Low+0x1c>)
1a002e88:	2101      	movs	r1, #1
1a002e8a:	f994 0000 	ldrsb.w	r0, [r4]
1a002e8e:	f7ff fb27 	bl	1a0024e0 <gpioInit>
   gpioWrite( dht11Pin, FALSE);
1a002e92:	2100      	movs	r1, #0
1a002e94:	f994 0000 	ldrsb.w	r0, [r4]
1a002e98:	f7ff fbf8 	bl	1a00268c <gpioWrite>
}
1a002e9c:	bd10      	pop	{r4, pc}
1a002e9e:	bf00      	nop
1a002ea0:	1000010c 	.word	0x1000010c

1a002ea4 <dht11_GPIO_Read>:
{
1a002ea4:	b508      	push	{r3, lr}
   return gpioRead( dht11Pin );
1a002ea6:	4b03      	ldr	r3, [pc, #12]	; (1a002eb4 <dht11_GPIO_Read+0x10>)
1a002ea8:	f993 0000 	ldrsb.w	r0, [r3]
1a002eac:	f7ff fc23 	bl	1a0026f6 <gpioRead>
}
1a002eb0:	bd08      	pop	{r3, pc}
1a002eb2:	bf00      	nop
1a002eb4:	1000010c 	.word	0x1000010c

1a002eb8 <dht11_StartRead>:
{
1a002eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   dht11_GPIO_Low();
1a002eba:	f7ff ffe3 	bl	1a002e84 <dht11_GPIO_Low>
   delayInaccurateUs(500);
1a002ebe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a002ec2:	2100      	movs	r1, #0
1a002ec4:	f7ff fdb1 	bl	1a002a2a <delayInaccurateUs>
   dht11_GPIO_High();
1a002ec8:	f7ff ffd2 	bl	1a002e70 <dht11_GPIO_High>
   uint32_t n_bit          = 0;
1a002ecc:	2600      	movs	r6, #0
   uint32_t n_tick         = 0;
1a002ece:	4635      	mov	r5, r6
   bool_t   flag_loop_end	= FALSE;
1a002ed0:	4637      	mov	r7, r6
   uint8_t  state          = dht11_state_start;
1a002ed2:	4634      	mov	r4, r6
   while(FALSE == flag_loop_end) {
1a002ed4:	e042      	b.n	1a002f5c <dht11_StartRead+0xa4>
         state = dht11_state_end;
1a002ed6:	2405      	movs	r4, #5
1a002ed8:	e03d      	b.n	1a002f56 <dht11_StartRead+0x9e>
         dht11_TimeOutReset(DHT11_TIMEOUT_MAX);
1a002eda:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a002ede:	f7ff ff55 	bl	1a002d8c <dht11_TimeOutReset>
         while(dht11_state_start == state) {
1a002ee2:	e003      	b.n	1a002eec <dht11_StartRead+0x34>
            if(!dht11_TimeOutCheck()) {
1a002ee4:	f7ff ff64 	bl	1a002db0 <dht11_TimeOutCheck>
1a002ee8:	2800      	cmp	r0, #0
1a002eea:	d049      	beq.n	1a002f80 <dht11_StartRead+0xc8>
         while(dht11_state_start == state) {
1a002eec:	bb9c      	cbnz	r4, 1a002f56 <dht11_StartRead+0x9e>
            if(dht11_GPIO_Read() == FALSE) {
1a002eee:	f7ff ffd9 	bl	1a002ea4 <dht11_GPIO_Read>
1a002ef2:	2800      	cmp	r0, #0
1a002ef4:	d1f6      	bne.n	1a002ee4 <dht11_StartRead+0x2c>
               state = dht11_state_low;
1a002ef6:	2401      	movs	r4, #1
1a002ef8:	e7f4      	b.n	1a002ee4 <dht11_StartRead+0x2c>
         dht11_TimeOutReset(0);
1a002efa:	2000      	movs	r0, #0
1a002efc:	f7ff ff46 	bl	1a002d8c <dht11_TimeOutReset>
         while(dht11_state_low == state) {
1a002f00:	2c01      	cmp	r4, #1
1a002f02:	d128      	bne.n	1a002f56 <dht11_StartRead+0x9e>
            n_tick++;
1a002f04:	3501      	adds	r5, #1
            if(dht11_GPIO_Read() == TRUE) {
1a002f06:	f7ff ffcd 	bl	1a002ea4 <dht11_GPIO_Read>
1a002f0a:	2801      	cmp	r0, #1
1a002f0c:	d005      	beq.n	1a002f1a <dht11_StartRead+0x62>
            if(!dht11_TimeOutCheck()) {
1a002f0e:	f7ff ff4f 	bl	1a002db0 <dht11_TimeOutCheck>
1a002f12:	2800      	cmp	r0, #0
1a002f14:	d1f4      	bne.n	1a002f00 <dht11_StartRead+0x48>
               state = dht11_state_timeout;
1a002f16:	2403      	movs	r4, #3
1a002f18:	e7f2      	b.n	1a002f00 <dht11_StartRead+0x48>
               dht11_ticks_array[n_bit] = n_tick;
1a002f1a:	4b1d      	ldr	r3, [pc, #116]	; (1a002f90 <dht11_StartRead+0xd8>)
1a002f1c:	f843 5026 	str.w	r5, [r3, r6, lsl #2]
               n_bit++;
1a002f20:	3601      	adds	r6, #1
               n_tick = 0;
1a002f22:	2500      	movs	r5, #0
               state = dht11_state_high;
1a002f24:	2402      	movs	r4, #2
1a002f26:	e7f2      	b.n	1a002f0e <dht11_StartRead+0x56>
         dht11_TimeOutReset(0);
1a002f28:	2000      	movs	r0, #0
1a002f2a:	f7ff ff2f 	bl	1a002d8c <dht11_TimeOutReset>
         while(dht11_state_high == state) {
1a002f2e:	e003      	b.n	1a002f38 <dht11_StartRead+0x80>
            if(!dht11_TimeOutCheck()) {
1a002f30:	f7ff ff3e 	bl	1a002db0 <dht11_TimeOutCheck>
1a002f34:	b900      	cbnz	r0, 1a002f38 <dht11_StartRead+0x80>
               state = dht11_state_timeout;
1a002f36:	2403      	movs	r4, #3
         while(dht11_state_high == state) {
1a002f38:	2c02      	cmp	r4, #2
1a002f3a:	d10c      	bne.n	1a002f56 <dht11_StartRead+0x9e>
            n_tick++;
1a002f3c:	3501      	adds	r5, #1
            if(dht11_GPIO_Read() == FALSE) {
1a002f3e:	f7ff ffb1 	bl	1a002ea4 <dht11_GPIO_Read>
1a002f42:	2800      	cmp	r0, #0
1a002f44:	d1f4      	bne.n	1a002f30 <dht11_StartRead+0x78>
               dht11_ticks_array[n_bit] = n_tick;
1a002f46:	4b12      	ldr	r3, [pc, #72]	; (1a002f90 <dht11_StartRead+0xd8>)
1a002f48:	f843 5026 	str.w	r5, [r3, r6, lsl #2]
               n_bit++;
1a002f4c:	3601      	adds	r6, #1
               n_tick = 0;
1a002f4e:	2500      	movs	r5, #0
               state = dht11_state_low;
1a002f50:	2401      	movs	r4, #1
1a002f52:	e7ed      	b.n	1a002f30 <dht11_StartRead+0x78>
         flag_loop_end = TRUE;
1a002f54:	2701      	movs	r7, #1
      if(DHT11_LEN_dht11_ticks_array <= n_bit) {
1a002f56:	2e51      	cmp	r6, #81	; 0x51
1a002f58:	d900      	bls.n	1a002f5c <dht11_StartRead+0xa4>
         state = dht11_state_end;
1a002f5a:	2405      	movs	r4, #5
   while(FALSE == flag_loop_end) {
1a002f5c:	b997      	cbnz	r7, 1a002f84 <dht11_StartRead+0xcc>
      switch(state) {
1a002f5e:	2c05      	cmp	r4, #5
1a002f60:	d8b9      	bhi.n	1a002ed6 <dht11_StartRead+0x1e>
1a002f62:	a301      	add	r3, pc, #4	; (adr r3, 1a002f68 <dht11_StartRead+0xb0>)
1a002f64:	f853 f024 	ldr.w	pc, [r3, r4, lsl #2]
1a002f68:	1a002edb 	.word	0x1a002edb
1a002f6c:	1a002efb 	.word	0x1a002efb
1a002f70:	1a002f29 	.word	0x1a002f29
1a002f74:	1a002ed7 	.word	0x1a002ed7
1a002f78:	1a002ed7 	.word	0x1a002ed7
1a002f7c:	1a002f55 	.word	0x1a002f55
               state = dht11_state_timeout;
1a002f80:	2403      	movs	r4, #3
1a002f82:	e7e8      	b.n	1a002f56 <dht11_StartRead+0x9e>
   if(82 == n_bit) {
1a002f84:	2e52      	cmp	r6, #82	; 0x52
1a002f86:	d000      	beq.n	1a002f8a <dht11_StartRead+0xd2>
   return FALSE;
1a002f88:	2700      	movs	r7, #0
}
1a002f8a:	4638      	mov	r0, r7
1a002f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a002f8e:	bf00      	nop
1a002f90:	10000118 	.word	0x10000118

1a002f94 <dht11Init>:
	pos++;
	dst[pos] = '\0';
}

void dht11Init( int32_t gpio )
{
1a002f94:	b508      	push	{r3, lr}
   dht11Pin = (int32_t)gpio;
1a002f96:	4b02      	ldr	r3, [pc, #8]	; (1a002fa0 <dht11Init+0xc>)
1a002f98:	6018      	str	r0, [r3, #0]
   dht11_GPIO_High();
1a002f9a:	f7ff ff69 	bl	1a002e70 <dht11_GPIO_High>
}
1a002f9e:	bd08      	pop	{r3, pc}
1a002fa0:	1000010c 	.word	0x1000010c
1a002fa4:	ffffffff 	.word	0xffffffff

1a002fa8 <dht11Read>:

bool_t dht11Read( float *phum, float *ptemp )
{
1a002fa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a002faa:	4606      	mov	r6, r0
1a002fac:	460d      	mov	r5, r1
   if(TRUE == dht11_StartRead()) {
1a002fae:	f7ff ff83 	bl	1a002eb8 <dht11_StartRead>
1a002fb2:	2801      	cmp	r0, #1
1a002fb4:	d002      	beq.n	1a002fbc <dht11Read+0x14>
        	 *ptemp *= -1;
         }
         return TRUE;
      }
   }
   return FALSE;
1a002fb6:	2400      	movs	r4, #0
}
1a002fb8:	4620      	mov	r0, r4
1a002fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(TRUE == dht11_ProcessData()) {
1a002fbc:	f7ff ff08 	bl	1a002dd0 <dht11_ProcessData>
1a002fc0:	4604      	mov	r4, r0
1a002fc2:	2801      	cmp	r0, #1
1a002fc4:	d001      	beq.n	1a002fca <dht11Read+0x22>
   return FALSE;
1a002fc6:	2400      	movs	r4, #0
1a002fc8:	e7f6      	b.n	1a002fb8 <dht11Read+0x10>
         *phum 	= (dht11_byte[0]) << 8 | (dht11_byte[1]);
1a002fca:	4f1d      	ldr	r7, [pc, #116]	; (1a003040 <dht11Read+0x98>)
1a002fcc:	783b      	ldrb	r3, [r7, #0]
1a002fce:	7878      	ldrb	r0, [r7, #1]
1a002fd0:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
         *phum 	*= 0.1;
1a002fd4:	ee07 0a90 	vmov	s15, r0
1a002fd8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
1a002fdc:	ee17 0a90 	vmov	r0, s15
1a002fe0:	f000 f994 	bl	1a00330c <__aeabi_f2d>
1a002fe4:	a314      	add	r3, pc, #80	; (adr r3, 1a003038 <dht11Read+0x90>)
1a002fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
1a002fea:	f000 f9e7 	bl	1a0033bc <__aeabi_dmul>
1a002fee:	f000 fbf7 	bl	1a0037e0 <__aeabi_d2f>
1a002ff2:	6030      	str	r0, [r6, #0]
         *ptemp = (dht11_byte[2] & 0x7F) << 8 | (dht11_byte[3]);
1a002ff4:	78be      	ldrb	r6, [r7, #2]
1a002ff6:	0230      	lsls	r0, r6, #8
1a002ff8:	f400 40fe 	and.w	r0, r0, #32512	; 0x7f00
1a002ffc:	78fb      	ldrb	r3, [r7, #3]
1a002ffe:	4318      	orrs	r0, r3
         *ptemp *= 0.1;
1a003000:	ee07 0a90 	vmov	s15, r0
1a003004:	eef8 7ae7 	vcvt.f32.s32	s15, s15
1a003008:	ee17 0a90 	vmov	r0, s15
1a00300c:	f000 f97e 	bl	1a00330c <__aeabi_f2d>
1a003010:	a309      	add	r3, pc, #36	; (adr r3, 1a003038 <dht11Read+0x90>)
1a003012:	e9d3 2300 	ldrd	r2, r3, [r3]
1a003016:	f000 f9d1 	bl	1a0033bc <__aeabi_dmul>
1a00301a:	f000 fbe1 	bl	1a0037e0 <__aeabi_d2f>
1a00301e:	6028      	str	r0, [r5, #0]
         if (dht11_byte[2] & 0x80) {
1a003020:	f016 0f80 	tst.w	r6, #128	; 0x80
1a003024:	d0c8      	beq.n	1a002fb8 <dht11Read+0x10>
        	 *ptemp *= -1;
1a003026:	ee07 0a90 	vmov	s15, r0
1a00302a:	eef1 7a67 	vneg.f32	s15, s15
1a00302e:	edc5 7a00 	vstr	s15, [r5]
         return TRUE;
1a003032:	e7c1      	b.n	1a002fb8 <dht11Read+0x10>
1a003034:	f3af 8000 	nop.w
1a003038:	9999999a 	.word	0x9999999a
1a00303c:	3fb99999 	.word	0x3fb99999
1a003040:	10000110 	.word	0x10000110

1a003044 <__aeabi_drsub>:
1a003044:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
1a003048:	e002      	b.n	1a003050 <__adddf3>
1a00304a:	bf00      	nop

1a00304c <__aeabi_dsub>:
1a00304c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

1a003050 <__adddf3>:
1a003050:	b530      	push	{r4, r5, lr}
1a003052:	ea4f 0441 	mov.w	r4, r1, lsl #1
1a003056:	ea4f 0543 	mov.w	r5, r3, lsl #1
1a00305a:	ea94 0f05 	teq	r4, r5
1a00305e:	bf08      	it	eq
1a003060:	ea90 0f02 	teqeq	r0, r2
1a003064:	bf1f      	itttt	ne
1a003066:	ea54 0c00 	orrsne.w	ip, r4, r0
1a00306a:	ea55 0c02 	orrsne.w	ip, r5, r2
1a00306e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
1a003072:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a003076:	f000 80e2 	beq.w	1a00323e <__adddf3+0x1ee>
1a00307a:	ea4f 5454 	mov.w	r4, r4, lsr #21
1a00307e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
1a003082:	bfb8      	it	lt
1a003084:	426d      	neglt	r5, r5
1a003086:	dd0c      	ble.n	1a0030a2 <__adddf3+0x52>
1a003088:	442c      	add	r4, r5
1a00308a:	ea80 0202 	eor.w	r2, r0, r2
1a00308e:	ea81 0303 	eor.w	r3, r1, r3
1a003092:	ea82 0000 	eor.w	r0, r2, r0
1a003096:	ea83 0101 	eor.w	r1, r3, r1
1a00309a:	ea80 0202 	eor.w	r2, r0, r2
1a00309e:	ea81 0303 	eor.w	r3, r1, r3
1a0030a2:	2d36      	cmp	r5, #54	; 0x36
1a0030a4:	bf88      	it	hi
1a0030a6:	bd30      	pophi	{r4, r5, pc}
1a0030a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
1a0030ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a0030b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
1a0030b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
1a0030b8:	d002      	beq.n	1a0030c0 <__adddf3+0x70>
1a0030ba:	4240      	negs	r0, r0
1a0030bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a0030c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
1a0030c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a0030c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
1a0030cc:	d002      	beq.n	1a0030d4 <__adddf3+0x84>
1a0030ce:	4252      	negs	r2, r2
1a0030d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
1a0030d4:	ea94 0f05 	teq	r4, r5
1a0030d8:	f000 80a7 	beq.w	1a00322a <__adddf3+0x1da>
1a0030dc:	f1a4 0401 	sub.w	r4, r4, #1
1a0030e0:	f1d5 0e20 	rsbs	lr, r5, #32
1a0030e4:	db0d      	blt.n	1a003102 <__adddf3+0xb2>
1a0030e6:	fa02 fc0e 	lsl.w	ip, r2, lr
1a0030ea:	fa22 f205 	lsr.w	r2, r2, r5
1a0030ee:	1880      	adds	r0, r0, r2
1a0030f0:	f141 0100 	adc.w	r1, r1, #0
1a0030f4:	fa03 f20e 	lsl.w	r2, r3, lr
1a0030f8:	1880      	adds	r0, r0, r2
1a0030fa:	fa43 f305 	asr.w	r3, r3, r5
1a0030fe:	4159      	adcs	r1, r3
1a003100:	e00e      	b.n	1a003120 <__adddf3+0xd0>
1a003102:	f1a5 0520 	sub.w	r5, r5, #32
1a003106:	f10e 0e20 	add.w	lr, lr, #32
1a00310a:	2a01      	cmp	r2, #1
1a00310c:	fa03 fc0e 	lsl.w	ip, r3, lr
1a003110:	bf28      	it	cs
1a003112:	f04c 0c02 	orrcs.w	ip, ip, #2
1a003116:	fa43 f305 	asr.w	r3, r3, r5
1a00311a:	18c0      	adds	r0, r0, r3
1a00311c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
1a003120:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a003124:	d507      	bpl.n	1a003136 <__adddf3+0xe6>
1a003126:	f04f 0e00 	mov.w	lr, #0
1a00312a:	f1dc 0c00 	rsbs	ip, ip, #0
1a00312e:	eb7e 0000 	sbcs.w	r0, lr, r0
1a003132:	eb6e 0101 	sbc.w	r1, lr, r1
1a003136:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
1a00313a:	d31b      	bcc.n	1a003174 <__adddf3+0x124>
1a00313c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
1a003140:	d30c      	bcc.n	1a00315c <__adddf3+0x10c>
1a003142:	0849      	lsrs	r1, r1, #1
1a003144:	ea5f 0030 	movs.w	r0, r0, rrx
1a003148:	ea4f 0c3c 	mov.w	ip, ip, rrx
1a00314c:	f104 0401 	add.w	r4, r4, #1
1a003150:	ea4f 5244 	mov.w	r2, r4, lsl #21
1a003154:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
1a003158:	f080 809a 	bcs.w	1a003290 <__adddf3+0x240>
1a00315c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
1a003160:	bf08      	it	eq
1a003162:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a003166:	f150 0000 	adcs.w	r0, r0, #0
1a00316a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a00316e:	ea41 0105 	orr.w	r1, r1, r5
1a003172:	bd30      	pop	{r4, r5, pc}
1a003174:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
1a003178:	4140      	adcs	r0, r0
1a00317a:	eb41 0101 	adc.w	r1, r1, r1
1a00317e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a003182:	f1a4 0401 	sub.w	r4, r4, #1
1a003186:	d1e9      	bne.n	1a00315c <__adddf3+0x10c>
1a003188:	f091 0f00 	teq	r1, #0
1a00318c:	bf04      	itt	eq
1a00318e:	4601      	moveq	r1, r0
1a003190:	2000      	moveq	r0, #0
1a003192:	fab1 f381 	clz	r3, r1
1a003196:	bf08      	it	eq
1a003198:	3320      	addeq	r3, #32
1a00319a:	f1a3 030b 	sub.w	r3, r3, #11
1a00319e:	f1b3 0220 	subs.w	r2, r3, #32
1a0031a2:	da0c      	bge.n	1a0031be <__adddf3+0x16e>
1a0031a4:	320c      	adds	r2, #12
1a0031a6:	dd08      	ble.n	1a0031ba <__adddf3+0x16a>
1a0031a8:	f102 0c14 	add.w	ip, r2, #20
1a0031ac:	f1c2 020c 	rsb	r2, r2, #12
1a0031b0:	fa01 f00c 	lsl.w	r0, r1, ip
1a0031b4:	fa21 f102 	lsr.w	r1, r1, r2
1a0031b8:	e00c      	b.n	1a0031d4 <__adddf3+0x184>
1a0031ba:	f102 0214 	add.w	r2, r2, #20
1a0031be:	bfd8      	it	le
1a0031c0:	f1c2 0c20 	rsble	ip, r2, #32
1a0031c4:	fa01 f102 	lsl.w	r1, r1, r2
1a0031c8:	fa20 fc0c 	lsr.w	ip, r0, ip
1a0031cc:	bfdc      	itt	le
1a0031ce:	ea41 010c 	orrle.w	r1, r1, ip
1a0031d2:	4090      	lslle	r0, r2
1a0031d4:	1ae4      	subs	r4, r4, r3
1a0031d6:	bfa2      	ittt	ge
1a0031d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
1a0031dc:	4329      	orrge	r1, r5
1a0031de:	bd30      	popge	{r4, r5, pc}
1a0031e0:	ea6f 0404 	mvn.w	r4, r4
1a0031e4:	3c1f      	subs	r4, #31
1a0031e6:	da1c      	bge.n	1a003222 <__adddf3+0x1d2>
1a0031e8:	340c      	adds	r4, #12
1a0031ea:	dc0e      	bgt.n	1a00320a <__adddf3+0x1ba>
1a0031ec:	f104 0414 	add.w	r4, r4, #20
1a0031f0:	f1c4 0220 	rsb	r2, r4, #32
1a0031f4:	fa20 f004 	lsr.w	r0, r0, r4
1a0031f8:	fa01 f302 	lsl.w	r3, r1, r2
1a0031fc:	ea40 0003 	orr.w	r0, r0, r3
1a003200:	fa21 f304 	lsr.w	r3, r1, r4
1a003204:	ea45 0103 	orr.w	r1, r5, r3
1a003208:	bd30      	pop	{r4, r5, pc}
1a00320a:	f1c4 040c 	rsb	r4, r4, #12
1a00320e:	f1c4 0220 	rsb	r2, r4, #32
1a003212:	fa20 f002 	lsr.w	r0, r0, r2
1a003216:	fa01 f304 	lsl.w	r3, r1, r4
1a00321a:	ea40 0003 	orr.w	r0, r0, r3
1a00321e:	4629      	mov	r1, r5
1a003220:	bd30      	pop	{r4, r5, pc}
1a003222:	fa21 f004 	lsr.w	r0, r1, r4
1a003226:	4629      	mov	r1, r5
1a003228:	bd30      	pop	{r4, r5, pc}
1a00322a:	f094 0f00 	teq	r4, #0
1a00322e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
1a003232:	bf06      	itte	eq
1a003234:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
1a003238:	3401      	addeq	r4, #1
1a00323a:	3d01      	subne	r5, #1
1a00323c:	e74e      	b.n	1a0030dc <__adddf3+0x8c>
1a00323e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a003242:	bf18      	it	ne
1a003244:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
1a003248:	d029      	beq.n	1a00329e <__adddf3+0x24e>
1a00324a:	ea94 0f05 	teq	r4, r5
1a00324e:	bf08      	it	eq
1a003250:	ea90 0f02 	teqeq	r0, r2
1a003254:	d005      	beq.n	1a003262 <__adddf3+0x212>
1a003256:	ea54 0c00 	orrs.w	ip, r4, r0
1a00325a:	bf04      	itt	eq
1a00325c:	4619      	moveq	r1, r3
1a00325e:	4610      	moveq	r0, r2
1a003260:	bd30      	pop	{r4, r5, pc}
1a003262:	ea91 0f03 	teq	r1, r3
1a003266:	bf1e      	ittt	ne
1a003268:	2100      	movne	r1, #0
1a00326a:	2000      	movne	r0, #0
1a00326c:	bd30      	popne	{r4, r5, pc}
1a00326e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
1a003272:	d105      	bne.n	1a003280 <__adddf3+0x230>
1a003274:	0040      	lsls	r0, r0, #1
1a003276:	4149      	adcs	r1, r1
1a003278:	bf28      	it	cs
1a00327a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
1a00327e:	bd30      	pop	{r4, r5, pc}
1a003280:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
1a003284:	bf3c      	itt	cc
1a003286:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
1a00328a:	bd30      	popcc	{r4, r5, pc}
1a00328c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a003290:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
1a003294:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a003298:	f04f 0000 	mov.w	r0, #0
1a00329c:	bd30      	pop	{r4, r5, pc}
1a00329e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
1a0032a2:	bf1a      	itte	ne
1a0032a4:	4619      	movne	r1, r3
1a0032a6:	4610      	movne	r0, r2
1a0032a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
1a0032ac:	bf1c      	itt	ne
1a0032ae:	460b      	movne	r3, r1
1a0032b0:	4602      	movne	r2, r0
1a0032b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a0032b6:	bf06      	itte	eq
1a0032b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
1a0032bc:	ea91 0f03 	teqeq	r1, r3
1a0032c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
1a0032c4:	bd30      	pop	{r4, r5, pc}
1a0032c6:	bf00      	nop

1a0032c8 <__aeabi_ui2d>:
1a0032c8:	f090 0f00 	teq	r0, #0
1a0032cc:	bf04      	itt	eq
1a0032ce:	2100      	moveq	r1, #0
1a0032d0:	4770      	bxeq	lr
1a0032d2:	b530      	push	{r4, r5, lr}
1a0032d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a0032d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a0032dc:	f04f 0500 	mov.w	r5, #0
1a0032e0:	f04f 0100 	mov.w	r1, #0
1a0032e4:	e750      	b.n	1a003188 <__adddf3+0x138>
1a0032e6:	bf00      	nop

1a0032e8 <__aeabi_i2d>:
1a0032e8:	f090 0f00 	teq	r0, #0
1a0032ec:	bf04      	itt	eq
1a0032ee:	2100      	moveq	r1, #0
1a0032f0:	4770      	bxeq	lr
1a0032f2:	b530      	push	{r4, r5, lr}
1a0032f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a0032f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a0032fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
1a003300:	bf48      	it	mi
1a003302:	4240      	negmi	r0, r0
1a003304:	f04f 0100 	mov.w	r1, #0
1a003308:	e73e      	b.n	1a003188 <__adddf3+0x138>
1a00330a:	bf00      	nop

1a00330c <__aeabi_f2d>:
1a00330c:	0042      	lsls	r2, r0, #1
1a00330e:	ea4f 01e2 	mov.w	r1, r2, asr #3
1a003312:	ea4f 0131 	mov.w	r1, r1, rrx
1a003316:	ea4f 7002 	mov.w	r0, r2, lsl #28
1a00331a:	bf1f      	itttt	ne
1a00331c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
1a003320:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
1a003324:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
1a003328:	4770      	bxne	lr
1a00332a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
1a00332e:	bf08      	it	eq
1a003330:	4770      	bxeq	lr
1a003332:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
1a003336:	bf04      	itt	eq
1a003338:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
1a00333c:	4770      	bxeq	lr
1a00333e:	b530      	push	{r4, r5, lr}
1a003340:	f44f 7460 	mov.w	r4, #896	; 0x380
1a003344:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
1a003348:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a00334c:	e71c      	b.n	1a003188 <__adddf3+0x138>
1a00334e:	bf00      	nop

1a003350 <__aeabi_ul2d>:
1a003350:	ea50 0201 	orrs.w	r2, r0, r1
1a003354:	bf08      	it	eq
1a003356:	4770      	bxeq	lr
1a003358:	b530      	push	{r4, r5, lr}
1a00335a:	f04f 0500 	mov.w	r5, #0
1a00335e:	e00a      	b.n	1a003376 <__aeabi_l2d+0x16>

1a003360 <__aeabi_l2d>:
1a003360:	ea50 0201 	orrs.w	r2, r0, r1
1a003364:	bf08      	it	eq
1a003366:	4770      	bxeq	lr
1a003368:	b530      	push	{r4, r5, lr}
1a00336a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
1a00336e:	d502      	bpl.n	1a003376 <__aeabi_l2d+0x16>
1a003370:	4240      	negs	r0, r0
1a003372:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
1a003376:	f44f 6480 	mov.w	r4, #1024	; 0x400
1a00337a:	f104 0432 	add.w	r4, r4, #50	; 0x32
1a00337e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
1a003382:	f43f aed8 	beq.w	1a003136 <__adddf3+0xe6>
1a003386:	f04f 0203 	mov.w	r2, #3
1a00338a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a00338e:	bf18      	it	ne
1a003390:	3203      	addne	r2, #3
1a003392:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
1a003396:	bf18      	it	ne
1a003398:	3203      	addne	r2, #3
1a00339a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
1a00339e:	f1c2 0320 	rsb	r3, r2, #32
1a0033a2:	fa00 fc03 	lsl.w	ip, r0, r3
1a0033a6:	fa20 f002 	lsr.w	r0, r0, r2
1a0033aa:	fa01 fe03 	lsl.w	lr, r1, r3
1a0033ae:	ea40 000e 	orr.w	r0, r0, lr
1a0033b2:	fa21 f102 	lsr.w	r1, r1, r2
1a0033b6:	4414      	add	r4, r2
1a0033b8:	e6bd      	b.n	1a003136 <__adddf3+0xe6>
1a0033ba:	bf00      	nop

1a0033bc <__aeabi_dmul>:
1a0033bc:	b570      	push	{r4, r5, r6, lr}
1a0033be:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a0033c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a0033c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a0033ca:	bf1d      	ittte	ne
1a0033cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a0033d0:	ea94 0f0c 	teqne	r4, ip
1a0033d4:	ea95 0f0c 	teqne	r5, ip
1a0033d8:	f000 f8de 	bleq	1a003598 <__aeabi_dmul+0x1dc>
1a0033dc:	442c      	add	r4, r5
1a0033de:	ea81 0603 	eor.w	r6, r1, r3
1a0033e2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
1a0033e6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
1a0033ea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
1a0033ee:	bf18      	it	ne
1a0033f0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
1a0033f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a0033f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
1a0033fc:	d038      	beq.n	1a003470 <__aeabi_dmul+0xb4>
1a0033fe:	fba0 ce02 	umull	ip, lr, r0, r2
1a003402:	f04f 0500 	mov.w	r5, #0
1a003406:	fbe1 e502 	umlal	lr, r5, r1, r2
1a00340a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
1a00340e:	fbe0 e503 	umlal	lr, r5, r0, r3
1a003412:	f04f 0600 	mov.w	r6, #0
1a003416:	fbe1 5603 	umlal	r5, r6, r1, r3
1a00341a:	f09c 0f00 	teq	ip, #0
1a00341e:	bf18      	it	ne
1a003420:	f04e 0e01 	orrne.w	lr, lr, #1
1a003424:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
1a003428:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
1a00342c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
1a003430:	d204      	bcs.n	1a00343c <__aeabi_dmul+0x80>
1a003432:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
1a003436:	416d      	adcs	r5, r5
1a003438:	eb46 0606 	adc.w	r6, r6, r6
1a00343c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
1a003440:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
1a003444:	ea4f 20c5 	mov.w	r0, r5, lsl #11
1a003448:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
1a00344c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
1a003450:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a003454:	bf88      	it	hi
1a003456:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a00345a:	d81e      	bhi.n	1a00349a <__aeabi_dmul+0xde>
1a00345c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
1a003460:	bf08      	it	eq
1a003462:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
1a003466:	f150 0000 	adcs.w	r0, r0, #0
1a00346a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a00346e:	bd70      	pop	{r4, r5, r6, pc}
1a003470:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
1a003474:	ea46 0101 	orr.w	r1, r6, r1
1a003478:	ea40 0002 	orr.w	r0, r0, r2
1a00347c:	ea81 0103 	eor.w	r1, r1, r3
1a003480:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
1a003484:	bfc2      	ittt	gt
1a003486:	ebd4 050c 	rsbsgt	r5, r4, ip
1a00348a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a00348e:	bd70      	popgt	{r4, r5, r6, pc}
1a003490:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a003494:	f04f 0e00 	mov.w	lr, #0
1a003498:	3c01      	subs	r4, #1
1a00349a:	f300 80ab 	bgt.w	1a0035f4 <__aeabi_dmul+0x238>
1a00349e:	f114 0f36 	cmn.w	r4, #54	; 0x36
1a0034a2:	bfde      	ittt	le
1a0034a4:	2000      	movle	r0, #0
1a0034a6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
1a0034aa:	bd70      	pople	{r4, r5, r6, pc}
1a0034ac:	f1c4 0400 	rsb	r4, r4, #0
1a0034b0:	3c20      	subs	r4, #32
1a0034b2:	da35      	bge.n	1a003520 <__aeabi_dmul+0x164>
1a0034b4:	340c      	adds	r4, #12
1a0034b6:	dc1b      	bgt.n	1a0034f0 <__aeabi_dmul+0x134>
1a0034b8:	f104 0414 	add.w	r4, r4, #20
1a0034bc:	f1c4 0520 	rsb	r5, r4, #32
1a0034c0:	fa00 f305 	lsl.w	r3, r0, r5
1a0034c4:	fa20 f004 	lsr.w	r0, r0, r4
1a0034c8:	fa01 f205 	lsl.w	r2, r1, r5
1a0034cc:	ea40 0002 	orr.w	r0, r0, r2
1a0034d0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
1a0034d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
1a0034d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a0034dc:	fa21 f604 	lsr.w	r6, r1, r4
1a0034e0:	eb42 0106 	adc.w	r1, r2, r6
1a0034e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a0034e8:	bf08      	it	eq
1a0034ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a0034ee:	bd70      	pop	{r4, r5, r6, pc}
1a0034f0:	f1c4 040c 	rsb	r4, r4, #12
1a0034f4:	f1c4 0520 	rsb	r5, r4, #32
1a0034f8:	fa00 f304 	lsl.w	r3, r0, r4
1a0034fc:	fa20 f005 	lsr.w	r0, r0, r5
1a003500:	fa01 f204 	lsl.w	r2, r1, r4
1a003504:	ea40 0002 	orr.w	r0, r0, r2
1a003508:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a00350c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
1a003510:	f141 0100 	adc.w	r1, r1, #0
1a003514:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a003518:	bf08      	it	eq
1a00351a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a00351e:	bd70      	pop	{r4, r5, r6, pc}
1a003520:	f1c4 0520 	rsb	r5, r4, #32
1a003524:	fa00 f205 	lsl.w	r2, r0, r5
1a003528:	ea4e 0e02 	orr.w	lr, lr, r2
1a00352c:	fa20 f304 	lsr.w	r3, r0, r4
1a003530:	fa01 f205 	lsl.w	r2, r1, r5
1a003534:	ea43 0302 	orr.w	r3, r3, r2
1a003538:	fa21 f004 	lsr.w	r0, r1, r4
1a00353c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a003540:	fa21 f204 	lsr.w	r2, r1, r4
1a003544:	ea20 0002 	bic.w	r0, r0, r2
1a003548:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
1a00354c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
1a003550:	bf08      	it	eq
1a003552:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
1a003556:	bd70      	pop	{r4, r5, r6, pc}
1a003558:	f094 0f00 	teq	r4, #0
1a00355c:	d10f      	bne.n	1a00357e <__aeabi_dmul+0x1c2>
1a00355e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
1a003562:	0040      	lsls	r0, r0, #1
1a003564:	eb41 0101 	adc.w	r1, r1, r1
1a003568:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a00356c:	bf08      	it	eq
1a00356e:	3c01      	subeq	r4, #1
1a003570:	d0f7      	beq.n	1a003562 <__aeabi_dmul+0x1a6>
1a003572:	ea41 0106 	orr.w	r1, r1, r6
1a003576:	f095 0f00 	teq	r5, #0
1a00357a:	bf18      	it	ne
1a00357c:	4770      	bxne	lr
1a00357e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
1a003582:	0052      	lsls	r2, r2, #1
1a003584:	eb43 0303 	adc.w	r3, r3, r3
1a003588:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
1a00358c:	bf08      	it	eq
1a00358e:	3d01      	subeq	r5, #1
1a003590:	d0f7      	beq.n	1a003582 <__aeabi_dmul+0x1c6>
1a003592:	ea43 0306 	orr.w	r3, r3, r6
1a003596:	4770      	bx	lr
1a003598:	ea94 0f0c 	teq	r4, ip
1a00359c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a0035a0:	bf18      	it	ne
1a0035a2:	ea95 0f0c 	teqne	r5, ip
1a0035a6:	d00c      	beq.n	1a0035c2 <__aeabi_dmul+0x206>
1a0035a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a0035ac:	bf18      	it	ne
1a0035ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a0035b2:	d1d1      	bne.n	1a003558 <__aeabi_dmul+0x19c>
1a0035b4:	ea81 0103 	eor.w	r1, r1, r3
1a0035b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a0035bc:	f04f 0000 	mov.w	r0, #0
1a0035c0:	bd70      	pop	{r4, r5, r6, pc}
1a0035c2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a0035c6:	bf06      	itte	eq
1a0035c8:	4610      	moveq	r0, r2
1a0035ca:	4619      	moveq	r1, r3
1a0035cc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a0035d0:	d019      	beq.n	1a003606 <__aeabi_dmul+0x24a>
1a0035d2:	ea94 0f0c 	teq	r4, ip
1a0035d6:	d102      	bne.n	1a0035de <__aeabi_dmul+0x222>
1a0035d8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
1a0035dc:	d113      	bne.n	1a003606 <__aeabi_dmul+0x24a>
1a0035de:	ea95 0f0c 	teq	r5, ip
1a0035e2:	d105      	bne.n	1a0035f0 <__aeabi_dmul+0x234>
1a0035e4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
1a0035e8:	bf1c      	itt	ne
1a0035ea:	4610      	movne	r0, r2
1a0035ec:	4619      	movne	r1, r3
1a0035ee:	d10a      	bne.n	1a003606 <__aeabi_dmul+0x24a>
1a0035f0:	ea81 0103 	eor.w	r1, r1, r3
1a0035f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
1a0035f8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a0035fc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a003600:	f04f 0000 	mov.w	r0, #0
1a003604:	bd70      	pop	{r4, r5, r6, pc}
1a003606:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
1a00360a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
1a00360e:	bd70      	pop	{r4, r5, r6, pc}

1a003610 <__aeabi_ddiv>:
1a003610:	b570      	push	{r4, r5, r6, lr}
1a003612:	f04f 0cff 	mov.w	ip, #255	; 0xff
1a003616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
1a00361a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
1a00361e:	bf1d      	ittte	ne
1a003620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
1a003624:	ea94 0f0c 	teqne	r4, ip
1a003628:	ea95 0f0c 	teqne	r5, ip
1a00362c:	f000 f8a7 	bleq	1a00377e <__aeabi_ddiv+0x16e>
1a003630:	eba4 0405 	sub.w	r4, r4, r5
1a003634:	ea81 0e03 	eor.w	lr, r1, r3
1a003638:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a00363c:	ea4f 3101 	mov.w	r1, r1, lsl #12
1a003640:	f000 8088 	beq.w	1a003754 <__aeabi_ddiv+0x144>
1a003644:	ea4f 3303 	mov.w	r3, r3, lsl #12
1a003648:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
1a00364c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
1a003650:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
1a003654:	ea4f 2202 	mov.w	r2, r2, lsl #8
1a003658:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
1a00365c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
1a003660:	ea4f 2600 	mov.w	r6, r0, lsl #8
1a003664:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
1a003668:	429d      	cmp	r5, r3
1a00366a:	bf08      	it	eq
1a00366c:	4296      	cmpeq	r6, r2
1a00366e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
1a003672:	f504 7440 	add.w	r4, r4, #768	; 0x300
1a003676:	d202      	bcs.n	1a00367e <__aeabi_ddiv+0x6e>
1a003678:	085b      	lsrs	r3, r3, #1
1a00367a:	ea4f 0232 	mov.w	r2, r2, rrx
1a00367e:	1ab6      	subs	r6, r6, r2
1a003680:	eb65 0503 	sbc.w	r5, r5, r3
1a003684:	085b      	lsrs	r3, r3, #1
1a003686:	ea4f 0232 	mov.w	r2, r2, rrx
1a00368a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
1a00368e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
1a003692:	ebb6 0e02 	subs.w	lr, r6, r2
1a003696:	eb75 0e03 	sbcs.w	lr, r5, r3
1a00369a:	bf22      	ittt	cs
1a00369c:	1ab6      	subcs	r6, r6, r2
1a00369e:	4675      	movcs	r5, lr
1a0036a0:	ea40 000c 	orrcs.w	r0, r0, ip
1a0036a4:	085b      	lsrs	r3, r3, #1
1a0036a6:	ea4f 0232 	mov.w	r2, r2, rrx
1a0036aa:	ebb6 0e02 	subs.w	lr, r6, r2
1a0036ae:	eb75 0e03 	sbcs.w	lr, r5, r3
1a0036b2:	bf22      	ittt	cs
1a0036b4:	1ab6      	subcs	r6, r6, r2
1a0036b6:	4675      	movcs	r5, lr
1a0036b8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
1a0036bc:	085b      	lsrs	r3, r3, #1
1a0036be:	ea4f 0232 	mov.w	r2, r2, rrx
1a0036c2:	ebb6 0e02 	subs.w	lr, r6, r2
1a0036c6:	eb75 0e03 	sbcs.w	lr, r5, r3
1a0036ca:	bf22      	ittt	cs
1a0036cc:	1ab6      	subcs	r6, r6, r2
1a0036ce:	4675      	movcs	r5, lr
1a0036d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
1a0036d4:	085b      	lsrs	r3, r3, #1
1a0036d6:	ea4f 0232 	mov.w	r2, r2, rrx
1a0036da:	ebb6 0e02 	subs.w	lr, r6, r2
1a0036de:	eb75 0e03 	sbcs.w	lr, r5, r3
1a0036e2:	bf22      	ittt	cs
1a0036e4:	1ab6      	subcs	r6, r6, r2
1a0036e6:	4675      	movcs	r5, lr
1a0036e8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
1a0036ec:	ea55 0e06 	orrs.w	lr, r5, r6
1a0036f0:	d018      	beq.n	1a003724 <__aeabi_ddiv+0x114>
1a0036f2:	ea4f 1505 	mov.w	r5, r5, lsl #4
1a0036f6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
1a0036fa:	ea4f 1606 	mov.w	r6, r6, lsl #4
1a0036fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
1a003702:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
1a003706:	ea4f 02c2 	mov.w	r2, r2, lsl #3
1a00370a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
1a00370e:	d1c0      	bne.n	1a003692 <__aeabi_ddiv+0x82>
1a003710:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a003714:	d10b      	bne.n	1a00372e <__aeabi_ddiv+0x11e>
1a003716:	ea41 0100 	orr.w	r1, r1, r0
1a00371a:	f04f 0000 	mov.w	r0, #0
1a00371e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
1a003722:	e7b6      	b.n	1a003692 <__aeabi_ddiv+0x82>
1a003724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
1a003728:	bf04      	itt	eq
1a00372a:	4301      	orreq	r1, r0
1a00372c:	2000      	moveq	r0, #0
1a00372e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
1a003732:	bf88      	it	hi
1a003734:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
1a003738:	f63f aeaf 	bhi.w	1a00349a <__aeabi_dmul+0xde>
1a00373c:	ebb5 0c03 	subs.w	ip, r5, r3
1a003740:	bf04      	itt	eq
1a003742:	ebb6 0c02 	subseq.w	ip, r6, r2
1a003746:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
1a00374a:	f150 0000 	adcs.w	r0, r0, #0
1a00374e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
1a003752:	bd70      	pop	{r4, r5, r6, pc}
1a003754:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
1a003758:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
1a00375c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
1a003760:	bfc2      	ittt	gt
1a003762:	ebd4 050c 	rsbsgt	r5, r4, ip
1a003766:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
1a00376a:	bd70      	popgt	{r4, r5, r6, pc}
1a00376c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a003770:	f04f 0e00 	mov.w	lr, #0
1a003774:	3c01      	subs	r4, #1
1a003776:	e690      	b.n	1a00349a <__aeabi_dmul+0xde>
1a003778:	ea45 0e06 	orr.w	lr, r5, r6
1a00377c:	e68d      	b.n	1a00349a <__aeabi_dmul+0xde>
1a00377e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
1a003782:	ea94 0f0c 	teq	r4, ip
1a003786:	bf08      	it	eq
1a003788:	ea95 0f0c 	teqeq	r5, ip
1a00378c:	f43f af3b 	beq.w	1a003606 <__aeabi_dmul+0x24a>
1a003790:	ea94 0f0c 	teq	r4, ip
1a003794:	d10a      	bne.n	1a0037ac <__aeabi_ddiv+0x19c>
1a003796:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
1a00379a:	f47f af34 	bne.w	1a003606 <__aeabi_dmul+0x24a>
1a00379e:	ea95 0f0c 	teq	r5, ip
1a0037a2:	f47f af25 	bne.w	1a0035f0 <__aeabi_dmul+0x234>
1a0037a6:	4610      	mov	r0, r2
1a0037a8:	4619      	mov	r1, r3
1a0037aa:	e72c      	b.n	1a003606 <__aeabi_dmul+0x24a>
1a0037ac:	ea95 0f0c 	teq	r5, ip
1a0037b0:	d106      	bne.n	1a0037c0 <__aeabi_ddiv+0x1b0>
1a0037b2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
1a0037b6:	f43f aefd 	beq.w	1a0035b4 <__aeabi_dmul+0x1f8>
1a0037ba:	4610      	mov	r0, r2
1a0037bc:	4619      	mov	r1, r3
1a0037be:	e722      	b.n	1a003606 <__aeabi_dmul+0x24a>
1a0037c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
1a0037c4:	bf18      	it	ne
1a0037c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
1a0037ca:	f47f aec5 	bne.w	1a003558 <__aeabi_dmul+0x19c>
1a0037ce:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
1a0037d2:	f47f af0d 	bne.w	1a0035f0 <__aeabi_dmul+0x234>
1a0037d6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
1a0037da:	f47f aeeb 	bne.w	1a0035b4 <__aeabi_dmul+0x1f8>
1a0037de:	e712      	b.n	1a003606 <__aeabi_dmul+0x24a>

1a0037e0 <__aeabi_d2f>:
1a0037e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
1a0037e4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
1a0037e8:	bf24      	itt	cs
1a0037ea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
1a0037ee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
1a0037f2:	d90d      	bls.n	1a003810 <__aeabi_d2f+0x30>
1a0037f4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
1a0037f8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
1a0037fc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
1a003800:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
1a003804:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
1a003808:	bf08      	it	eq
1a00380a:	f020 0001 	biceq.w	r0, r0, #1
1a00380e:	4770      	bx	lr
1a003810:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
1a003814:	d121      	bne.n	1a00385a <__aeabi_d2f+0x7a>
1a003816:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
1a00381a:	bfbc      	itt	lt
1a00381c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
1a003820:	4770      	bxlt	lr
1a003822:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
1a003826:	ea4f 5252 	mov.w	r2, r2, lsr #21
1a00382a:	f1c2 0218 	rsb	r2, r2, #24
1a00382e:	f1c2 0c20 	rsb	ip, r2, #32
1a003832:	fa10 f30c 	lsls.w	r3, r0, ip
1a003836:	fa20 f002 	lsr.w	r0, r0, r2
1a00383a:	bf18      	it	ne
1a00383c:	f040 0001 	orrne.w	r0, r0, #1
1a003840:	ea4f 23c1 	mov.w	r3, r1, lsl #11
1a003844:	ea4f 23d3 	mov.w	r3, r3, lsr #11
1a003848:	fa03 fc0c 	lsl.w	ip, r3, ip
1a00384c:	ea40 000c 	orr.w	r0, r0, ip
1a003850:	fa23 f302 	lsr.w	r3, r3, r2
1a003854:	ea4f 0343 	mov.w	r3, r3, lsl #1
1a003858:	e7cc      	b.n	1a0037f4 <__aeabi_d2f+0x14>
1a00385a:	ea7f 5362 	mvns.w	r3, r2, asr #21
1a00385e:	d107      	bne.n	1a003870 <__aeabi_d2f+0x90>
1a003860:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
1a003864:	bf1e      	ittt	ne
1a003866:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
1a00386a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
1a00386e:	4770      	bxne	lr
1a003870:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
1a003874:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
1a003878:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
1a00387c:	4770      	bx	lr
1a00387e:	bf00      	nop

1a003880 <__aeabi_uldivmod>:
1a003880:	b953      	cbnz	r3, 1a003898 <__aeabi_uldivmod+0x18>
1a003882:	b94a      	cbnz	r2, 1a003898 <__aeabi_uldivmod+0x18>
1a003884:	2900      	cmp	r1, #0
1a003886:	bf08      	it	eq
1a003888:	2800      	cmpeq	r0, #0
1a00388a:	bf1c      	itt	ne
1a00388c:	f04f 31ff 	movne.w	r1, #4294967295
1a003890:	f04f 30ff 	movne.w	r0, #4294967295
1a003894:	f000 b974 	b.w	1a003b80 <__aeabi_idiv0>
1a003898:	f1ad 0c08 	sub.w	ip, sp, #8
1a00389c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0038a0:	f000 f806 	bl	1a0038b0 <__udivmoddi4>
1a0038a4:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0038a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0038ac:	b004      	add	sp, #16
1a0038ae:	4770      	bx	lr

1a0038b0 <__udivmoddi4>:
1a0038b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0038b4:	9e08      	ldr	r6, [sp, #32]
1a0038b6:	4604      	mov	r4, r0
1a0038b8:	4688      	mov	r8, r1
1a0038ba:	2b00      	cmp	r3, #0
1a0038bc:	f040 8085 	bne.w	1a0039ca <__udivmoddi4+0x11a>
1a0038c0:	428a      	cmp	r2, r1
1a0038c2:	4615      	mov	r5, r2
1a0038c4:	d948      	bls.n	1a003958 <__udivmoddi4+0xa8>
1a0038c6:	fab2 f282 	clz	r2, r2
1a0038ca:	b14a      	cbz	r2, 1a0038e0 <__udivmoddi4+0x30>
1a0038cc:	f1c2 0720 	rsb	r7, r2, #32
1a0038d0:	fa01 f302 	lsl.w	r3, r1, r2
1a0038d4:	fa20 f707 	lsr.w	r7, r0, r7
1a0038d8:	4095      	lsls	r5, r2
1a0038da:	ea47 0803 	orr.w	r8, r7, r3
1a0038de:	4094      	lsls	r4, r2
1a0038e0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0038e4:	0c23      	lsrs	r3, r4, #16
1a0038e6:	fbb8 f7fe 	udiv	r7, r8, lr
1a0038ea:	fa1f fc85 	uxth.w	ip, r5
1a0038ee:	fb0e 8817 	mls	r8, lr, r7, r8
1a0038f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a0038f6:	fb07 f10c 	mul.w	r1, r7, ip
1a0038fa:	4299      	cmp	r1, r3
1a0038fc:	d909      	bls.n	1a003912 <__udivmoddi4+0x62>
1a0038fe:	18eb      	adds	r3, r5, r3
1a003900:	f107 30ff 	add.w	r0, r7, #4294967295
1a003904:	f080 80e3 	bcs.w	1a003ace <__udivmoddi4+0x21e>
1a003908:	4299      	cmp	r1, r3
1a00390a:	f240 80e0 	bls.w	1a003ace <__udivmoddi4+0x21e>
1a00390e:	3f02      	subs	r7, #2
1a003910:	442b      	add	r3, r5
1a003912:	1a5b      	subs	r3, r3, r1
1a003914:	b2a4      	uxth	r4, r4
1a003916:	fbb3 f0fe 	udiv	r0, r3, lr
1a00391a:	fb0e 3310 	mls	r3, lr, r0, r3
1a00391e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a003922:	fb00 fc0c 	mul.w	ip, r0, ip
1a003926:	45a4      	cmp	ip, r4
1a003928:	d909      	bls.n	1a00393e <__udivmoddi4+0x8e>
1a00392a:	192c      	adds	r4, r5, r4
1a00392c:	f100 33ff 	add.w	r3, r0, #4294967295
1a003930:	f080 80cb 	bcs.w	1a003aca <__udivmoddi4+0x21a>
1a003934:	45a4      	cmp	ip, r4
1a003936:	f240 80c8 	bls.w	1a003aca <__udivmoddi4+0x21a>
1a00393a:	3802      	subs	r0, #2
1a00393c:	442c      	add	r4, r5
1a00393e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a003942:	eba4 040c 	sub.w	r4, r4, ip
1a003946:	2700      	movs	r7, #0
1a003948:	b11e      	cbz	r6, 1a003952 <__udivmoddi4+0xa2>
1a00394a:	40d4      	lsrs	r4, r2
1a00394c:	2300      	movs	r3, #0
1a00394e:	e9c6 4300 	strd	r4, r3, [r6]
1a003952:	4639      	mov	r1, r7
1a003954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003958:	2a00      	cmp	r2, #0
1a00395a:	d053      	beq.n	1a003a04 <__udivmoddi4+0x154>
1a00395c:	fab2 f282 	clz	r2, r2
1a003960:	2a00      	cmp	r2, #0
1a003962:	f040 80b6 	bne.w	1a003ad2 <__udivmoddi4+0x222>
1a003966:	1b49      	subs	r1, r1, r5
1a003968:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00396c:	fa1f f885 	uxth.w	r8, r5
1a003970:	2701      	movs	r7, #1
1a003972:	fbb1 fcfe 	udiv	ip, r1, lr
1a003976:	0c23      	lsrs	r3, r4, #16
1a003978:	fb0e 111c 	mls	r1, lr, ip, r1
1a00397c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a003980:	fb08 f10c 	mul.w	r1, r8, ip
1a003984:	4299      	cmp	r1, r3
1a003986:	d907      	bls.n	1a003998 <__udivmoddi4+0xe8>
1a003988:	18eb      	adds	r3, r5, r3
1a00398a:	f10c 30ff 	add.w	r0, ip, #4294967295
1a00398e:	d202      	bcs.n	1a003996 <__udivmoddi4+0xe6>
1a003990:	4299      	cmp	r1, r3
1a003992:	f200 80ec 	bhi.w	1a003b6e <__udivmoddi4+0x2be>
1a003996:	4684      	mov	ip, r0
1a003998:	1a59      	subs	r1, r3, r1
1a00399a:	b2a3      	uxth	r3, r4
1a00399c:	fbb1 f0fe 	udiv	r0, r1, lr
1a0039a0:	fb0e 1410 	mls	r4, lr, r0, r1
1a0039a4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a0039a8:	fb08 f800 	mul.w	r8, r8, r0
1a0039ac:	45a0      	cmp	r8, r4
1a0039ae:	d907      	bls.n	1a0039c0 <__udivmoddi4+0x110>
1a0039b0:	192c      	adds	r4, r5, r4
1a0039b2:	f100 33ff 	add.w	r3, r0, #4294967295
1a0039b6:	d202      	bcs.n	1a0039be <__udivmoddi4+0x10e>
1a0039b8:	45a0      	cmp	r8, r4
1a0039ba:	f200 80dc 	bhi.w	1a003b76 <__udivmoddi4+0x2c6>
1a0039be:	4618      	mov	r0, r3
1a0039c0:	eba4 0408 	sub.w	r4, r4, r8
1a0039c4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a0039c8:	e7be      	b.n	1a003948 <__udivmoddi4+0x98>
1a0039ca:	428b      	cmp	r3, r1
1a0039cc:	d908      	bls.n	1a0039e0 <__udivmoddi4+0x130>
1a0039ce:	2e00      	cmp	r6, #0
1a0039d0:	d078      	beq.n	1a003ac4 <__udivmoddi4+0x214>
1a0039d2:	2700      	movs	r7, #0
1a0039d4:	e9c6 0100 	strd	r0, r1, [r6]
1a0039d8:	4638      	mov	r0, r7
1a0039da:	4639      	mov	r1, r7
1a0039dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0039e0:	fab3 f783 	clz	r7, r3
1a0039e4:	b97f      	cbnz	r7, 1a003a06 <__udivmoddi4+0x156>
1a0039e6:	428b      	cmp	r3, r1
1a0039e8:	d302      	bcc.n	1a0039f0 <__udivmoddi4+0x140>
1a0039ea:	4282      	cmp	r2, r0
1a0039ec:	f200 80bd 	bhi.w	1a003b6a <__udivmoddi4+0x2ba>
1a0039f0:	1a84      	subs	r4, r0, r2
1a0039f2:	eb61 0303 	sbc.w	r3, r1, r3
1a0039f6:	2001      	movs	r0, #1
1a0039f8:	4698      	mov	r8, r3
1a0039fa:	2e00      	cmp	r6, #0
1a0039fc:	d0a9      	beq.n	1a003952 <__udivmoddi4+0xa2>
1a0039fe:	e9c6 4800 	strd	r4, r8, [r6]
1a003a02:	e7a6      	b.n	1a003952 <__udivmoddi4+0xa2>
1a003a04:	deff      	udf	#255	; 0xff
1a003a06:	f1c7 0520 	rsb	r5, r7, #32
1a003a0a:	40bb      	lsls	r3, r7
1a003a0c:	fa22 fc05 	lsr.w	ip, r2, r5
1a003a10:	ea4c 0c03 	orr.w	ip, ip, r3
1a003a14:	fa01 f407 	lsl.w	r4, r1, r7
1a003a18:	fa20 f805 	lsr.w	r8, r0, r5
1a003a1c:	fa21 f305 	lsr.w	r3, r1, r5
1a003a20:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
1a003a24:	ea48 0404 	orr.w	r4, r8, r4
1a003a28:	fbb3 f9fe 	udiv	r9, r3, lr
1a003a2c:	0c21      	lsrs	r1, r4, #16
1a003a2e:	fb0e 3319 	mls	r3, lr, r9, r3
1a003a32:	fa1f f88c 	uxth.w	r8, ip
1a003a36:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
1a003a3a:	fb09 fa08 	mul.w	sl, r9, r8
1a003a3e:	459a      	cmp	sl, r3
1a003a40:	fa02 f207 	lsl.w	r2, r2, r7
1a003a44:	fa00 f107 	lsl.w	r1, r0, r7
1a003a48:	d90b      	bls.n	1a003a62 <__udivmoddi4+0x1b2>
1a003a4a:	eb1c 0303 	adds.w	r3, ip, r3
1a003a4e:	f109 30ff 	add.w	r0, r9, #4294967295
1a003a52:	f080 8088 	bcs.w	1a003b66 <__udivmoddi4+0x2b6>
1a003a56:	459a      	cmp	sl, r3
1a003a58:	f240 8085 	bls.w	1a003b66 <__udivmoddi4+0x2b6>
1a003a5c:	f1a9 0902 	sub.w	r9, r9, #2
1a003a60:	4463      	add	r3, ip
1a003a62:	eba3 030a 	sub.w	r3, r3, sl
1a003a66:	b2a4      	uxth	r4, r4
1a003a68:	fbb3 f0fe 	udiv	r0, r3, lr
1a003a6c:	fb0e 3310 	mls	r3, lr, r0, r3
1a003a70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a003a74:	fb00 f808 	mul.w	r8, r0, r8
1a003a78:	45a0      	cmp	r8, r4
1a003a7a:	d908      	bls.n	1a003a8e <__udivmoddi4+0x1de>
1a003a7c:	eb1c 0404 	adds.w	r4, ip, r4
1a003a80:	f100 33ff 	add.w	r3, r0, #4294967295
1a003a84:	d26b      	bcs.n	1a003b5e <__udivmoddi4+0x2ae>
1a003a86:	45a0      	cmp	r8, r4
1a003a88:	d969      	bls.n	1a003b5e <__udivmoddi4+0x2ae>
1a003a8a:	3802      	subs	r0, #2
1a003a8c:	4464      	add	r4, ip
1a003a8e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a003a92:	eba4 0408 	sub.w	r4, r4, r8
1a003a96:	fba0 8902 	umull	r8, r9, r0, r2
1a003a9a:	454c      	cmp	r4, r9
1a003a9c:	46c6      	mov	lr, r8
1a003a9e:	464b      	mov	r3, r9
1a003aa0:	d354      	bcc.n	1a003b4c <__udivmoddi4+0x29c>
1a003aa2:	d051      	beq.n	1a003b48 <__udivmoddi4+0x298>
1a003aa4:	2e00      	cmp	r6, #0
1a003aa6:	d069      	beq.n	1a003b7c <__udivmoddi4+0x2cc>
1a003aa8:	ebb1 020e 	subs.w	r2, r1, lr
1a003aac:	eb64 0403 	sbc.w	r4, r4, r3
1a003ab0:	fa04 f505 	lsl.w	r5, r4, r5
1a003ab4:	fa22 f307 	lsr.w	r3, r2, r7
1a003ab8:	40fc      	lsrs	r4, r7
1a003aba:	431d      	orrs	r5, r3
1a003abc:	e9c6 5400 	strd	r5, r4, [r6]
1a003ac0:	2700      	movs	r7, #0
1a003ac2:	e746      	b.n	1a003952 <__udivmoddi4+0xa2>
1a003ac4:	4637      	mov	r7, r6
1a003ac6:	4630      	mov	r0, r6
1a003ac8:	e743      	b.n	1a003952 <__udivmoddi4+0xa2>
1a003aca:	4618      	mov	r0, r3
1a003acc:	e737      	b.n	1a00393e <__udivmoddi4+0x8e>
1a003ace:	4607      	mov	r7, r0
1a003ad0:	e71f      	b.n	1a003912 <__udivmoddi4+0x62>
1a003ad2:	f1c2 0320 	rsb	r3, r2, #32
1a003ad6:	fa20 f703 	lsr.w	r7, r0, r3
1a003ada:	4095      	lsls	r5, r2
1a003adc:	fa01 f002 	lsl.w	r0, r1, r2
1a003ae0:	fa21 f303 	lsr.w	r3, r1, r3
1a003ae4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a003ae8:	4338      	orrs	r0, r7
1a003aea:	0c01      	lsrs	r1, r0, #16
1a003aec:	fbb3 f7fe 	udiv	r7, r3, lr
1a003af0:	fa1f f885 	uxth.w	r8, r5
1a003af4:	fb0e 3317 	mls	r3, lr, r7, r3
1a003af8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a003afc:	fb07 f308 	mul.w	r3, r7, r8
1a003b00:	428b      	cmp	r3, r1
1a003b02:	fa04 f402 	lsl.w	r4, r4, r2
1a003b06:	d907      	bls.n	1a003b18 <__udivmoddi4+0x268>
1a003b08:	1869      	adds	r1, r5, r1
1a003b0a:	f107 3cff 	add.w	ip, r7, #4294967295
1a003b0e:	d228      	bcs.n	1a003b62 <__udivmoddi4+0x2b2>
1a003b10:	428b      	cmp	r3, r1
1a003b12:	d926      	bls.n	1a003b62 <__udivmoddi4+0x2b2>
1a003b14:	3f02      	subs	r7, #2
1a003b16:	4429      	add	r1, r5
1a003b18:	1acb      	subs	r3, r1, r3
1a003b1a:	b281      	uxth	r1, r0
1a003b1c:	fbb3 f0fe 	udiv	r0, r3, lr
1a003b20:	fb0e 3310 	mls	r3, lr, r0, r3
1a003b24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a003b28:	fb00 f308 	mul.w	r3, r0, r8
1a003b2c:	428b      	cmp	r3, r1
1a003b2e:	d907      	bls.n	1a003b40 <__udivmoddi4+0x290>
1a003b30:	1869      	adds	r1, r5, r1
1a003b32:	f100 3cff 	add.w	ip, r0, #4294967295
1a003b36:	d210      	bcs.n	1a003b5a <__udivmoddi4+0x2aa>
1a003b38:	428b      	cmp	r3, r1
1a003b3a:	d90e      	bls.n	1a003b5a <__udivmoddi4+0x2aa>
1a003b3c:	3802      	subs	r0, #2
1a003b3e:	4429      	add	r1, r5
1a003b40:	1ac9      	subs	r1, r1, r3
1a003b42:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a003b46:	e714      	b.n	1a003972 <__udivmoddi4+0xc2>
1a003b48:	4541      	cmp	r1, r8
1a003b4a:	d2ab      	bcs.n	1a003aa4 <__udivmoddi4+0x1f4>
1a003b4c:	ebb8 0e02 	subs.w	lr, r8, r2
1a003b50:	eb69 020c 	sbc.w	r2, r9, ip
1a003b54:	3801      	subs	r0, #1
1a003b56:	4613      	mov	r3, r2
1a003b58:	e7a4      	b.n	1a003aa4 <__udivmoddi4+0x1f4>
1a003b5a:	4660      	mov	r0, ip
1a003b5c:	e7f0      	b.n	1a003b40 <__udivmoddi4+0x290>
1a003b5e:	4618      	mov	r0, r3
1a003b60:	e795      	b.n	1a003a8e <__udivmoddi4+0x1de>
1a003b62:	4667      	mov	r7, ip
1a003b64:	e7d8      	b.n	1a003b18 <__udivmoddi4+0x268>
1a003b66:	4681      	mov	r9, r0
1a003b68:	e77b      	b.n	1a003a62 <__udivmoddi4+0x1b2>
1a003b6a:	4638      	mov	r0, r7
1a003b6c:	e745      	b.n	1a0039fa <__udivmoddi4+0x14a>
1a003b6e:	f1ac 0c02 	sub.w	ip, ip, #2
1a003b72:	442b      	add	r3, r5
1a003b74:	e710      	b.n	1a003998 <__udivmoddi4+0xe8>
1a003b76:	3802      	subs	r0, #2
1a003b78:	442c      	add	r4, r5
1a003b7a:	e721      	b.n	1a0039c0 <__udivmoddi4+0x110>
1a003b7c:	4637      	mov	r7, r6
1a003b7e:	e6e8      	b.n	1a003952 <__udivmoddi4+0xa2>

1a003b80 <__aeabi_idiv0>:
1a003b80:	4770      	bx	lr
1a003b82:	bf00      	nop

1a003b84 <__sflush_r>:
1a003b84:	898a      	ldrh	r2, [r1, #12]
1a003b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a003b8a:	4605      	mov	r5, r0
1a003b8c:	0710      	lsls	r0, r2, #28
1a003b8e:	460c      	mov	r4, r1
1a003b90:	d458      	bmi.n	1a003c44 <__sflush_r+0xc0>
1a003b92:	684b      	ldr	r3, [r1, #4]
1a003b94:	2b00      	cmp	r3, #0
1a003b96:	dc05      	bgt.n	1a003ba4 <__sflush_r+0x20>
1a003b98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1a003b9a:	2b00      	cmp	r3, #0
1a003b9c:	dc02      	bgt.n	1a003ba4 <__sflush_r+0x20>
1a003b9e:	2000      	movs	r0, #0
1a003ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003ba4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a003ba6:	2e00      	cmp	r6, #0
1a003ba8:	d0f9      	beq.n	1a003b9e <__sflush_r+0x1a>
1a003baa:	2300      	movs	r3, #0
1a003bac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
1a003bb0:	682f      	ldr	r7, [r5, #0]
1a003bb2:	602b      	str	r3, [r5, #0]
1a003bb4:	d032      	beq.n	1a003c1c <__sflush_r+0x98>
1a003bb6:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a003bb8:	89a3      	ldrh	r3, [r4, #12]
1a003bba:	075a      	lsls	r2, r3, #29
1a003bbc:	d505      	bpl.n	1a003bca <__sflush_r+0x46>
1a003bbe:	6863      	ldr	r3, [r4, #4]
1a003bc0:	1ac0      	subs	r0, r0, r3
1a003bc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a003bc4:	b10b      	cbz	r3, 1a003bca <__sflush_r+0x46>
1a003bc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a003bc8:	1ac0      	subs	r0, r0, r3
1a003bca:	2300      	movs	r3, #0
1a003bcc:	4602      	mov	r2, r0
1a003bce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a003bd0:	6a21      	ldr	r1, [r4, #32]
1a003bd2:	4628      	mov	r0, r5
1a003bd4:	47b0      	blx	r6
1a003bd6:	1c43      	adds	r3, r0, #1
1a003bd8:	89a3      	ldrh	r3, [r4, #12]
1a003bda:	d106      	bne.n	1a003bea <__sflush_r+0x66>
1a003bdc:	6829      	ldr	r1, [r5, #0]
1a003bde:	291d      	cmp	r1, #29
1a003be0:	d849      	bhi.n	1a003c76 <__sflush_r+0xf2>
1a003be2:	4a2a      	ldr	r2, [pc, #168]	; (1a003c8c <__sflush_r+0x108>)
1a003be4:	40ca      	lsrs	r2, r1
1a003be6:	07d6      	lsls	r6, r2, #31
1a003be8:	d545      	bpl.n	1a003c76 <__sflush_r+0xf2>
1a003bea:	2200      	movs	r2, #0
1a003bec:	6062      	str	r2, [r4, #4]
1a003bee:	04d9      	lsls	r1, r3, #19
1a003bf0:	6922      	ldr	r2, [r4, #16]
1a003bf2:	6022      	str	r2, [r4, #0]
1a003bf4:	d504      	bpl.n	1a003c00 <__sflush_r+0x7c>
1a003bf6:	1c42      	adds	r2, r0, #1
1a003bf8:	d101      	bne.n	1a003bfe <__sflush_r+0x7a>
1a003bfa:	682b      	ldr	r3, [r5, #0]
1a003bfc:	b903      	cbnz	r3, 1a003c00 <__sflush_r+0x7c>
1a003bfe:	6560      	str	r0, [r4, #84]	; 0x54
1a003c00:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a003c02:	602f      	str	r7, [r5, #0]
1a003c04:	2900      	cmp	r1, #0
1a003c06:	d0ca      	beq.n	1a003b9e <__sflush_r+0x1a>
1a003c08:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a003c0c:	4299      	cmp	r1, r3
1a003c0e:	d002      	beq.n	1a003c16 <__sflush_r+0x92>
1a003c10:	4628      	mov	r0, r5
1a003c12:	f000 f9ab 	bl	1a003f6c <_free_r>
1a003c16:	2000      	movs	r0, #0
1a003c18:	6360      	str	r0, [r4, #52]	; 0x34
1a003c1a:	e7c1      	b.n	1a003ba0 <__sflush_r+0x1c>
1a003c1c:	6a21      	ldr	r1, [r4, #32]
1a003c1e:	2301      	movs	r3, #1
1a003c20:	4628      	mov	r0, r5
1a003c22:	47b0      	blx	r6
1a003c24:	1c41      	adds	r1, r0, #1
1a003c26:	d1c7      	bne.n	1a003bb8 <__sflush_r+0x34>
1a003c28:	682b      	ldr	r3, [r5, #0]
1a003c2a:	2b00      	cmp	r3, #0
1a003c2c:	d0c4      	beq.n	1a003bb8 <__sflush_r+0x34>
1a003c2e:	2b1d      	cmp	r3, #29
1a003c30:	d001      	beq.n	1a003c36 <__sflush_r+0xb2>
1a003c32:	2b16      	cmp	r3, #22
1a003c34:	d101      	bne.n	1a003c3a <__sflush_r+0xb6>
1a003c36:	602f      	str	r7, [r5, #0]
1a003c38:	e7b1      	b.n	1a003b9e <__sflush_r+0x1a>
1a003c3a:	89a3      	ldrh	r3, [r4, #12]
1a003c3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003c40:	81a3      	strh	r3, [r4, #12]
1a003c42:	e7ad      	b.n	1a003ba0 <__sflush_r+0x1c>
1a003c44:	690f      	ldr	r7, [r1, #16]
1a003c46:	2f00      	cmp	r7, #0
1a003c48:	d0a9      	beq.n	1a003b9e <__sflush_r+0x1a>
1a003c4a:	0793      	lsls	r3, r2, #30
1a003c4c:	680e      	ldr	r6, [r1, #0]
1a003c4e:	bf08      	it	eq
1a003c50:	694b      	ldreq	r3, [r1, #20]
1a003c52:	600f      	str	r7, [r1, #0]
1a003c54:	bf18      	it	ne
1a003c56:	2300      	movne	r3, #0
1a003c58:	eba6 0807 	sub.w	r8, r6, r7
1a003c5c:	608b      	str	r3, [r1, #8]
1a003c5e:	f1b8 0f00 	cmp.w	r8, #0
1a003c62:	dd9c      	ble.n	1a003b9e <__sflush_r+0x1a>
1a003c64:	4643      	mov	r3, r8
1a003c66:	463a      	mov	r2, r7
1a003c68:	6a21      	ldr	r1, [r4, #32]
1a003c6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1a003c6c:	4628      	mov	r0, r5
1a003c6e:	47b0      	blx	r6
1a003c70:	2800      	cmp	r0, #0
1a003c72:	dc06      	bgt.n	1a003c82 <__sflush_r+0xfe>
1a003c74:	89a3      	ldrh	r3, [r4, #12]
1a003c76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a003c7a:	81a3      	strh	r3, [r4, #12]
1a003c7c:	f04f 30ff 	mov.w	r0, #4294967295
1a003c80:	e78e      	b.n	1a003ba0 <__sflush_r+0x1c>
1a003c82:	4407      	add	r7, r0
1a003c84:	eba8 0800 	sub.w	r8, r8, r0
1a003c88:	e7e9      	b.n	1a003c5e <__sflush_r+0xda>
1a003c8a:	bf00      	nop
1a003c8c:	20400001 	.word	0x20400001

1a003c90 <_fflush_r>:
1a003c90:	b538      	push	{r3, r4, r5, lr}
1a003c92:	690b      	ldr	r3, [r1, #16]
1a003c94:	4605      	mov	r5, r0
1a003c96:	460c      	mov	r4, r1
1a003c98:	b913      	cbnz	r3, 1a003ca0 <_fflush_r+0x10>
1a003c9a:	2500      	movs	r5, #0
1a003c9c:	4628      	mov	r0, r5
1a003c9e:	bd38      	pop	{r3, r4, r5, pc}
1a003ca0:	b118      	cbz	r0, 1a003caa <_fflush_r+0x1a>
1a003ca2:	6983      	ldr	r3, [r0, #24]
1a003ca4:	b90b      	cbnz	r3, 1a003caa <_fflush_r+0x1a>
1a003ca6:	f000 f887 	bl	1a003db8 <__sinit>
1a003caa:	4b14      	ldr	r3, [pc, #80]	; (1a003cfc <_fflush_r+0x6c>)
1a003cac:	429c      	cmp	r4, r3
1a003cae:	d11b      	bne.n	1a003ce8 <_fflush_r+0x58>
1a003cb0:	686c      	ldr	r4, [r5, #4]
1a003cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a003cb6:	2b00      	cmp	r3, #0
1a003cb8:	d0ef      	beq.n	1a003c9a <_fflush_r+0xa>
1a003cba:	6e62      	ldr	r2, [r4, #100]	; 0x64
1a003cbc:	07d0      	lsls	r0, r2, #31
1a003cbe:	d404      	bmi.n	1a003cca <_fflush_r+0x3a>
1a003cc0:	0599      	lsls	r1, r3, #22
1a003cc2:	d402      	bmi.n	1a003cca <_fflush_r+0x3a>
1a003cc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a003cc6:	f000 f938 	bl	1a003f3a <__retarget_lock_acquire_recursive>
1a003cca:	4628      	mov	r0, r5
1a003ccc:	4621      	mov	r1, r4
1a003cce:	f7ff ff59 	bl	1a003b84 <__sflush_r>
1a003cd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a003cd4:	07da      	lsls	r2, r3, #31
1a003cd6:	4605      	mov	r5, r0
1a003cd8:	d4e0      	bmi.n	1a003c9c <_fflush_r+0xc>
1a003cda:	89a3      	ldrh	r3, [r4, #12]
1a003cdc:	059b      	lsls	r3, r3, #22
1a003cde:	d4dd      	bmi.n	1a003c9c <_fflush_r+0xc>
1a003ce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a003ce2:	f000 f92b 	bl	1a003f3c <__retarget_lock_release_recursive>
1a003ce6:	e7d9      	b.n	1a003c9c <_fflush_r+0xc>
1a003ce8:	4b05      	ldr	r3, [pc, #20]	; (1a003d00 <_fflush_r+0x70>)
1a003cea:	429c      	cmp	r4, r3
1a003cec:	d101      	bne.n	1a003cf2 <_fflush_r+0x62>
1a003cee:	68ac      	ldr	r4, [r5, #8]
1a003cf0:	e7df      	b.n	1a003cb2 <_fflush_r+0x22>
1a003cf2:	4b04      	ldr	r3, [pc, #16]	; (1a003d04 <_fflush_r+0x74>)
1a003cf4:	429c      	cmp	r4, r3
1a003cf6:	bf08      	it	eq
1a003cf8:	68ec      	ldreq	r4, [r5, #12]
1a003cfa:	e7da      	b.n	1a003cb2 <_fflush_r+0x22>
1a003cfc:	1a004ee8 	.word	0x1a004ee8
1a003d00:	1a004f08 	.word	0x1a004f08
1a003d04:	1a004ec8 	.word	0x1a004ec8

1a003d08 <std>:
1a003d08:	2300      	movs	r3, #0
1a003d0a:	b510      	push	{r4, lr}
1a003d0c:	4604      	mov	r4, r0
1a003d0e:	e9c0 3300 	strd	r3, r3, [r0]
1a003d12:	6083      	str	r3, [r0, #8]
1a003d14:	8181      	strh	r1, [r0, #12]
1a003d16:	6643      	str	r3, [r0, #100]	; 0x64
1a003d18:	81c2      	strh	r2, [r0, #14]
1a003d1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
1a003d1e:	6183      	str	r3, [r0, #24]
1a003d20:	4619      	mov	r1, r3
1a003d22:	2208      	movs	r2, #8
1a003d24:	305c      	adds	r0, #92	; 0x5c
1a003d26:	f000 f918 	bl	1a003f5a <memset>
1a003d2a:	4b05      	ldr	r3, [pc, #20]	; (1a003d40 <std+0x38>)
1a003d2c:	6263      	str	r3, [r4, #36]	; 0x24
1a003d2e:	4b05      	ldr	r3, [pc, #20]	; (1a003d44 <std+0x3c>)
1a003d30:	62a3      	str	r3, [r4, #40]	; 0x28
1a003d32:	4b05      	ldr	r3, [pc, #20]	; (1a003d48 <std+0x40>)
1a003d34:	62e3      	str	r3, [r4, #44]	; 0x2c
1a003d36:	4b05      	ldr	r3, [pc, #20]	; (1a003d4c <std+0x44>)
1a003d38:	6224      	str	r4, [r4, #32]
1a003d3a:	6323      	str	r3, [r4, #48]	; 0x30
1a003d3c:	bd10      	pop	{r4, pc}
1a003d3e:	bf00      	nop
1a003d40:	1a0044fd 	.word	0x1a0044fd
1a003d44:	1a00451f 	.word	0x1a00451f
1a003d48:	1a004557 	.word	0x1a004557
1a003d4c:	1a00457b 	.word	0x1a00457b

1a003d50 <_cleanup_r>:
1a003d50:	4901      	ldr	r1, [pc, #4]	; (1a003d58 <_cleanup_r+0x8>)
1a003d52:	f000 b8af 	b.w	1a003eb4 <_fwalk_reent>
1a003d56:	bf00      	nop
1a003d58:	1a003c91 	.word	0x1a003c91

1a003d5c <__sfmoreglue>:
1a003d5c:	b570      	push	{r4, r5, r6, lr}
1a003d5e:	1e4a      	subs	r2, r1, #1
1a003d60:	2568      	movs	r5, #104	; 0x68
1a003d62:	4355      	muls	r5, r2
1a003d64:	460e      	mov	r6, r1
1a003d66:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a003d6a:	f000 f94d 	bl	1a004008 <_malloc_r>
1a003d6e:	4604      	mov	r4, r0
1a003d70:	b140      	cbz	r0, 1a003d84 <__sfmoreglue+0x28>
1a003d72:	2100      	movs	r1, #0
1a003d74:	e9c0 1600 	strd	r1, r6, [r0]
1a003d78:	300c      	adds	r0, #12
1a003d7a:	60a0      	str	r0, [r4, #8]
1a003d7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a003d80:	f000 f8eb 	bl	1a003f5a <memset>
1a003d84:	4620      	mov	r0, r4
1a003d86:	bd70      	pop	{r4, r5, r6, pc}

1a003d88 <__sfp_lock_acquire>:
1a003d88:	4801      	ldr	r0, [pc, #4]	; (1a003d90 <__sfp_lock_acquire+0x8>)
1a003d8a:	f000 b8d6 	b.w	1a003f3a <__retarget_lock_acquire_recursive>
1a003d8e:	bf00      	nop
1a003d90:	10000314 	.word	0x10000314

1a003d94 <__sfp_lock_release>:
1a003d94:	4801      	ldr	r0, [pc, #4]	; (1a003d9c <__sfp_lock_release+0x8>)
1a003d96:	f000 b8d1 	b.w	1a003f3c <__retarget_lock_release_recursive>
1a003d9a:	bf00      	nop
1a003d9c:	10000314 	.word	0x10000314

1a003da0 <__sinit_lock_acquire>:
1a003da0:	4801      	ldr	r0, [pc, #4]	; (1a003da8 <__sinit_lock_acquire+0x8>)
1a003da2:	f000 b8ca 	b.w	1a003f3a <__retarget_lock_acquire_recursive>
1a003da6:	bf00      	nop
1a003da8:	1000030f 	.word	0x1000030f

1a003dac <__sinit_lock_release>:
1a003dac:	4801      	ldr	r0, [pc, #4]	; (1a003db4 <__sinit_lock_release+0x8>)
1a003dae:	f000 b8c5 	b.w	1a003f3c <__retarget_lock_release_recursive>
1a003db2:	bf00      	nop
1a003db4:	1000030f 	.word	0x1000030f

1a003db8 <__sinit>:
1a003db8:	b510      	push	{r4, lr}
1a003dba:	4604      	mov	r4, r0
1a003dbc:	f7ff fff0 	bl	1a003da0 <__sinit_lock_acquire>
1a003dc0:	69a3      	ldr	r3, [r4, #24]
1a003dc2:	b11b      	cbz	r3, 1a003dcc <__sinit+0x14>
1a003dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a003dc8:	f7ff bff0 	b.w	1a003dac <__sinit_lock_release>
1a003dcc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
1a003dd0:	6523      	str	r3, [r4, #80]	; 0x50
1a003dd2:	4b13      	ldr	r3, [pc, #76]	; (1a003e20 <__sinit+0x68>)
1a003dd4:	4a13      	ldr	r2, [pc, #76]	; (1a003e24 <__sinit+0x6c>)
1a003dd6:	681b      	ldr	r3, [r3, #0]
1a003dd8:	62a2      	str	r2, [r4, #40]	; 0x28
1a003dda:	42a3      	cmp	r3, r4
1a003ddc:	bf04      	itt	eq
1a003dde:	2301      	moveq	r3, #1
1a003de0:	61a3      	streq	r3, [r4, #24]
1a003de2:	4620      	mov	r0, r4
1a003de4:	f000 f820 	bl	1a003e28 <__sfp>
1a003de8:	6060      	str	r0, [r4, #4]
1a003dea:	4620      	mov	r0, r4
1a003dec:	f000 f81c 	bl	1a003e28 <__sfp>
1a003df0:	60a0      	str	r0, [r4, #8]
1a003df2:	4620      	mov	r0, r4
1a003df4:	f000 f818 	bl	1a003e28 <__sfp>
1a003df8:	2200      	movs	r2, #0
1a003dfa:	60e0      	str	r0, [r4, #12]
1a003dfc:	2104      	movs	r1, #4
1a003dfe:	6860      	ldr	r0, [r4, #4]
1a003e00:	f7ff ff82 	bl	1a003d08 <std>
1a003e04:	2201      	movs	r2, #1
1a003e06:	2109      	movs	r1, #9
1a003e08:	68a0      	ldr	r0, [r4, #8]
1a003e0a:	f7ff ff7d 	bl	1a003d08 <std>
1a003e0e:	2202      	movs	r2, #2
1a003e10:	2112      	movs	r1, #18
1a003e12:	68e0      	ldr	r0, [r4, #12]
1a003e14:	f7ff ff78 	bl	1a003d08 <std>
1a003e18:	2301      	movs	r3, #1
1a003e1a:	61a3      	str	r3, [r4, #24]
1a003e1c:	e7d2      	b.n	1a003dc4 <__sinit+0xc>
1a003e1e:	bf00      	nop
1a003e20:	1a004f28 	.word	0x1a004f28
1a003e24:	1a003d51 	.word	0x1a003d51

1a003e28 <__sfp>:
1a003e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003e2a:	4607      	mov	r7, r0
1a003e2c:	f7ff ffac 	bl	1a003d88 <__sfp_lock_acquire>
1a003e30:	4b1e      	ldr	r3, [pc, #120]	; (1a003eac <__sfp+0x84>)
1a003e32:	681e      	ldr	r6, [r3, #0]
1a003e34:	69b3      	ldr	r3, [r6, #24]
1a003e36:	b913      	cbnz	r3, 1a003e3e <__sfp+0x16>
1a003e38:	4630      	mov	r0, r6
1a003e3a:	f7ff ffbd 	bl	1a003db8 <__sinit>
1a003e3e:	3648      	adds	r6, #72	; 0x48
1a003e40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
1a003e44:	3b01      	subs	r3, #1
1a003e46:	d503      	bpl.n	1a003e50 <__sfp+0x28>
1a003e48:	6833      	ldr	r3, [r6, #0]
1a003e4a:	b30b      	cbz	r3, 1a003e90 <__sfp+0x68>
1a003e4c:	6836      	ldr	r6, [r6, #0]
1a003e4e:	e7f7      	b.n	1a003e40 <__sfp+0x18>
1a003e50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
1a003e54:	b9d5      	cbnz	r5, 1a003e8c <__sfp+0x64>
1a003e56:	4b16      	ldr	r3, [pc, #88]	; (1a003eb0 <__sfp+0x88>)
1a003e58:	60e3      	str	r3, [r4, #12]
1a003e5a:	f104 0058 	add.w	r0, r4, #88	; 0x58
1a003e5e:	6665      	str	r5, [r4, #100]	; 0x64
1a003e60:	f000 f86a 	bl	1a003f38 <__retarget_lock_init_recursive>
1a003e64:	f7ff ff96 	bl	1a003d94 <__sfp_lock_release>
1a003e68:	6025      	str	r5, [r4, #0]
1a003e6a:	e9c4 5501 	strd	r5, r5, [r4, #4]
1a003e6e:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a003e72:	61a5      	str	r5, [r4, #24]
1a003e74:	2208      	movs	r2, #8
1a003e76:	4629      	mov	r1, r5
1a003e78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a003e7c:	f000 f86d 	bl	1a003f5a <memset>
1a003e80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a003e84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a003e88:	4620      	mov	r0, r4
1a003e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003e8c:	3468      	adds	r4, #104	; 0x68
1a003e8e:	e7d9      	b.n	1a003e44 <__sfp+0x1c>
1a003e90:	2104      	movs	r1, #4
1a003e92:	4638      	mov	r0, r7
1a003e94:	f7ff ff62 	bl	1a003d5c <__sfmoreglue>
1a003e98:	4604      	mov	r4, r0
1a003e9a:	6030      	str	r0, [r6, #0]
1a003e9c:	2800      	cmp	r0, #0
1a003e9e:	d1d5      	bne.n	1a003e4c <__sfp+0x24>
1a003ea0:	f7ff ff78 	bl	1a003d94 <__sfp_lock_release>
1a003ea4:	230c      	movs	r3, #12
1a003ea6:	603b      	str	r3, [r7, #0]
1a003ea8:	e7ee      	b.n	1a003e88 <__sfp+0x60>
1a003eaa:	bf00      	nop
1a003eac:	1a004f28 	.word	0x1a004f28
1a003eb0:	ffff0001 	.word	0xffff0001

1a003eb4 <_fwalk_reent>:
1a003eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003eb8:	4680      	mov	r8, r0
1a003eba:	4689      	mov	r9, r1
1a003ebc:	f100 0448 	add.w	r4, r0, #72	; 0x48
1a003ec0:	2600      	movs	r6, #0
1a003ec2:	b914      	cbnz	r4, 1a003eca <_fwalk_reent+0x16>
1a003ec4:	4630      	mov	r0, r6
1a003ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a003eca:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
1a003ece:	3f01      	subs	r7, #1
1a003ed0:	d501      	bpl.n	1a003ed6 <_fwalk_reent+0x22>
1a003ed2:	6824      	ldr	r4, [r4, #0]
1a003ed4:	e7f5      	b.n	1a003ec2 <_fwalk_reent+0xe>
1a003ed6:	89ab      	ldrh	r3, [r5, #12]
1a003ed8:	2b01      	cmp	r3, #1
1a003eda:	d907      	bls.n	1a003eec <_fwalk_reent+0x38>
1a003edc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
1a003ee0:	3301      	adds	r3, #1
1a003ee2:	d003      	beq.n	1a003eec <_fwalk_reent+0x38>
1a003ee4:	4629      	mov	r1, r5
1a003ee6:	4640      	mov	r0, r8
1a003ee8:	47c8      	blx	r9
1a003eea:	4306      	orrs	r6, r0
1a003eec:	3568      	adds	r5, #104	; 0x68
1a003eee:	e7ee      	b.n	1a003ece <_fwalk_reent+0x1a>

1a003ef0 <__libc_init_array>:
1a003ef0:	b570      	push	{r4, r5, r6, lr}
1a003ef2:	4d0d      	ldr	r5, [pc, #52]	; (1a003f28 <__libc_init_array+0x38>)
1a003ef4:	4c0d      	ldr	r4, [pc, #52]	; (1a003f2c <__libc_init_array+0x3c>)
1a003ef6:	1b64      	subs	r4, r4, r5
1a003ef8:	10a4      	asrs	r4, r4, #2
1a003efa:	2600      	movs	r6, #0
1a003efc:	42a6      	cmp	r6, r4
1a003efe:	d109      	bne.n	1a003f14 <__libc_init_array+0x24>
1a003f00:	4d0b      	ldr	r5, [pc, #44]	; (1a003f30 <__libc_init_array+0x40>)
1a003f02:	4c0c      	ldr	r4, [pc, #48]	; (1a003f34 <__libc_init_array+0x44>)
1a003f04:	f7fd fa2b 	bl	1a00135e <_init>
1a003f08:	1b64      	subs	r4, r4, r5
1a003f0a:	10a4      	asrs	r4, r4, #2
1a003f0c:	2600      	movs	r6, #0
1a003f0e:	42a6      	cmp	r6, r4
1a003f10:	d105      	bne.n	1a003f1e <__libc_init_array+0x2e>
1a003f12:	bd70      	pop	{r4, r5, r6, pc}
1a003f14:	f855 3b04 	ldr.w	r3, [r5], #4
1a003f18:	4798      	blx	r3
1a003f1a:	3601      	adds	r6, #1
1a003f1c:	e7ee      	b.n	1a003efc <__libc_init_array+0xc>
1a003f1e:	f855 3b04 	ldr.w	r3, [r5], #4
1a003f22:	4798      	blx	r3
1a003f24:	3601      	adds	r6, #1
1a003f26:	e7f2      	b.n	1a003f0e <__libc_init_array+0x1e>
1a003f28:	1a004f60 	.word	0x1a004f60
1a003f2c:	1a004f60 	.word	0x1a004f60
1a003f30:	1a004f60 	.word	0x1a004f60
1a003f34:	1a004f64 	.word	0x1a004f64

1a003f38 <__retarget_lock_init_recursive>:
1a003f38:	4770      	bx	lr

1a003f3a <__retarget_lock_acquire_recursive>:
1a003f3a:	4770      	bx	lr

1a003f3c <__retarget_lock_release_recursive>:
1a003f3c:	4770      	bx	lr

1a003f3e <memcpy>:
1a003f3e:	440a      	add	r2, r1
1a003f40:	4291      	cmp	r1, r2
1a003f42:	f100 33ff 	add.w	r3, r0, #4294967295
1a003f46:	d100      	bne.n	1a003f4a <memcpy+0xc>
1a003f48:	4770      	bx	lr
1a003f4a:	b510      	push	{r4, lr}
1a003f4c:	f811 4b01 	ldrb.w	r4, [r1], #1
1a003f50:	f803 4f01 	strb.w	r4, [r3, #1]!
1a003f54:	4291      	cmp	r1, r2
1a003f56:	d1f9      	bne.n	1a003f4c <memcpy+0xe>
1a003f58:	bd10      	pop	{r4, pc}

1a003f5a <memset>:
1a003f5a:	4402      	add	r2, r0
1a003f5c:	4603      	mov	r3, r0
1a003f5e:	4293      	cmp	r3, r2
1a003f60:	d100      	bne.n	1a003f64 <memset+0xa>
1a003f62:	4770      	bx	lr
1a003f64:	f803 1b01 	strb.w	r1, [r3], #1
1a003f68:	e7f9      	b.n	1a003f5e <memset+0x4>
1a003f6a:	Address 0x1a003f6a is out of bounds.


1a003f6c <_free_r>:
1a003f6c:	b538      	push	{r3, r4, r5, lr}
1a003f6e:	4605      	mov	r5, r0
1a003f70:	2900      	cmp	r1, #0
1a003f72:	d045      	beq.n	1a004000 <_free_r+0x94>
1a003f74:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a003f78:	1f0c      	subs	r4, r1, #4
1a003f7a:	2b00      	cmp	r3, #0
1a003f7c:	bfb8      	it	lt
1a003f7e:	18e4      	addlt	r4, r4, r3
1a003f80:	f000 fc90 	bl	1a0048a4 <__malloc_lock>
1a003f84:	4a1f      	ldr	r2, [pc, #124]	; (1a004004 <_free_r+0x98>)
1a003f86:	6813      	ldr	r3, [r2, #0]
1a003f88:	4610      	mov	r0, r2
1a003f8a:	b933      	cbnz	r3, 1a003f9a <_free_r+0x2e>
1a003f8c:	6063      	str	r3, [r4, #4]
1a003f8e:	6014      	str	r4, [r2, #0]
1a003f90:	4628      	mov	r0, r5
1a003f92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a003f96:	f000 bc8b 	b.w	1a0048b0 <__malloc_unlock>
1a003f9a:	42a3      	cmp	r3, r4
1a003f9c:	d90c      	bls.n	1a003fb8 <_free_r+0x4c>
1a003f9e:	6821      	ldr	r1, [r4, #0]
1a003fa0:	1862      	adds	r2, r4, r1
1a003fa2:	4293      	cmp	r3, r2
1a003fa4:	bf04      	itt	eq
1a003fa6:	681a      	ldreq	r2, [r3, #0]
1a003fa8:	685b      	ldreq	r3, [r3, #4]
1a003faa:	6063      	str	r3, [r4, #4]
1a003fac:	bf04      	itt	eq
1a003fae:	1852      	addeq	r2, r2, r1
1a003fb0:	6022      	streq	r2, [r4, #0]
1a003fb2:	6004      	str	r4, [r0, #0]
1a003fb4:	e7ec      	b.n	1a003f90 <_free_r+0x24>
1a003fb6:	4613      	mov	r3, r2
1a003fb8:	685a      	ldr	r2, [r3, #4]
1a003fba:	b10a      	cbz	r2, 1a003fc0 <_free_r+0x54>
1a003fbc:	42a2      	cmp	r2, r4
1a003fbe:	d9fa      	bls.n	1a003fb6 <_free_r+0x4a>
1a003fc0:	6819      	ldr	r1, [r3, #0]
1a003fc2:	1858      	adds	r0, r3, r1
1a003fc4:	42a0      	cmp	r0, r4
1a003fc6:	d10b      	bne.n	1a003fe0 <_free_r+0x74>
1a003fc8:	6820      	ldr	r0, [r4, #0]
1a003fca:	4401      	add	r1, r0
1a003fcc:	1858      	adds	r0, r3, r1
1a003fce:	4282      	cmp	r2, r0
1a003fd0:	6019      	str	r1, [r3, #0]
1a003fd2:	d1dd      	bne.n	1a003f90 <_free_r+0x24>
1a003fd4:	6810      	ldr	r0, [r2, #0]
1a003fd6:	6852      	ldr	r2, [r2, #4]
1a003fd8:	605a      	str	r2, [r3, #4]
1a003fda:	4401      	add	r1, r0
1a003fdc:	6019      	str	r1, [r3, #0]
1a003fde:	e7d7      	b.n	1a003f90 <_free_r+0x24>
1a003fe0:	d902      	bls.n	1a003fe8 <_free_r+0x7c>
1a003fe2:	230c      	movs	r3, #12
1a003fe4:	602b      	str	r3, [r5, #0]
1a003fe6:	e7d3      	b.n	1a003f90 <_free_r+0x24>
1a003fe8:	6820      	ldr	r0, [r4, #0]
1a003fea:	1821      	adds	r1, r4, r0
1a003fec:	428a      	cmp	r2, r1
1a003fee:	bf04      	itt	eq
1a003ff0:	6811      	ldreq	r1, [r2, #0]
1a003ff2:	6852      	ldreq	r2, [r2, #4]
1a003ff4:	6062      	str	r2, [r4, #4]
1a003ff6:	bf04      	itt	eq
1a003ff8:	1809      	addeq	r1, r1, r0
1a003ffa:	6021      	streq	r1, [r4, #0]
1a003ffc:	605c      	str	r4, [r3, #4]
1a003ffe:	e7c7      	b.n	1a003f90 <_free_r+0x24>
1a004000:	bd38      	pop	{r3, r4, r5, pc}
1a004002:	bf00      	nop
1a004004:	10000260 	.word	0x10000260

1a004008 <_malloc_r>:
1a004008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00400a:	1ccd      	adds	r5, r1, #3
1a00400c:	f025 0503 	bic.w	r5, r5, #3
1a004010:	3508      	adds	r5, #8
1a004012:	2d0c      	cmp	r5, #12
1a004014:	bf38      	it	cc
1a004016:	250c      	movcc	r5, #12
1a004018:	2d00      	cmp	r5, #0
1a00401a:	4606      	mov	r6, r0
1a00401c:	db01      	blt.n	1a004022 <_malloc_r+0x1a>
1a00401e:	42a9      	cmp	r1, r5
1a004020:	d903      	bls.n	1a00402a <_malloc_r+0x22>
1a004022:	230c      	movs	r3, #12
1a004024:	6033      	str	r3, [r6, #0]
1a004026:	2000      	movs	r0, #0
1a004028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00402a:	f000 fc3b 	bl	1a0048a4 <__malloc_lock>
1a00402e:	4921      	ldr	r1, [pc, #132]	; (1a0040b4 <_malloc_r+0xac>)
1a004030:	680a      	ldr	r2, [r1, #0]
1a004032:	4614      	mov	r4, r2
1a004034:	b99c      	cbnz	r4, 1a00405e <_malloc_r+0x56>
1a004036:	4f20      	ldr	r7, [pc, #128]	; (1a0040b8 <_malloc_r+0xb0>)
1a004038:	683b      	ldr	r3, [r7, #0]
1a00403a:	b923      	cbnz	r3, 1a004046 <_malloc_r+0x3e>
1a00403c:	4621      	mov	r1, r4
1a00403e:	4630      	mov	r0, r6
1a004040:	f7fd f9e2 	bl	1a001408 <_sbrk_r>
1a004044:	6038      	str	r0, [r7, #0]
1a004046:	4629      	mov	r1, r5
1a004048:	4630      	mov	r0, r6
1a00404a:	f7fd f9dd 	bl	1a001408 <_sbrk_r>
1a00404e:	1c43      	adds	r3, r0, #1
1a004050:	d123      	bne.n	1a00409a <_malloc_r+0x92>
1a004052:	230c      	movs	r3, #12
1a004054:	6033      	str	r3, [r6, #0]
1a004056:	4630      	mov	r0, r6
1a004058:	f000 fc2a 	bl	1a0048b0 <__malloc_unlock>
1a00405c:	e7e3      	b.n	1a004026 <_malloc_r+0x1e>
1a00405e:	6823      	ldr	r3, [r4, #0]
1a004060:	1b5b      	subs	r3, r3, r5
1a004062:	d417      	bmi.n	1a004094 <_malloc_r+0x8c>
1a004064:	2b0b      	cmp	r3, #11
1a004066:	d903      	bls.n	1a004070 <_malloc_r+0x68>
1a004068:	6023      	str	r3, [r4, #0]
1a00406a:	441c      	add	r4, r3
1a00406c:	6025      	str	r5, [r4, #0]
1a00406e:	e004      	b.n	1a00407a <_malloc_r+0x72>
1a004070:	6863      	ldr	r3, [r4, #4]
1a004072:	42a2      	cmp	r2, r4
1a004074:	bf0c      	ite	eq
1a004076:	600b      	streq	r3, [r1, #0]
1a004078:	6053      	strne	r3, [r2, #4]
1a00407a:	4630      	mov	r0, r6
1a00407c:	f000 fc18 	bl	1a0048b0 <__malloc_unlock>
1a004080:	f104 000b 	add.w	r0, r4, #11
1a004084:	1d23      	adds	r3, r4, #4
1a004086:	f020 0007 	bic.w	r0, r0, #7
1a00408a:	1ac2      	subs	r2, r0, r3
1a00408c:	d0cc      	beq.n	1a004028 <_malloc_r+0x20>
1a00408e:	1a1b      	subs	r3, r3, r0
1a004090:	50a3      	str	r3, [r4, r2]
1a004092:	e7c9      	b.n	1a004028 <_malloc_r+0x20>
1a004094:	4622      	mov	r2, r4
1a004096:	6864      	ldr	r4, [r4, #4]
1a004098:	e7cc      	b.n	1a004034 <_malloc_r+0x2c>
1a00409a:	1cc4      	adds	r4, r0, #3
1a00409c:	f024 0403 	bic.w	r4, r4, #3
1a0040a0:	42a0      	cmp	r0, r4
1a0040a2:	d0e3      	beq.n	1a00406c <_malloc_r+0x64>
1a0040a4:	1a21      	subs	r1, r4, r0
1a0040a6:	4630      	mov	r0, r6
1a0040a8:	f7fd f9ae 	bl	1a001408 <_sbrk_r>
1a0040ac:	3001      	adds	r0, #1
1a0040ae:	d1dd      	bne.n	1a00406c <_malloc_r+0x64>
1a0040b0:	e7cf      	b.n	1a004052 <_malloc_r+0x4a>
1a0040b2:	bf00      	nop
1a0040b4:	10000260 	.word	0x10000260
1a0040b8:	10000264 	.word	0x10000264

1a0040bc <_printf_common>:
1a0040bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0040c0:	4691      	mov	r9, r2
1a0040c2:	461f      	mov	r7, r3
1a0040c4:	688a      	ldr	r2, [r1, #8]
1a0040c6:	690b      	ldr	r3, [r1, #16]
1a0040c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a0040cc:	4293      	cmp	r3, r2
1a0040ce:	bfb8      	it	lt
1a0040d0:	4613      	movlt	r3, r2
1a0040d2:	f8c9 3000 	str.w	r3, [r9]
1a0040d6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
1a0040da:	4606      	mov	r6, r0
1a0040dc:	460c      	mov	r4, r1
1a0040de:	b112      	cbz	r2, 1a0040e6 <_printf_common+0x2a>
1a0040e0:	3301      	adds	r3, #1
1a0040e2:	f8c9 3000 	str.w	r3, [r9]
1a0040e6:	6823      	ldr	r3, [r4, #0]
1a0040e8:	0699      	lsls	r1, r3, #26
1a0040ea:	bf42      	ittt	mi
1a0040ec:	f8d9 3000 	ldrmi.w	r3, [r9]
1a0040f0:	3302      	addmi	r3, #2
1a0040f2:	f8c9 3000 	strmi.w	r3, [r9]
1a0040f6:	6825      	ldr	r5, [r4, #0]
1a0040f8:	f015 0506 	ands.w	r5, r5, #6
1a0040fc:	d107      	bne.n	1a00410e <_printf_common+0x52>
1a0040fe:	f104 0a19 	add.w	sl, r4, #25
1a004102:	68e3      	ldr	r3, [r4, #12]
1a004104:	f8d9 2000 	ldr.w	r2, [r9]
1a004108:	1a9b      	subs	r3, r3, r2
1a00410a:	42ab      	cmp	r3, r5
1a00410c:	dc28      	bgt.n	1a004160 <_printf_common+0xa4>
1a00410e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a004112:	6822      	ldr	r2, [r4, #0]
1a004114:	3300      	adds	r3, #0
1a004116:	bf18      	it	ne
1a004118:	2301      	movne	r3, #1
1a00411a:	0692      	lsls	r2, r2, #26
1a00411c:	d42d      	bmi.n	1a00417a <_printf_common+0xbe>
1a00411e:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a004122:	4639      	mov	r1, r7
1a004124:	4630      	mov	r0, r6
1a004126:	47c0      	blx	r8
1a004128:	3001      	adds	r0, #1
1a00412a:	d020      	beq.n	1a00416e <_printf_common+0xb2>
1a00412c:	6823      	ldr	r3, [r4, #0]
1a00412e:	68e5      	ldr	r5, [r4, #12]
1a004130:	f8d9 2000 	ldr.w	r2, [r9]
1a004134:	f003 0306 	and.w	r3, r3, #6
1a004138:	2b04      	cmp	r3, #4
1a00413a:	bf08      	it	eq
1a00413c:	1aad      	subeq	r5, r5, r2
1a00413e:	68a3      	ldr	r3, [r4, #8]
1a004140:	6922      	ldr	r2, [r4, #16]
1a004142:	bf0c      	ite	eq
1a004144:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
1a004148:	2500      	movne	r5, #0
1a00414a:	4293      	cmp	r3, r2
1a00414c:	bfc4      	itt	gt
1a00414e:	1a9b      	subgt	r3, r3, r2
1a004150:	18ed      	addgt	r5, r5, r3
1a004152:	f04f 0900 	mov.w	r9, #0
1a004156:	341a      	adds	r4, #26
1a004158:	454d      	cmp	r5, r9
1a00415a:	d11a      	bne.n	1a004192 <_printf_common+0xd6>
1a00415c:	2000      	movs	r0, #0
1a00415e:	e008      	b.n	1a004172 <_printf_common+0xb6>
1a004160:	2301      	movs	r3, #1
1a004162:	4652      	mov	r2, sl
1a004164:	4639      	mov	r1, r7
1a004166:	4630      	mov	r0, r6
1a004168:	47c0      	blx	r8
1a00416a:	3001      	adds	r0, #1
1a00416c:	d103      	bne.n	1a004176 <_printf_common+0xba>
1a00416e:	f04f 30ff 	mov.w	r0, #4294967295
1a004172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004176:	3501      	adds	r5, #1
1a004178:	e7c3      	b.n	1a004102 <_printf_common+0x46>
1a00417a:	18e1      	adds	r1, r4, r3
1a00417c:	1c5a      	adds	r2, r3, #1
1a00417e:	2030      	movs	r0, #48	; 0x30
1a004180:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a004184:	4422      	add	r2, r4
1a004186:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a00418a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a00418e:	3302      	adds	r3, #2
1a004190:	e7c5      	b.n	1a00411e <_printf_common+0x62>
1a004192:	2301      	movs	r3, #1
1a004194:	4622      	mov	r2, r4
1a004196:	4639      	mov	r1, r7
1a004198:	4630      	mov	r0, r6
1a00419a:	47c0      	blx	r8
1a00419c:	3001      	adds	r0, #1
1a00419e:	d0e6      	beq.n	1a00416e <_printf_common+0xb2>
1a0041a0:	f109 0901 	add.w	r9, r9, #1
1a0041a4:	e7d8      	b.n	1a004158 <_printf_common+0x9c>
1a0041a6:	Address 0x1a0041a6 is out of bounds.


1a0041a8 <_printf_i>:
1a0041a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a0041ac:	4606      	mov	r6, r0
1a0041ae:	460c      	mov	r4, r1
1a0041b0:	f101 0043 	add.w	r0, r1, #67	; 0x43
1a0041b4:	7e09      	ldrb	r1, [r1, #24]
1a0041b6:	b085      	sub	sp, #20
1a0041b8:	296e      	cmp	r1, #110	; 0x6e
1a0041ba:	4698      	mov	r8, r3
1a0041bc:	4617      	mov	r7, r2
1a0041be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a0041c0:	f000 80ba 	beq.w	1a004338 <_printf_i+0x190>
1a0041c4:	d824      	bhi.n	1a004210 <_printf_i+0x68>
1a0041c6:	2963      	cmp	r1, #99	; 0x63
1a0041c8:	d039      	beq.n	1a00423e <_printf_i+0x96>
1a0041ca:	d80a      	bhi.n	1a0041e2 <_printf_i+0x3a>
1a0041cc:	2900      	cmp	r1, #0
1a0041ce:	f000 80c3 	beq.w	1a004358 <_printf_i+0x1b0>
1a0041d2:	2958      	cmp	r1, #88	; 0x58
1a0041d4:	f000 8091 	beq.w	1a0042fa <_printf_i+0x152>
1a0041d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0041dc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a0041e0:	e035      	b.n	1a00424e <_printf_i+0xa6>
1a0041e2:	2964      	cmp	r1, #100	; 0x64
1a0041e4:	d001      	beq.n	1a0041ea <_printf_i+0x42>
1a0041e6:	2969      	cmp	r1, #105	; 0x69
1a0041e8:	d1f6      	bne.n	1a0041d8 <_printf_i+0x30>
1a0041ea:	6825      	ldr	r5, [r4, #0]
1a0041ec:	681a      	ldr	r2, [r3, #0]
1a0041ee:	f015 0f80 	tst.w	r5, #128	; 0x80
1a0041f2:	f102 0104 	add.w	r1, r2, #4
1a0041f6:	d02c      	beq.n	1a004252 <_printf_i+0xaa>
1a0041f8:	6812      	ldr	r2, [r2, #0]
1a0041fa:	6019      	str	r1, [r3, #0]
1a0041fc:	2a00      	cmp	r2, #0
1a0041fe:	da03      	bge.n	1a004208 <_printf_i+0x60>
1a004200:	232d      	movs	r3, #45	; 0x2d
1a004202:	4252      	negs	r2, r2
1a004204:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004208:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 1a0043c8 <_printf_i+0x220>
1a00420c:	230a      	movs	r3, #10
1a00420e:	e03f      	b.n	1a004290 <_printf_i+0xe8>
1a004210:	2973      	cmp	r1, #115	; 0x73
1a004212:	f000 80a5 	beq.w	1a004360 <_printf_i+0x1b8>
1a004216:	d808      	bhi.n	1a00422a <_printf_i+0x82>
1a004218:	296f      	cmp	r1, #111	; 0x6f
1a00421a:	d021      	beq.n	1a004260 <_printf_i+0xb8>
1a00421c:	2970      	cmp	r1, #112	; 0x70
1a00421e:	d1db      	bne.n	1a0041d8 <_printf_i+0x30>
1a004220:	6822      	ldr	r2, [r4, #0]
1a004222:	f042 0220 	orr.w	r2, r2, #32
1a004226:	6022      	str	r2, [r4, #0]
1a004228:	e003      	b.n	1a004232 <_printf_i+0x8a>
1a00422a:	2975      	cmp	r1, #117	; 0x75
1a00422c:	d018      	beq.n	1a004260 <_printf_i+0xb8>
1a00422e:	2978      	cmp	r1, #120	; 0x78
1a004230:	d1d2      	bne.n	1a0041d8 <_printf_i+0x30>
1a004232:	2278      	movs	r2, #120	; 0x78
1a004234:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
1a004238:	f8df c190 	ldr.w	ip, [pc, #400]	; 1a0043cc <_printf_i+0x224>
1a00423c:	e061      	b.n	1a004302 <_printf_i+0x15a>
1a00423e:	681a      	ldr	r2, [r3, #0]
1a004240:	1d11      	adds	r1, r2, #4
1a004242:	6019      	str	r1, [r3, #0]
1a004244:	6813      	ldr	r3, [r2, #0]
1a004246:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a00424a:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a00424e:	2301      	movs	r3, #1
1a004250:	e093      	b.n	1a00437a <_printf_i+0x1d2>
1a004252:	6812      	ldr	r2, [r2, #0]
1a004254:	6019      	str	r1, [r3, #0]
1a004256:	f015 0f40 	tst.w	r5, #64	; 0x40
1a00425a:	bf18      	it	ne
1a00425c:	b212      	sxthne	r2, r2
1a00425e:	e7cd      	b.n	1a0041fc <_printf_i+0x54>
1a004260:	f8d4 c000 	ldr.w	ip, [r4]
1a004264:	681a      	ldr	r2, [r3, #0]
1a004266:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a00426a:	f102 0504 	add.w	r5, r2, #4
1a00426e:	601d      	str	r5, [r3, #0]
1a004270:	d001      	beq.n	1a004276 <_printf_i+0xce>
1a004272:	6812      	ldr	r2, [r2, #0]
1a004274:	e003      	b.n	1a00427e <_printf_i+0xd6>
1a004276:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a00427a:	d0fa      	beq.n	1a004272 <_printf_i+0xca>
1a00427c:	8812      	ldrh	r2, [r2, #0]
1a00427e:	f8df c148 	ldr.w	ip, [pc, #328]	; 1a0043c8 <_printf_i+0x220>
1a004282:	296f      	cmp	r1, #111	; 0x6f
1a004284:	bf0c      	ite	eq
1a004286:	2308      	moveq	r3, #8
1a004288:	230a      	movne	r3, #10
1a00428a:	2100      	movs	r1, #0
1a00428c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a004290:	6865      	ldr	r5, [r4, #4]
1a004292:	60a5      	str	r5, [r4, #8]
1a004294:	2d00      	cmp	r5, #0
1a004296:	bfa2      	ittt	ge
1a004298:	6821      	ldrge	r1, [r4, #0]
1a00429a:	f021 0104 	bicge.w	r1, r1, #4
1a00429e:	6021      	strge	r1, [r4, #0]
1a0042a0:	b90a      	cbnz	r2, 1a0042a6 <_printf_i+0xfe>
1a0042a2:	2d00      	cmp	r5, #0
1a0042a4:	d046      	beq.n	1a004334 <_printf_i+0x18c>
1a0042a6:	4605      	mov	r5, r0
1a0042a8:	fbb2 f1f3 	udiv	r1, r2, r3
1a0042ac:	fb03 2e11 	mls	lr, r3, r1, r2
1a0042b0:	4293      	cmp	r3, r2
1a0042b2:	f81c e00e 	ldrb.w	lr, [ip, lr]
1a0042b6:	f805 ed01 	strb.w	lr, [r5, #-1]!
1a0042ba:	d939      	bls.n	1a004330 <_printf_i+0x188>
1a0042bc:	2b08      	cmp	r3, #8
1a0042be:	d10b      	bne.n	1a0042d8 <_printf_i+0x130>
1a0042c0:	6823      	ldr	r3, [r4, #0]
1a0042c2:	07da      	lsls	r2, r3, #31
1a0042c4:	d508      	bpl.n	1a0042d8 <_printf_i+0x130>
1a0042c6:	6923      	ldr	r3, [r4, #16]
1a0042c8:	6862      	ldr	r2, [r4, #4]
1a0042ca:	429a      	cmp	r2, r3
1a0042cc:	bfde      	ittt	le
1a0042ce:	2330      	movle	r3, #48	; 0x30
1a0042d0:	f805 3c01 	strble.w	r3, [r5, #-1]
1a0042d4:	f105 35ff 	addle.w	r5, r5, #4294967295
1a0042d8:	1b40      	subs	r0, r0, r5
1a0042da:	6120      	str	r0, [r4, #16]
1a0042dc:	f8cd 8000 	str.w	r8, [sp]
1a0042e0:	463b      	mov	r3, r7
1a0042e2:	aa03      	add	r2, sp, #12
1a0042e4:	4621      	mov	r1, r4
1a0042e6:	4630      	mov	r0, r6
1a0042e8:	f7ff fee8 	bl	1a0040bc <_printf_common>
1a0042ec:	3001      	adds	r0, #1
1a0042ee:	d149      	bne.n	1a004384 <_printf_i+0x1dc>
1a0042f0:	f04f 30ff 	mov.w	r0, #4294967295
1a0042f4:	b005      	add	sp, #20
1a0042f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a0042fa:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 1a0043c8 <_printf_i+0x220>
1a0042fe:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a004302:	681d      	ldr	r5, [r3, #0]
1a004304:	6821      	ldr	r1, [r4, #0]
1a004306:	f855 2b04 	ldr.w	r2, [r5], #4
1a00430a:	601d      	str	r5, [r3, #0]
1a00430c:	060d      	lsls	r5, r1, #24
1a00430e:	d50b      	bpl.n	1a004328 <_printf_i+0x180>
1a004310:	07cd      	lsls	r5, r1, #31
1a004312:	bf44      	itt	mi
1a004314:	f041 0120 	orrmi.w	r1, r1, #32
1a004318:	6021      	strmi	r1, [r4, #0]
1a00431a:	b91a      	cbnz	r2, 1a004324 <_printf_i+0x17c>
1a00431c:	6823      	ldr	r3, [r4, #0]
1a00431e:	f023 0320 	bic.w	r3, r3, #32
1a004322:	6023      	str	r3, [r4, #0]
1a004324:	2310      	movs	r3, #16
1a004326:	e7b0      	b.n	1a00428a <_printf_i+0xe2>
1a004328:	064b      	lsls	r3, r1, #25
1a00432a:	bf48      	it	mi
1a00432c:	b292      	uxthmi	r2, r2
1a00432e:	e7ef      	b.n	1a004310 <_printf_i+0x168>
1a004330:	460a      	mov	r2, r1
1a004332:	e7b9      	b.n	1a0042a8 <_printf_i+0x100>
1a004334:	4605      	mov	r5, r0
1a004336:	e7c1      	b.n	1a0042bc <_printf_i+0x114>
1a004338:	681a      	ldr	r2, [r3, #0]
1a00433a:	f8d4 c000 	ldr.w	ip, [r4]
1a00433e:	6961      	ldr	r1, [r4, #20]
1a004340:	1d15      	adds	r5, r2, #4
1a004342:	601d      	str	r5, [r3, #0]
1a004344:	f01c 0f80 	tst.w	ip, #128	; 0x80
1a004348:	6813      	ldr	r3, [r2, #0]
1a00434a:	d001      	beq.n	1a004350 <_printf_i+0x1a8>
1a00434c:	6019      	str	r1, [r3, #0]
1a00434e:	e003      	b.n	1a004358 <_printf_i+0x1b0>
1a004350:	f01c 0f40 	tst.w	ip, #64	; 0x40
1a004354:	d0fa      	beq.n	1a00434c <_printf_i+0x1a4>
1a004356:	8019      	strh	r1, [r3, #0]
1a004358:	2300      	movs	r3, #0
1a00435a:	6123      	str	r3, [r4, #16]
1a00435c:	4605      	mov	r5, r0
1a00435e:	e7bd      	b.n	1a0042dc <_printf_i+0x134>
1a004360:	681a      	ldr	r2, [r3, #0]
1a004362:	1d11      	adds	r1, r2, #4
1a004364:	6019      	str	r1, [r3, #0]
1a004366:	6815      	ldr	r5, [r2, #0]
1a004368:	6862      	ldr	r2, [r4, #4]
1a00436a:	2100      	movs	r1, #0
1a00436c:	4628      	mov	r0, r5
1a00436e:	f000 fa2f 	bl	1a0047d0 <memchr>
1a004372:	b108      	cbz	r0, 1a004378 <_printf_i+0x1d0>
1a004374:	1b40      	subs	r0, r0, r5
1a004376:	6060      	str	r0, [r4, #4]
1a004378:	6863      	ldr	r3, [r4, #4]
1a00437a:	6123      	str	r3, [r4, #16]
1a00437c:	2300      	movs	r3, #0
1a00437e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a004382:	e7ab      	b.n	1a0042dc <_printf_i+0x134>
1a004384:	6923      	ldr	r3, [r4, #16]
1a004386:	462a      	mov	r2, r5
1a004388:	4639      	mov	r1, r7
1a00438a:	4630      	mov	r0, r6
1a00438c:	47c0      	blx	r8
1a00438e:	3001      	adds	r0, #1
1a004390:	d0ae      	beq.n	1a0042f0 <_printf_i+0x148>
1a004392:	6823      	ldr	r3, [r4, #0]
1a004394:	079b      	lsls	r3, r3, #30
1a004396:	d413      	bmi.n	1a0043c0 <_printf_i+0x218>
1a004398:	68e0      	ldr	r0, [r4, #12]
1a00439a:	9b03      	ldr	r3, [sp, #12]
1a00439c:	4298      	cmp	r0, r3
1a00439e:	bfb8      	it	lt
1a0043a0:	4618      	movlt	r0, r3
1a0043a2:	e7a7      	b.n	1a0042f4 <_printf_i+0x14c>
1a0043a4:	2301      	movs	r3, #1
1a0043a6:	464a      	mov	r2, r9
1a0043a8:	4639      	mov	r1, r7
1a0043aa:	4630      	mov	r0, r6
1a0043ac:	47c0      	blx	r8
1a0043ae:	3001      	adds	r0, #1
1a0043b0:	d09e      	beq.n	1a0042f0 <_printf_i+0x148>
1a0043b2:	3501      	adds	r5, #1
1a0043b4:	68e3      	ldr	r3, [r4, #12]
1a0043b6:	9a03      	ldr	r2, [sp, #12]
1a0043b8:	1a9b      	subs	r3, r3, r2
1a0043ba:	42ab      	cmp	r3, r5
1a0043bc:	dcf2      	bgt.n	1a0043a4 <_printf_i+0x1fc>
1a0043be:	e7eb      	b.n	1a004398 <_printf_i+0x1f0>
1a0043c0:	2500      	movs	r5, #0
1a0043c2:	f104 0919 	add.w	r9, r4, #25
1a0043c6:	e7f5      	b.n	1a0043b4 <_printf_i+0x20c>
1a0043c8:	1a004f2c 	.word	0x1a004f2c
1a0043cc:	1a004f3d 	.word	0x1a004f3d

1a0043d0 <_puts_r>:
1a0043d0:	b570      	push	{r4, r5, r6, lr}
1a0043d2:	460e      	mov	r6, r1
1a0043d4:	4605      	mov	r5, r0
1a0043d6:	b118      	cbz	r0, 1a0043e0 <_puts_r+0x10>
1a0043d8:	6983      	ldr	r3, [r0, #24]
1a0043da:	b90b      	cbnz	r3, 1a0043e0 <_puts_r+0x10>
1a0043dc:	f7ff fcec 	bl	1a003db8 <__sinit>
1a0043e0:	69ab      	ldr	r3, [r5, #24]
1a0043e2:	68ac      	ldr	r4, [r5, #8]
1a0043e4:	b913      	cbnz	r3, 1a0043ec <_puts_r+0x1c>
1a0043e6:	4628      	mov	r0, r5
1a0043e8:	f7ff fce6 	bl	1a003db8 <__sinit>
1a0043ec:	4b2c      	ldr	r3, [pc, #176]	; (1a0044a0 <_puts_r+0xd0>)
1a0043ee:	429c      	cmp	r4, r3
1a0043f0:	d120      	bne.n	1a004434 <_puts_r+0x64>
1a0043f2:	686c      	ldr	r4, [r5, #4]
1a0043f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a0043f6:	07db      	lsls	r3, r3, #31
1a0043f8:	d405      	bmi.n	1a004406 <_puts_r+0x36>
1a0043fa:	89a3      	ldrh	r3, [r4, #12]
1a0043fc:	0598      	lsls	r0, r3, #22
1a0043fe:	d402      	bmi.n	1a004406 <_puts_r+0x36>
1a004400:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a004402:	f7ff fd9a 	bl	1a003f3a <__retarget_lock_acquire_recursive>
1a004406:	89a3      	ldrh	r3, [r4, #12]
1a004408:	0719      	lsls	r1, r3, #28
1a00440a:	d51d      	bpl.n	1a004448 <_puts_r+0x78>
1a00440c:	6923      	ldr	r3, [r4, #16]
1a00440e:	b1db      	cbz	r3, 1a004448 <_puts_r+0x78>
1a004410:	3e01      	subs	r6, #1
1a004412:	68a3      	ldr	r3, [r4, #8]
1a004414:	f816 1f01 	ldrb.w	r1, [r6, #1]!
1a004418:	3b01      	subs	r3, #1
1a00441a:	60a3      	str	r3, [r4, #8]
1a00441c:	bb39      	cbnz	r1, 1a00446e <_puts_r+0x9e>
1a00441e:	2b00      	cmp	r3, #0
1a004420:	da38      	bge.n	1a004494 <_puts_r+0xc4>
1a004422:	4622      	mov	r2, r4
1a004424:	210a      	movs	r1, #10
1a004426:	4628      	mov	r0, r5
1a004428:	f000 f8ac 	bl	1a004584 <__swbuf_r>
1a00442c:	3001      	adds	r0, #1
1a00442e:	d011      	beq.n	1a004454 <_puts_r+0x84>
1a004430:	250a      	movs	r5, #10
1a004432:	e011      	b.n	1a004458 <_puts_r+0x88>
1a004434:	4b1b      	ldr	r3, [pc, #108]	; (1a0044a4 <_puts_r+0xd4>)
1a004436:	429c      	cmp	r4, r3
1a004438:	d101      	bne.n	1a00443e <_puts_r+0x6e>
1a00443a:	68ac      	ldr	r4, [r5, #8]
1a00443c:	e7da      	b.n	1a0043f4 <_puts_r+0x24>
1a00443e:	4b1a      	ldr	r3, [pc, #104]	; (1a0044a8 <_puts_r+0xd8>)
1a004440:	429c      	cmp	r4, r3
1a004442:	bf08      	it	eq
1a004444:	68ec      	ldreq	r4, [r5, #12]
1a004446:	e7d5      	b.n	1a0043f4 <_puts_r+0x24>
1a004448:	4621      	mov	r1, r4
1a00444a:	4628      	mov	r0, r5
1a00444c:	f000 f8ec 	bl	1a004628 <__swsetup_r>
1a004450:	2800      	cmp	r0, #0
1a004452:	d0dd      	beq.n	1a004410 <_puts_r+0x40>
1a004454:	f04f 35ff 	mov.w	r5, #4294967295
1a004458:	6e63      	ldr	r3, [r4, #100]	; 0x64
1a00445a:	07da      	lsls	r2, r3, #31
1a00445c:	d405      	bmi.n	1a00446a <_puts_r+0x9a>
1a00445e:	89a3      	ldrh	r3, [r4, #12]
1a004460:	059b      	lsls	r3, r3, #22
1a004462:	d402      	bmi.n	1a00446a <_puts_r+0x9a>
1a004464:	6da0      	ldr	r0, [r4, #88]	; 0x58
1a004466:	f7ff fd69 	bl	1a003f3c <__retarget_lock_release_recursive>
1a00446a:	4628      	mov	r0, r5
1a00446c:	bd70      	pop	{r4, r5, r6, pc}
1a00446e:	2b00      	cmp	r3, #0
1a004470:	da04      	bge.n	1a00447c <_puts_r+0xac>
1a004472:	69a2      	ldr	r2, [r4, #24]
1a004474:	429a      	cmp	r2, r3
1a004476:	dc06      	bgt.n	1a004486 <_puts_r+0xb6>
1a004478:	290a      	cmp	r1, #10
1a00447a:	d004      	beq.n	1a004486 <_puts_r+0xb6>
1a00447c:	6823      	ldr	r3, [r4, #0]
1a00447e:	1c5a      	adds	r2, r3, #1
1a004480:	6022      	str	r2, [r4, #0]
1a004482:	7019      	strb	r1, [r3, #0]
1a004484:	e7c5      	b.n	1a004412 <_puts_r+0x42>
1a004486:	4622      	mov	r2, r4
1a004488:	4628      	mov	r0, r5
1a00448a:	f000 f87b 	bl	1a004584 <__swbuf_r>
1a00448e:	3001      	adds	r0, #1
1a004490:	d1bf      	bne.n	1a004412 <_puts_r+0x42>
1a004492:	e7df      	b.n	1a004454 <_puts_r+0x84>
1a004494:	6823      	ldr	r3, [r4, #0]
1a004496:	250a      	movs	r5, #10
1a004498:	1c5a      	adds	r2, r3, #1
1a00449a:	6022      	str	r2, [r4, #0]
1a00449c:	701d      	strb	r5, [r3, #0]
1a00449e:	e7db      	b.n	1a004458 <_puts_r+0x88>
1a0044a0:	1a004ee8 	.word	0x1a004ee8
1a0044a4:	1a004f08 	.word	0x1a004f08
1a0044a8:	1a004ec8 	.word	0x1a004ec8

1a0044ac <puts>:
1a0044ac:	4b02      	ldr	r3, [pc, #8]	; (1a0044b8 <puts+0xc>)
1a0044ae:	4601      	mov	r1, r0
1a0044b0:	6818      	ldr	r0, [r3, #0]
1a0044b2:	f7ff bf8d 	b.w	1a0043d0 <_puts_r>
1a0044b6:	bf00      	nop
1a0044b8:	1000004c 	.word	0x1000004c

1a0044bc <siprintf>:
1a0044bc:	b40e      	push	{r1, r2, r3}
1a0044be:	b500      	push	{lr}
1a0044c0:	b09c      	sub	sp, #112	; 0x70
1a0044c2:	ab1d      	add	r3, sp, #116	; 0x74
1a0044c4:	9002      	str	r0, [sp, #8]
1a0044c6:	9006      	str	r0, [sp, #24]
1a0044c8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
1a0044cc:	4809      	ldr	r0, [pc, #36]	; (1a0044f4 <siprintf+0x38>)
1a0044ce:	9107      	str	r1, [sp, #28]
1a0044d0:	9104      	str	r1, [sp, #16]
1a0044d2:	4909      	ldr	r1, [pc, #36]	; (1a0044f8 <siprintf+0x3c>)
1a0044d4:	f853 2b04 	ldr.w	r2, [r3], #4
1a0044d8:	9105      	str	r1, [sp, #20]
1a0044da:	6800      	ldr	r0, [r0, #0]
1a0044dc:	9301      	str	r3, [sp, #4]
1a0044de:	a902      	add	r1, sp, #8
1a0044e0:	f000 fa6e 	bl	1a0049c0 <_svfiprintf_r>
1a0044e4:	9b02      	ldr	r3, [sp, #8]
1a0044e6:	2200      	movs	r2, #0
1a0044e8:	701a      	strb	r2, [r3, #0]
1a0044ea:	b01c      	add	sp, #112	; 0x70
1a0044ec:	f85d eb04 	ldr.w	lr, [sp], #4
1a0044f0:	b003      	add	sp, #12
1a0044f2:	4770      	bx	lr
1a0044f4:	1000004c 	.word	0x1000004c
1a0044f8:	ffff0208 	.word	0xffff0208

1a0044fc <__sread>:
1a0044fc:	b510      	push	{r4, lr}
1a0044fe:	460c      	mov	r4, r1
1a004500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004504:	f7fc ff44 	bl	1a001390 <_read_r>
1a004508:	2800      	cmp	r0, #0
1a00450a:	bfab      	itete	ge
1a00450c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
1a00450e:	89a3      	ldrhlt	r3, [r4, #12]
1a004510:	181b      	addge	r3, r3, r0
1a004512:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
1a004516:	bfac      	ite	ge
1a004518:	6563      	strge	r3, [r4, #84]	; 0x54
1a00451a:	81a3      	strhlt	r3, [r4, #12]
1a00451c:	bd10      	pop	{r4, pc}

1a00451e <__swrite>:
1a00451e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a004522:	461f      	mov	r7, r3
1a004524:	898b      	ldrh	r3, [r1, #12]
1a004526:	05db      	lsls	r3, r3, #23
1a004528:	4605      	mov	r5, r0
1a00452a:	460c      	mov	r4, r1
1a00452c:	4616      	mov	r6, r2
1a00452e:	d505      	bpl.n	1a00453c <__swrite+0x1e>
1a004530:	2302      	movs	r3, #2
1a004532:	2200      	movs	r2, #0
1a004534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004538:	f7fc ff25 	bl	1a001386 <_lseek_r>
1a00453c:	89a3      	ldrh	r3, [r4, #12]
1a00453e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a004542:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a004546:	81a3      	strh	r3, [r4, #12]
1a004548:	4632      	mov	r2, r6
1a00454a:	463b      	mov	r3, r7
1a00454c:	4628      	mov	r0, r5
1a00454e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a004552:	f7fc bf44 	b.w	1a0013de <_write_r>

1a004556 <__sseek>:
1a004556:	b510      	push	{r4, lr}
1a004558:	460c      	mov	r4, r1
1a00455a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00455e:	f7fc ff12 	bl	1a001386 <_lseek_r>
1a004562:	1c43      	adds	r3, r0, #1
1a004564:	89a3      	ldrh	r3, [r4, #12]
1a004566:	bf15      	itete	ne
1a004568:	6560      	strne	r0, [r4, #84]	; 0x54
1a00456a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a00456e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a004572:	81a3      	strheq	r3, [r4, #12]
1a004574:	bf18      	it	ne
1a004576:	81a3      	strhne	r3, [r4, #12]
1a004578:	bd10      	pop	{r4, pc}

1a00457a <__sclose>:
1a00457a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00457e:	f7fc beef 	b.w	1a001360 <_close_r>
1a004582:	Address 0x1a004582 is out of bounds.


1a004584 <__swbuf_r>:
1a004584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004586:	460e      	mov	r6, r1
1a004588:	4614      	mov	r4, r2
1a00458a:	4605      	mov	r5, r0
1a00458c:	b118      	cbz	r0, 1a004596 <__swbuf_r+0x12>
1a00458e:	6983      	ldr	r3, [r0, #24]
1a004590:	b90b      	cbnz	r3, 1a004596 <__swbuf_r+0x12>
1a004592:	f7ff fc11 	bl	1a003db8 <__sinit>
1a004596:	4b21      	ldr	r3, [pc, #132]	; (1a00461c <__swbuf_r+0x98>)
1a004598:	429c      	cmp	r4, r3
1a00459a:	d12b      	bne.n	1a0045f4 <__swbuf_r+0x70>
1a00459c:	686c      	ldr	r4, [r5, #4]
1a00459e:	69a3      	ldr	r3, [r4, #24]
1a0045a0:	60a3      	str	r3, [r4, #8]
1a0045a2:	89a3      	ldrh	r3, [r4, #12]
1a0045a4:	071a      	lsls	r2, r3, #28
1a0045a6:	d52f      	bpl.n	1a004608 <__swbuf_r+0x84>
1a0045a8:	6923      	ldr	r3, [r4, #16]
1a0045aa:	b36b      	cbz	r3, 1a004608 <__swbuf_r+0x84>
1a0045ac:	6923      	ldr	r3, [r4, #16]
1a0045ae:	6820      	ldr	r0, [r4, #0]
1a0045b0:	1ac0      	subs	r0, r0, r3
1a0045b2:	6963      	ldr	r3, [r4, #20]
1a0045b4:	b2f6      	uxtb	r6, r6
1a0045b6:	4283      	cmp	r3, r0
1a0045b8:	4637      	mov	r7, r6
1a0045ba:	dc04      	bgt.n	1a0045c6 <__swbuf_r+0x42>
1a0045bc:	4621      	mov	r1, r4
1a0045be:	4628      	mov	r0, r5
1a0045c0:	f7ff fb66 	bl	1a003c90 <_fflush_r>
1a0045c4:	bb30      	cbnz	r0, 1a004614 <__swbuf_r+0x90>
1a0045c6:	68a3      	ldr	r3, [r4, #8]
1a0045c8:	3b01      	subs	r3, #1
1a0045ca:	60a3      	str	r3, [r4, #8]
1a0045cc:	6823      	ldr	r3, [r4, #0]
1a0045ce:	1c5a      	adds	r2, r3, #1
1a0045d0:	6022      	str	r2, [r4, #0]
1a0045d2:	701e      	strb	r6, [r3, #0]
1a0045d4:	6963      	ldr	r3, [r4, #20]
1a0045d6:	3001      	adds	r0, #1
1a0045d8:	4283      	cmp	r3, r0
1a0045da:	d004      	beq.n	1a0045e6 <__swbuf_r+0x62>
1a0045dc:	89a3      	ldrh	r3, [r4, #12]
1a0045de:	07db      	lsls	r3, r3, #31
1a0045e0:	d506      	bpl.n	1a0045f0 <__swbuf_r+0x6c>
1a0045e2:	2e0a      	cmp	r6, #10
1a0045e4:	d104      	bne.n	1a0045f0 <__swbuf_r+0x6c>
1a0045e6:	4621      	mov	r1, r4
1a0045e8:	4628      	mov	r0, r5
1a0045ea:	f7ff fb51 	bl	1a003c90 <_fflush_r>
1a0045ee:	b988      	cbnz	r0, 1a004614 <__swbuf_r+0x90>
1a0045f0:	4638      	mov	r0, r7
1a0045f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0045f4:	4b0a      	ldr	r3, [pc, #40]	; (1a004620 <__swbuf_r+0x9c>)
1a0045f6:	429c      	cmp	r4, r3
1a0045f8:	d101      	bne.n	1a0045fe <__swbuf_r+0x7a>
1a0045fa:	68ac      	ldr	r4, [r5, #8]
1a0045fc:	e7cf      	b.n	1a00459e <__swbuf_r+0x1a>
1a0045fe:	4b09      	ldr	r3, [pc, #36]	; (1a004624 <__swbuf_r+0xa0>)
1a004600:	429c      	cmp	r4, r3
1a004602:	bf08      	it	eq
1a004604:	68ec      	ldreq	r4, [r5, #12]
1a004606:	e7ca      	b.n	1a00459e <__swbuf_r+0x1a>
1a004608:	4621      	mov	r1, r4
1a00460a:	4628      	mov	r0, r5
1a00460c:	f000 f80c 	bl	1a004628 <__swsetup_r>
1a004610:	2800      	cmp	r0, #0
1a004612:	d0cb      	beq.n	1a0045ac <__swbuf_r+0x28>
1a004614:	f04f 37ff 	mov.w	r7, #4294967295
1a004618:	e7ea      	b.n	1a0045f0 <__swbuf_r+0x6c>
1a00461a:	bf00      	nop
1a00461c:	1a004ee8 	.word	0x1a004ee8
1a004620:	1a004f08 	.word	0x1a004f08
1a004624:	1a004ec8 	.word	0x1a004ec8

1a004628 <__swsetup_r>:
1a004628:	4b32      	ldr	r3, [pc, #200]	; (1a0046f4 <__swsetup_r+0xcc>)
1a00462a:	b570      	push	{r4, r5, r6, lr}
1a00462c:	681d      	ldr	r5, [r3, #0]
1a00462e:	4606      	mov	r6, r0
1a004630:	460c      	mov	r4, r1
1a004632:	b125      	cbz	r5, 1a00463e <__swsetup_r+0x16>
1a004634:	69ab      	ldr	r3, [r5, #24]
1a004636:	b913      	cbnz	r3, 1a00463e <__swsetup_r+0x16>
1a004638:	4628      	mov	r0, r5
1a00463a:	f7ff fbbd 	bl	1a003db8 <__sinit>
1a00463e:	4b2e      	ldr	r3, [pc, #184]	; (1a0046f8 <__swsetup_r+0xd0>)
1a004640:	429c      	cmp	r4, r3
1a004642:	d10f      	bne.n	1a004664 <__swsetup_r+0x3c>
1a004644:	686c      	ldr	r4, [r5, #4]
1a004646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00464a:	b29a      	uxth	r2, r3
1a00464c:	0715      	lsls	r5, r2, #28
1a00464e:	d42c      	bmi.n	1a0046aa <__swsetup_r+0x82>
1a004650:	06d0      	lsls	r0, r2, #27
1a004652:	d411      	bmi.n	1a004678 <__swsetup_r+0x50>
1a004654:	2209      	movs	r2, #9
1a004656:	6032      	str	r2, [r6, #0]
1a004658:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00465c:	81a3      	strh	r3, [r4, #12]
1a00465e:	f04f 30ff 	mov.w	r0, #4294967295
1a004662:	e03e      	b.n	1a0046e2 <__swsetup_r+0xba>
1a004664:	4b25      	ldr	r3, [pc, #148]	; (1a0046fc <__swsetup_r+0xd4>)
1a004666:	429c      	cmp	r4, r3
1a004668:	d101      	bne.n	1a00466e <__swsetup_r+0x46>
1a00466a:	68ac      	ldr	r4, [r5, #8]
1a00466c:	e7eb      	b.n	1a004646 <__swsetup_r+0x1e>
1a00466e:	4b24      	ldr	r3, [pc, #144]	; (1a004700 <__swsetup_r+0xd8>)
1a004670:	429c      	cmp	r4, r3
1a004672:	bf08      	it	eq
1a004674:	68ec      	ldreq	r4, [r5, #12]
1a004676:	e7e6      	b.n	1a004646 <__swsetup_r+0x1e>
1a004678:	0751      	lsls	r1, r2, #29
1a00467a:	d512      	bpl.n	1a0046a2 <__swsetup_r+0x7a>
1a00467c:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a00467e:	b141      	cbz	r1, 1a004692 <__swsetup_r+0x6a>
1a004680:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004684:	4299      	cmp	r1, r3
1a004686:	d002      	beq.n	1a00468e <__swsetup_r+0x66>
1a004688:	4630      	mov	r0, r6
1a00468a:	f7ff fc6f 	bl	1a003f6c <_free_r>
1a00468e:	2300      	movs	r3, #0
1a004690:	6363      	str	r3, [r4, #52]	; 0x34
1a004692:	89a3      	ldrh	r3, [r4, #12]
1a004694:	f023 0324 	bic.w	r3, r3, #36	; 0x24
1a004698:	81a3      	strh	r3, [r4, #12]
1a00469a:	2300      	movs	r3, #0
1a00469c:	6063      	str	r3, [r4, #4]
1a00469e:	6923      	ldr	r3, [r4, #16]
1a0046a0:	6023      	str	r3, [r4, #0]
1a0046a2:	89a3      	ldrh	r3, [r4, #12]
1a0046a4:	f043 0308 	orr.w	r3, r3, #8
1a0046a8:	81a3      	strh	r3, [r4, #12]
1a0046aa:	6923      	ldr	r3, [r4, #16]
1a0046ac:	b94b      	cbnz	r3, 1a0046c2 <__swsetup_r+0x9a>
1a0046ae:	89a3      	ldrh	r3, [r4, #12]
1a0046b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
1a0046b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a0046b8:	d003      	beq.n	1a0046c2 <__swsetup_r+0x9a>
1a0046ba:	4621      	mov	r1, r4
1a0046bc:	4630      	mov	r0, r6
1a0046be:	f000 f845 	bl	1a00474c <__smakebuf_r>
1a0046c2:	89a2      	ldrh	r2, [r4, #12]
1a0046c4:	f012 0301 	ands.w	r3, r2, #1
1a0046c8:	d00c      	beq.n	1a0046e4 <__swsetup_r+0xbc>
1a0046ca:	2300      	movs	r3, #0
1a0046cc:	60a3      	str	r3, [r4, #8]
1a0046ce:	6963      	ldr	r3, [r4, #20]
1a0046d0:	425b      	negs	r3, r3
1a0046d2:	61a3      	str	r3, [r4, #24]
1a0046d4:	6923      	ldr	r3, [r4, #16]
1a0046d6:	b953      	cbnz	r3, 1a0046ee <__swsetup_r+0xc6>
1a0046d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0046dc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
1a0046e0:	d1ba      	bne.n	1a004658 <__swsetup_r+0x30>
1a0046e2:	bd70      	pop	{r4, r5, r6, pc}
1a0046e4:	0792      	lsls	r2, r2, #30
1a0046e6:	bf58      	it	pl
1a0046e8:	6963      	ldrpl	r3, [r4, #20]
1a0046ea:	60a3      	str	r3, [r4, #8]
1a0046ec:	e7f2      	b.n	1a0046d4 <__swsetup_r+0xac>
1a0046ee:	2000      	movs	r0, #0
1a0046f0:	e7f7      	b.n	1a0046e2 <__swsetup_r+0xba>
1a0046f2:	bf00      	nop
1a0046f4:	1000004c 	.word	0x1000004c
1a0046f8:	1a004ee8 	.word	0x1a004ee8
1a0046fc:	1a004f08 	.word	0x1a004f08
1a004700:	1a004ec8 	.word	0x1a004ec8

1a004704 <__swhatbuf_r>:
1a004704:	b570      	push	{r4, r5, r6, lr}
1a004706:	460e      	mov	r6, r1
1a004708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a00470c:	2900      	cmp	r1, #0
1a00470e:	b096      	sub	sp, #88	; 0x58
1a004710:	4614      	mov	r4, r2
1a004712:	461d      	mov	r5, r3
1a004714:	da07      	bge.n	1a004726 <__swhatbuf_r+0x22>
1a004716:	2300      	movs	r3, #0
1a004718:	602b      	str	r3, [r5, #0]
1a00471a:	89b3      	ldrh	r3, [r6, #12]
1a00471c:	061a      	lsls	r2, r3, #24
1a00471e:	d410      	bmi.n	1a004742 <__swhatbuf_r+0x3e>
1a004720:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a004724:	e00e      	b.n	1a004744 <__swhatbuf_r+0x40>
1a004726:	466a      	mov	r2, sp
1a004728:	f7fc fe1f 	bl	1a00136a <_fstat_r>
1a00472c:	2800      	cmp	r0, #0
1a00472e:	dbf2      	blt.n	1a004716 <__swhatbuf_r+0x12>
1a004730:	9a01      	ldr	r2, [sp, #4]
1a004732:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a004736:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
1a00473a:	425a      	negs	r2, r3
1a00473c:	415a      	adcs	r2, r3
1a00473e:	602a      	str	r2, [r5, #0]
1a004740:	e7ee      	b.n	1a004720 <__swhatbuf_r+0x1c>
1a004742:	2340      	movs	r3, #64	; 0x40
1a004744:	2000      	movs	r0, #0
1a004746:	6023      	str	r3, [r4, #0]
1a004748:	b016      	add	sp, #88	; 0x58
1a00474a:	bd70      	pop	{r4, r5, r6, pc}

1a00474c <__smakebuf_r>:
1a00474c:	898b      	ldrh	r3, [r1, #12]
1a00474e:	b573      	push	{r0, r1, r4, r5, r6, lr}
1a004750:	079d      	lsls	r5, r3, #30
1a004752:	4606      	mov	r6, r0
1a004754:	460c      	mov	r4, r1
1a004756:	d507      	bpl.n	1a004768 <__smakebuf_r+0x1c>
1a004758:	f104 0347 	add.w	r3, r4, #71	; 0x47
1a00475c:	6023      	str	r3, [r4, #0]
1a00475e:	6123      	str	r3, [r4, #16]
1a004760:	2301      	movs	r3, #1
1a004762:	6163      	str	r3, [r4, #20]
1a004764:	b002      	add	sp, #8
1a004766:	bd70      	pop	{r4, r5, r6, pc}
1a004768:	ab01      	add	r3, sp, #4
1a00476a:	466a      	mov	r2, sp
1a00476c:	f7ff ffca 	bl	1a004704 <__swhatbuf_r>
1a004770:	9900      	ldr	r1, [sp, #0]
1a004772:	4605      	mov	r5, r0
1a004774:	4630      	mov	r0, r6
1a004776:	f7ff fc47 	bl	1a004008 <_malloc_r>
1a00477a:	b948      	cbnz	r0, 1a004790 <__smakebuf_r+0x44>
1a00477c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004780:	059a      	lsls	r2, r3, #22
1a004782:	d4ef      	bmi.n	1a004764 <__smakebuf_r+0x18>
1a004784:	f023 0303 	bic.w	r3, r3, #3
1a004788:	f043 0302 	orr.w	r3, r3, #2
1a00478c:	81a3      	strh	r3, [r4, #12]
1a00478e:	e7e3      	b.n	1a004758 <__smakebuf_r+0xc>
1a004790:	4b0d      	ldr	r3, [pc, #52]	; (1a0047c8 <__smakebuf_r+0x7c>)
1a004792:	62b3      	str	r3, [r6, #40]	; 0x28
1a004794:	89a3      	ldrh	r3, [r4, #12]
1a004796:	6020      	str	r0, [r4, #0]
1a004798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00479c:	81a3      	strh	r3, [r4, #12]
1a00479e:	9b00      	ldr	r3, [sp, #0]
1a0047a0:	6163      	str	r3, [r4, #20]
1a0047a2:	9b01      	ldr	r3, [sp, #4]
1a0047a4:	6120      	str	r0, [r4, #16]
1a0047a6:	b15b      	cbz	r3, 1a0047c0 <__smakebuf_r+0x74>
1a0047a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0047ac:	4630      	mov	r0, r6
1a0047ae:	f7fc fde1 	bl	1a001374 <_isatty_r>
1a0047b2:	b128      	cbz	r0, 1a0047c0 <__smakebuf_r+0x74>
1a0047b4:	89a3      	ldrh	r3, [r4, #12]
1a0047b6:	f023 0303 	bic.w	r3, r3, #3
1a0047ba:	f043 0301 	orr.w	r3, r3, #1
1a0047be:	81a3      	strh	r3, [r4, #12]
1a0047c0:	89a3      	ldrh	r3, [r4, #12]
1a0047c2:	431d      	orrs	r5, r3
1a0047c4:	81a5      	strh	r5, [r4, #12]
1a0047c6:	e7cd      	b.n	1a004764 <__smakebuf_r+0x18>
1a0047c8:	1a003d51 	.word	0x1a003d51
1a0047cc:	ffffffff 	.word	0xffffffff

1a0047d0 <memchr>:
1a0047d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0047d4:	2a10      	cmp	r2, #16
1a0047d6:	db2b      	blt.n	1a004830 <memchr+0x60>
1a0047d8:	f010 0f07 	tst.w	r0, #7
1a0047dc:	d008      	beq.n	1a0047f0 <memchr+0x20>
1a0047de:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0047e2:	3a01      	subs	r2, #1
1a0047e4:	428b      	cmp	r3, r1
1a0047e6:	d02d      	beq.n	1a004844 <memchr+0x74>
1a0047e8:	f010 0f07 	tst.w	r0, #7
1a0047ec:	b342      	cbz	r2, 1a004840 <memchr+0x70>
1a0047ee:	d1f6      	bne.n	1a0047de <memchr+0xe>
1a0047f0:	b4f0      	push	{r4, r5, r6, r7}
1a0047f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a0047f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a0047fa:	f022 0407 	bic.w	r4, r2, #7
1a0047fe:	f07f 0700 	mvns.w	r7, #0
1a004802:	2300      	movs	r3, #0
1a004804:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a004808:	3c08      	subs	r4, #8
1a00480a:	ea85 0501 	eor.w	r5, r5, r1
1a00480e:	ea86 0601 	eor.w	r6, r6, r1
1a004812:	fa85 f547 	uadd8	r5, r5, r7
1a004816:	faa3 f587 	sel	r5, r3, r7
1a00481a:	fa86 f647 	uadd8	r6, r6, r7
1a00481e:	faa5 f687 	sel	r6, r5, r7
1a004822:	b98e      	cbnz	r6, 1a004848 <memchr+0x78>
1a004824:	d1ee      	bne.n	1a004804 <memchr+0x34>
1a004826:	bcf0      	pop	{r4, r5, r6, r7}
1a004828:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a00482c:	f002 0207 	and.w	r2, r2, #7
1a004830:	b132      	cbz	r2, 1a004840 <memchr+0x70>
1a004832:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004836:	3a01      	subs	r2, #1
1a004838:	ea83 0301 	eor.w	r3, r3, r1
1a00483c:	b113      	cbz	r3, 1a004844 <memchr+0x74>
1a00483e:	d1f8      	bne.n	1a004832 <memchr+0x62>
1a004840:	2000      	movs	r0, #0
1a004842:	4770      	bx	lr
1a004844:	3801      	subs	r0, #1
1a004846:	4770      	bx	lr
1a004848:	2d00      	cmp	r5, #0
1a00484a:	bf06      	itte	eq
1a00484c:	4635      	moveq	r5, r6
1a00484e:	3803      	subeq	r0, #3
1a004850:	3807      	subne	r0, #7
1a004852:	f015 0f01 	tst.w	r5, #1
1a004856:	d107      	bne.n	1a004868 <memchr+0x98>
1a004858:	3001      	adds	r0, #1
1a00485a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00485e:	bf02      	ittt	eq
1a004860:	3001      	addeq	r0, #1
1a004862:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a004866:	3001      	addeq	r0, #1
1a004868:	bcf0      	pop	{r4, r5, r6, r7}
1a00486a:	3801      	subs	r0, #1
1a00486c:	4770      	bx	lr
1a00486e:	bf00      	nop

1a004870 <memmove>:
1a004870:	4288      	cmp	r0, r1
1a004872:	b510      	push	{r4, lr}
1a004874:	eb01 0302 	add.w	r3, r1, r2
1a004878:	d902      	bls.n	1a004880 <memmove+0x10>
1a00487a:	4283      	cmp	r3, r0
1a00487c:	461c      	mov	r4, r3
1a00487e:	d807      	bhi.n	1a004890 <memmove+0x20>
1a004880:	1e42      	subs	r2, r0, #1
1a004882:	4299      	cmp	r1, r3
1a004884:	d008      	beq.n	1a004898 <memmove+0x28>
1a004886:	f811 4b01 	ldrb.w	r4, [r1], #1
1a00488a:	f802 4f01 	strb.w	r4, [r2, #1]!
1a00488e:	e7f8      	b.n	1a004882 <memmove+0x12>
1a004890:	1883      	adds	r3, r0, r2
1a004892:	1a9a      	subs	r2, r3, r2
1a004894:	429a      	cmp	r2, r3
1a004896:	d100      	bne.n	1a00489a <memmove+0x2a>
1a004898:	bd10      	pop	{r4, pc}
1a00489a:	f814 1d01 	ldrb.w	r1, [r4, #-1]!
1a00489e:	f803 1d01 	strb.w	r1, [r3, #-1]!
1a0048a2:	e7f7      	b.n	1a004894 <memmove+0x24>

1a0048a4 <__malloc_lock>:
1a0048a4:	4801      	ldr	r0, [pc, #4]	; (1a0048ac <__malloc_lock+0x8>)
1a0048a6:	f7ff bb48 	b.w	1a003f3a <__retarget_lock_acquire_recursive>
1a0048aa:	bf00      	nop
1a0048ac:	10000310 	.word	0x10000310

1a0048b0 <__malloc_unlock>:
1a0048b0:	4801      	ldr	r0, [pc, #4]	; (1a0048b8 <__malloc_unlock+0x8>)
1a0048b2:	f7ff bb43 	b.w	1a003f3c <__retarget_lock_release_recursive>
1a0048b6:	bf00      	nop
1a0048b8:	10000310 	.word	0x10000310

1a0048bc <_realloc_r>:
1a0048bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0048be:	4607      	mov	r7, r0
1a0048c0:	4614      	mov	r4, r2
1a0048c2:	460e      	mov	r6, r1
1a0048c4:	b921      	cbnz	r1, 1a0048d0 <_realloc_r+0x14>
1a0048c6:	4611      	mov	r1, r2
1a0048c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
1a0048cc:	f7ff bb9c 	b.w	1a004008 <_malloc_r>
1a0048d0:	b922      	cbnz	r2, 1a0048dc <_realloc_r+0x20>
1a0048d2:	f7ff fb4b 	bl	1a003f6c <_free_r>
1a0048d6:	4625      	mov	r5, r4
1a0048d8:	4628      	mov	r0, r5
1a0048da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0048dc:	f000 f968 	bl	1a004bb0 <_malloc_usable_size_r>
1a0048e0:	42a0      	cmp	r0, r4
1a0048e2:	d20f      	bcs.n	1a004904 <_realloc_r+0x48>
1a0048e4:	4621      	mov	r1, r4
1a0048e6:	4638      	mov	r0, r7
1a0048e8:	f7ff fb8e 	bl	1a004008 <_malloc_r>
1a0048ec:	4605      	mov	r5, r0
1a0048ee:	2800      	cmp	r0, #0
1a0048f0:	d0f2      	beq.n	1a0048d8 <_realloc_r+0x1c>
1a0048f2:	4631      	mov	r1, r6
1a0048f4:	4622      	mov	r2, r4
1a0048f6:	f7ff fb22 	bl	1a003f3e <memcpy>
1a0048fa:	4631      	mov	r1, r6
1a0048fc:	4638      	mov	r0, r7
1a0048fe:	f7ff fb35 	bl	1a003f6c <_free_r>
1a004902:	e7e9      	b.n	1a0048d8 <_realloc_r+0x1c>
1a004904:	4635      	mov	r5, r6
1a004906:	e7e7      	b.n	1a0048d8 <_realloc_r+0x1c>

1a004908 <__ssputs_r>:
1a004908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a00490c:	688e      	ldr	r6, [r1, #8]
1a00490e:	429e      	cmp	r6, r3
1a004910:	4682      	mov	sl, r0
1a004912:	460c      	mov	r4, r1
1a004914:	4691      	mov	r9, r2
1a004916:	4698      	mov	r8, r3
1a004918:	d838      	bhi.n	1a00498c <__ssputs_r+0x84>
1a00491a:	f8b1 c00c 	ldrh.w	ip, [r1, #12]
1a00491e:	f41c 6f90 	tst.w	ip, #1152	; 0x480
1a004922:	d031      	beq.n	1a004988 <__ssputs_r+0x80>
1a004924:	6962      	ldr	r2, [r4, #20]
1a004926:	6825      	ldr	r5, [r4, #0]
1a004928:	6909      	ldr	r1, [r1, #16]
1a00492a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
1a00492e:	1a6f      	subs	r7, r5, r1
1a004930:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
1a004934:	3301      	adds	r3, #1
1a004936:	1055      	asrs	r5, r2, #1
1a004938:	443b      	add	r3, r7
1a00493a:	429d      	cmp	r5, r3
1a00493c:	bf38      	it	cc
1a00493e:	461d      	movcc	r5, r3
1a004940:	f41c 6f80 	tst.w	ip, #1024	; 0x400
1a004944:	d030      	beq.n	1a0049a8 <__ssputs_r+0xa0>
1a004946:	4629      	mov	r1, r5
1a004948:	f7ff fb5e 	bl	1a004008 <_malloc_r>
1a00494c:	4606      	mov	r6, r0
1a00494e:	b950      	cbnz	r0, 1a004966 <__ssputs_r+0x5e>
1a004950:	230c      	movs	r3, #12
1a004952:	f8ca 3000 	str.w	r3, [sl]
1a004956:	89a3      	ldrh	r3, [r4, #12]
1a004958:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a00495c:	81a3      	strh	r3, [r4, #12]
1a00495e:	f04f 30ff 	mov.w	r0, #4294967295
1a004962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a004966:	463a      	mov	r2, r7
1a004968:	6921      	ldr	r1, [r4, #16]
1a00496a:	f7ff fae8 	bl	1a003f3e <memcpy>
1a00496e:	89a3      	ldrh	r3, [r4, #12]
1a004970:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
1a004974:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a004978:	81a3      	strh	r3, [r4, #12]
1a00497a:	6126      	str	r6, [r4, #16]
1a00497c:	6165      	str	r5, [r4, #20]
1a00497e:	443e      	add	r6, r7
1a004980:	1bed      	subs	r5, r5, r7
1a004982:	6026      	str	r6, [r4, #0]
1a004984:	60a5      	str	r5, [r4, #8]
1a004986:	4646      	mov	r6, r8
1a004988:	4546      	cmp	r6, r8
1a00498a:	d900      	bls.n	1a00498e <__ssputs_r+0x86>
1a00498c:	4646      	mov	r6, r8
1a00498e:	4632      	mov	r2, r6
1a004990:	4649      	mov	r1, r9
1a004992:	6820      	ldr	r0, [r4, #0]
1a004994:	f7ff ff6c 	bl	1a004870 <memmove>
1a004998:	68a3      	ldr	r3, [r4, #8]
1a00499a:	1b9b      	subs	r3, r3, r6
1a00499c:	60a3      	str	r3, [r4, #8]
1a00499e:	6823      	ldr	r3, [r4, #0]
1a0049a0:	441e      	add	r6, r3
1a0049a2:	6026      	str	r6, [r4, #0]
1a0049a4:	2000      	movs	r0, #0
1a0049a6:	e7dc      	b.n	1a004962 <__ssputs_r+0x5a>
1a0049a8:	462a      	mov	r2, r5
1a0049aa:	f7ff ff87 	bl	1a0048bc <_realloc_r>
1a0049ae:	4606      	mov	r6, r0
1a0049b0:	2800      	cmp	r0, #0
1a0049b2:	d1e2      	bne.n	1a00497a <__ssputs_r+0x72>
1a0049b4:	6921      	ldr	r1, [r4, #16]
1a0049b6:	4650      	mov	r0, sl
1a0049b8:	f7ff fad8 	bl	1a003f6c <_free_r>
1a0049bc:	e7c8      	b.n	1a004950 <__ssputs_r+0x48>
1a0049be:	Address 0x1a0049be is out of bounds.


1a0049c0 <_svfiprintf_r>:
1a0049c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0049c4:	461e      	mov	r6, r3
1a0049c6:	898b      	ldrh	r3, [r1, #12]
1a0049c8:	061b      	lsls	r3, r3, #24
1a0049ca:	b09d      	sub	sp, #116	; 0x74
1a0049cc:	4607      	mov	r7, r0
1a0049ce:	460d      	mov	r5, r1
1a0049d0:	4614      	mov	r4, r2
1a0049d2:	d50e      	bpl.n	1a0049f2 <_svfiprintf_r+0x32>
1a0049d4:	690b      	ldr	r3, [r1, #16]
1a0049d6:	b963      	cbnz	r3, 1a0049f2 <_svfiprintf_r+0x32>
1a0049d8:	2140      	movs	r1, #64	; 0x40
1a0049da:	f7ff fb15 	bl	1a004008 <_malloc_r>
1a0049de:	6028      	str	r0, [r5, #0]
1a0049e0:	6128      	str	r0, [r5, #16]
1a0049e2:	b920      	cbnz	r0, 1a0049ee <_svfiprintf_r+0x2e>
1a0049e4:	230c      	movs	r3, #12
1a0049e6:	603b      	str	r3, [r7, #0]
1a0049e8:	f04f 30ff 	mov.w	r0, #4294967295
1a0049ec:	e0c9      	b.n	1a004b82 <_svfiprintf_r+0x1c2>
1a0049ee:	2340      	movs	r3, #64	; 0x40
1a0049f0:	616b      	str	r3, [r5, #20]
1a0049f2:	2300      	movs	r3, #0
1a0049f4:	9309      	str	r3, [sp, #36]	; 0x24
1a0049f6:	2320      	movs	r3, #32
1a0049f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
1a0049fc:	f8df 919c 	ldr.w	r9, [pc, #412]	; 1a004b9c <_svfiprintf_r+0x1dc>
1a004a00:	9603      	str	r6, [sp, #12]
1a004a02:	2330      	movs	r3, #48	; 0x30
1a004a04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
1a004a08:	f04f 0a01 	mov.w	sl, #1
1a004a0c:	4623      	mov	r3, r4
1a004a0e:	461e      	mov	r6, r3
1a004a10:	f813 2b01 	ldrb.w	r2, [r3], #1
1a004a14:	b10a      	cbz	r2, 1a004a1a <_svfiprintf_r+0x5a>
1a004a16:	2a25      	cmp	r2, #37	; 0x25
1a004a18:	d1f9      	bne.n	1a004a0e <_svfiprintf_r+0x4e>
1a004a1a:	ebb6 0b04 	subs.w	fp, r6, r4
1a004a1e:	d00b      	beq.n	1a004a38 <_svfiprintf_r+0x78>
1a004a20:	465b      	mov	r3, fp
1a004a22:	4622      	mov	r2, r4
1a004a24:	4629      	mov	r1, r5
1a004a26:	4638      	mov	r0, r7
1a004a28:	f7ff ff6e 	bl	1a004908 <__ssputs_r>
1a004a2c:	3001      	adds	r0, #1
1a004a2e:	f000 80a3 	beq.w	1a004b78 <_svfiprintf_r+0x1b8>
1a004a32:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004a34:	445b      	add	r3, fp
1a004a36:	9309      	str	r3, [sp, #36]	; 0x24
1a004a38:	7833      	ldrb	r3, [r6, #0]
1a004a3a:	2b00      	cmp	r3, #0
1a004a3c:	f000 809c 	beq.w	1a004b78 <_svfiprintf_r+0x1b8>
1a004a40:	2300      	movs	r3, #0
1a004a42:	f04f 32ff 	mov.w	r2, #4294967295
1a004a46:	e9cd 2305 	strd	r2, r3, [sp, #20]
1a004a4a:	3601      	adds	r6, #1
1a004a4c:	9304      	str	r3, [sp, #16]
1a004a4e:	9307      	str	r3, [sp, #28]
1a004a50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
1a004a54:	931a      	str	r3, [sp, #104]	; 0x68
1a004a56:	4634      	mov	r4, r6
1a004a58:	2205      	movs	r2, #5
1a004a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004a5e:	484f      	ldr	r0, [pc, #316]	; (1a004b9c <_svfiprintf_r+0x1dc>)
1a004a60:	f7ff feb6 	bl	1a0047d0 <memchr>
1a004a64:	9b04      	ldr	r3, [sp, #16]
1a004a66:	b9c0      	cbnz	r0, 1a004a9a <_svfiprintf_r+0xda>
1a004a68:	06d9      	lsls	r1, r3, #27
1a004a6a:	bf44      	itt	mi
1a004a6c:	2220      	movmi	r2, #32
1a004a6e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004a72:	071a      	lsls	r2, r3, #28
1a004a74:	bf44      	itt	mi
1a004a76:	222b      	movmi	r2, #43	; 0x2b
1a004a78:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
1a004a7c:	7832      	ldrb	r2, [r6, #0]
1a004a7e:	2a2a      	cmp	r2, #42	; 0x2a
1a004a80:	d013      	beq.n	1a004aaa <_svfiprintf_r+0xea>
1a004a82:	9a07      	ldr	r2, [sp, #28]
1a004a84:	4634      	mov	r4, r6
1a004a86:	2000      	movs	r0, #0
1a004a88:	260a      	movs	r6, #10
1a004a8a:	4621      	mov	r1, r4
1a004a8c:	f811 3b01 	ldrb.w	r3, [r1], #1
1a004a90:	3b30      	subs	r3, #48	; 0x30
1a004a92:	2b09      	cmp	r3, #9
1a004a94:	d94b      	bls.n	1a004b2e <_svfiprintf_r+0x16e>
1a004a96:	b970      	cbnz	r0, 1a004ab6 <_svfiprintf_r+0xf6>
1a004a98:	e014      	b.n	1a004ac4 <_svfiprintf_r+0x104>
1a004a9a:	eba0 0009 	sub.w	r0, r0, r9
1a004a9e:	fa0a f000 	lsl.w	r0, sl, r0
1a004aa2:	4318      	orrs	r0, r3
1a004aa4:	9004      	str	r0, [sp, #16]
1a004aa6:	4626      	mov	r6, r4
1a004aa8:	e7d5      	b.n	1a004a56 <_svfiprintf_r+0x96>
1a004aaa:	9a03      	ldr	r2, [sp, #12]
1a004aac:	1d11      	adds	r1, r2, #4
1a004aae:	6812      	ldr	r2, [r2, #0]
1a004ab0:	9103      	str	r1, [sp, #12]
1a004ab2:	2a00      	cmp	r2, #0
1a004ab4:	db01      	blt.n	1a004aba <_svfiprintf_r+0xfa>
1a004ab6:	9207      	str	r2, [sp, #28]
1a004ab8:	e004      	b.n	1a004ac4 <_svfiprintf_r+0x104>
1a004aba:	4252      	negs	r2, r2
1a004abc:	f043 0302 	orr.w	r3, r3, #2
1a004ac0:	9207      	str	r2, [sp, #28]
1a004ac2:	9304      	str	r3, [sp, #16]
1a004ac4:	7823      	ldrb	r3, [r4, #0]
1a004ac6:	2b2e      	cmp	r3, #46	; 0x2e
1a004ac8:	d10c      	bne.n	1a004ae4 <_svfiprintf_r+0x124>
1a004aca:	7863      	ldrb	r3, [r4, #1]
1a004acc:	2b2a      	cmp	r3, #42	; 0x2a
1a004ace:	d133      	bne.n	1a004b38 <_svfiprintf_r+0x178>
1a004ad0:	9b03      	ldr	r3, [sp, #12]
1a004ad2:	1d1a      	adds	r2, r3, #4
1a004ad4:	681b      	ldr	r3, [r3, #0]
1a004ad6:	9203      	str	r2, [sp, #12]
1a004ad8:	2b00      	cmp	r3, #0
1a004ada:	bfb8      	it	lt
1a004adc:	f04f 33ff 	movlt.w	r3, #4294967295
1a004ae0:	3402      	adds	r4, #2
1a004ae2:	9305      	str	r3, [sp, #20]
1a004ae4:	4e2e      	ldr	r6, [pc, #184]	; (1a004ba0 <_svfiprintf_r+0x1e0>)
1a004ae6:	7821      	ldrb	r1, [r4, #0]
1a004ae8:	2203      	movs	r2, #3
1a004aea:	4630      	mov	r0, r6
1a004aec:	f7ff fe70 	bl	1a0047d0 <memchr>
1a004af0:	b138      	cbz	r0, 1a004b02 <_svfiprintf_r+0x142>
1a004af2:	2340      	movs	r3, #64	; 0x40
1a004af4:	1b80      	subs	r0, r0, r6
1a004af6:	fa03 f000 	lsl.w	r0, r3, r0
1a004afa:	9b04      	ldr	r3, [sp, #16]
1a004afc:	4303      	orrs	r3, r0
1a004afe:	3401      	adds	r4, #1
1a004b00:	9304      	str	r3, [sp, #16]
1a004b02:	f814 1b01 	ldrb.w	r1, [r4], #1
1a004b06:	4827      	ldr	r0, [pc, #156]	; (1a004ba4 <_svfiprintf_r+0x1e4>)
1a004b08:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
1a004b0c:	2206      	movs	r2, #6
1a004b0e:	f7ff fe5f 	bl	1a0047d0 <memchr>
1a004b12:	2800      	cmp	r0, #0
1a004b14:	d038      	beq.n	1a004b88 <_svfiprintf_r+0x1c8>
1a004b16:	4b24      	ldr	r3, [pc, #144]	; (1a004ba8 <_svfiprintf_r+0x1e8>)
1a004b18:	bb13      	cbnz	r3, 1a004b60 <_svfiprintf_r+0x1a0>
1a004b1a:	9b03      	ldr	r3, [sp, #12]
1a004b1c:	3307      	adds	r3, #7
1a004b1e:	f023 0307 	bic.w	r3, r3, #7
1a004b22:	3308      	adds	r3, #8
1a004b24:	9303      	str	r3, [sp, #12]
1a004b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a004b28:	4443      	add	r3, r8
1a004b2a:	9309      	str	r3, [sp, #36]	; 0x24
1a004b2c:	e76e      	b.n	1a004a0c <_svfiprintf_r+0x4c>
1a004b2e:	fb06 3202 	mla	r2, r6, r2, r3
1a004b32:	2001      	movs	r0, #1
1a004b34:	460c      	mov	r4, r1
1a004b36:	e7a8      	b.n	1a004a8a <_svfiprintf_r+0xca>
1a004b38:	2300      	movs	r3, #0
1a004b3a:	3401      	adds	r4, #1
1a004b3c:	9305      	str	r3, [sp, #20]
1a004b3e:	4619      	mov	r1, r3
1a004b40:	260a      	movs	r6, #10
1a004b42:	4620      	mov	r0, r4
1a004b44:	f810 2b01 	ldrb.w	r2, [r0], #1
1a004b48:	3a30      	subs	r2, #48	; 0x30
1a004b4a:	2a09      	cmp	r2, #9
1a004b4c:	d903      	bls.n	1a004b56 <_svfiprintf_r+0x196>
1a004b4e:	2b00      	cmp	r3, #0
1a004b50:	d0c8      	beq.n	1a004ae4 <_svfiprintf_r+0x124>
1a004b52:	9105      	str	r1, [sp, #20]
1a004b54:	e7c6      	b.n	1a004ae4 <_svfiprintf_r+0x124>
1a004b56:	fb06 2101 	mla	r1, r6, r1, r2
1a004b5a:	2301      	movs	r3, #1
1a004b5c:	4604      	mov	r4, r0
1a004b5e:	e7f0      	b.n	1a004b42 <_svfiprintf_r+0x182>
1a004b60:	ab03      	add	r3, sp, #12
1a004b62:	9300      	str	r3, [sp, #0]
1a004b64:	462a      	mov	r2, r5
1a004b66:	4b11      	ldr	r3, [pc, #68]	; (1a004bac <_svfiprintf_r+0x1ec>)
1a004b68:	a904      	add	r1, sp, #16
1a004b6a:	4638      	mov	r0, r7
1a004b6c:	f3af 8000 	nop.w
1a004b70:	f1b0 3fff 	cmp.w	r0, #4294967295
1a004b74:	4680      	mov	r8, r0
1a004b76:	d1d6      	bne.n	1a004b26 <_svfiprintf_r+0x166>
1a004b78:	89ab      	ldrh	r3, [r5, #12]
1a004b7a:	065b      	lsls	r3, r3, #25
1a004b7c:	f53f af34 	bmi.w	1a0049e8 <_svfiprintf_r+0x28>
1a004b80:	9809      	ldr	r0, [sp, #36]	; 0x24
1a004b82:	b01d      	add	sp, #116	; 0x74
1a004b84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004b88:	ab03      	add	r3, sp, #12
1a004b8a:	9300      	str	r3, [sp, #0]
1a004b8c:	462a      	mov	r2, r5
1a004b8e:	4b07      	ldr	r3, [pc, #28]	; (1a004bac <_svfiprintf_r+0x1ec>)
1a004b90:	a904      	add	r1, sp, #16
1a004b92:	4638      	mov	r0, r7
1a004b94:	f7ff fb08 	bl	1a0041a8 <_printf_i>
1a004b98:	e7ea      	b.n	1a004b70 <_svfiprintf_r+0x1b0>
1a004b9a:	bf00      	nop
1a004b9c:	1a004f4e 	.word	0x1a004f4e
1a004ba0:	1a004f54 	.word	0x1a004f54
1a004ba4:	1a004f58 	.word	0x1a004f58
1a004ba8:	00000000 	.word	0x00000000
1a004bac:	1a004909 	.word	0x1a004909

1a004bb0 <_malloc_usable_size_r>:
1a004bb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a004bb4:	1f18      	subs	r0, r3, #4
1a004bb6:	2b00      	cmp	r3, #0
1a004bb8:	bfbc      	itt	lt
1a004bba:	580b      	ldrlt	r3, [r1, r0]
1a004bbc:	18c0      	addlt	r0, r0, r3
1a004bbe:	4770      	bx	lr
1a004bc0:	6579654c 	.word	0x6579654c
1a004bc4:	2e6f646e 	.word	0x2e6f646e
1a004bc8:	000d0a0d 	.word	0x000d0a0d
1a004bcc:	6f727245 	.word	0x6f727245
1a004bd0:	6c612072 	.word	0x6c612072
1a004bd4:	65656c20 	.word	0x65656c20
1a004bd8:	48442072 	.word	0x48442072
1a004bdc:	2e313154 	.word	0x2e313154
1a004be0:	000d0a0d 	.word	0x000d0a0d
1a004be4:	00706d54 	.word	0x00706d54
1a004be8:	6d754820 	.word	0x6d754820
1a004bec:	00000000 	.word	0x00000000
1a004bf0:	00006425 	.word	0x00006425
1a004bf4:	00000043 	.word	0x00000043
1a004bf8:	ffff0025 	.word	0xffff0025

1a004bfc <graChar>:
1a004bfc:	000e0a0e 00000000                       ........

1a004c04 <humChar>:
1a004c04:	170e0404 000e1317                       ........

1a004c0c <tempChar>:
1a004c0c:	0e0a0a0e 0e1f170e                       ........

1a004c14 <vieChar>:
1a004c14:	07001c07 1c07001c                       ........

1a004c1c <InitClkStates>:
1a004c1c:	01010f01                                ....

1a004c20 <pinmuxing>:
1a004c20:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a004c30:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a004c40:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a004c50:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a004c60:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a004c70:	00d50301 00d50401 00160107 00560207     ..............V.
1a004c80:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a004c90:	00570206                                ..W.

1a004c94 <ExtRateIn>:
1a004c94:	00000000                                ....

1a004c98 <GpioButtons>:
1a004c98:	08000400 09010900                       ........

1a004ca0 <GpioLeds>:
1a004ca0:	01050005 0e000205 0c010b01              ............

1a004cac <GpioPorts>:
1a004cac:	03030003 0f050403 05031005 07030603     ................
1a004cbc:	ffff0802                                ....

1a004cc0 <OscRateIn>:
1a004cc0:	00b71b00                                ....

1a004cc4 <InitClkStates>:
1a004cc4:	00010100 00010909 0001090a 01010701     ................
1a004cd4:	00010902 00010906 0101090c 0001090d     ................
1a004ce4:	0001090e 0001090f 00010910 00010911     ................
1a004cf4:	00010912 00010913 00011114 00011119     ................
1a004d04:	0001111a 0001111b 08040201 0f0f0f03     ................
1a004d14:	000000ff                                ....

1a004d18 <periph_to_base>:
1a004d18:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a004d28:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a004d38:	000100e0 01000100 01200003 00060120     .......... . ...
1a004d48:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a004d58:	01820013 00120182 01a201a2 01c20011     ................
1a004d68:	001001c2 01e201e2 0202000f 000e0202     ................
1a004d78:	02220222 0223000d 001c0223              "."...#.#...

1a004d84 <UART_BClock>:
1a004d84:	01a201c2 01620182                       ......b.

1a004d8c <UART_PClock>:
1a004d8c:	00820081 00a200a1                       ........

1a004d94 <gpioPinsInit>:
1a004d94:	02000104 00050701 05010d03 04080100     ................
1a004da4:	02020002 02000304 00000403 04070002     ................
1a004db4:	030c0300 09050402 05040103 04030208     ................
1a004dc4:	04020305 06040504 0802000c 03000b06     ................
1a004dd4:	00090607 07060503 060f0504 03030004     ................
1a004de4:	02000404 00050404 06040502 04060200     ................
1a004df4:	0c050408 05040a04 0003010e 14010a00     ................
1a004e04:	010f0000 0d000012 00001101 0010010c     ................
1a004e14:	07070300 000f0300 01000001 00000000     ................
1a004e24:	000a0600 08060603 06100504 04030005     ................
1a004e34:	03000106 04090400 04010d05 010b0000     ................
1a004e44:	0200000f 00000001 00010104 02010800     ................
1a004e54:	01090000 09010006 05040002 04010200     ................
1a004e64:	02020105 02020504 0e00000a 01000b02     ................
1a004e74:	000c020b ffff0c01                       ........

1a004e7c <lpcUarts>:
1a004e7c:	40081000 06020406 00180205 40081000     ...@...........@
1a004e8c:	09070509 00180706 40082000 00000000     ......... .@....
1a004e9c:	00190000 400c1000 07060107 001a0602     .......@........
1a004eac:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a004ebc:	02020302 001b0204 d494c080              ............

1a004ec8 <__sf_fake_stderr>:
	...

1a004ee8 <__sf_fake_stdin>:
	...

1a004f08 <__sf_fake_stdout>:
	...

1a004f28 <_global_impure_ptr>:
1a004f28:	10000050 33323130 37363534 42413938     P...0123456789AB
1a004f38:	46454443 32313000 36353433 61393837     CDEF.0123456789a
1a004f48:	65646362 2d230066 00202b30 004c6c68     bcdef.#-0+ .hlL.
1a004f58:	45676665 ff004746                       efgEFG..
