|lg_highlevel
CLOCK_27[0] => CLOCK_27[0].IN1
CLOCK_27[1] => ~NO_FANOUT~
CLOCK_50 => ~NO_FANOUT~
KEY[0] => KEY[0].IN3
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] <= Memory:Memory0.O_HEX0
HEX0[1] <= Memory:Memory0.O_HEX0
HEX0[2] <= Memory:Memory0.O_HEX0
HEX0[3] <= Memory:Memory0.O_HEX0
HEX0[4] <= Memory:Memory0.O_HEX0
HEX0[5] <= Memory:Memory0.O_HEX0
HEX0[6] <= Memory:Memory0.O_HEX0
HEX1[0] <= Memory:Memory0.O_HEX1
HEX1[1] <= Memory:Memory0.O_HEX1
HEX1[2] <= Memory:Memory0.O_HEX1
HEX1[3] <= Memory:Memory0.O_HEX1
HEX1[4] <= Memory:Memory0.O_HEX1
HEX1[5] <= Memory:Memory0.O_HEX1
HEX1[6] <= Memory:Memory0.O_HEX1
HEX2[0] <= Memory:Memory0.O_HEX2
HEX2[1] <= Memory:Memory0.O_HEX2
HEX2[2] <= Memory:Memory0.O_HEX2
HEX2[3] <= Memory:Memory0.O_HEX2
HEX2[4] <= Memory:Memory0.O_HEX2
HEX2[5] <= Memory:Memory0.O_HEX2
HEX2[6] <= Memory:Memory0.O_HEX2
HEX3[0] <= Memory:Memory0.O_HEX3
HEX3[1] <= Memory:Memory0.O_HEX3
HEX3[2] <= Memory:Memory0.O_HEX3
HEX3[3] <= Memory:Memory0.O_HEX3
HEX3[4] <= Memory:Memory0.O_HEX3
HEX3[5] <= Memory:Memory0.O_HEX3
HEX3[6] <= Memory:Memory0.O_HEX3
LEDG[0] <= Memory:Memory0.O_LEDG
LEDG[1] <= Memory:Memory0.O_LEDG
LEDG[2] <= Memory:Memory0.O_LEDG
LEDG[3] <= Memory:Memory0.O_LEDG
LEDG[4] <= Memory:Memory0.O_LEDG
LEDG[5] <= Memory:Memory0.O_LEDG
LEDG[6] <= Memory:Memory0.O_LEDG
LEDG[7] <= Memory:Memory0.O_LEDG
LEDR[0] <= Memory:Memory0.O_LEDR
LEDR[1] <= Memory:Memory0.O_LEDR
LEDR[2] <= Memory:Memory0.O_LEDR
LEDR[3] <= Memory:Memory0.O_LEDR
LEDR[4] <= Memory:Memory0.O_LEDR
LEDR[5] <= Memory:Memory0.O_LEDR
LEDR[6] <= Memory:Memory0.O_LEDR
LEDR[7] <= Memory:Memory0.O_LEDR
LEDR[8] <= Memory:Memory0.O_LEDR
LEDR[9] <= Memory:Memory0.O_LEDR
VGA_HS <= VgaController:VgaController0.O_VGA_H_SYNC
VGA_VS <= VgaController:VgaController0.O_VGA_V_SYNC
VGA_R[0] <= VgaController:VgaController0.O_VGA_R
VGA_R[1] <= VgaController:VgaController0.O_VGA_R
VGA_R[2] <= VgaController:VgaController0.O_VGA_R
VGA_R[3] <= VgaController:VgaController0.O_VGA_R
VGA_G[0] <= VgaController:VgaController0.O_VGA_G
VGA_G[1] <= VgaController:VgaController0.O_VGA_G
VGA_G[2] <= VgaController:VgaController0.O_VGA_G
VGA_G[3] <= VgaController:VgaController0.O_VGA_G
VGA_B[0] <= VgaController:VgaController0.O_VGA_B
VGA_B[1] <= VgaController:VgaController0.O_VGA_B
VGA_B[2] <= VgaController:VgaController0.O_VGA_B
VGA_B[3] <= VgaController:VgaController0.O_VGA_B
SRAM_DQ[0] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[1] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[2] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[3] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[4] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[5] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[6] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[7] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[8] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[9] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[10] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[11] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[12] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[13] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[14] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_DQ[15] <> MultiSram:MultiSram0.I_SRAM_DQ
SRAM_ADDR[0] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[1] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[2] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[3] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[4] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[5] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[6] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[7] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[8] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[9] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[10] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[11] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[12] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[13] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[14] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[15] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[16] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_ADDR[17] <= MultiSram:MultiSram0.O_SRAM_ADDR
SRAM_UB_N <= MultiSram:MultiSram0.O_SRAM_UB_N
SRAM_LB_N <= MultiSram:MultiSram0.O_SRAM_LB_N
SRAM_WE_N <= MultiSram:MultiSram0.O_SRAM_WE_N
SRAM_CE_N <= MultiSram:MultiSram0.O_SRAM_CE_N
SRAM_OE_N <= MultiSram:MultiSram0.O_SRAM_OE_N


|lg_highlevel|pll:pll0
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|lg_highlevel|pll:pll0|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|lg_highlevel|Fetch:Fetch0
I_CLOCK => O_FE_Valid~reg0.CLK
I_CLOCK => O_IR[0]~reg0.CLK
I_CLOCK => O_IR[1]~reg0.CLK
I_CLOCK => O_IR[2]~reg0.CLK
I_CLOCK => O_IR[3]~reg0.CLK
I_CLOCK => O_IR[4]~reg0.CLK
I_CLOCK => O_IR[5]~reg0.CLK
I_CLOCK => O_IR[6]~reg0.CLK
I_CLOCK => O_IR[7]~reg0.CLK
I_CLOCK => O_IR[8]~reg0.CLK
I_CLOCK => O_IR[9]~reg0.CLK
I_CLOCK => O_IR[10]~reg0.CLK
I_CLOCK => O_IR[11]~reg0.CLK
I_CLOCK => O_IR[12]~reg0.CLK
I_CLOCK => O_IR[13]~reg0.CLK
I_CLOCK => O_IR[14]~reg0.CLK
I_CLOCK => O_IR[15]~reg0.CLK
I_CLOCK => O_IR[16]~reg0.CLK
I_CLOCK => O_IR[17]~reg0.CLK
I_CLOCK => O_IR[18]~reg0.CLK
I_CLOCK => O_IR[19]~reg0.CLK
I_CLOCK => O_IR[20]~reg0.CLK
I_CLOCK => O_IR[21]~reg0.CLK
I_CLOCK => O_IR[22]~reg0.CLK
I_CLOCK => O_IR[23]~reg0.CLK
I_CLOCK => O_IR[24]~reg0.CLK
I_CLOCK => O_IR[25]~reg0.CLK
I_CLOCK => O_IR[26]~reg0.CLK
I_CLOCK => O_IR[27]~reg0.CLK
I_CLOCK => O_IR[28]~reg0.CLK
I_CLOCK => O_IR[29]~reg0.CLK
I_CLOCK => O_IR[30]~reg0.CLK
I_CLOCK => O_IR[31]~reg0.CLK
I_CLOCK => O_PC[0]~reg0.CLK
I_CLOCK => O_PC[1]~reg0.CLK
I_CLOCK => O_PC[2]~reg0.CLK
I_CLOCK => O_PC[3]~reg0.CLK
I_CLOCK => O_PC[4]~reg0.CLK
I_CLOCK => O_PC[5]~reg0.CLK
I_CLOCK => O_PC[6]~reg0.CLK
I_CLOCK => O_PC[7]~reg0.CLK
I_CLOCK => O_PC[8]~reg0.CLK
I_CLOCK => O_PC[9]~reg0.CLK
I_CLOCK => O_PC[10]~reg0.CLK
I_CLOCK => O_PC[11]~reg0.CLK
I_CLOCK => O_PC[12]~reg0.CLK
I_CLOCK => O_PC[13]~reg0.CLK
I_CLOCK => O_PC[14]~reg0.CLK
I_CLOCK => O_PC[15]~reg0.CLK
I_CLOCK => O_LOCK~reg0.CLK
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_PC.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_IR.OUTPUTSELECT
I_LOCK => O_LOCK~reg0.DATAIN
I_LOCK => O_FE_Valid~reg0.ENA
I_LOCK => O_PC[0]~reg0.ENA
I_LOCK => O_PC[1]~reg0.ENA
I_BranchPC[0] => ~NO_FANOUT~
I_BranchPC[1] => ~NO_FANOUT~
I_BranchPC[2] => ~NO_FANOUT~
I_BranchPC[3] => ~NO_FANOUT~
I_BranchPC[4] => ~NO_FANOUT~
I_BranchPC[5] => ~NO_FANOUT~
I_BranchPC[6] => ~NO_FANOUT~
I_BranchPC[7] => ~NO_FANOUT~
I_BranchPC[8] => ~NO_FANOUT~
I_BranchPC[9] => ~NO_FANOUT~
I_BranchPC[10] => ~NO_FANOUT~
I_BranchPC[11] => ~NO_FANOUT~
I_BranchPC[12] => ~NO_FANOUT~
I_BranchPC[13] => ~NO_FANOUT~
I_BranchPC[14] => ~NO_FANOUT~
I_BranchPC[15] => ~NO_FANOUT~
I_BranchAddrSelect => ~NO_FANOUT~
I_BranchStallSignal => ~NO_FANOUT~
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_PC.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_DepStallSignal => O_IR.OUTPUTSELECT
I_GPUStallSignal => ~NO_FANOUT~
O_LOCK <= O_LOCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[0] <= O_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[1] <= O_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[2] <= O_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[3] <= O_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[4] <= O_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[5] <= O_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[6] <= O_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[7] <= O_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[8] <= O_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[9] <= O_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[10] <= O_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[11] <= O_PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[12] <= O_PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[13] <= O_PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[14] <= O_PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[15] <= O_PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[0] <= O_IR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[1] <= O_IR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[2] <= O_IR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[3] <= O_IR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[4] <= O_IR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[5] <= O_IR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[6] <= O_IR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[7] <= O_IR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[8] <= O_IR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[9] <= O_IR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[10] <= O_IR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[11] <= O_IR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[12] <= O_IR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[13] <= O_IR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[14] <= O_IR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[15] <= O_IR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[16] <= O_IR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[17] <= O_IR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[18] <= O_IR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[19] <= O_IR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[20] <= O_IR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[21] <= O_IR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[22] <= O_IR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[23] <= O_IR[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[24] <= O_IR[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[25] <= O_IR[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[26] <= O_IR[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[27] <= O_IR[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[28] <= O_IR[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[29] <= O_IR[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[30] <= O_IR[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[31] <= O_IR[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_FE_Valid <= O_FE_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lg_highlevel|Decode:Decode0
I_CLOCK => O_Opcode[0]~reg0.CLK
I_CLOCK => O_Opcode[1]~reg0.CLK
I_CLOCK => O_Opcode[2]~reg0.CLK
I_CLOCK => O_Opcode[3]~reg0.CLK
I_CLOCK => O_Opcode[4]~reg0.CLK
I_CLOCK => O_Opcode[5]~reg0.CLK
I_CLOCK => O_Opcode[6]~reg0.CLK
I_CLOCK => O_Opcode[7]~reg0.CLK
I_CLOCK => O_IR[0]~reg0.CLK
I_CLOCK => O_IR[1]~reg0.CLK
I_CLOCK => O_IR[2]~reg0.CLK
I_CLOCK => O_IR[3]~reg0.CLK
I_CLOCK => O_IR[4]~reg0.CLK
I_CLOCK => O_IR[5]~reg0.CLK
I_CLOCK => O_IR[6]~reg0.CLK
I_CLOCK => O_IR[7]~reg0.CLK
I_CLOCK => O_IR[8]~reg0.CLK
I_CLOCK => O_IR[9]~reg0.CLK
I_CLOCK => O_IR[10]~reg0.CLK
I_CLOCK => O_IR[11]~reg0.CLK
I_CLOCK => O_IR[12]~reg0.CLK
I_CLOCK => O_IR[13]~reg0.CLK
I_CLOCK => O_IR[14]~reg0.CLK
I_CLOCK => O_IR[15]~reg0.CLK
I_CLOCK => O_IR[16]~reg0.CLK
I_CLOCK => O_IR[17]~reg0.CLK
I_CLOCK => O_IR[18]~reg0.CLK
I_CLOCK => O_IR[19]~reg0.CLK
I_CLOCK => O_IR[20]~reg0.CLK
I_CLOCK => O_IR[21]~reg0.CLK
I_CLOCK => O_IR[22]~reg0.CLK
I_CLOCK => O_IR[23]~reg0.CLK
I_CLOCK => O_IR[24]~reg0.CLK
I_CLOCK => O_IR[25]~reg0.CLK
I_CLOCK => O_IR[26]~reg0.CLK
I_CLOCK => O_IR[27]~reg0.CLK
I_CLOCK => O_IR[28]~reg0.CLK
I_CLOCK => O_IR[29]~reg0.CLK
I_CLOCK => O_IR[30]~reg0.CLK
I_CLOCK => O_IR[31]~reg0.CLK
I_CLOCK => O_PC[0]~reg0.CLK
I_CLOCK => O_PC[1]~reg0.CLK
I_CLOCK => O_PC[2]~reg0.CLK
I_CLOCK => O_PC[3]~reg0.CLK
I_CLOCK => O_PC[4]~reg0.CLK
I_CLOCK => O_PC[5]~reg0.CLK
I_CLOCK => O_PC[6]~reg0.CLK
I_CLOCK => O_PC[7]~reg0.CLK
I_CLOCK => O_PC[8]~reg0.CLK
I_CLOCK => O_PC[9]~reg0.CLK
I_CLOCK => O_PC[10]~reg0.CLK
I_CLOCK => O_PC[11]~reg0.CLK
I_CLOCK => O_PC[12]~reg0.CLK
I_CLOCK => O_PC[13]~reg0.CLK
I_CLOCK => O_PC[14]~reg0.CLK
I_CLOCK => O_PC[15]~reg0.CLK
I_CLOCK => O_DestRegIdx[0]~reg0.CLK
I_CLOCK => O_DestRegIdx[1]~reg0.CLK
I_CLOCK => O_DestRegIdx[2]~reg0.CLK
I_CLOCK => O_DestRegIdx[3]~reg0.CLK
I_CLOCK => O_Imm[0]~reg0.CLK
I_CLOCK => O_Imm[1]~reg0.CLK
I_CLOCK => O_Imm[2]~reg0.CLK
I_CLOCK => O_Imm[3]~reg0.CLK
I_CLOCK => O_Imm[4]~reg0.CLK
I_CLOCK => O_Imm[5]~reg0.CLK
I_CLOCK => O_Imm[6]~reg0.CLK
I_CLOCK => O_Imm[7]~reg0.CLK
I_CLOCK => O_Imm[8]~reg0.CLK
I_CLOCK => O_Imm[9]~reg0.CLK
I_CLOCK => O_Imm[10]~reg0.CLK
I_CLOCK => O_Imm[11]~reg0.CLK
I_CLOCK => O_Imm[12]~reg0.CLK
I_CLOCK => O_Imm[13]~reg0.CLK
I_CLOCK => O_Imm[14]~reg0.CLK
I_CLOCK => O_Imm[15]~reg0.CLK
I_CLOCK => O_Src2Value[0]~reg0.CLK
I_CLOCK => O_Src2Value[1]~reg0.CLK
I_CLOCK => O_Src2Value[2]~reg0.CLK
I_CLOCK => O_Src2Value[3]~reg0.CLK
I_CLOCK => O_Src2Value[4]~reg0.CLK
I_CLOCK => O_Src2Value[5]~reg0.CLK
I_CLOCK => O_Src2Value[6]~reg0.CLK
I_CLOCK => O_Src2Value[7]~reg0.CLK
I_CLOCK => O_Src2Value[8]~reg0.CLK
I_CLOCK => O_Src2Value[9]~reg0.CLK
I_CLOCK => O_Src2Value[10]~reg0.CLK
I_CLOCK => O_Src2Value[11]~reg0.CLK
I_CLOCK => O_Src2Value[12]~reg0.CLK
I_CLOCK => O_Src2Value[13]~reg0.CLK
I_CLOCK => O_Src2Value[14]~reg0.CLK
I_CLOCK => O_Src2Value[15]~reg0.CLK
I_CLOCK => O_Src1Value[0]~reg0.CLK
I_CLOCK => O_Src1Value[1]~reg0.CLK
I_CLOCK => O_Src1Value[2]~reg0.CLK
I_CLOCK => O_Src1Value[3]~reg0.CLK
I_CLOCK => O_Src1Value[4]~reg0.CLK
I_CLOCK => O_Src1Value[5]~reg0.CLK
I_CLOCK => O_Src1Value[6]~reg0.CLK
I_CLOCK => O_Src1Value[7]~reg0.CLK
I_CLOCK => O_Src1Value[8]~reg0.CLK
I_CLOCK => O_Src1Value[9]~reg0.CLK
I_CLOCK => O_Src1Value[10]~reg0.CLK
I_CLOCK => O_Src1Value[11]~reg0.CLK
I_CLOCK => O_Src1Value[12]~reg0.CLK
I_CLOCK => O_Src1Value[13]~reg0.CLK
I_CLOCK => O_Src1Value[14]~reg0.CLK
I_CLOCK => O_Src1Value[15]~reg0.CLK
I_CLOCK => O_DE_Valid~reg0.CLK
I_CLOCK => O_LOCK~reg0.CLK
I_LOCK => O_LOCK~reg0.DATAIN
I_LOCK => O_DE_Valid~reg0.ENA
I_LOCK => O_Src1Value[15]~reg0.ENA
I_LOCK => O_Src1Value[14]~reg0.ENA
I_LOCK => O_Src1Value[13]~reg0.ENA
I_LOCK => O_Src1Value[12]~reg0.ENA
I_LOCK => O_Src1Value[11]~reg0.ENA
I_LOCK => O_Src1Value[10]~reg0.ENA
I_LOCK => O_Src1Value[9]~reg0.ENA
I_LOCK => O_Src1Value[8]~reg0.ENA
I_LOCK => O_Src1Value[7]~reg0.ENA
I_LOCK => O_Src1Value[6]~reg0.ENA
I_LOCK => O_Src1Value[5]~reg0.ENA
I_LOCK => O_Src1Value[4]~reg0.ENA
I_LOCK => O_Src1Value[3]~reg0.ENA
I_LOCK => O_Src1Value[2]~reg0.ENA
I_LOCK => O_Src1Value[1]~reg0.ENA
I_LOCK => O_Src1Value[0]~reg0.ENA
I_LOCK => O_Src2Value[15]~reg0.ENA
I_LOCK => O_Src2Value[14]~reg0.ENA
I_LOCK => O_Src2Value[13]~reg0.ENA
I_LOCK => O_Src2Value[12]~reg0.ENA
I_LOCK => O_Src2Value[11]~reg0.ENA
I_LOCK => O_Src2Value[10]~reg0.ENA
I_LOCK => O_Src2Value[9]~reg0.ENA
I_LOCK => O_Src2Value[8]~reg0.ENA
I_LOCK => O_Src2Value[7]~reg0.ENA
I_LOCK => O_Src2Value[6]~reg0.ENA
I_LOCK => O_Src2Value[5]~reg0.ENA
I_LOCK => O_Src2Value[4]~reg0.ENA
I_LOCK => O_Src2Value[3]~reg0.ENA
I_LOCK => O_Src2Value[2]~reg0.ENA
I_LOCK => O_Src2Value[1]~reg0.ENA
I_LOCK => O_Src2Value[0]~reg0.ENA
I_LOCK => O_Imm[15]~reg0.ENA
I_LOCK => O_Imm[14]~reg0.ENA
I_LOCK => O_Imm[13]~reg0.ENA
I_LOCK => O_Imm[12]~reg0.ENA
I_LOCK => O_Imm[11]~reg0.ENA
I_LOCK => O_Imm[10]~reg0.ENA
I_LOCK => O_Imm[9]~reg0.ENA
I_LOCK => O_Imm[8]~reg0.ENA
I_LOCK => O_Imm[7]~reg0.ENA
I_LOCK => O_Imm[6]~reg0.ENA
I_LOCK => O_Imm[5]~reg0.ENA
I_LOCK => O_Imm[4]~reg0.ENA
I_LOCK => O_Imm[3]~reg0.ENA
I_LOCK => O_Imm[2]~reg0.ENA
I_LOCK => O_Imm[1]~reg0.ENA
I_LOCK => O_Imm[0]~reg0.ENA
I_LOCK => O_DestRegIdx[3]~reg0.ENA
I_LOCK => O_DestRegIdx[2]~reg0.ENA
I_LOCK => O_DestRegIdx[1]~reg0.ENA
I_LOCK => O_DestRegIdx[0]~reg0.ENA
I_LOCK => O_PC[15]~reg0.ENA
I_LOCK => O_PC[14]~reg0.ENA
I_LOCK => O_PC[13]~reg0.ENA
I_LOCK => O_PC[12]~reg0.ENA
I_LOCK => O_PC[11]~reg0.ENA
I_LOCK => O_PC[10]~reg0.ENA
I_LOCK => O_PC[9]~reg0.ENA
I_LOCK => O_PC[8]~reg0.ENA
I_LOCK => O_PC[7]~reg0.ENA
I_LOCK => O_PC[6]~reg0.ENA
I_LOCK => O_PC[5]~reg0.ENA
I_LOCK => O_PC[4]~reg0.ENA
I_LOCK => O_PC[3]~reg0.ENA
I_LOCK => O_PC[2]~reg0.ENA
I_LOCK => O_PC[1]~reg0.ENA
I_LOCK => O_PC[0]~reg0.ENA
I_LOCK => O_IR[31]~reg0.ENA
I_LOCK => O_IR[30]~reg0.ENA
I_LOCK => O_IR[29]~reg0.ENA
I_LOCK => O_IR[28]~reg0.ENA
I_LOCK => O_IR[27]~reg0.ENA
I_LOCK => O_IR[26]~reg0.ENA
I_LOCK => O_IR[25]~reg0.ENA
I_LOCK => O_IR[24]~reg0.ENA
I_LOCK => O_IR[23]~reg0.ENA
I_LOCK => O_IR[22]~reg0.ENA
I_LOCK => O_IR[21]~reg0.ENA
I_LOCK => O_IR[20]~reg0.ENA
I_LOCK => O_IR[19]~reg0.ENA
I_LOCK => O_IR[18]~reg0.ENA
I_LOCK => O_IR[17]~reg0.ENA
I_LOCK => O_IR[16]~reg0.ENA
I_LOCK => O_IR[15]~reg0.ENA
I_LOCK => O_IR[14]~reg0.ENA
I_LOCK => O_IR[13]~reg0.ENA
I_LOCK => O_IR[12]~reg0.ENA
I_LOCK => O_IR[11]~reg0.ENA
I_LOCK => O_IR[10]~reg0.ENA
I_LOCK => O_IR[9]~reg0.ENA
I_LOCK => O_IR[8]~reg0.ENA
I_LOCK => O_IR[7]~reg0.ENA
I_LOCK => O_IR[6]~reg0.ENA
I_LOCK => O_IR[5]~reg0.ENA
I_LOCK => O_IR[4]~reg0.ENA
I_LOCK => O_IR[3]~reg0.ENA
I_LOCK => O_IR[2]~reg0.ENA
I_LOCK => O_IR[1]~reg0.ENA
I_LOCK => O_IR[0]~reg0.ENA
I_LOCK => O_Opcode[7]~reg0.ENA
I_LOCK => O_Opcode[6]~reg0.ENA
I_LOCK => O_Opcode[5]~reg0.ENA
I_LOCK => O_Opcode[4]~reg0.ENA
I_LOCK => O_Opcode[3]~reg0.ENA
I_LOCK => O_Opcode[2]~reg0.ENA
I_LOCK => O_Opcode[1]~reg0.ENA
I_LOCK => O_Opcode[0]~reg0.ENA
I_PC[0] => O_PC.DATAB
I_PC[0] => RF[7][0].DATAIN
I_PC[1] => O_PC.DATAB
I_PC[1] => RF[7][1].DATAIN
I_PC[2] => O_PC.DATAB
I_PC[2] => RF[7][2].DATAIN
I_PC[3] => O_PC.DATAB
I_PC[3] => RF[7][3].DATAIN
I_PC[4] => O_PC.DATAB
I_PC[4] => RF[7][4].DATAIN
I_PC[5] => O_PC.DATAB
I_PC[5] => RF[7][5].DATAIN
I_PC[6] => O_PC.DATAB
I_PC[6] => RF[7][6].DATAIN
I_PC[7] => O_PC.DATAB
I_PC[7] => RF[7][7].DATAIN
I_PC[8] => O_PC.DATAB
I_PC[8] => RF[7][8].DATAIN
I_PC[9] => O_PC.DATAB
I_PC[9] => RF[7][9].DATAIN
I_PC[10] => O_PC.DATAB
I_PC[10] => RF[7][10].DATAIN
I_PC[11] => O_PC.DATAB
I_PC[11] => RF[7][11].DATAIN
I_PC[12] => O_PC.DATAB
I_PC[12] => RF[7][12].DATAIN
I_PC[13] => O_PC.DATAB
I_PC[13] => RF[7][13].DATAIN
I_PC[14] => O_PC.DATAB
I_PC[14] => RF[7][14].DATAIN
I_PC[15] => O_PC.DATAB
I_PC[15] => RF[7][15].DATAIN
I_IR[0] => I_IR[0].IN1
I_IR[1] => I_IR[1].IN1
I_IR[2] => I_IR[2].IN1
I_IR[3] => I_IR[3].IN1
I_IR[4] => I_IR[4].IN1
I_IR[5] => I_IR[5].IN1
I_IR[6] => I_IR[6].IN1
I_IR[7] => I_IR[7].IN1
I_IR[8] => I_IR[8].IN1
I_IR[9] => I_IR[9].IN1
I_IR[10] => I_IR[10].IN1
I_IR[11] => I_IR[11].IN1
I_IR[12] => I_IR[12].IN1
I_IR[13] => I_IR[13].IN1
I_IR[14] => I_IR[14].IN1
I_IR[15] => I_IR[15].IN1
I_IR[16] => Equal2.IN3
I_IR[16] => Equal3.IN3
I_IR[16] => Mux16.IN18
I_IR[16] => Mux17.IN18
I_IR[16] => Mux18.IN18
I_IR[16] => Mux19.IN18
I_IR[16] => Mux20.IN18
I_IR[16] => Mux21.IN18
I_IR[16] => Mux22.IN18
I_IR[16] => Mux23.IN18
I_IR[16] => Mux24.IN18
I_IR[16] => Mux25.IN18
I_IR[16] => Mux26.IN18
I_IR[16] => Mux27.IN18
I_IR[16] => Mux28.IN18
I_IR[16] => Mux29.IN18
I_IR[16] => Mux30.IN18
I_IR[16] => Mux31.IN18
I_IR[16] => O_IR.DATAB
I_IR[16] => Selector45.IN3
I_IR[17] => Equal2.IN2
I_IR[17] => Equal3.IN2
I_IR[17] => Mux16.IN17
I_IR[17] => Mux17.IN17
I_IR[17] => Mux18.IN17
I_IR[17] => Mux19.IN17
I_IR[17] => Mux20.IN17
I_IR[17] => Mux21.IN17
I_IR[17] => Mux22.IN17
I_IR[17] => Mux23.IN17
I_IR[17] => Mux24.IN17
I_IR[17] => Mux25.IN17
I_IR[17] => Mux26.IN17
I_IR[17] => Mux27.IN17
I_IR[17] => Mux28.IN17
I_IR[17] => Mux29.IN17
I_IR[17] => Mux30.IN17
I_IR[17] => Mux31.IN17
I_IR[17] => O_IR.DATAB
I_IR[17] => Selector47.IN3
I_IR[18] => Equal2.IN1
I_IR[18] => Equal3.IN1
I_IR[18] => Mux16.IN16
I_IR[18] => Mux17.IN16
I_IR[18] => Mux18.IN16
I_IR[18] => Mux19.IN16
I_IR[18] => Mux20.IN16
I_IR[18] => Mux21.IN16
I_IR[18] => Mux22.IN16
I_IR[18] => Mux23.IN16
I_IR[18] => Mux24.IN16
I_IR[18] => Mux25.IN16
I_IR[18] => Mux26.IN16
I_IR[18] => Mux27.IN16
I_IR[18] => Mux28.IN16
I_IR[18] => Mux29.IN16
I_IR[18] => Mux30.IN16
I_IR[18] => Mux31.IN16
I_IR[18] => O_IR.DATAB
I_IR[18] => Selector48.IN3
I_IR[19] => Equal2.IN0
I_IR[19] => Equal3.IN0
I_IR[19] => Mux16.IN15
I_IR[19] => Mux17.IN15
I_IR[19] => Mux18.IN15
I_IR[19] => Mux19.IN15
I_IR[19] => Mux20.IN15
I_IR[19] => Mux21.IN15
I_IR[19] => Mux22.IN15
I_IR[19] => Mux23.IN15
I_IR[19] => Mux24.IN15
I_IR[19] => Mux25.IN15
I_IR[19] => Mux26.IN15
I_IR[19] => Mux27.IN15
I_IR[19] => Mux28.IN15
I_IR[19] => Mux29.IN15
I_IR[19] => Mux30.IN15
I_IR[19] => Mux31.IN15
I_IR[19] => O_IR.DATAB
I_IR[19] => Selector49.IN3
I_IR[20] => O_IR.DATAB
I_IR[20] => Selector45.IN2
I_IR[21] => O_IR.DATAB
I_IR[21] => Selector47.IN2
I_IR[22] => O_IR.DATAB
I_IR[22] => Selector48.IN2
I_IR[23] => O_IR.DATAB
I_IR[23] => Selector49.IN2
I_IR[24] => Decoder0.IN7
I_IR[24] => O_Opcode.DATAB
I_IR[25] => Decoder0.IN6
I_IR[25] => O_Opcode.DATAB
I_IR[26] => Decoder0.IN5
I_IR[26] => O_Opcode.DATAB
I_IR[27] => Decoder0.IN4
I_IR[27] => O_Opcode.DATAB
I_IR[28] => Decoder0.IN3
I_IR[28] => O_Opcode.DATAB
I_IR[29] => Decoder0.IN2
I_IR[29] => O_Opcode.DATAB
I_IR[30] => Decoder0.IN1
I_IR[30] => O_Opcode.DATAB
I_IR[31] => Decoder0.IN0
I_IR[31] => O_Opcode.DATAB
I_FE_Valid => ~NO_FANOUT~
I_WriteBackRegIdx[0] => ~NO_FANOUT~
I_WriteBackRegIdx[1] => ~NO_FANOUT~
I_WriteBackRegIdx[2] => ~NO_FANOUT~
I_WriteBackRegIdx[3] => ~NO_FANOUT~
I_WriteBackVRegIdx[0] => ~NO_FANOUT~
I_WriteBackVRegIdx[1] => ~NO_FANOUT~
I_WriteBackVRegIdx[2] => ~NO_FANOUT~
I_WriteBackVRegIdx[3] => ~NO_FANOUT~
I_WriteBackVRegIdx[4] => ~NO_FANOUT~
I_WriteBackVRegIdx[5] => ~NO_FANOUT~
I_WriteBackData[0] => ~NO_FANOUT~
I_WriteBackData[1] => ~NO_FANOUT~
I_WriteBackData[2] => ~NO_FANOUT~
I_WriteBackData[3] => ~NO_FANOUT~
I_WriteBackData[4] => ~NO_FANOUT~
I_WriteBackData[5] => ~NO_FANOUT~
I_WriteBackData[6] => ~NO_FANOUT~
I_WriteBackData[7] => ~NO_FANOUT~
I_WriteBackData[8] => ~NO_FANOUT~
I_WriteBackData[9] => ~NO_FANOUT~
I_WriteBackData[10] => ~NO_FANOUT~
I_WriteBackData[11] => ~NO_FANOUT~
I_WriteBackData[12] => ~NO_FANOUT~
I_WriteBackData[13] => ~NO_FANOUT~
I_WriteBackData[14] => ~NO_FANOUT~
I_WriteBackData[15] => ~NO_FANOUT~
I_CCValue[0] => ~NO_FANOUT~
I_CCValue[1] => ~NO_FANOUT~
I_CCValue[2] => ~NO_FANOUT~
I_WriteBackPC[0] => ~NO_FANOUT~
I_WriteBackPC[1] => ~NO_FANOUT~
I_WriteBackPC[2] => ~NO_FANOUT~
I_WriteBackPC[3] => ~NO_FANOUT~
I_WriteBackPC[4] => ~NO_FANOUT~
I_WriteBackPC[5] => ~NO_FANOUT~
I_WriteBackPC[6] => ~NO_FANOUT~
I_WriteBackPC[7] => ~NO_FANOUT~
I_WriteBackPC[8] => ~NO_FANOUT~
I_WriteBackPC[9] => ~NO_FANOUT~
I_WriteBackPC[10] => ~NO_FANOUT~
I_WriteBackPC[11] => ~NO_FANOUT~
I_WriteBackPC[12] => ~NO_FANOUT~
I_WriteBackPC[13] => ~NO_FANOUT~
I_WriteBackPC[14] => ~NO_FANOUT~
I_WriteBackPC[15] => ~NO_FANOUT~
I_WriteBackPCEn => ~NO_FANOUT~
I_VecSrc1Value[0] => ~NO_FANOUT~
I_VecSrc1Value[1] => ~NO_FANOUT~
I_VecSrc1Value[2] => ~NO_FANOUT~
I_VecSrc1Value[3] => ~NO_FANOUT~
I_VecSrc1Value[4] => ~NO_FANOUT~
I_VecSrc1Value[5] => ~NO_FANOUT~
I_VecSrc1Value[6] => ~NO_FANOUT~
I_VecSrc1Value[7] => ~NO_FANOUT~
I_VecSrc1Value[8] => ~NO_FANOUT~
I_VecSrc1Value[9] => ~NO_FANOUT~
I_VecSrc1Value[10] => ~NO_FANOUT~
I_VecSrc1Value[11] => ~NO_FANOUT~
I_VecSrc1Value[12] => ~NO_FANOUT~
I_VecSrc1Value[13] => ~NO_FANOUT~
I_VecSrc1Value[14] => ~NO_FANOUT~
I_VecSrc1Value[15] => ~NO_FANOUT~
I_VecSrc1Value[16] => ~NO_FANOUT~
I_VecSrc1Value[17] => ~NO_FANOUT~
I_VecSrc1Value[18] => ~NO_FANOUT~
I_VecSrc1Value[19] => ~NO_FANOUT~
I_VecSrc1Value[20] => ~NO_FANOUT~
I_VecSrc1Value[21] => ~NO_FANOUT~
I_VecSrc1Value[22] => ~NO_FANOUT~
I_VecSrc1Value[23] => ~NO_FANOUT~
I_VecSrc1Value[24] => ~NO_FANOUT~
I_VecSrc1Value[25] => ~NO_FANOUT~
I_VecSrc1Value[26] => ~NO_FANOUT~
I_VecSrc1Value[27] => ~NO_FANOUT~
I_VecSrc1Value[28] => ~NO_FANOUT~
I_VecSrc1Value[29] => ~NO_FANOUT~
I_VecSrc1Value[30] => ~NO_FANOUT~
I_VecSrc1Value[31] => ~NO_FANOUT~
I_VecSrc1Value[32] => ~NO_FANOUT~
I_VecSrc1Value[33] => ~NO_FANOUT~
I_VecSrc1Value[34] => ~NO_FANOUT~
I_VecSrc1Value[35] => ~NO_FANOUT~
I_VecSrc1Value[36] => ~NO_FANOUT~
I_VecSrc1Value[37] => ~NO_FANOUT~
I_VecSrc1Value[38] => ~NO_FANOUT~
I_VecSrc1Value[39] => ~NO_FANOUT~
I_VecSrc1Value[40] => ~NO_FANOUT~
I_VecSrc1Value[41] => ~NO_FANOUT~
I_VecSrc1Value[42] => ~NO_FANOUT~
I_VecSrc1Value[43] => ~NO_FANOUT~
I_VecSrc1Value[44] => ~NO_FANOUT~
I_VecSrc1Value[45] => ~NO_FANOUT~
I_VecSrc1Value[46] => ~NO_FANOUT~
I_VecSrc1Value[47] => ~NO_FANOUT~
I_VecSrc1Value[48] => ~NO_FANOUT~
I_VecSrc1Value[49] => ~NO_FANOUT~
I_VecSrc1Value[50] => ~NO_FANOUT~
I_VecSrc1Value[51] => ~NO_FANOUT~
I_VecSrc1Value[52] => ~NO_FANOUT~
I_VecSrc1Value[53] => ~NO_FANOUT~
I_VecSrc1Value[54] => ~NO_FANOUT~
I_VecSrc1Value[55] => ~NO_FANOUT~
I_VecSrc1Value[56] => ~NO_FANOUT~
I_VecSrc1Value[57] => ~NO_FANOUT~
I_VecSrc1Value[58] => ~NO_FANOUT~
I_VecSrc1Value[59] => ~NO_FANOUT~
I_VecSrc1Value[60] => ~NO_FANOUT~
I_VecSrc1Value[61] => ~NO_FANOUT~
I_VecSrc1Value[62] => ~NO_FANOUT~
I_VecSrc1Value[63] => ~NO_FANOUT~
I_VecSrc2Value[0] => ~NO_FANOUT~
I_VecSrc2Value[1] => ~NO_FANOUT~
I_VecSrc2Value[2] => ~NO_FANOUT~
I_VecSrc2Value[3] => ~NO_FANOUT~
I_VecSrc2Value[4] => ~NO_FANOUT~
I_VecSrc2Value[5] => ~NO_FANOUT~
I_VecSrc2Value[6] => ~NO_FANOUT~
I_VecSrc2Value[7] => ~NO_FANOUT~
I_VecSrc2Value[8] => ~NO_FANOUT~
I_VecSrc2Value[9] => ~NO_FANOUT~
I_VecSrc2Value[10] => ~NO_FANOUT~
I_VecSrc2Value[11] => ~NO_FANOUT~
I_VecSrc2Value[12] => ~NO_FANOUT~
I_VecSrc2Value[13] => ~NO_FANOUT~
I_VecSrc2Value[14] => ~NO_FANOUT~
I_VecSrc2Value[15] => ~NO_FANOUT~
I_VecSrc2Value[16] => ~NO_FANOUT~
I_VecSrc2Value[17] => ~NO_FANOUT~
I_VecSrc2Value[18] => ~NO_FANOUT~
I_VecSrc2Value[19] => ~NO_FANOUT~
I_VecSrc2Value[20] => ~NO_FANOUT~
I_VecSrc2Value[21] => ~NO_FANOUT~
I_VecSrc2Value[22] => ~NO_FANOUT~
I_VecSrc2Value[23] => ~NO_FANOUT~
I_VecSrc2Value[24] => ~NO_FANOUT~
I_VecSrc2Value[25] => ~NO_FANOUT~
I_VecSrc2Value[26] => ~NO_FANOUT~
I_VecSrc2Value[27] => ~NO_FANOUT~
I_VecSrc2Value[28] => ~NO_FANOUT~
I_VecSrc2Value[29] => ~NO_FANOUT~
I_VecSrc2Value[30] => ~NO_FANOUT~
I_VecSrc2Value[31] => ~NO_FANOUT~
I_VecSrc2Value[32] => ~NO_FANOUT~
I_VecSrc2Value[33] => ~NO_FANOUT~
I_VecSrc2Value[34] => ~NO_FANOUT~
I_VecSrc2Value[35] => ~NO_FANOUT~
I_VecSrc2Value[36] => ~NO_FANOUT~
I_VecSrc2Value[37] => ~NO_FANOUT~
I_VecSrc2Value[38] => ~NO_FANOUT~
I_VecSrc2Value[39] => ~NO_FANOUT~
I_VecSrc2Value[40] => ~NO_FANOUT~
I_VecSrc2Value[41] => ~NO_FANOUT~
I_VecSrc2Value[42] => ~NO_FANOUT~
I_VecSrc2Value[43] => ~NO_FANOUT~
I_VecSrc2Value[44] => ~NO_FANOUT~
I_VecSrc2Value[45] => ~NO_FANOUT~
I_VecSrc2Value[46] => ~NO_FANOUT~
I_VecSrc2Value[47] => ~NO_FANOUT~
I_VecSrc2Value[48] => ~NO_FANOUT~
I_VecSrc2Value[49] => ~NO_FANOUT~
I_VecSrc2Value[50] => ~NO_FANOUT~
I_VecSrc2Value[51] => ~NO_FANOUT~
I_VecSrc2Value[52] => ~NO_FANOUT~
I_VecSrc2Value[53] => ~NO_FANOUT~
I_VecSrc2Value[54] => ~NO_FANOUT~
I_VecSrc2Value[55] => ~NO_FANOUT~
I_VecSrc2Value[56] => ~NO_FANOUT~
I_VecSrc2Value[57] => ~NO_FANOUT~
I_VecSrc2Value[58] => ~NO_FANOUT~
I_VecSrc2Value[59] => ~NO_FANOUT~
I_VecSrc2Value[60] => ~NO_FANOUT~
I_VecSrc2Value[61] => ~NO_FANOUT~
I_VecSrc2Value[62] => ~NO_FANOUT~
I_VecSrc2Value[63] => ~NO_FANOUT~
I_VecDestValue[0] => ~NO_FANOUT~
I_VecDestValue[1] => ~NO_FANOUT~
I_VecDestValue[2] => ~NO_FANOUT~
I_VecDestValue[3] => ~NO_FANOUT~
I_VecDestValue[4] => ~NO_FANOUT~
I_VecDestValue[5] => ~NO_FANOUT~
I_VecDestValue[6] => ~NO_FANOUT~
I_VecDestValue[7] => ~NO_FANOUT~
I_VecDestValue[8] => ~NO_FANOUT~
I_VecDestValue[9] => ~NO_FANOUT~
I_VecDestValue[10] => ~NO_FANOUT~
I_VecDestValue[11] => ~NO_FANOUT~
I_VecDestValue[12] => ~NO_FANOUT~
I_VecDestValue[13] => ~NO_FANOUT~
I_VecDestValue[14] => ~NO_FANOUT~
I_VecDestValue[15] => ~NO_FANOUT~
I_VecDestValue[16] => ~NO_FANOUT~
I_VecDestValue[17] => ~NO_FANOUT~
I_VecDestValue[18] => ~NO_FANOUT~
I_VecDestValue[19] => ~NO_FANOUT~
I_VecDestValue[20] => ~NO_FANOUT~
I_VecDestValue[21] => ~NO_FANOUT~
I_VecDestValue[22] => ~NO_FANOUT~
I_VecDestValue[23] => ~NO_FANOUT~
I_VecDestValue[24] => ~NO_FANOUT~
I_VecDestValue[25] => ~NO_FANOUT~
I_VecDestValue[26] => ~NO_FANOUT~
I_VecDestValue[27] => ~NO_FANOUT~
I_VecDestValue[28] => ~NO_FANOUT~
I_VecDestValue[29] => ~NO_FANOUT~
I_VecDestValue[30] => ~NO_FANOUT~
I_VecDestValue[31] => ~NO_FANOUT~
I_VecDestValue[32] => ~NO_FANOUT~
I_VecDestValue[33] => ~NO_FANOUT~
I_VecDestValue[34] => ~NO_FANOUT~
I_VecDestValue[35] => ~NO_FANOUT~
I_VecDestValue[36] => ~NO_FANOUT~
I_VecDestValue[37] => ~NO_FANOUT~
I_VecDestValue[38] => ~NO_FANOUT~
I_VecDestValue[39] => ~NO_FANOUT~
I_VecDestValue[40] => ~NO_FANOUT~
I_VecDestValue[41] => ~NO_FANOUT~
I_VecDestValue[42] => ~NO_FANOUT~
I_VecDestValue[43] => ~NO_FANOUT~
I_VecDestValue[44] => ~NO_FANOUT~
I_VecDestValue[45] => ~NO_FANOUT~
I_VecDestValue[46] => ~NO_FANOUT~
I_VecDestValue[47] => ~NO_FANOUT~
I_VecDestValue[48] => ~NO_FANOUT~
I_VecDestValue[49] => ~NO_FANOUT~
I_VecDestValue[50] => ~NO_FANOUT~
I_VecDestValue[51] => ~NO_FANOUT~
I_VecDestValue[52] => ~NO_FANOUT~
I_VecDestValue[53] => ~NO_FANOUT~
I_VecDestValue[54] => ~NO_FANOUT~
I_VecDestValue[55] => ~NO_FANOUT~
I_VecDestValue[56] => ~NO_FANOUT~
I_VecDestValue[57] => ~NO_FANOUT~
I_VecDestValue[58] => ~NO_FANOUT~
I_VecDestValue[59] => ~NO_FANOUT~
I_VecDestValue[60] => ~NO_FANOUT~
I_VecDestValue[61] => ~NO_FANOUT~
I_VecDestValue[62] => ~NO_FANOUT~
I_VecDestValue[63] => ~NO_FANOUT~
I_RegWEn => ~NO_FANOUT~
I_VRegWEn => ~NO_FANOUT~
I_CCWEn => ~NO_FANOUT~
I_EDDestRegIdx[0] => Equal0.IN7
I_EDDestRegIdx[0] => Equal2.IN7
I_EDDestRegIdx[1] => Equal0.IN6
I_EDDestRegIdx[1] => Equal2.IN6
I_EDDestRegIdx[2] => Equal0.IN5
I_EDDestRegIdx[2] => Equal2.IN5
I_EDDestRegIdx[3] => Equal0.IN4
I_EDDestRegIdx[3] => Equal2.IN4
I_EDDestVRegIdx[0] => ~NO_FANOUT~
I_EDDestVRegIdx[1] => ~NO_FANOUT~
I_EDDestVRegIdx[2] => ~NO_FANOUT~
I_EDDestVRegIdx[3] => ~NO_FANOUT~
I_EDDestVRegIdx[4] => ~NO_FANOUT~
I_EDDestVRegIdx[5] => ~NO_FANOUT~
I_EDDestWrite => always0.IN1
I_EDDestWrite => always0.IN1
I_EDDestVWrite => ~NO_FANOUT~
I_MDDestRegIdx[0] => Equal1.IN7
I_MDDestRegIdx[0] => Equal3.IN7
I_MDDestRegIdx[1] => Equal1.IN6
I_MDDestRegIdx[1] => Equal3.IN6
I_MDDestRegIdx[2] => Equal1.IN5
I_MDDestRegIdx[2] => Equal3.IN5
I_MDDestRegIdx[3] => Equal1.IN4
I_MDDestRegIdx[3] => Equal3.IN4
I_MDDestVRegIdx[0] => ~NO_FANOUT~
I_MDDestVRegIdx[1] => ~NO_FANOUT~
I_MDDestVRegIdx[2] => ~NO_FANOUT~
I_MDDestVRegIdx[3] => ~NO_FANOUT~
I_MDDestVRegIdx[4] => ~NO_FANOUT~
I_MDDestVRegIdx[5] => ~NO_FANOUT~
I_MDDestWrite => always0.IN1
I_MDDestWrite => always0.IN1
I_MDDestVWrite => ~NO_FANOUT~
I_EDCCWEn => ~NO_FANOUT~
I_MDCCWEn => ~NO_FANOUT~
I_GPUStallSignal => ~NO_FANOUT~
O_LOCK <= O_LOCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[0] <= O_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[1] <= O_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[2] <= O_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[3] <= O_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[4] <= O_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[5] <= O_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[6] <= O_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[7] <= O_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[8] <= O_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[9] <= O_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[10] <= O_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[11] <= O_PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[12] <= O_PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[13] <= O_PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[14] <= O_PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[15] <= O_PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Opcode[0] <= O_Opcode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Opcode[1] <= O_Opcode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Opcode[2] <= O_Opcode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Opcode[3] <= O_Opcode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Opcode[4] <= O_Opcode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Opcode[5] <= O_Opcode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Opcode[6] <= O_Opcode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Opcode[7] <= O_Opcode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[0] <= O_IR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[1] <= O_IR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[2] <= O_IR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[3] <= O_IR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[4] <= O_IR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[5] <= O_IR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[6] <= O_IR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[7] <= O_IR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[8] <= O_IR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[9] <= O_IR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[10] <= O_IR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[11] <= O_IR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[12] <= O_IR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[13] <= O_IR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[14] <= O_IR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[15] <= O_IR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[16] <= O_IR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[17] <= O_IR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[18] <= O_IR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[19] <= O_IR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[20] <= O_IR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[21] <= O_IR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[22] <= O_IR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[23] <= O_IR[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[24] <= O_IR[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[25] <= O_IR[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[26] <= O_IR[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[27] <= O_IR[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[28] <= O_IR[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[29] <= O_IR[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[30] <= O_IR[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[31] <= O_IR[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[0] <= O_Src1Value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[1] <= O_Src1Value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[2] <= O_Src1Value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[3] <= O_Src1Value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[4] <= O_Src1Value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[5] <= O_Src1Value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[6] <= O_Src1Value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[7] <= O_Src1Value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[8] <= O_Src1Value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[9] <= O_Src1Value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[10] <= O_Src1Value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[11] <= O_Src1Value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[12] <= O_Src1Value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[13] <= O_Src1Value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[14] <= O_Src1Value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src1Value[15] <= O_Src1Value[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[0] <= O_Src2Value[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[1] <= O_Src2Value[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[2] <= O_Src2Value[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[3] <= O_Src2Value[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[4] <= O_Src2Value[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[5] <= O_Src2Value[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[6] <= O_Src2Value[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[7] <= O_Src2Value[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[8] <= O_Src2Value[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[9] <= O_Src2Value[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[10] <= O_Src2Value[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[11] <= O_Src2Value[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[12] <= O_Src2Value[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[13] <= O_Src2Value[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[14] <= O_Src2Value[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Src2Value[15] <= O_Src2Value[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DestRegIdx[0] <= O_DestRegIdx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DestRegIdx[1] <= O_DestRegIdx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DestRegIdx[2] <= O_DestRegIdx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DestRegIdx[3] <= O_DestRegIdx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DestVRegIdx[0] <= <GND>
O_DestVRegIdx[1] <= <GND>
O_DestVRegIdx[2] <= <GND>
O_DestVRegIdx[3] <= <GND>
O_DestVRegIdx[4] <= <GND>
O_DestVRegIdx[5] <= <GND>
O_Idx[0] <= <GND>
O_Idx[1] <= <GND>
O_Imm[0] <= O_Imm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[1] <= O_Imm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[2] <= O_Imm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[3] <= O_Imm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[4] <= O_Imm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[5] <= O_Imm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[6] <= O_Imm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[7] <= O_Imm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[8] <= O_Imm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[9] <= O_Imm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[10] <= O_Imm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[11] <= O_Imm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[12] <= O_Imm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[13] <= O_Imm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[14] <= O_Imm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Imm[15] <= O_Imm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_DepStallSignal <= O_DepStallSignal.DB_MAX_OUTPUT_PORT_TYPE
O_BranchStallSignal <= <GND>
O_CCValue[0] <= <GND>
O_CCValue[1] <= <GND>
O_CCValue[2] <= <GND>
O_VecSrc1Value[0] <= <GND>
O_VecSrc1Value[1] <= <GND>
O_VecSrc1Value[2] <= <GND>
O_VecSrc1Value[3] <= <GND>
O_VecSrc1Value[4] <= <GND>
O_VecSrc1Value[5] <= <GND>
O_VecSrc1Value[6] <= <GND>
O_VecSrc1Value[7] <= <GND>
O_VecSrc1Value[8] <= <GND>
O_VecSrc1Value[9] <= <GND>
O_VecSrc1Value[10] <= <GND>
O_VecSrc1Value[11] <= <GND>
O_VecSrc1Value[12] <= <GND>
O_VecSrc1Value[13] <= <GND>
O_VecSrc1Value[14] <= <GND>
O_VecSrc1Value[15] <= <GND>
O_VecSrc1Value[16] <= <GND>
O_VecSrc1Value[17] <= <GND>
O_VecSrc1Value[18] <= <GND>
O_VecSrc1Value[19] <= <GND>
O_VecSrc1Value[20] <= <GND>
O_VecSrc1Value[21] <= <GND>
O_VecSrc1Value[22] <= <GND>
O_VecSrc1Value[23] <= <GND>
O_VecSrc1Value[24] <= <GND>
O_VecSrc1Value[25] <= <GND>
O_VecSrc1Value[26] <= <GND>
O_VecSrc1Value[27] <= <GND>
O_VecSrc1Value[28] <= <GND>
O_VecSrc1Value[29] <= <GND>
O_VecSrc1Value[30] <= <GND>
O_VecSrc1Value[31] <= <GND>
O_VecSrc1Value[32] <= <GND>
O_VecSrc1Value[33] <= <GND>
O_VecSrc1Value[34] <= <GND>
O_VecSrc1Value[35] <= <GND>
O_VecSrc1Value[36] <= <GND>
O_VecSrc1Value[37] <= <GND>
O_VecSrc1Value[38] <= <GND>
O_VecSrc1Value[39] <= <GND>
O_VecSrc1Value[40] <= <GND>
O_VecSrc1Value[41] <= <GND>
O_VecSrc1Value[42] <= <GND>
O_VecSrc1Value[43] <= <GND>
O_VecSrc1Value[44] <= <GND>
O_VecSrc1Value[45] <= <GND>
O_VecSrc1Value[46] <= <GND>
O_VecSrc1Value[47] <= <GND>
O_VecSrc1Value[48] <= <GND>
O_VecSrc1Value[49] <= <GND>
O_VecSrc1Value[50] <= <GND>
O_VecSrc1Value[51] <= <GND>
O_VecSrc1Value[52] <= <GND>
O_VecSrc1Value[53] <= <GND>
O_VecSrc1Value[54] <= <GND>
O_VecSrc1Value[55] <= <GND>
O_VecSrc1Value[56] <= <GND>
O_VecSrc1Value[57] <= <GND>
O_VecSrc1Value[58] <= <GND>
O_VecSrc1Value[59] <= <GND>
O_VecSrc1Value[60] <= <GND>
O_VecSrc1Value[61] <= <GND>
O_VecSrc1Value[62] <= <GND>
O_VecSrc1Value[63] <= <GND>
O_VecSrc2Value[0] <= <GND>
O_VecSrc2Value[1] <= <GND>
O_VecSrc2Value[2] <= <GND>
O_VecSrc2Value[3] <= <GND>
O_VecSrc2Value[4] <= <GND>
O_VecSrc2Value[5] <= <GND>
O_VecSrc2Value[6] <= <GND>
O_VecSrc2Value[7] <= <GND>
O_VecSrc2Value[8] <= <GND>
O_VecSrc2Value[9] <= <GND>
O_VecSrc2Value[10] <= <GND>
O_VecSrc2Value[11] <= <GND>
O_VecSrc2Value[12] <= <GND>
O_VecSrc2Value[13] <= <GND>
O_VecSrc2Value[14] <= <GND>
O_VecSrc2Value[15] <= <GND>
O_VecSrc2Value[16] <= <GND>
O_VecSrc2Value[17] <= <GND>
O_VecSrc2Value[18] <= <GND>
O_VecSrc2Value[19] <= <GND>
O_VecSrc2Value[20] <= <GND>
O_VecSrc2Value[21] <= <GND>
O_VecSrc2Value[22] <= <GND>
O_VecSrc2Value[23] <= <GND>
O_VecSrc2Value[24] <= <GND>
O_VecSrc2Value[25] <= <GND>
O_VecSrc2Value[26] <= <GND>
O_VecSrc2Value[27] <= <GND>
O_VecSrc2Value[28] <= <GND>
O_VecSrc2Value[29] <= <GND>
O_VecSrc2Value[30] <= <GND>
O_VecSrc2Value[31] <= <GND>
O_VecSrc2Value[32] <= <GND>
O_VecSrc2Value[33] <= <GND>
O_VecSrc2Value[34] <= <GND>
O_VecSrc2Value[35] <= <GND>
O_VecSrc2Value[36] <= <GND>
O_VecSrc2Value[37] <= <GND>
O_VecSrc2Value[38] <= <GND>
O_VecSrc2Value[39] <= <GND>
O_VecSrc2Value[40] <= <GND>
O_VecSrc2Value[41] <= <GND>
O_VecSrc2Value[42] <= <GND>
O_VecSrc2Value[43] <= <GND>
O_VecSrc2Value[44] <= <GND>
O_VecSrc2Value[45] <= <GND>
O_VecSrc2Value[46] <= <GND>
O_VecSrc2Value[47] <= <GND>
O_VecSrc2Value[48] <= <GND>
O_VecSrc2Value[49] <= <GND>
O_VecSrc2Value[50] <= <GND>
O_VecSrc2Value[51] <= <GND>
O_VecSrc2Value[52] <= <GND>
O_VecSrc2Value[53] <= <GND>
O_VecSrc2Value[54] <= <GND>
O_VecSrc2Value[55] <= <GND>
O_VecSrc2Value[56] <= <GND>
O_VecSrc2Value[57] <= <GND>
O_VecSrc2Value[58] <= <GND>
O_VecSrc2Value[59] <= <GND>
O_VecSrc2Value[60] <= <GND>
O_VecSrc2Value[61] <= <GND>
O_VecSrc2Value[62] <= <GND>
O_VecSrc2Value[63] <= <GND>
O_DE_Valid <= O_DE_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lg_highlevel|Decode:Decode0|SignExtension:SE0
In[0] => Out[0].DATAIN
In[1] => Out[1].DATAIN
In[2] => Out[2].DATAIN
In[3] => Out[3].DATAIN
In[4] => Out[4].DATAIN
In[5] => Out[5].DATAIN
In[6] => Out[6].DATAIN
In[7] => Out[7].DATAIN
In[8] => Out[8].DATAIN
In[9] => Out[9].DATAIN
In[10] => Out[10].DATAIN
In[11] => Out[11].DATAIN
In[12] => Out[12].DATAIN
In[13] => Out[13].DATAIN
In[14] => Out[14].DATAIN
In[15] => Out[15].DATAIN
In[15] => Out[31].DATAIN
In[15] => Out[30].DATAIN
In[15] => Out[29].DATAIN
In[15] => Out[28].DATAIN
In[15] => Out[27].DATAIN
In[15] => Out[26].DATAIN
In[15] => Out[25].DATAIN
In[15] => Out[24].DATAIN
In[15] => Out[23].DATAIN
In[15] => Out[22].DATAIN
In[15] => Out[21].DATAIN
In[15] => Out[20].DATAIN
In[15] => Out[19].DATAIN
In[15] => Out[18].DATAIN
In[15] => Out[17].DATAIN
In[15] => Out[16].DATAIN
Out[0] <= In[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= In[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= In[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= In[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= In[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= In[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= In[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= In[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= In[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= In[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= In[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= In[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= In[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= In[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= In[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[16] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[17] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[18] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[19] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[20] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[21] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[22] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[23] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[24] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[25] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[26] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[27] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[28] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[29] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[30] <= In[15].DB_MAX_OUTPUT_PORT_TYPE
Out[31] <= In[15].DB_MAX_OUTPUT_PORT_TYPE


|lg_highlevel|Execute:Execute0
I_CLOCK => O_CCWEn~reg0.CLK
I_CLOCK => O_VRegWEn~reg0.CLK
I_CLOCK => O_EX_Valid~reg0.CLK
I_CLOCK => O_IR[0]~reg0.CLK
I_CLOCK => O_IR[1]~reg0.CLK
I_CLOCK => O_IR[2]~reg0.CLK
I_CLOCK => O_IR[3]~reg0.CLK
I_CLOCK => O_IR[4]~reg0.CLK
I_CLOCK => O_IR[5]~reg0.CLK
I_CLOCK => O_IR[6]~reg0.CLK
I_CLOCK => O_IR[7]~reg0.CLK
I_CLOCK => O_IR[8]~reg0.CLK
I_CLOCK => O_IR[9]~reg0.CLK
I_CLOCK => O_IR[10]~reg0.CLK
I_CLOCK => O_IR[11]~reg0.CLK
I_CLOCK => O_IR[12]~reg0.CLK
I_CLOCK => O_IR[13]~reg0.CLK
I_CLOCK => O_IR[14]~reg0.CLK
I_CLOCK => O_IR[15]~reg0.CLK
I_CLOCK => O_IR[16]~reg0.CLK
I_CLOCK => O_IR[17]~reg0.CLK
I_CLOCK => O_IR[18]~reg0.CLK
I_CLOCK => O_IR[19]~reg0.CLK
I_CLOCK => O_IR[20]~reg0.CLK
I_CLOCK => O_IR[21]~reg0.CLK
I_CLOCK => O_IR[22]~reg0.CLK
I_CLOCK => O_IR[23]~reg0.CLK
I_CLOCK => O_IR[24]~reg0.CLK
I_CLOCK => O_IR[25]~reg0.CLK
I_CLOCK => O_IR[26]~reg0.CLK
I_CLOCK => O_IR[27]~reg0.CLK
I_CLOCK => O_IR[28]~reg0.CLK
I_CLOCK => O_IR[29]~reg0.CLK
I_CLOCK => O_IR[30]~reg0.CLK
I_CLOCK => O_IR[31]~reg0.CLK
I_CLOCK => O_PC[0]~reg0.CLK
I_CLOCK => O_PC[1]~reg0.CLK
I_CLOCK => O_PC[2]~reg0.CLK
I_CLOCK => O_PC[3]~reg0.CLK
I_CLOCK => O_PC[4]~reg0.CLK
I_CLOCK => O_PC[5]~reg0.CLK
I_CLOCK => O_PC[6]~reg0.CLK
I_CLOCK => O_PC[7]~reg0.CLK
I_CLOCK => O_PC[8]~reg0.CLK
I_CLOCK => O_PC[9]~reg0.CLK
I_CLOCK => O_PC[10]~reg0.CLK
I_CLOCK => O_PC[11]~reg0.CLK
I_CLOCK => O_PC[12]~reg0.CLK
I_CLOCK => O_PC[13]~reg0.CLK
I_CLOCK => O_PC[14]~reg0.CLK
I_CLOCK => O_PC[15]~reg0.CLK
I_CLOCK => O_LOCK~reg0.CLK
I_LOCK => O_LOCK~reg0.DATAIN
I_LOCK => O_EX_Valid~reg0.ENA
I_LOCK => O_VRegWEn~reg0.ENA
I_LOCK => O_CCWEn~reg0.ENA
I_PC[0] => O_PC[0]~reg0.DATAIN
I_PC[1] => O_PC[1]~reg0.DATAIN
I_PC[2] => O_PC[2]~reg0.DATAIN
I_PC[3] => O_PC[3]~reg0.DATAIN
I_PC[4] => O_PC[4]~reg0.DATAIN
I_PC[5] => O_PC[5]~reg0.DATAIN
I_PC[6] => O_PC[6]~reg0.DATAIN
I_PC[7] => O_PC[7]~reg0.DATAIN
I_PC[8] => O_PC[8]~reg0.DATAIN
I_PC[9] => O_PC[9]~reg0.DATAIN
I_PC[10] => O_PC[10]~reg0.DATAIN
I_PC[11] => O_PC[11]~reg0.DATAIN
I_PC[12] => O_PC[12]~reg0.DATAIN
I_PC[13] => O_PC[13]~reg0.DATAIN
I_PC[14] => O_PC[14]~reg0.DATAIN
I_PC[15] => O_PC[15]~reg0.DATAIN
I_Opcode[0] => Decoder0.IN7
I_Opcode[1] => Decoder0.IN6
I_Opcode[2] => Decoder0.IN5
I_Opcode[3] => Decoder0.IN4
I_Opcode[4] => Decoder0.IN3
I_Opcode[5] => Decoder0.IN2
I_Opcode[6] => Decoder0.IN1
I_Opcode[7] => Decoder0.IN0
I_IR[0] => O_IR[0]~reg0.DATAIN
I_IR[1] => O_IR[1]~reg0.DATAIN
I_IR[2] => O_IR[2]~reg0.DATAIN
I_IR[3] => O_IR[3]~reg0.DATAIN
I_IR[4] => O_IR[4]~reg0.DATAIN
I_IR[5] => O_IR[5]~reg0.DATAIN
I_IR[6] => O_IR[6]~reg0.DATAIN
I_IR[7] => O_IR[7]~reg0.DATAIN
I_IR[8] => O_IR[8]~reg0.DATAIN
I_IR[9] => O_IR[9]~reg0.DATAIN
I_IR[10] => O_IR[10]~reg0.DATAIN
I_IR[11] => O_IR[11]~reg0.DATAIN
I_IR[12] => O_IR[12]~reg0.DATAIN
I_IR[13] => O_IR[13]~reg0.DATAIN
I_IR[14] => O_IR[14]~reg0.DATAIN
I_IR[15] => O_IR[15]~reg0.DATAIN
I_IR[16] => O_IR[16]~reg0.DATAIN
I_IR[17] => O_IR[17]~reg0.DATAIN
I_IR[18] => O_IR[18]~reg0.DATAIN
I_IR[19] => O_IR[19]~reg0.DATAIN
I_IR[20] => O_IR[20]~reg0.DATAIN
I_IR[21] => O_IR[21]~reg0.DATAIN
I_IR[22] => O_IR[22]~reg0.DATAIN
I_IR[23] => O_IR[23]~reg0.DATAIN
I_IR[24] => O_IR[24]~reg0.DATAIN
I_IR[25] => O_IR[25]~reg0.DATAIN
I_IR[26] => O_IR[26]~reg0.DATAIN
I_IR[27] => O_IR[27]~reg0.DATAIN
I_IR[28] => O_IR[28]~reg0.DATAIN
I_IR[29] => O_IR[29]~reg0.DATAIN
I_IR[30] => O_IR[30]~reg0.DATAIN
I_IR[31] => O_IR[31]~reg0.DATAIN
I_Src1Value[0] => ~NO_FANOUT~
I_Src1Value[1] => ~NO_FANOUT~
I_Src1Value[2] => ~NO_FANOUT~
I_Src1Value[3] => ~NO_FANOUT~
I_Src1Value[4] => ~NO_FANOUT~
I_Src1Value[5] => ~NO_FANOUT~
I_Src1Value[6] => ~NO_FANOUT~
I_Src1Value[7] => ~NO_FANOUT~
I_Src1Value[8] => ~NO_FANOUT~
I_Src1Value[9] => ~NO_FANOUT~
I_Src1Value[10] => ~NO_FANOUT~
I_Src1Value[11] => ~NO_FANOUT~
I_Src1Value[12] => ~NO_FANOUT~
I_Src1Value[13] => ~NO_FANOUT~
I_Src1Value[14] => ~NO_FANOUT~
I_Src1Value[15] => ~NO_FANOUT~
I_Src2Value[0] => ~NO_FANOUT~
I_Src2Value[1] => ~NO_FANOUT~
I_Src2Value[2] => ~NO_FANOUT~
I_Src2Value[3] => ~NO_FANOUT~
I_Src2Value[4] => ~NO_FANOUT~
I_Src2Value[5] => ~NO_FANOUT~
I_Src2Value[6] => ~NO_FANOUT~
I_Src2Value[7] => ~NO_FANOUT~
I_Src2Value[8] => ~NO_FANOUT~
I_Src2Value[9] => ~NO_FANOUT~
I_Src2Value[10] => ~NO_FANOUT~
I_Src2Value[11] => ~NO_FANOUT~
I_Src2Value[12] => ~NO_FANOUT~
I_Src2Value[13] => ~NO_FANOUT~
I_Src2Value[14] => ~NO_FANOUT~
I_Src2Value[15] => ~NO_FANOUT~
I_DestRegIdx[0] => ~NO_FANOUT~
I_DestRegIdx[1] => ~NO_FANOUT~
I_DestRegIdx[2] => ~NO_FANOUT~
I_DestRegIdx[3] => ~NO_FANOUT~
I_DestVRegIdx[0] => ~NO_FANOUT~
I_DestVRegIdx[1] => ~NO_FANOUT~
I_DestVRegIdx[2] => ~NO_FANOUT~
I_DestVRegIdx[3] => ~NO_FANOUT~
I_DestVRegIdx[4] => ~NO_FANOUT~
I_DestVRegIdx[5] => ~NO_FANOUT~
I_Imm[0] => ~NO_FANOUT~
I_Imm[1] => ~NO_FANOUT~
I_Imm[2] => ~NO_FANOUT~
I_Imm[3] => ~NO_FANOUT~
I_Imm[4] => ~NO_FANOUT~
I_Imm[5] => ~NO_FANOUT~
I_Imm[6] => ~NO_FANOUT~
I_Imm[7] => ~NO_FANOUT~
I_Imm[8] => ~NO_FANOUT~
I_Imm[9] => ~NO_FANOUT~
I_Imm[10] => ~NO_FANOUT~
I_Imm[11] => ~NO_FANOUT~
I_Imm[12] => ~NO_FANOUT~
I_Imm[13] => ~NO_FANOUT~
I_Imm[14] => ~NO_FANOUT~
I_Imm[15] => ~NO_FANOUT~
I_CCValue[0] => ~NO_FANOUT~
I_CCValue[1] => ~NO_FANOUT~
I_CCValue[2] => ~NO_FANOUT~
I_Idx[0] => ~NO_FANOUT~
I_Idx[1] => ~NO_FANOUT~
I_VecSrc1Value[0] => ~NO_FANOUT~
I_VecSrc1Value[1] => ~NO_FANOUT~
I_VecSrc1Value[2] => ~NO_FANOUT~
I_VecSrc1Value[3] => ~NO_FANOUT~
I_VecSrc1Value[4] => ~NO_FANOUT~
I_VecSrc1Value[5] => ~NO_FANOUT~
I_VecSrc1Value[6] => ~NO_FANOUT~
I_VecSrc1Value[7] => ~NO_FANOUT~
I_VecSrc1Value[8] => ~NO_FANOUT~
I_VecSrc1Value[9] => ~NO_FANOUT~
I_VecSrc1Value[10] => ~NO_FANOUT~
I_VecSrc1Value[11] => ~NO_FANOUT~
I_VecSrc1Value[12] => ~NO_FANOUT~
I_VecSrc1Value[13] => ~NO_FANOUT~
I_VecSrc1Value[14] => ~NO_FANOUT~
I_VecSrc1Value[15] => ~NO_FANOUT~
I_VecSrc1Value[16] => ~NO_FANOUT~
I_VecSrc1Value[17] => ~NO_FANOUT~
I_VecSrc1Value[18] => ~NO_FANOUT~
I_VecSrc1Value[19] => ~NO_FANOUT~
I_VecSrc1Value[20] => ~NO_FANOUT~
I_VecSrc1Value[21] => ~NO_FANOUT~
I_VecSrc1Value[22] => ~NO_FANOUT~
I_VecSrc1Value[23] => ~NO_FANOUT~
I_VecSrc1Value[24] => ~NO_FANOUT~
I_VecSrc1Value[25] => ~NO_FANOUT~
I_VecSrc1Value[26] => ~NO_FANOUT~
I_VecSrc1Value[27] => ~NO_FANOUT~
I_VecSrc1Value[28] => ~NO_FANOUT~
I_VecSrc1Value[29] => ~NO_FANOUT~
I_VecSrc1Value[30] => ~NO_FANOUT~
I_VecSrc1Value[31] => ~NO_FANOUT~
I_VecSrc1Value[32] => ~NO_FANOUT~
I_VecSrc1Value[33] => ~NO_FANOUT~
I_VecSrc1Value[34] => ~NO_FANOUT~
I_VecSrc1Value[35] => ~NO_FANOUT~
I_VecSrc1Value[36] => ~NO_FANOUT~
I_VecSrc1Value[37] => ~NO_FANOUT~
I_VecSrc1Value[38] => ~NO_FANOUT~
I_VecSrc1Value[39] => ~NO_FANOUT~
I_VecSrc1Value[40] => ~NO_FANOUT~
I_VecSrc1Value[41] => ~NO_FANOUT~
I_VecSrc1Value[42] => ~NO_FANOUT~
I_VecSrc1Value[43] => ~NO_FANOUT~
I_VecSrc1Value[44] => ~NO_FANOUT~
I_VecSrc1Value[45] => ~NO_FANOUT~
I_VecSrc1Value[46] => ~NO_FANOUT~
I_VecSrc1Value[47] => ~NO_FANOUT~
I_VecSrc1Value[48] => ~NO_FANOUT~
I_VecSrc1Value[49] => ~NO_FANOUT~
I_VecSrc1Value[50] => ~NO_FANOUT~
I_VecSrc1Value[51] => ~NO_FANOUT~
I_VecSrc1Value[52] => ~NO_FANOUT~
I_VecSrc1Value[53] => ~NO_FANOUT~
I_VecSrc1Value[54] => ~NO_FANOUT~
I_VecSrc1Value[55] => ~NO_FANOUT~
I_VecSrc1Value[56] => ~NO_FANOUT~
I_VecSrc1Value[57] => ~NO_FANOUT~
I_VecSrc1Value[58] => ~NO_FANOUT~
I_VecSrc1Value[59] => ~NO_FANOUT~
I_VecSrc1Value[60] => ~NO_FANOUT~
I_VecSrc1Value[61] => ~NO_FANOUT~
I_VecSrc1Value[62] => ~NO_FANOUT~
I_VecSrc1Value[63] => ~NO_FANOUT~
I_VecSrc2Value[0] => ~NO_FANOUT~
I_VecSrc2Value[1] => ~NO_FANOUT~
I_VecSrc2Value[2] => ~NO_FANOUT~
I_VecSrc2Value[3] => ~NO_FANOUT~
I_VecSrc2Value[4] => ~NO_FANOUT~
I_VecSrc2Value[5] => ~NO_FANOUT~
I_VecSrc2Value[6] => ~NO_FANOUT~
I_VecSrc2Value[7] => ~NO_FANOUT~
I_VecSrc2Value[8] => ~NO_FANOUT~
I_VecSrc2Value[9] => ~NO_FANOUT~
I_VecSrc2Value[10] => ~NO_FANOUT~
I_VecSrc2Value[11] => ~NO_FANOUT~
I_VecSrc2Value[12] => ~NO_FANOUT~
I_VecSrc2Value[13] => ~NO_FANOUT~
I_VecSrc2Value[14] => ~NO_FANOUT~
I_VecSrc2Value[15] => ~NO_FANOUT~
I_VecSrc2Value[16] => ~NO_FANOUT~
I_VecSrc2Value[17] => ~NO_FANOUT~
I_VecSrc2Value[18] => ~NO_FANOUT~
I_VecSrc2Value[19] => ~NO_FANOUT~
I_VecSrc2Value[20] => ~NO_FANOUT~
I_VecSrc2Value[21] => ~NO_FANOUT~
I_VecSrc2Value[22] => ~NO_FANOUT~
I_VecSrc2Value[23] => ~NO_FANOUT~
I_VecSrc2Value[24] => ~NO_FANOUT~
I_VecSrc2Value[25] => ~NO_FANOUT~
I_VecSrc2Value[26] => ~NO_FANOUT~
I_VecSrc2Value[27] => ~NO_FANOUT~
I_VecSrc2Value[28] => ~NO_FANOUT~
I_VecSrc2Value[29] => ~NO_FANOUT~
I_VecSrc2Value[30] => ~NO_FANOUT~
I_VecSrc2Value[31] => ~NO_FANOUT~
I_VecSrc2Value[32] => ~NO_FANOUT~
I_VecSrc2Value[33] => ~NO_FANOUT~
I_VecSrc2Value[34] => ~NO_FANOUT~
I_VecSrc2Value[35] => ~NO_FANOUT~
I_VecSrc2Value[36] => ~NO_FANOUT~
I_VecSrc2Value[37] => ~NO_FANOUT~
I_VecSrc2Value[38] => ~NO_FANOUT~
I_VecSrc2Value[39] => ~NO_FANOUT~
I_VecSrc2Value[40] => ~NO_FANOUT~
I_VecSrc2Value[41] => ~NO_FANOUT~
I_VecSrc2Value[42] => ~NO_FANOUT~
I_VecSrc2Value[43] => ~NO_FANOUT~
I_VecSrc2Value[44] => ~NO_FANOUT~
I_VecSrc2Value[45] => ~NO_FANOUT~
I_VecSrc2Value[46] => ~NO_FANOUT~
I_VecSrc2Value[47] => ~NO_FANOUT~
I_VecSrc2Value[48] => ~NO_FANOUT~
I_VecSrc2Value[49] => ~NO_FANOUT~
I_VecSrc2Value[50] => ~NO_FANOUT~
I_VecSrc2Value[51] => ~NO_FANOUT~
I_VecSrc2Value[52] => ~NO_FANOUT~
I_VecSrc2Value[53] => ~NO_FANOUT~
I_VecSrc2Value[54] => ~NO_FANOUT~
I_VecSrc2Value[55] => ~NO_FANOUT~
I_VecSrc2Value[56] => ~NO_FANOUT~
I_VecSrc2Value[57] => ~NO_FANOUT~
I_VecSrc2Value[58] => ~NO_FANOUT~
I_VecSrc2Value[59] => ~NO_FANOUT~
I_VecSrc2Value[60] => ~NO_FANOUT~
I_VecSrc2Value[61] => ~NO_FANOUT~
I_VecSrc2Value[62] => ~NO_FANOUT~
I_VecSrc2Value[63] => ~NO_FANOUT~
I_DE_Valid => ~NO_FANOUT~
I_GPUStallSignal => ~NO_FANOUT~
O_LOCK <= O_LOCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Opcode[0] <= <GND>
O_Opcode[1] <= <GND>
O_Opcode[2] <= <GND>
O_Opcode[3] <= <GND>
O_Opcode[4] <= <GND>
O_Opcode[5] <= <GND>
O_Opcode[6] <= <GND>
O_Opcode[7] <= <GND>
O_IR[0] <= O_IR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[1] <= O_IR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[2] <= O_IR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[3] <= O_IR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[4] <= O_IR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[5] <= O_IR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[6] <= O_IR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[7] <= O_IR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[8] <= O_IR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[9] <= O_IR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[10] <= O_IR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[11] <= O_IR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[12] <= O_IR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[13] <= O_IR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[14] <= O_IR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[15] <= O_IR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[16] <= O_IR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[17] <= O_IR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[18] <= O_IR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[19] <= O_IR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[20] <= O_IR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[21] <= O_IR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[22] <= O_IR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[23] <= O_IR[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[24] <= O_IR[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[25] <= O_IR[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[26] <= O_IR[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[27] <= O_IR[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[28] <= O_IR[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[29] <= O_IR[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[30] <= O_IR[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[31] <= O_IR[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[0] <= O_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[1] <= O_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[2] <= O_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[3] <= O_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[4] <= O_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[5] <= O_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[6] <= O_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[7] <= O_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[8] <= O_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[9] <= O_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[10] <= O_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[11] <= O_PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[12] <= O_PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[13] <= O_PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[14] <= O_PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[15] <= O_PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_R15PC[0] <= <GND>
O_R15PC[1] <= <GND>
O_R15PC[2] <= <GND>
O_R15PC[3] <= <GND>
O_R15PC[4] <= <GND>
O_R15PC[5] <= <GND>
O_R15PC[6] <= <GND>
O_R15PC[7] <= <GND>
O_R15PC[8] <= <GND>
O_R15PC[9] <= <GND>
O_R15PC[10] <= <GND>
O_R15PC[11] <= <GND>
O_R15PC[12] <= <GND>
O_R15PC[13] <= <GND>
O_R15PC[14] <= <GND>
O_R15PC[15] <= <GND>
O_DestRegIdx[0] <= <GND>
O_DestRegIdx[1] <= <GND>
O_DestRegIdx[2] <= <GND>
O_DestRegIdx[3] <= <GND>
O_DestVRegIdx[0] <= <GND>
O_DestVRegIdx[1] <= <GND>
O_DestVRegIdx[2] <= <GND>
O_DestVRegIdx[3] <= <GND>
O_DestVRegIdx[4] <= <GND>
O_DestVRegIdx[5] <= <GND>
O_DestValue[0] <= <GND>
O_DestValue[1] <= <GND>
O_DestValue[2] <= <GND>
O_DestValue[3] <= <GND>
O_DestValue[4] <= <GND>
O_DestValue[5] <= <GND>
O_DestValue[6] <= <GND>
O_DestValue[7] <= <GND>
O_DestValue[8] <= <GND>
O_DestValue[9] <= <GND>
O_DestValue[10] <= <GND>
O_DestValue[11] <= <GND>
O_DestValue[12] <= <GND>
O_DestValue[13] <= <GND>
O_DestValue[14] <= <GND>
O_DestValue[15] <= <GND>
O_CCValue[0] <= <GND>
O_CCValue[1] <= <GND>
O_CCValue[2] <= <GND>
O_VecSrc1Value[0] <= <GND>
O_VecSrc1Value[1] <= <GND>
O_VecSrc1Value[2] <= <GND>
O_VecSrc1Value[3] <= <GND>
O_VecSrc1Value[4] <= <GND>
O_VecSrc1Value[5] <= <GND>
O_VecSrc1Value[6] <= <GND>
O_VecSrc1Value[7] <= <GND>
O_VecSrc1Value[8] <= <GND>
O_VecSrc1Value[9] <= <GND>
O_VecSrc1Value[10] <= <GND>
O_VecSrc1Value[11] <= <GND>
O_VecSrc1Value[12] <= <GND>
O_VecSrc1Value[13] <= <GND>
O_VecSrc1Value[14] <= <GND>
O_VecSrc1Value[15] <= <GND>
O_VecSrc1Value[16] <= <GND>
O_VecSrc1Value[17] <= <GND>
O_VecSrc1Value[18] <= <GND>
O_VecSrc1Value[19] <= <GND>
O_VecSrc1Value[20] <= <GND>
O_VecSrc1Value[21] <= <GND>
O_VecSrc1Value[22] <= <GND>
O_VecSrc1Value[23] <= <GND>
O_VecSrc1Value[24] <= <GND>
O_VecSrc1Value[25] <= <GND>
O_VecSrc1Value[26] <= <GND>
O_VecSrc1Value[27] <= <GND>
O_VecSrc1Value[28] <= <GND>
O_VecSrc1Value[29] <= <GND>
O_VecSrc1Value[30] <= <GND>
O_VecSrc1Value[31] <= <GND>
O_VecSrc1Value[32] <= <GND>
O_VecSrc1Value[33] <= <GND>
O_VecSrc1Value[34] <= <GND>
O_VecSrc1Value[35] <= <GND>
O_VecSrc1Value[36] <= <GND>
O_VecSrc1Value[37] <= <GND>
O_VecSrc1Value[38] <= <GND>
O_VecSrc1Value[39] <= <GND>
O_VecSrc1Value[40] <= <GND>
O_VecSrc1Value[41] <= <GND>
O_VecSrc1Value[42] <= <GND>
O_VecSrc1Value[43] <= <GND>
O_VecSrc1Value[44] <= <GND>
O_VecSrc1Value[45] <= <GND>
O_VecSrc1Value[46] <= <GND>
O_VecSrc1Value[47] <= <GND>
O_VecSrc1Value[48] <= <GND>
O_VecSrc1Value[49] <= <GND>
O_VecSrc1Value[50] <= <GND>
O_VecSrc1Value[51] <= <GND>
O_VecSrc1Value[52] <= <GND>
O_VecSrc1Value[53] <= <GND>
O_VecSrc1Value[54] <= <GND>
O_VecSrc1Value[55] <= <GND>
O_VecSrc1Value[56] <= <GND>
O_VecSrc1Value[57] <= <GND>
O_VecSrc1Value[58] <= <GND>
O_VecSrc1Value[59] <= <GND>
O_VecSrc1Value[60] <= <GND>
O_VecSrc1Value[61] <= <GND>
O_VecSrc1Value[62] <= <GND>
O_VecSrc1Value[63] <= <GND>
O_VecDestValue[0] <= <GND>
O_VecDestValue[1] <= <GND>
O_VecDestValue[2] <= <GND>
O_VecDestValue[3] <= <GND>
O_VecDestValue[4] <= <GND>
O_VecDestValue[5] <= <GND>
O_VecDestValue[6] <= <GND>
O_VecDestValue[7] <= <GND>
O_VecDestValue[8] <= <GND>
O_VecDestValue[9] <= <GND>
O_VecDestValue[10] <= <GND>
O_VecDestValue[11] <= <GND>
O_VecDestValue[12] <= <GND>
O_VecDestValue[13] <= <GND>
O_VecDestValue[14] <= <GND>
O_VecDestValue[15] <= <GND>
O_VecDestValue[16] <= <GND>
O_VecDestValue[17] <= <GND>
O_VecDestValue[18] <= <GND>
O_VecDestValue[19] <= <GND>
O_VecDestValue[20] <= <GND>
O_VecDestValue[21] <= <GND>
O_VecDestValue[22] <= <GND>
O_VecDestValue[23] <= <GND>
O_VecDestValue[24] <= <GND>
O_VecDestValue[25] <= <GND>
O_VecDestValue[26] <= <GND>
O_VecDestValue[27] <= <GND>
O_VecDestValue[28] <= <GND>
O_VecDestValue[29] <= <GND>
O_VecDestValue[30] <= <GND>
O_VecDestValue[31] <= <GND>
O_VecDestValue[32] <= <GND>
O_VecDestValue[33] <= <GND>
O_VecDestValue[34] <= <GND>
O_VecDestValue[35] <= <GND>
O_VecDestValue[36] <= <GND>
O_VecDestValue[37] <= <GND>
O_VecDestValue[38] <= <GND>
O_VecDestValue[39] <= <GND>
O_VecDestValue[40] <= <GND>
O_VecDestValue[41] <= <GND>
O_VecDestValue[42] <= <GND>
O_VecDestValue[43] <= <GND>
O_VecDestValue[44] <= <GND>
O_VecDestValue[45] <= <GND>
O_VecDestValue[46] <= <GND>
O_VecDestValue[47] <= <GND>
O_VecDestValue[48] <= <GND>
O_VecDestValue[49] <= <GND>
O_VecDestValue[50] <= <GND>
O_VecDestValue[51] <= <GND>
O_VecDestValue[52] <= <GND>
O_VecDestValue[53] <= <GND>
O_VecDestValue[54] <= <GND>
O_VecDestValue[55] <= <GND>
O_VecDestValue[56] <= <GND>
O_VecDestValue[57] <= <GND>
O_VecDestValue[58] <= <GND>
O_VecDestValue[59] <= <GND>
O_VecDestValue[60] <= <GND>
O_VecDestValue[61] <= <GND>
O_VecDestValue[62] <= <GND>
O_VecDestValue[63] <= <GND>
O_EX_Valid <= O_EX_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_MARValue[0] <= <GND>
O_MARValue[1] <= <GND>
O_MARValue[2] <= <GND>
O_MARValue[3] <= <GND>
O_MARValue[4] <= <GND>
O_MARValue[5] <= <GND>
O_MARValue[6] <= <GND>
O_MARValue[7] <= <GND>
O_MARValue[8] <= <GND>
O_MARValue[9] <= <GND>
O_MARValue[10] <= <GND>
O_MARValue[11] <= <GND>
O_MARValue[12] <= <GND>
O_MARValue[13] <= <GND>
O_MARValue[14] <= <GND>
O_MARValue[15] <= <GND>
O_MDRValue[0] <= <GND>
O_MDRValue[1] <= <GND>
O_MDRValue[2] <= <GND>
O_MDRValue[3] <= <GND>
O_MDRValue[4] <= <GND>
O_MDRValue[5] <= <GND>
O_MDRValue[6] <= <GND>
O_MDRValue[7] <= <GND>
O_MDRValue[8] <= <GND>
O_MDRValue[9] <= <GND>
O_MDRValue[10] <= <GND>
O_MDRValue[11] <= <GND>
O_MDRValue[12] <= <GND>
O_MDRValue[13] <= <GND>
O_MDRValue[14] <= <GND>
O_MDRValue[15] <= <GND>
O_BranchPC_Signal[0] <= <GND>
O_BranchPC_Signal[1] <= <GND>
O_BranchPC_Signal[2] <= <GND>
O_BranchPC_Signal[3] <= <GND>
O_BranchPC_Signal[4] <= <GND>
O_BranchPC_Signal[5] <= <GND>
O_BranchPC_Signal[6] <= <GND>
O_BranchPC_Signal[7] <= <GND>
O_BranchPC_Signal[8] <= <GND>
O_BranchPC_Signal[9] <= <GND>
O_BranchPC_Signal[10] <= <GND>
O_BranchPC_Signal[11] <= <GND>
O_BranchPC_Signal[12] <= <GND>
O_BranchPC_Signal[13] <= <GND>
O_BranchPC_Signal[14] <= <GND>
O_BranchPC_Signal[15] <= <GND>
O_BranchAddrSelect_Signal <= <GND>
O_RegWEn <= O_RegWEn.DB_MAX_OUTPUT_PORT_TYPE
O_VRegWEn <= O_VRegWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_CCWEn <= O_CCWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_RegWEn_Signal <= O_RegWEn.DB_MAX_OUTPUT_PORT_TYPE
O_VRegWEn_Signal <= <GND>
O_CCWEn_Signal <= <GND>


|lg_highlevel|Memory:Memory0
I_CLOCK => O_IR[0]~reg0.CLK
I_CLOCK => O_IR[1]~reg0.CLK
I_CLOCK => O_IR[2]~reg0.CLK
I_CLOCK => O_IR[3]~reg0.CLK
I_CLOCK => O_IR[4]~reg0.CLK
I_CLOCK => O_IR[5]~reg0.CLK
I_CLOCK => O_IR[6]~reg0.CLK
I_CLOCK => O_IR[7]~reg0.CLK
I_CLOCK => O_IR[8]~reg0.CLK
I_CLOCK => O_IR[9]~reg0.CLK
I_CLOCK => O_IR[10]~reg0.CLK
I_CLOCK => O_IR[11]~reg0.CLK
I_CLOCK => O_IR[12]~reg0.CLK
I_CLOCK => O_IR[13]~reg0.CLK
I_CLOCK => O_IR[14]~reg0.CLK
I_CLOCK => O_IR[15]~reg0.CLK
I_CLOCK => O_IR[16]~reg0.CLK
I_CLOCK => O_IR[17]~reg0.CLK
I_CLOCK => O_IR[18]~reg0.CLK
I_CLOCK => O_IR[19]~reg0.CLK
I_CLOCK => O_IR[20]~reg0.CLK
I_CLOCK => O_IR[21]~reg0.CLK
I_CLOCK => O_IR[22]~reg0.CLK
I_CLOCK => O_IR[23]~reg0.CLK
I_CLOCK => O_IR[24]~reg0.CLK
I_CLOCK => O_IR[25]~reg0.CLK
I_CLOCK => O_IR[26]~reg0.CLK
I_CLOCK => O_IR[27]~reg0.CLK
I_CLOCK => O_IR[28]~reg0.CLK
I_CLOCK => O_IR[29]~reg0.CLK
I_CLOCK => O_IR[30]~reg0.CLK
I_CLOCK => O_IR[31]~reg0.CLK
I_CLOCK => O_PC[0]~reg0.CLK
I_CLOCK => O_PC[1]~reg0.CLK
I_CLOCK => O_PC[2]~reg0.CLK
I_CLOCK => O_PC[3]~reg0.CLK
I_CLOCK => O_PC[4]~reg0.CLK
I_CLOCK => O_PC[5]~reg0.CLK
I_CLOCK => O_PC[6]~reg0.CLK
I_CLOCK => O_PC[7]~reg0.CLK
I_CLOCK => O_PC[8]~reg0.CLK
I_CLOCK => O_PC[9]~reg0.CLK
I_CLOCK => O_PC[10]~reg0.CLK
I_CLOCK => O_PC[11]~reg0.CLK
I_CLOCK => O_PC[12]~reg0.CLK
I_CLOCK => O_PC[13]~reg0.CLK
I_CLOCK => O_PC[14]~reg0.CLK
I_CLOCK => O_PC[15]~reg0.CLK
I_CLOCK => O_CCWEn~reg0.CLK
I_CLOCK => O_VRegWEn~reg0.CLK
I_CLOCK => O_MEM_Valid~reg0.CLK
I_CLOCK => LedROut[0].CLK
I_CLOCK => LedROut[1].CLK
I_CLOCK => LedROut[2].CLK
I_CLOCK => LedROut[3].CLK
I_CLOCK => LedROut[4].CLK
I_CLOCK => LedROut[5].CLK
I_CLOCK => LedROut[6].CLK
I_CLOCK => LedROut[7].CLK
I_CLOCK => LedROut[8].CLK
I_CLOCK => LedROut[9].CLK
I_CLOCK => LedGOut[0].CLK
I_CLOCK => LedGOut[1].CLK
I_CLOCK => LedGOut[2].CLK
I_CLOCK => LedGOut[3].CLK
I_CLOCK => LedGOut[4].CLK
I_CLOCK => LedGOut[5].CLK
I_CLOCK => LedGOut[6].CLK
I_CLOCK => LedGOut[7].CLK
I_CLOCK => HexOut[0].CLK
I_CLOCK => HexOut[1].CLK
I_CLOCK => HexOut[2].CLK
I_CLOCK => HexOut[3].CLK
I_CLOCK => HexOut[4].CLK
I_CLOCK => HexOut[5].CLK
I_CLOCK => HexOut[6].CLK
I_CLOCK => HexOut[7].CLK
I_CLOCK => HexOut[8].CLK
I_CLOCK => HexOut[9].CLK
I_CLOCK => HexOut[10].CLK
I_CLOCK => HexOut[11].CLK
I_CLOCK => HexOut[12].CLK
I_CLOCK => HexOut[13].CLK
I_CLOCK => HexOut[14].CLK
I_CLOCK => HexOut[15].CLK
I_CLOCK => O_LOCK~reg0.CLK
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => HexOut.OUTPUTSELECT
I_LOCK => LedGOut.OUTPUTSELECT
I_LOCK => LedGOut.OUTPUTSELECT
I_LOCK => LedGOut.OUTPUTSELECT
I_LOCK => LedGOut.OUTPUTSELECT
I_LOCK => LedGOut.OUTPUTSELECT
I_LOCK => LedGOut.OUTPUTSELECT
I_LOCK => LedGOut.OUTPUTSELECT
I_LOCK => LedGOut.OUTPUTSELECT
I_LOCK => LedROut.OUTPUTSELECT
I_LOCK => LedROut.OUTPUTSELECT
I_LOCK => LedROut.OUTPUTSELECT
I_LOCK => LedROut.OUTPUTSELECT
I_LOCK => LedROut.OUTPUTSELECT
I_LOCK => LedROut.OUTPUTSELECT
I_LOCK => LedROut.OUTPUTSELECT
I_LOCK => LedROut.OUTPUTSELECT
I_LOCK => LedROut.OUTPUTSELECT
I_LOCK => LedROut.OUTPUTSELECT
I_LOCK => O_LOCK~reg0.DATAIN
I_LOCK => O_MEM_Valid~reg0.ENA
I_LOCK => O_VRegWEn~reg0.ENA
I_LOCK => O_CCWEn~reg0.ENA
I_Opcode[0] => Equal0.IN7
I_Opcode[1] => Equal0.IN2
I_Opcode[2] => Equal0.IN6
I_Opcode[3] => Equal0.IN5
I_Opcode[4] => Equal0.IN1
I_Opcode[5] => Equal0.IN0
I_Opcode[6] => Equal0.IN4
I_Opcode[7] => Equal0.IN3
I_PC[0] => O_PC[0]~reg0.DATAIN
I_PC[1] => O_PC[1]~reg0.DATAIN
I_PC[2] => O_PC[2]~reg0.DATAIN
I_PC[3] => O_PC[3]~reg0.DATAIN
I_PC[4] => O_PC[4]~reg0.DATAIN
I_PC[5] => O_PC[5]~reg0.DATAIN
I_PC[6] => O_PC[6]~reg0.DATAIN
I_PC[7] => O_PC[7]~reg0.DATAIN
I_PC[8] => O_PC[8]~reg0.DATAIN
I_PC[9] => O_PC[9]~reg0.DATAIN
I_PC[10] => O_PC[10]~reg0.DATAIN
I_PC[11] => O_PC[11]~reg0.DATAIN
I_PC[12] => O_PC[12]~reg0.DATAIN
I_PC[13] => O_PC[13]~reg0.DATAIN
I_PC[14] => O_PC[14]~reg0.DATAIN
I_PC[15] => O_PC[15]~reg0.DATAIN
I_IR[0] => O_IR[0]~reg0.DATAIN
I_IR[1] => O_IR[1]~reg0.DATAIN
I_IR[2] => O_IR[2]~reg0.DATAIN
I_IR[3] => O_IR[3]~reg0.DATAIN
I_IR[4] => O_IR[4]~reg0.DATAIN
I_IR[5] => O_IR[5]~reg0.DATAIN
I_IR[6] => O_IR[6]~reg0.DATAIN
I_IR[7] => O_IR[7]~reg0.DATAIN
I_IR[8] => O_IR[8]~reg0.DATAIN
I_IR[9] => O_IR[9]~reg0.DATAIN
I_IR[10] => O_IR[10]~reg0.DATAIN
I_IR[11] => O_IR[11]~reg0.DATAIN
I_IR[12] => O_IR[12]~reg0.DATAIN
I_IR[13] => O_IR[13]~reg0.DATAIN
I_IR[14] => O_IR[14]~reg0.DATAIN
I_IR[15] => O_IR[15]~reg0.DATAIN
I_IR[16] => O_IR[16]~reg0.DATAIN
I_IR[17] => O_IR[17]~reg0.DATAIN
I_IR[18] => O_IR[18]~reg0.DATAIN
I_IR[19] => O_IR[19]~reg0.DATAIN
I_IR[20] => O_IR[20]~reg0.DATAIN
I_IR[21] => O_IR[21]~reg0.DATAIN
I_IR[22] => O_IR[22]~reg0.DATAIN
I_IR[23] => O_IR[23]~reg0.DATAIN
I_IR[24] => O_IR[24]~reg0.DATAIN
I_IR[25] => O_IR[25]~reg0.DATAIN
I_IR[26] => O_IR[26]~reg0.DATAIN
I_IR[27] => O_IR[27]~reg0.DATAIN
I_IR[28] => O_IR[28]~reg0.DATAIN
I_IR[29] => O_IR[29]~reg0.DATAIN
I_IR[30] => O_IR[30]~reg0.DATAIN
I_IR[31] => O_IR[31]~reg0.DATAIN
I_R15PC[0] => ~NO_FANOUT~
I_R15PC[1] => ~NO_FANOUT~
I_R15PC[2] => ~NO_FANOUT~
I_R15PC[3] => ~NO_FANOUT~
I_R15PC[4] => ~NO_FANOUT~
I_R15PC[5] => ~NO_FANOUT~
I_R15PC[6] => ~NO_FANOUT~
I_R15PC[7] => ~NO_FANOUT~
I_R15PC[8] => ~NO_FANOUT~
I_R15PC[9] => ~NO_FANOUT~
I_R15PC[10] => ~NO_FANOUT~
I_R15PC[11] => ~NO_FANOUT~
I_R15PC[12] => ~NO_FANOUT~
I_R15PC[13] => ~NO_FANOUT~
I_R15PC[14] => ~NO_FANOUT~
I_R15PC[15] => ~NO_FANOUT~
I_DestRegIdx[0] => ~NO_FANOUT~
I_DestRegIdx[1] => ~NO_FANOUT~
I_DestRegIdx[2] => ~NO_FANOUT~
I_DestRegIdx[3] => ~NO_FANOUT~
I_DestVRegIdx[0] => ~NO_FANOUT~
I_DestVRegIdx[1] => ~NO_FANOUT~
I_DestVRegIdx[2] => ~NO_FANOUT~
I_DestVRegIdx[3] => ~NO_FANOUT~
I_DestVRegIdx[4] => ~NO_FANOUT~
I_DestVRegIdx[5] => ~NO_FANOUT~
I_DestValue[0] => ~NO_FANOUT~
I_DestValue[1] => ~NO_FANOUT~
I_DestValue[2] => ~NO_FANOUT~
I_DestValue[3] => ~NO_FANOUT~
I_DestValue[4] => ~NO_FANOUT~
I_DestValue[5] => ~NO_FANOUT~
I_DestValue[6] => ~NO_FANOUT~
I_DestValue[7] => ~NO_FANOUT~
I_DestValue[8] => ~NO_FANOUT~
I_DestValue[9] => ~NO_FANOUT~
I_DestValue[10] => ~NO_FANOUT~
I_DestValue[11] => ~NO_FANOUT~
I_DestValue[12] => ~NO_FANOUT~
I_DestValue[13] => ~NO_FANOUT~
I_DestValue[14] => ~NO_FANOUT~
I_DestValue[15] => ~NO_FANOUT~
I_CCValue[0] => ~NO_FANOUT~
I_CCValue[1] => ~NO_FANOUT~
I_CCValue[2] => ~NO_FANOUT~
I_VecSrc1Value[0] => ~NO_FANOUT~
I_VecSrc1Value[1] => ~NO_FANOUT~
I_VecSrc1Value[2] => ~NO_FANOUT~
I_VecSrc1Value[3] => ~NO_FANOUT~
I_VecSrc1Value[4] => ~NO_FANOUT~
I_VecSrc1Value[5] => ~NO_FANOUT~
I_VecSrc1Value[6] => ~NO_FANOUT~
I_VecSrc1Value[7] => ~NO_FANOUT~
I_VecSrc1Value[8] => ~NO_FANOUT~
I_VecSrc1Value[9] => ~NO_FANOUT~
I_VecSrc1Value[10] => ~NO_FANOUT~
I_VecSrc1Value[11] => ~NO_FANOUT~
I_VecSrc1Value[12] => ~NO_FANOUT~
I_VecSrc1Value[13] => ~NO_FANOUT~
I_VecSrc1Value[14] => ~NO_FANOUT~
I_VecSrc1Value[15] => ~NO_FANOUT~
I_VecSrc1Value[16] => ~NO_FANOUT~
I_VecSrc1Value[17] => ~NO_FANOUT~
I_VecSrc1Value[18] => ~NO_FANOUT~
I_VecSrc1Value[19] => ~NO_FANOUT~
I_VecSrc1Value[20] => ~NO_FANOUT~
I_VecSrc1Value[21] => ~NO_FANOUT~
I_VecSrc1Value[22] => ~NO_FANOUT~
I_VecSrc1Value[23] => ~NO_FANOUT~
I_VecSrc1Value[24] => ~NO_FANOUT~
I_VecSrc1Value[25] => ~NO_FANOUT~
I_VecSrc1Value[26] => ~NO_FANOUT~
I_VecSrc1Value[27] => ~NO_FANOUT~
I_VecSrc1Value[28] => ~NO_FANOUT~
I_VecSrc1Value[29] => ~NO_FANOUT~
I_VecSrc1Value[30] => ~NO_FANOUT~
I_VecSrc1Value[31] => ~NO_FANOUT~
I_VecSrc1Value[32] => ~NO_FANOUT~
I_VecSrc1Value[33] => ~NO_FANOUT~
I_VecSrc1Value[34] => ~NO_FANOUT~
I_VecSrc1Value[35] => ~NO_FANOUT~
I_VecSrc1Value[36] => ~NO_FANOUT~
I_VecSrc1Value[37] => ~NO_FANOUT~
I_VecSrc1Value[38] => ~NO_FANOUT~
I_VecSrc1Value[39] => ~NO_FANOUT~
I_VecSrc1Value[40] => ~NO_FANOUT~
I_VecSrc1Value[41] => ~NO_FANOUT~
I_VecSrc1Value[42] => ~NO_FANOUT~
I_VecSrc1Value[43] => ~NO_FANOUT~
I_VecSrc1Value[44] => ~NO_FANOUT~
I_VecSrc1Value[45] => ~NO_FANOUT~
I_VecSrc1Value[46] => ~NO_FANOUT~
I_VecSrc1Value[47] => ~NO_FANOUT~
I_VecSrc1Value[48] => ~NO_FANOUT~
I_VecSrc1Value[49] => ~NO_FANOUT~
I_VecSrc1Value[50] => ~NO_FANOUT~
I_VecSrc1Value[51] => ~NO_FANOUT~
I_VecSrc1Value[52] => ~NO_FANOUT~
I_VecSrc1Value[53] => ~NO_FANOUT~
I_VecSrc1Value[54] => ~NO_FANOUT~
I_VecSrc1Value[55] => ~NO_FANOUT~
I_VecSrc1Value[56] => ~NO_FANOUT~
I_VecSrc1Value[57] => ~NO_FANOUT~
I_VecSrc1Value[58] => ~NO_FANOUT~
I_VecSrc1Value[59] => ~NO_FANOUT~
I_VecSrc1Value[60] => ~NO_FANOUT~
I_VecSrc1Value[61] => ~NO_FANOUT~
I_VecSrc1Value[62] => ~NO_FANOUT~
I_VecSrc1Value[63] => ~NO_FANOUT~
I_VecDestValue[0] => ~NO_FANOUT~
I_VecDestValue[1] => ~NO_FANOUT~
I_VecDestValue[2] => ~NO_FANOUT~
I_VecDestValue[3] => ~NO_FANOUT~
I_VecDestValue[4] => ~NO_FANOUT~
I_VecDestValue[5] => ~NO_FANOUT~
I_VecDestValue[6] => ~NO_FANOUT~
I_VecDestValue[7] => ~NO_FANOUT~
I_VecDestValue[8] => ~NO_FANOUT~
I_VecDestValue[9] => ~NO_FANOUT~
I_VecDestValue[10] => ~NO_FANOUT~
I_VecDestValue[11] => ~NO_FANOUT~
I_VecDestValue[12] => ~NO_FANOUT~
I_VecDestValue[13] => ~NO_FANOUT~
I_VecDestValue[14] => ~NO_FANOUT~
I_VecDestValue[15] => ~NO_FANOUT~
I_VecDestValue[16] => ~NO_FANOUT~
I_VecDestValue[17] => ~NO_FANOUT~
I_VecDestValue[18] => ~NO_FANOUT~
I_VecDestValue[19] => ~NO_FANOUT~
I_VecDestValue[20] => ~NO_FANOUT~
I_VecDestValue[21] => ~NO_FANOUT~
I_VecDestValue[22] => ~NO_FANOUT~
I_VecDestValue[23] => ~NO_FANOUT~
I_VecDestValue[24] => ~NO_FANOUT~
I_VecDestValue[25] => ~NO_FANOUT~
I_VecDestValue[26] => ~NO_FANOUT~
I_VecDestValue[27] => ~NO_FANOUT~
I_VecDestValue[28] => ~NO_FANOUT~
I_VecDestValue[29] => ~NO_FANOUT~
I_VecDestValue[30] => ~NO_FANOUT~
I_VecDestValue[31] => ~NO_FANOUT~
I_VecDestValue[32] => ~NO_FANOUT~
I_VecDestValue[33] => ~NO_FANOUT~
I_VecDestValue[34] => ~NO_FANOUT~
I_VecDestValue[35] => ~NO_FANOUT~
I_VecDestValue[36] => ~NO_FANOUT~
I_VecDestValue[37] => ~NO_FANOUT~
I_VecDestValue[38] => ~NO_FANOUT~
I_VecDestValue[39] => ~NO_FANOUT~
I_VecDestValue[40] => ~NO_FANOUT~
I_VecDestValue[41] => ~NO_FANOUT~
I_VecDestValue[42] => ~NO_FANOUT~
I_VecDestValue[43] => ~NO_FANOUT~
I_VecDestValue[44] => ~NO_FANOUT~
I_VecDestValue[45] => ~NO_FANOUT~
I_VecDestValue[46] => ~NO_FANOUT~
I_VecDestValue[47] => ~NO_FANOUT~
I_VecDestValue[48] => ~NO_FANOUT~
I_VecDestValue[49] => ~NO_FANOUT~
I_VecDestValue[50] => ~NO_FANOUT~
I_VecDestValue[51] => ~NO_FANOUT~
I_VecDestValue[52] => ~NO_FANOUT~
I_VecDestValue[53] => ~NO_FANOUT~
I_VecDestValue[54] => ~NO_FANOUT~
I_VecDestValue[55] => ~NO_FANOUT~
I_VecDestValue[56] => ~NO_FANOUT~
I_VecDestValue[57] => ~NO_FANOUT~
I_VecDestValue[58] => ~NO_FANOUT~
I_VecDestValue[59] => ~NO_FANOUT~
I_VecDestValue[60] => ~NO_FANOUT~
I_VecDestValue[61] => ~NO_FANOUT~
I_VecDestValue[62] => ~NO_FANOUT~
I_VecDestValue[63] => ~NO_FANOUT~
I_EX_Valid => ~NO_FANOUT~
I_MARValue[0] => Equal1.IN31
I_MARValue[0] => Equal2.IN31
I_MARValue[0] => Equal3.IN8
I_MARValue[1] => Equal1.IN8
I_MARValue[1] => Equal2.IN30
I_MARValue[1] => Equal3.IN31
I_MARValue[2] => Equal1.IN7
I_MARValue[2] => Equal2.IN7
I_MARValue[2] => Equal3.IN7
I_MARValue[3] => Equal1.IN6
I_MARValue[3] => Equal2.IN6
I_MARValue[3] => Equal3.IN6
I_MARValue[4] => Equal1.IN5
I_MARValue[4] => Equal2.IN5
I_MARValue[4] => Equal3.IN5
I_MARValue[5] => Equal1.IN4
I_MARValue[5] => Equal2.IN4
I_MARValue[5] => Equal3.IN4
I_MARValue[6] => Equal1.IN3
I_MARValue[6] => Equal2.IN3
I_MARValue[6] => Equal3.IN3
I_MARValue[7] => Equal1.IN2
I_MARValue[7] => Equal2.IN2
I_MARValue[7] => Equal3.IN2
I_MARValue[8] => Equal1.IN1
I_MARValue[8] => Equal2.IN1
I_MARValue[8] => Equal3.IN1
I_MARValue[9] => Equal1.IN0
I_MARValue[9] => Equal2.IN0
I_MARValue[9] => Equal3.IN0
I_MARValue[10] => ~NO_FANOUT~
I_MARValue[11] => ~NO_FANOUT~
I_MARValue[12] => ~NO_FANOUT~
I_MARValue[13] => ~NO_FANOUT~
I_MARValue[14] => ~NO_FANOUT~
I_MARValue[15] => ~NO_FANOUT~
I_MDRValue[0] => LedGOut.DATAB
I_MDRValue[0] => LedROut.DATAB
I_MDRValue[0] => HexOut.DATAB
I_MDRValue[1] => LedGOut.DATAB
I_MDRValue[1] => LedROut.DATAB
I_MDRValue[1] => HexOut.DATAB
I_MDRValue[2] => LedGOut.DATAB
I_MDRValue[2] => LedROut.DATAB
I_MDRValue[2] => HexOut.DATAB
I_MDRValue[3] => LedGOut.DATAB
I_MDRValue[3] => LedROut.DATAB
I_MDRValue[3] => HexOut.DATAB
I_MDRValue[4] => LedGOut.DATAB
I_MDRValue[4] => LedROut.DATAB
I_MDRValue[4] => HexOut.DATAB
I_MDRValue[5] => LedGOut.DATAB
I_MDRValue[5] => LedROut.DATAB
I_MDRValue[5] => HexOut.DATAB
I_MDRValue[6] => LedGOut.DATAB
I_MDRValue[6] => LedROut.DATAB
I_MDRValue[6] => HexOut.DATAB
I_MDRValue[7] => LedGOut.DATAB
I_MDRValue[7] => LedROut.DATAB
I_MDRValue[7] => HexOut.DATAB
I_MDRValue[8] => LedROut.DATAB
I_MDRValue[8] => HexOut.DATAB
I_MDRValue[9] => LedROut.DATAB
I_MDRValue[9] => HexOut.DATAB
I_MDRValue[10] => HexOut.DATAB
I_MDRValue[11] => HexOut.DATAB
I_MDRValue[12] => HexOut.DATAB
I_MDRValue[13] => HexOut.DATAB
I_MDRValue[14] => HexOut.DATAB
I_MDRValue[15] => HexOut.DATAB
I_RegWEn => O_RegWEn.DATAIN
I_VRegWEn => ~NO_FANOUT~
I_CCWEn => ~NO_FANOUT~
I_GPUStallSignal => ~NO_FANOUT~
O_LOCK <= O_LOCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_Opcode[0] <= <GND>
O_Opcode[1] <= <GND>
O_Opcode[2] <= <GND>
O_Opcode[3] <= <GND>
O_Opcode[4] <= <GND>
O_Opcode[5] <= <GND>
O_Opcode[6] <= <GND>
O_Opcode[7] <= <GND>
O_IR[0] <= O_IR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[1] <= O_IR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[2] <= O_IR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[3] <= O_IR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[4] <= O_IR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[5] <= O_IR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[6] <= O_IR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[7] <= O_IR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[8] <= O_IR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[9] <= O_IR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[10] <= O_IR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[11] <= O_IR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[12] <= O_IR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[13] <= O_IR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[14] <= O_IR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[15] <= O_IR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[16] <= O_IR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[17] <= O_IR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[18] <= O_IR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[19] <= O_IR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[20] <= O_IR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[21] <= O_IR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[22] <= O_IR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[23] <= O_IR[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[24] <= O_IR[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[25] <= O_IR[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[26] <= O_IR[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[27] <= O_IR[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[28] <= O_IR[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[29] <= O_IR[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[30] <= O_IR[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_IR[31] <= O_IR[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[0] <= O_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[1] <= O_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[2] <= O_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[3] <= O_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[4] <= O_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[5] <= O_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[6] <= O_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[7] <= O_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[8] <= O_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[9] <= O_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[10] <= O_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[11] <= O_PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[12] <= O_PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[13] <= O_PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[14] <= O_PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[15] <= O_PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_R15PC[0] <= <GND>
O_R15PC[1] <= <GND>
O_R15PC[2] <= <GND>
O_R15PC[3] <= <GND>
O_R15PC[4] <= <GND>
O_R15PC[5] <= <GND>
O_R15PC[6] <= <GND>
O_R15PC[7] <= <GND>
O_R15PC[8] <= <GND>
O_R15PC[9] <= <GND>
O_R15PC[10] <= <GND>
O_R15PC[11] <= <GND>
O_R15PC[12] <= <GND>
O_R15PC[13] <= <GND>
O_R15PC[14] <= <GND>
O_R15PC[15] <= <GND>
O_DestRegIdx[0] <= <GND>
O_DestRegIdx[1] <= <GND>
O_DestRegIdx[2] <= <GND>
O_DestRegIdx[3] <= <GND>
O_DestVRegIdx[0] <= <GND>
O_DestVRegIdx[1] <= <GND>
O_DestVRegIdx[2] <= <GND>
O_DestVRegIdx[3] <= <GND>
O_DestVRegIdx[4] <= <GND>
O_DestVRegIdx[5] <= <GND>
O_LEDR[0] <= LedROut[0].DB_MAX_OUTPUT_PORT_TYPE
O_LEDR[1] <= LedROut[1].DB_MAX_OUTPUT_PORT_TYPE
O_LEDR[2] <= LedROut[2].DB_MAX_OUTPUT_PORT_TYPE
O_LEDR[3] <= LedROut[3].DB_MAX_OUTPUT_PORT_TYPE
O_LEDR[4] <= LedROut[4].DB_MAX_OUTPUT_PORT_TYPE
O_LEDR[5] <= LedROut[5].DB_MAX_OUTPUT_PORT_TYPE
O_LEDR[6] <= LedROut[6].DB_MAX_OUTPUT_PORT_TYPE
O_LEDR[7] <= LedROut[7].DB_MAX_OUTPUT_PORT_TYPE
O_LEDR[8] <= LedROut[8].DB_MAX_OUTPUT_PORT_TYPE
O_LEDR[9] <= LedROut[9].DB_MAX_OUTPUT_PORT_TYPE
O_LEDG[0] <= LedGOut[0].DB_MAX_OUTPUT_PORT_TYPE
O_LEDG[1] <= LedGOut[1].DB_MAX_OUTPUT_PORT_TYPE
O_LEDG[2] <= LedGOut[2].DB_MAX_OUTPUT_PORT_TYPE
O_LEDG[3] <= LedGOut[3].DB_MAX_OUTPUT_PORT_TYPE
O_LEDG[4] <= LedGOut[4].DB_MAX_OUTPUT_PORT_TYPE
O_LEDG[5] <= LedGOut[5].DB_MAX_OUTPUT_PORT_TYPE
O_LEDG[6] <= LedGOut[6].DB_MAX_OUTPUT_PORT_TYPE
O_LEDG[7] <= LedGOut[7].DB_MAX_OUTPUT_PORT_TYPE
O_HEX0[0] <= SevenSeg:sseg3.OUT
O_HEX0[1] <= SevenSeg:sseg3.OUT
O_HEX0[2] <= SevenSeg:sseg3.OUT
O_HEX0[3] <= SevenSeg:sseg3.OUT
O_HEX0[4] <= SevenSeg:sseg3.OUT
O_HEX0[5] <= SevenSeg:sseg3.OUT
O_HEX0[6] <= SevenSeg:sseg3.OUT
O_HEX1[0] <= SevenSeg:sseg2.OUT
O_HEX1[1] <= SevenSeg:sseg2.OUT
O_HEX1[2] <= SevenSeg:sseg2.OUT
O_HEX1[3] <= SevenSeg:sseg2.OUT
O_HEX1[4] <= SevenSeg:sseg2.OUT
O_HEX1[5] <= SevenSeg:sseg2.OUT
O_HEX1[6] <= SevenSeg:sseg2.OUT
O_HEX2[0] <= SevenSeg:sseg1.OUT
O_HEX2[1] <= SevenSeg:sseg1.OUT
O_HEX2[2] <= SevenSeg:sseg1.OUT
O_HEX2[3] <= SevenSeg:sseg1.OUT
O_HEX2[4] <= SevenSeg:sseg1.OUT
O_HEX2[5] <= SevenSeg:sseg1.OUT
O_HEX2[6] <= SevenSeg:sseg1.OUT
O_HEX3[0] <= SevenSeg:sseg0.OUT
O_HEX3[1] <= SevenSeg:sseg0.OUT
O_HEX3[2] <= SevenSeg:sseg0.OUT
O_HEX3[3] <= SevenSeg:sseg0.OUT
O_HEX3[4] <= SevenSeg:sseg0.OUT
O_HEX3[5] <= SevenSeg:sseg0.OUT
O_HEX3[6] <= SevenSeg:sseg0.OUT
O_CCValue[0] <= <GND>
O_CCValue[1] <= <GND>
O_CCValue[2] <= <GND>
O_VecSrc1Value[0] <= <GND>
O_VecSrc1Value[1] <= <GND>
O_VecSrc1Value[2] <= <GND>
O_VecSrc1Value[3] <= <GND>
O_VecSrc1Value[4] <= <GND>
O_VecSrc1Value[5] <= <GND>
O_VecSrc1Value[6] <= <GND>
O_VecSrc1Value[7] <= <GND>
O_VecSrc1Value[8] <= <GND>
O_VecSrc1Value[9] <= <GND>
O_VecSrc1Value[10] <= <GND>
O_VecSrc1Value[11] <= <GND>
O_VecSrc1Value[12] <= <GND>
O_VecSrc1Value[13] <= <GND>
O_VecSrc1Value[14] <= <GND>
O_VecSrc1Value[15] <= <GND>
O_VecSrc1Value[16] <= <GND>
O_VecSrc1Value[17] <= <GND>
O_VecSrc1Value[18] <= <GND>
O_VecSrc1Value[19] <= <GND>
O_VecSrc1Value[20] <= <GND>
O_VecSrc1Value[21] <= <GND>
O_VecSrc1Value[22] <= <GND>
O_VecSrc1Value[23] <= <GND>
O_VecSrc1Value[24] <= <GND>
O_VecSrc1Value[25] <= <GND>
O_VecSrc1Value[26] <= <GND>
O_VecSrc1Value[27] <= <GND>
O_VecSrc1Value[28] <= <GND>
O_VecSrc1Value[29] <= <GND>
O_VecSrc1Value[30] <= <GND>
O_VecSrc1Value[31] <= <GND>
O_VecSrc1Value[32] <= <GND>
O_VecSrc1Value[33] <= <GND>
O_VecSrc1Value[34] <= <GND>
O_VecSrc1Value[35] <= <GND>
O_VecSrc1Value[36] <= <GND>
O_VecSrc1Value[37] <= <GND>
O_VecSrc1Value[38] <= <GND>
O_VecSrc1Value[39] <= <GND>
O_VecSrc1Value[40] <= <GND>
O_VecSrc1Value[41] <= <GND>
O_VecSrc1Value[42] <= <GND>
O_VecSrc1Value[43] <= <GND>
O_VecSrc1Value[44] <= <GND>
O_VecSrc1Value[45] <= <GND>
O_VecSrc1Value[46] <= <GND>
O_VecSrc1Value[47] <= <GND>
O_VecSrc1Value[48] <= <GND>
O_VecSrc1Value[49] <= <GND>
O_VecSrc1Value[50] <= <GND>
O_VecSrc1Value[51] <= <GND>
O_VecSrc1Value[52] <= <GND>
O_VecSrc1Value[53] <= <GND>
O_VecSrc1Value[54] <= <GND>
O_VecSrc1Value[55] <= <GND>
O_VecSrc1Value[56] <= <GND>
O_VecSrc1Value[57] <= <GND>
O_VecSrc1Value[58] <= <GND>
O_VecSrc1Value[59] <= <GND>
O_VecSrc1Value[60] <= <GND>
O_VecSrc1Value[61] <= <GND>
O_VecSrc1Value[62] <= <GND>
O_VecSrc1Value[63] <= <GND>
O_VecDestValue[0] <= <GND>
O_VecDestValue[1] <= <GND>
O_VecDestValue[2] <= <GND>
O_VecDestValue[3] <= <GND>
O_VecDestValue[4] <= <GND>
O_VecDestValue[5] <= <GND>
O_VecDestValue[6] <= <GND>
O_VecDestValue[7] <= <GND>
O_VecDestValue[8] <= <GND>
O_VecDestValue[9] <= <GND>
O_VecDestValue[10] <= <GND>
O_VecDestValue[11] <= <GND>
O_VecDestValue[12] <= <GND>
O_VecDestValue[13] <= <GND>
O_VecDestValue[14] <= <GND>
O_VecDestValue[15] <= <GND>
O_VecDestValue[16] <= <GND>
O_VecDestValue[17] <= <GND>
O_VecDestValue[18] <= <GND>
O_VecDestValue[19] <= <GND>
O_VecDestValue[20] <= <GND>
O_VecDestValue[21] <= <GND>
O_VecDestValue[22] <= <GND>
O_VecDestValue[23] <= <GND>
O_VecDestValue[24] <= <GND>
O_VecDestValue[25] <= <GND>
O_VecDestValue[26] <= <GND>
O_VecDestValue[27] <= <GND>
O_VecDestValue[28] <= <GND>
O_VecDestValue[29] <= <GND>
O_VecDestValue[30] <= <GND>
O_VecDestValue[31] <= <GND>
O_VecDestValue[32] <= <GND>
O_VecDestValue[33] <= <GND>
O_VecDestValue[34] <= <GND>
O_VecDestValue[35] <= <GND>
O_VecDestValue[36] <= <GND>
O_VecDestValue[37] <= <GND>
O_VecDestValue[38] <= <GND>
O_VecDestValue[39] <= <GND>
O_VecDestValue[40] <= <GND>
O_VecDestValue[41] <= <GND>
O_VecDestValue[42] <= <GND>
O_VecDestValue[43] <= <GND>
O_VecDestValue[44] <= <GND>
O_VecDestValue[45] <= <GND>
O_VecDestValue[46] <= <GND>
O_VecDestValue[47] <= <GND>
O_VecDestValue[48] <= <GND>
O_VecDestValue[49] <= <GND>
O_VecDestValue[50] <= <GND>
O_VecDestValue[51] <= <GND>
O_VecDestValue[52] <= <GND>
O_VecDestValue[53] <= <GND>
O_VecDestValue[54] <= <GND>
O_VecDestValue[55] <= <GND>
O_VecDestValue[56] <= <GND>
O_VecDestValue[57] <= <GND>
O_VecDestValue[58] <= <GND>
O_VecDestValue[59] <= <GND>
O_VecDestValue[60] <= <GND>
O_VecDestValue[61] <= <GND>
O_VecDestValue[62] <= <GND>
O_VecDestValue[63] <= <GND>
O_DestValue[0] <= <GND>
O_DestValue[1] <= <GND>
O_DestValue[2] <= <GND>
O_DestValue[3] <= <GND>
O_DestValue[4] <= <GND>
O_DestValue[5] <= <GND>
O_DestValue[6] <= <GND>
O_DestValue[7] <= <GND>
O_DestValue[8] <= <GND>
O_DestValue[9] <= <GND>
O_DestValue[10] <= <GND>
O_DestValue[11] <= <GND>
O_DestValue[12] <= <GND>
O_DestValue[13] <= <GND>
O_DestValue[14] <= <GND>
O_DestValue[15] <= <GND>
O_MEM_Valid <= O_MEM_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_RegWEn <= I_RegWEn.DB_MAX_OUTPUT_PORT_TYPE
O_VRegWEn <= O_VRegWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_CCWEn <= O_CCWEn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lg_highlevel|Memory:Memory0|SevenSeg:sseg0
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => Equal0.IN3
IN[0] => Equal1.IN0
IN[0] => Equal2.IN3
IN[0] => Equal3.IN1
IN[0] => Equal4.IN3
IN[0] => Equal5.IN1
IN[0] => Equal6.IN3
IN[0] => Equal7.IN2
IN[0] => Equal8.IN3
IN[0] => Equal9.IN1
IN[0] => Equal10.IN3
IN[0] => Equal11.IN2
IN[0] => Equal12.IN3
IN[0] => Equal13.IN2
IN[0] => Equal14.IN3
IN[1] => Equal0.IN2
IN[1] => Equal1.IN3
IN[1] => Equal2.IN0
IN[1] => Equal3.IN0
IN[1] => Equal4.IN2
IN[1] => Equal5.IN3
IN[1] => Equal6.IN1
IN[1] => Equal7.IN1
IN[1] => Equal8.IN2
IN[1] => Equal9.IN3
IN[1] => Equal10.IN1
IN[1] => Equal11.IN1
IN[1] => Equal12.IN2
IN[1] => Equal13.IN3
IN[1] => Equal14.IN2
IN[2] => Equal0.IN1
IN[2] => Equal1.IN2
IN[2] => Equal2.IN2
IN[2] => Equal3.IN3
IN[2] => Equal4.IN0
IN[2] => Equal5.IN0
IN[2] => Equal6.IN0
IN[2] => Equal7.IN0
IN[2] => Equal8.IN1
IN[2] => Equal9.IN2
IN[2] => Equal10.IN2
IN[2] => Equal11.IN3
IN[2] => Equal12.IN1
IN[2] => Equal13.IN1
IN[2] => Equal14.IN1
IN[3] => Equal0.IN0
IN[3] => Equal1.IN1
IN[3] => Equal2.IN1
IN[3] => Equal3.IN2
IN[3] => Equal4.IN1
IN[3] => Equal5.IN2
IN[3] => Equal6.IN2
IN[3] => Equal7.IN3
IN[3] => Equal8.IN0
IN[3] => Equal9.IN0
IN[3] => Equal10.IN0
IN[3] => Equal11.IN0
IN[3] => Equal12.IN0
IN[3] => Equal13.IN0
IN[3] => Equal14.IN0


|lg_highlevel|Memory:Memory0|SevenSeg:sseg1
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => Equal0.IN3
IN[0] => Equal1.IN0
IN[0] => Equal2.IN3
IN[0] => Equal3.IN1
IN[0] => Equal4.IN3
IN[0] => Equal5.IN1
IN[0] => Equal6.IN3
IN[0] => Equal7.IN2
IN[0] => Equal8.IN3
IN[0] => Equal9.IN1
IN[0] => Equal10.IN3
IN[0] => Equal11.IN2
IN[0] => Equal12.IN3
IN[0] => Equal13.IN2
IN[0] => Equal14.IN3
IN[1] => Equal0.IN2
IN[1] => Equal1.IN3
IN[1] => Equal2.IN0
IN[1] => Equal3.IN0
IN[1] => Equal4.IN2
IN[1] => Equal5.IN3
IN[1] => Equal6.IN1
IN[1] => Equal7.IN1
IN[1] => Equal8.IN2
IN[1] => Equal9.IN3
IN[1] => Equal10.IN1
IN[1] => Equal11.IN1
IN[1] => Equal12.IN2
IN[1] => Equal13.IN3
IN[1] => Equal14.IN2
IN[2] => Equal0.IN1
IN[2] => Equal1.IN2
IN[2] => Equal2.IN2
IN[2] => Equal3.IN3
IN[2] => Equal4.IN0
IN[2] => Equal5.IN0
IN[2] => Equal6.IN0
IN[2] => Equal7.IN0
IN[2] => Equal8.IN1
IN[2] => Equal9.IN2
IN[2] => Equal10.IN2
IN[2] => Equal11.IN3
IN[2] => Equal12.IN1
IN[2] => Equal13.IN1
IN[2] => Equal14.IN1
IN[3] => Equal0.IN0
IN[3] => Equal1.IN1
IN[3] => Equal2.IN1
IN[3] => Equal3.IN2
IN[3] => Equal4.IN1
IN[3] => Equal5.IN2
IN[3] => Equal6.IN2
IN[3] => Equal7.IN3
IN[3] => Equal8.IN0
IN[3] => Equal9.IN0
IN[3] => Equal10.IN0
IN[3] => Equal11.IN0
IN[3] => Equal12.IN0
IN[3] => Equal13.IN0
IN[3] => Equal14.IN0


|lg_highlevel|Memory:Memory0|SevenSeg:sseg2
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => Equal0.IN3
IN[0] => Equal1.IN0
IN[0] => Equal2.IN3
IN[0] => Equal3.IN1
IN[0] => Equal4.IN3
IN[0] => Equal5.IN1
IN[0] => Equal6.IN3
IN[0] => Equal7.IN2
IN[0] => Equal8.IN3
IN[0] => Equal9.IN1
IN[0] => Equal10.IN3
IN[0] => Equal11.IN2
IN[0] => Equal12.IN3
IN[0] => Equal13.IN2
IN[0] => Equal14.IN3
IN[1] => Equal0.IN2
IN[1] => Equal1.IN3
IN[1] => Equal2.IN0
IN[1] => Equal3.IN0
IN[1] => Equal4.IN2
IN[1] => Equal5.IN3
IN[1] => Equal6.IN1
IN[1] => Equal7.IN1
IN[1] => Equal8.IN2
IN[1] => Equal9.IN3
IN[1] => Equal10.IN1
IN[1] => Equal11.IN1
IN[1] => Equal12.IN2
IN[1] => Equal13.IN3
IN[1] => Equal14.IN2
IN[2] => Equal0.IN1
IN[2] => Equal1.IN2
IN[2] => Equal2.IN2
IN[2] => Equal3.IN3
IN[2] => Equal4.IN0
IN[2] => Equal5.IN0
IN[2] => Equal6.IN0
IN[2] => Equal7.IN0
IN[2] => Equal8.IN1
IN[2] => Equal9.IN2
IN[2] => Equal10.IN2
IN[2] => Equal11.IN3
IN[2] => Equal12.IN1
IN[2] => Equal13.IN1
IN[2] => Equal14.IN1
IN[3] => Equal0.IN0
IN[3] => Equal1.IN1
IN[3] => Equal2.IN1
IN[3] => Equal3.IN2
IN[3] => Equal4.IN1
IN[3] => Equal5.IN2
IN[3] => Equal6.IN2
IN[3] => Equal7.IN3
IN[3] => Equal8.IN0
IN[3] => Equal9.IN0
IN[3] => Equal10.IN0
IN[3] => Equal11.IN0
IN[3] => Equal12.IN0
IN[3] => Equal13.IN0
IN[3] => Equal14.IN0


|lg_highlevel|Memory:Memory0|SevenSeg:sseg3
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => Equal0.IN3
IN[0] => Equal1.IN0
IN[0] => Equal2.IN3
IN[0] => Equal3.IN1
IN[0] => Equal4.IN3
IN[0] => Equal5.IN1
IN[0] => Equal6.IN3
IN[0] => Equal7.IN2
IN[0] => Equal8.IN3
IN[0] => Equal9.IN1
IN[0] => Equal10.IN3
IN[0] => Equal11.IN2
IN[0] => Equal12.IN3
IN[0] => Equal13.IN2
IN[0] => Equal14.IN3
IN[1] => Equal0.IN2
IN[1] => Equal1.IN3
IN[1] => Equal2.IN0
IN[1] => Equal3.IN0
IN[1] => Equal4.IN2
IN[1] => Equal5.IN3
IN[1] => Equal6.IN1
IN[1] => Equal7.IN1
IN[1] => Equal8.IN2
IN[1] => Equal9.IN3
IN[1] => Equal10.IN1
IN[1] => Equal11.IN1
IN[1] => Equal12.IN2
IN[1] => Equal13.IN3
IN[1] => Equal14.IN2
IN[2] => Equal0.IN1
IN[2] => Equal1.IN2
IN[2] => Equal2.IN2
IN[2] => Equal3.IN3
IN[2] => Equal4.IN0
IN[2] => Equal5.IN0
IN[2] => Equal6.IN0
IN[2] => Equal7.IN0
IN[2] => Equal8.IN1
IN[2] => Equal9.IN2
IN[2] => Equal10.IN2
IN[2] => Equal11.IN3
IN[2] => Equal12.IN1
IN[2] => Equal13.IN1
IN[2] => Equal14.IN1
IN[3] => Equal0.IN0
IN[3] => Equal1.IN1
IN[3] => Equal2.IN1
IN[3] => Equal3.IN2
IN[3] => Equal4.IN1
IN[3] => Equal5.IN2
IN[3] => Equal6.IN2
IN[3] => Equal7.IN3
IN[3] => Equal8.IN0
IN[3] => Equal9.IN0
IN[3] => Equal10.IN0
IN[3] => Equal11.IN0
IN[3] => Equal12.IN0
IN[3] => Equal13.IN0
IN[3] => Equal14.IN0


|lg_highlevel|Writeback:Writeback0
I_CLOCK => O_GSRValue_Valid~reg0.CLK
I_CLOCK => O_GSRValue[0]~reg0.CLK
I_CLOCK => O_GSRValue[1]~reg0.CLK
I_CLOCK => O_GSRValue[2]~reg0.CLK
I_CLOCK => O_GSRValue[3]~reg0.CLK
I_CLOCK => O_GSRValue[4]~reg0.CLK
I_CLOCK => O_GSRValue[5]~reg0.CLK
I_CLOCK => O_GSRValue[6]~reg0.CLK
I_CLOCK => O_GSRValue[7]~reg0.CLK
I_CLOCK => O_VertexV3[0]~reg0.CLK
I_CLOCK => O_VertexV3[1]~reg0.CLK
I_CLOCK => O_VertexV3[2]~reg0.CLK
I_CLOCK => O_VertexV3[3]~reg0.CLK
I_CLOCK => O_VertexV3[4]~reg0.CLK
I_CLOCK => O_VertexV3[5]~reg0.CLK
I_CLOCK => O_VertexV3[6]~reg0.CLK
I_CLOCK => O_VertexV3[7]~reg0.CLK
I_CLOCK => O_VertexV3[8]~reg0.CLK
I_CLOCK => O_VertexV3[9]~reg0.CLK
I_CLOCK => O_VertexV3[10]~reg0.CLK
I_CLOCK => O_VertexV3[11]~reg0.CLK
I_CLOCK => O_VertexV3[12]~reg0.CLK
I_CLOCK => O_VertexV3[13]~reg0.CLK
I_CLOCK => O_VertexV3[14]~reg0.CLK
I_CLOCK => O_VertexV3[15]~reg0.CLK
I_CLOCK => O_VertexV3[16]~reg0.CLK
I_CLOCK => O_VertexV3[17]~reg0.CLK
I_CLOCK => O_VertexV3[18]~reg0.CLK
I_CLOCK => O_VertexV3[19]~reg0.CLK
I_CLOCK => O_VertexV3[20]~reg0.CLK
I_CLOCK => O_VertexV3[21]~reg0.CLK
I_CLOCK => O_VertexV3[22]~reg0.CLK
I_CLOCK => O_VertexV3[23]~reg0.CLK
I_CLOCK => O_VertexV3[24]~reg0.CLK
I_CLOCK => O_VertexV3[25]~reg0.CLK
I_CLOCK => O_VertexV3[26]~reg0.CLK
I_CLOCK => O_VertexV3[27]~reg0.CLK
I_CLOCK => O_VertexV3[28]~reg0.CLK
I_CLOCK => O_VertexV3[29]~reg0.CLK
I_CLOCK => O_VertexV3[30]~reg0.CLK
I_CLOCK => O_VertexV3[31]~reg0.CLK
I_CLOCK => O_VertexV3[32]~reg0.CLK
I_CLOCK => O_VertexV3[33]~reg0.CLK
I_CLOCK => O_VertexV3[34]~reg0.CLK
I_CLOCK => O_VertexV3[35]~reg0.CLK
I_CLOCK => O_VertexV3[36]~reg0.CLK
I_CLOCK => O_VertexV3[37]~reg0.CLK
I_CLOCK => O_VertexV3[38]~reg0.CLK
I_CLOCK => O_VertexV3[39]~reg0.CLK
I_CLOCK => O_VertexV3[40]~reg0.CLK
I_CLOCK => O_VertexV3[41]~reg0.CLK
I_CLOCK => O_VertexV3[42]~reg0.CLK
I_CLOCK => O_VertexV3[43]~reg0.CLK
I_CLOCK => O_VertexV3[44]~reg0.CLK
I_CLOCK => O_VertexV3[45]~reg0.CLK
I_CLOCK => O_VertexV3[46]~reg0.CLK
I_CLOCK => O_VertexV3[47]~reg0.CLK
I_CLOCK => O_VertexV3[48]~reg0.CLK
I_CLOCK => O_VertexV3[49]~reg0.CLK
I_CLOCK => O_VertexV3[50]~reg0.CLK
I_CLOCK => O_VertexV3[51]~reg0.CLK
I_CLOCK => O_VertexV3[52]~reg0.CLK
I_CLOCK => O_VertexV3[53]~reg0.CLK
I_CLOCK => O_VertexV3[54]~reg0.CLK
I_CLOCK => O_VertexV3[55]~reg0.CLK
I_CLOCK => O_VertexV3[56]~reg0.CLK
I_CLOCK => O_VertexV3[57]~reg0.CLK
I_CLOCK => O_VertexV3[58]~reg0.CLK
I_CLOCK => O_VertexV3[59]~reg0.CLK
I_CLOCK => O_VertexV3[60]~reg0.CLK
I_CLOCK => O_VertexV3[61]~reg0.CLK
I_CLOCK => O_VertexV3[62]~reg0.CLK
I_CLOCK => O_VertexV3[63]~reg0.CLK
I_CLOCK => O_VertexV2[0]~reg0.CLK
I_CLOCK => O_VertexV2[1]~reg0.CLK
I_CLOCK => O_VertexV2[2]~reg0.CLK
I_CLOCK => O_VertexV2[3]~reg0.CLK
I_CLOCK => O_VertexV2[4]~reg0.CLK
I_CLOCK => O_VertexV2[5]~reg0.CLK
I_CLOCK => O_VertexV2[6]~reg0.CLK
I_CLOCK => O_VertexV2[7]~reg0.CLK
I_CLOCK => O_VertexV2[8]~reg0.CLK
I_CLOCK => O_VertexV2[9]~reg0.CLK
I_CLOCK => O_VertexV2[10]~reg0.CLK
I_CLOCK => O_VertexV2[11]~reg0.CLK
I_CLOCK => O_VertexV2[12]~reg0.CLK
I_CLOCK => O_VertexV2[13]~reg0.CLK
I_CLOCK => O_VertexV2[14]~reg0.CLK
I_CLOCK => O_VertexV2[15]~reg0.CLK
I_CLOCK => O_VertexV2[16]~reg0.CLK
I_CLOCK => O_VertexV2[17]~reg0.CLK
I_CLOCK => O_VertexV2[18]~reg0.CLK
I_CLOCK => O_VertexV2[19]~reg0.CLK
I_CLOCK => O_VertexV2[20]~reg0.CLK
I_CLOCK => O_VertexV2[21]~reg0.CLK
I_CLOCK => O_VertexV2[22]~reg0.CLK
I_CLOCK => O_VertexV2[23]~reg0.CLK
I_CLOCK => O_VertexV2[24]~reg0.CLK
I_CLOCK => O_VertexV2[25]~reg0.CLK
I_CLOCK => O_VertexV2[26]~reg0.CLK
I_CLOCK => O_VertexV2[27]~reg0.CLK
I_CLOCK => O_VertexV2[28]~reg0.CLK
I_CLOCK => O_VertexV2[29]~reg0.CLK
I_CLOCK => O_VertexV2[30]~reg0.CLK
I_CLOCK => O_VertexV2[31]~reg0.CLK
I_CLOCK => O_VertexV2[32]~reg0.CLK
I_CLOCK => O_VertexV2[33]~reg0.CLK
I_CLOCK => O_VertexV2[34]~reg0.CLK
I_CLOCK => O_VertexV2[35]~reg0.CLK
I_CLOCK => O_VertexV2[36]~reg0.CLK
I_CLOCK => O_VertexV2[37]~reg0.CLK
I_CLOCK => O_VertexV2[38]~reg0.CLK
I_CLOCK => O_VertexV2[39]~reg0.CLK
I_CLOCK => O_VertexV2[40]~reg0.CLK
I_CLOCK => O_VertexV2[41]~reg0.CLK
I_CLOCK => O_VertexV2[42]~reg0.CLK
I_CLOCK => O_VertexV2[43]~reg0.CLK
I_CLOCK => O_VertexV2[44]~reg0.CLK
I_CLOCK => O_VertexV2[45]~reg0.CLK
I_CLOCK => O_VertexV2[46]~reg0.CLK
I_CLOCK => O_VertexV2[47]~reg0.CLK
I_CLOCK => O_VertexV2[48]~reg0.CLK
I_CLOCK => O_VertexV2[49]~reg0.CLK
I_CLOCK => O_VertexV2[50]~reg0.CLK
I_CLOCK => O_VertexV2[51]~reg0.CLK
I_CLOCK => O_VertexV2[52]~reg0.CLK
I_CLOCK => O_VertexV2[53]~reg0.CLK
I_CLOCK => O_VertexV2[54]~reg0.CLK
I_CLOCK => O_VertexV2[55]~reg0.CLK
I_CLOCK => O_VertexV2[56]~reg0.CLK
I_CLOCK => O_VertexV2[57]~reg0.CLK
I_CLOCK => O_VertexV2[58]~reg0.CLK
I_CLOCK => O_VertexV2[59]~reg0.CLK
I_CLOCK => O_VertexV2[60]~reg0.CLK
I_CLOCK => O_VertexV2[61]~reg0.CLK
I_CLOCK => O_VertexV2[62]~reg0.CLK
I_CLOCK => O_VertexV2[63]~reg0.CLK
I_CLOCK => O_VertexV1[0]~reg0.CLK
I_CLOCK => O_VertexV1[1]~reg0.CLK
I_CLOCK => O_VertexV1[2]~reg0.CLK
I_CLOCK => O_VertexV1[3]~reg0.CLK
I_CLOCK => O_VertexV1[4]~reg0.CLK
I_CLOCK => O_VertexV1[5]~reg0.CLK
I_CLOCK => O_VertexV1[6]~reg0.CLK
I_CLOCK => O_VertexV1[7]~reg0.CLK
I_CLOCK => O_VertexV1[8]~reg0.CLK
I_CLOCK => O_VertexV1[9]~reg0.CLK
I_CLOCK => O_VertexV1[10]~reg0.CLK
I_CLOCK => O_VertexV1[11]~reg0.CLK
I_CLOCK => O_VertexV1[12]~reg0.CLK
I_CLOCK => O_VertexV1[13]~reg0.CLK
I_CLOCK => O_VertexV1[14]~reg0.CLK
I_CLOCK => O_VertexV1[15]~reg0.CLK
I_CLOCK => O_VertexV1[16]~reg0.CLK
I_CLOCK => O_VertexV1[17]~reg0.CLK
I_CLOCK => O_VertexV1[18]~reg0.CLK
I_CLOCK => O_VertexV1[19]~reg0.CLK
I_CLOCK => O_VertexV1[20]~reg0.CLK
I_CLOCK => O_VertexV1[21]~reg0.CLK
I_CLOCK => O_VertexV1[22]~reg0.CLK
I_CLOCK => O_VertexV1[23]~reg0.CLK
I_CLOCK => O_VertexV1[24]~reg0.CLK
I_CLOCK => O_VertexV1[25]~reg0.CLK
I_CLOCK => O_VertexV1[26]~reg0.CLK
I_CLOCK => O_VertexV1[27]~reg0.CLK
I_CLOCK => O_VertexV1[28]~reg0.CLK
I_CLOCK => O_VertexV1[29]~reg0.CLK
I_CLOCK => O_VertexV1[30]~reg0.CLK
I_CLOCK => O_VertexV1[31]~reg0.CLK
I_CLOCK => O_VertexV1[32]~reg0.CLK
I_CLOCK => O_VertexV1[33]~reg0.CLK
I_CLOCK => O_VertexV1[34]~reg0.CLK
I_CLOCK => O_VertexV1[35]~reg0.CLK
I_CLOCK => O_VertexV1[36]~reg0.CLK
I_CLOCK => O_VertexV1[37]~reg0.CLK
I_CLOCK => O_VertexV1[38]~reg0.CLK
I_CLOCK => O_VertexV1[39]~reg0.CLK
I_CLOCK => O_VertexV1[40]~reg0.CLK
I_CLOCK => O_VertexV1[41]~reg0.CLK
I_CLOCK => O_VertexV1[42]~reg0.CLK
I_CLOCK => O_VertexV1[43]~reg0.CLK
I_CLOCK => O_VertexV1[44]~reg0.CLK
I_CLOCK => O_VertexV1[45]~reg0.CLK
I_CLOCK => O_VertexV1[46]~reg0.CLK
I_CLOCK => O_VertexV1[47]~reg0.CLK
I_CLOCK => O_VertexV1[48]~reg0.CLK
I_CLOCK => O_VertexV1[49]~reg0.CLK
I_CLOCK => O_VertexV1[50]~reg0.CLK
I_CLOCK => O_VertexV1[51]~reg0.CLK
I_CLOCK => O_VertexV1[52]~reg0.CLK
I_CLOCK => O_VertexV1[53]~reg0.CLK
I_CLOCK => O_VertexV1[54]~reg0.CLK
I_CLOCK => O_VertexV1[55]~reg0.CLK
I_CLOCK => O_VertexV1[56]~reg0.CLK
I_CLOCK => O_VertexV1[57]~reg0.CLK
I_CLOCK => O_VertexV1[58]~reg0.CLK
I_CLOCK => O_VertexV1[59]~reg0.CLK
I_CLOCK => O_VertexV1[60]~reg0.CLK
I_CLOCK => O_VertexV1[61]~reg0.CLK
I_CLOCK => O_VertexV1[62]~reg0.CLK
I_CLOCK => O_VertexV1[63]~reg0.CLK
I_CLOCK => O_PC[0]~reg0.CLK
I_CLOCK => O_PC[1]~reg0.CLK
I_CLOCK => O_PC[2]~reg0.CLK
I_CLOCK => O_PC[3]~reg0.CLK
I_CLOCK => O_PC[4]~reg0.CLK
I_CLOCK => O_PC[5]~reg0.CLK
I_CLOCK => O_PC[6]~reg0.CLK
I_CLOCK => O_PC[7]~reg0.CLK
I_CLOCK => O_PC[8]~reg0.CLK
I_CLOCK => O_PC[9]~reg0.CLK
I_CLOCK => O_PC[10]~reg0.CLK
I_CLOCK => O_PC[11]~reg0.CLK
I_CLOCK => O_PC[12]~reg0.CLK
I_CLOCK => O_PC[13]~reg0.CLK
I_CLOCK => O_PC[14]~reg0.CLK
I_CLOCK => O_PC[15]~reg0.CLK
I_CLOCK => O_LOCK~reg0.CLK
I_LOCK => O_LOCK~reg0.DATAIN
I_LOCK => O_GSRValue[0]~reg0.ENA
I_LOCK => O_GSRValue_Valid~reg0.ENA
I_LOCK => O_GSRValue[1]~reg0.ENA
I_LOCK => O_GSRValue[2]~reg0.ENA
I_LOCK => O_GSRValue[3]~reg0.ENA
I_LOCK => O_GSRValue[4]~reg0.ENA
I_LOCK => O_GSRValue[5]~reg0.ENA
I_LOCK => O_GSRValue[6]~reg0.ENA
I_LOCK => O_GSRValue[7]~reg0.ENA
I_LOCK => O_VertexV3[0]~reg0.ENA
I_LOCK => O_VertexV3[1]~reg0.ENA
I_LOCK => O_VertexV3[2]~reg0.ENA
I_LOCK => O_VertexV3[3]~reg0.ENA
I_LOCK => O_VertexV3[4]~reg0.ENA
I_LOCK => O_VertexV3[5]~reg0.ENA
I_LOCK => O_VertexV3[6]~reg0.ENA
I_LOCK => O_VertexV3[7]~reg0.ENA
I_LOCK => O_VertexV3[8]~reg0.ENA
I_LOCK => O_VertexV3[9]~reg0.ENA
I_LOCK => O_VertexV3[10]~reg0.ENA
I_LOCK => O_VertexV3[11]~reg0.ENA
I_LOCK => O_VertexV3[12]~reg0.ENA
I_LOCK => O_VertexV3[13]~reg0.ENA
I_LOCK => O_VertexV3[14]~reg0.ENA
I_LOCK => O_VertexV3[15]~reg0.ENA
I_LOCK => O_VertexV3[16]~reg0.ENA
I_LOCK => O_VertexV3[17]~reg0.ENA
I_LOCK => O_VertexV3[18]~reg0.ENA
I_LOCK => O_VertexV3[19]~reg0.ENA
I_LOCK => O_VertexV3[20]~reg0.ENA
I_LOCK => O_VertexV3[21]~reg0.ENA
I_LOCK => O_VertexV3[22]~reg0.ENA
I_LOCK => O_VertexV3[23]~reg0.ENA
I_LOCK => O_VertexV3[24]~reg0.ENA
I_LOCK => O_VertexV3[25]~reg0.ENA
I_LOCK => O_VertexV3[26]~reg0.ENA
I_LOCK => O_VertexV3[27]~reg0.ENA
I_LOCK => O_VertexV3[28]~reg0.ENA
I_LOCK => O_VertexV3[29]~reg0.ENA
I_LOCK => O_VertexV3[30]~reg0.ENA
I_LOCK => O_VertexV3[31]~reg0.ENA
I_LOCK => O_VertexV3[32]~reg0.ENA
I_LOCK => O_VertexV3[33]~reg0.ENA
I_LOCK => O_VertexV3[34]~reg0.ENA
I_LOCK => O_VertexV3[35]~reg0.ENA
I_LOCK => O_VertexV3[36]~reg0.ENA
I_LOCK => O_VertexV3[37]~reg0.ENA
I_LOCK => O_VertexV3[38]~reg0.ENA
I_LOCK => O_VertexV3[39]~reg0.ENA
I_LOCK => O_VertexV3[40]~reg0.ENA
I_LOCK => O_VertexV3[41]~reg0.ENA
I_LOCK => O_VertexV3[42]~reg0.ENA
I_LOCK => O_VertexV3[43]~reg0.ENA
I_LOCK => O_VertexV3[44]~reg0.ENA
I_LOCK => O_VertexV3[45]~reg0.ENA
I_LOCK => O_VertexV3[46]~reg0.ENA
I_LOCK => O_VertexV3[47]~reg0.ENA
I_LOCK => O_VertexV3[48]~reg0.ENA
I_LOCK => O_VertexV3[49]~reg0.ENA
I_LOCK => O_VertexV3[50]~reg0.ENA
I_LOCK => O_VertexV3[51]~reg0.ENA
I_LOCK => O_VertexV3[52]~reg0.ENA
I_LOCK => O_VertexV3[53]~reg0.ENA
I_LOCK => O_VertexV3[54]~reg0.ENA
I_LOCK => O_VertexV3[55]~reg0.ENA
I_LOCK => O_VertexV3[56]~reg0.ENA
I_LOCK => O_VertexV3[57]~reg0.ENA
I_LOCK => O_VertexV3[58]~reg0.ENA
I_LOCK => O_VertexV3[59]~reg0.ENA
I_LOCK => O_VertexV3[60]~reg0.ENA
I_LOCK => O_VertexV3[61]~reg0.ENA
I_LOCK => O_VertexV3[62]~reg0.ENA
I_LOCK => O_VertexV3[63]~reg0.ENA
I_LOCK => O_VertexV2[0]~reg0.ENA
I_LOCK => O_VertexV2[1]~reg0.ENA
I_LOCK => O_VertexV2[2]~reg0.ENA
I_LOCK => O_VertexV2[3]~reg0.ENA
I_LOCK => O_VertexV2[4]~reg0.ENA
I_LOCK => O_VertexV2[5]~reg0.ENA
I_LOCK => O_VertexV2[6]~reg0.ENA
I_LOCK => O_VertexV2[7]~reg0.ENA
I_LOCK => O_VertexV2[8]~reg0.ENA
I_LOCK => O_VertexV2[9]~reg0.ENA
I_LOCK => O_VertexV2[10]~reg0.ENA
I_LOCK => O_VertexV2[11]~reg0.ENA
I_LOCK => O_VertexV2[12]~reg0.ENA
I_LOCK => O_VertexV2[13]~reg0.ENA
I_LOCK => O_VertexV2[14]~reg0.ENA
I_LOCK => O_VertexV2[15]~reg0.ENA
I_LOCK => O_VertexV2[16]~reg0.ENA
I_LOCK => O_VertexV2[17]~reg0.ENA
I_LOCK => O_VertexV2[18]~reg0.ENA
I_LOCK => O_VertexV2[19]~reg0.ENA
I_LOCK => O_VertexV2[20]~reg0.ENA
I_LOCK => O_VertexV2[21]~reg0.ENA
I_LOCK => O_VertexV2[22]~reg0.ENA
I_LOCK => O_VertexV2[23]~reg0.ENA
I_LOCK => O_VertexV2[24]~reg0.ENA
I_LOCK => O_VertexV2[25]~reg0.ENA
I_LOCK => O_VertexV2[26]~reg0.ENA
I_LOCK => O_VertexV2[27]~reg0.ENA
I_LOCK => O_VertexV2[28]~reg0.ENA
I_LOCK => O_VertexV2[29]~reg0.ENA
I_LOCK => O_VertexV2[30]~reg0.ENA
I_LOCK => O_VertexV2[31]~reg0.ENA
I_LOCK => O_VertexV2[32]~reg0.ENA
I_LOCK => O_VertexV2[33]~reg0.ENA
I_LOCK => O_VertexV2[34]~reg0.ENA
I_LOCK => O_VertexV2[35]~reg0.ENA
I_LOCK => O_VertexV2[36]~reg0.ENA
I_LOCK => O_VertexV2[37]~reg0.ENA
I_LOCK => O_VertexV2[38]~reg0.ENA
I_LOCK => O_VertexV2[39]~reg0.ENA
I_LOCK => O_VertexV2[40]~reg0.ENA
I_LOCK => O_VertexV2[41]~reg0.ENA
I_LOCK => O_VertexV2[42]~reg0.ENA
I_LOCK => O_VertexV2[43]~reg0.ENA
I_LOCK => O_VertexV2[44]~reg0.ENA
I_LOCK => O_VertexV2[45]~reg0.ENA
I_LOCK => O_VertexV2[46]~reg0.ENA
I_LOCK => O_VertexV2[47]~reg0.ENA
I_LOCK => O_VertexV2[48]~reg0.ENA
I_LOCK => O_VertexV2[49]~reg0.ENA
I_LOCK => O_VertexV2[50]~reg0.ENA
I_LOCK => O_VertexV2[51]~reg0.ENA
I_LOCK => O_VertexV2[52]~reg0.ENA
I_LOCK => O_VertexV2[53]~reg0.ENA
I_LOCK => O_VertexV2[54]~reg0.ENA
I_LOCK => O_VertexV2[55]~reg0.ENA
I_LOCK => O_VertexV2[56]~reg0.ENA
I_LOCK => O_VertexV2[57]~reg0.ENA
I_LOCK => O_VertexV2[58]~reg0.ENA
I_LOCK => O_VertexV2[59]~reg0.ENA
I_LOCK => O_VertexV2[60]~reg0.ENA
I_LOCK => O_VertexV2[61]~reg0.ENA
I_LOCK => O_VertexV2[62]~reg0.ENA
I_LOCK => O_VertexV2[63]~reg0.ENA
I_LOCK => O_VertexV1[0]~reg0.ENA
I_LOCK => O_VertexV1[1]~reg0.ENA
I_LOCK => O_VertexV1[2]~reg0.ENA
I_LOCK => O_VertexV1[3]~reg0.ENA
I_LOCK => O_VertexV1[4]~reg0.ENA
I_LOCK => O_VertexV1[5]~reg0.ENA
I_LOCK => O_VertexV1[6]~reg0.ENA
I_LOCK => O_VertexV1[7]~reg0.ENA
I_LOCK => O_VertexV1[8]~reg0.ENA
I_LOCK => O_VertexV1[9]~reg0.ENA
I_LOCK => O_VertexV1[10]~reg0.ENA
I_LOCK => O_VertexV1[11]~reg0.ENA
I_LOCK => O_VertexV1[12]~reg0.ENA
I_LOCK => O_VertexV1[13]~reg0.ENA
I_LOCK => O_VertexV1[14]~reg0.ENA
I_LOCK => O_VertexV1[15]~reg0.ENA
I_LOCK => O_VertexV1[16]~reg0.ENA
I_LOCK => O_VertexV1[17]~reg0.ENA
I_LOCK => O_VertexV1[18]~reg0.ENA
I_LOCK => O_VertexV1[19]~reg0.ENA
I_LOCK => O_VertexV1[20]~reg0.ENA
I_LOCK => O_VertexV1[21]~reg0.ENA
I_LOCK => O_VertexV1[22]~reg0.ENA
I_LOCK => O_VertexV1[23]~reg0.ENA
I_LOCK => O_VertexV1[24]~reg0.ENA
I_LOCK => O_VertexV1[25]~reg0.ENA
I_LOCK => O_VertexV1[26]~reg0.ENA
I_LOCK => O_VertexV1[27]~reg0.ENA
I_LOCK => O_VertexV1[28]~reg0.ENA
I_LOCK => O_VertexV1[29]~reg0.ENA
I_LOCK => O_VertexV1[30]~reg0.ENA
I_LOCK => O_VertexV1[31]~reg0.ENA
I_LOCK => O_VertexV1[32]~reg0.ENA
I_LOCK => O_VertexV1[33]~reg0.ENA
I_LOCK => O_VertexV1[34]~reg0.ENA
I_LOCK => O_VertexV1[35]~reg0.ENA
I_LOCK => O_VertexV1[36]~reg0.ENA
I_LOCK => O_VertexV1[37]~reg0.ENA
I_LOCK => O_VertexV1[38]~reg0.ENA
I_LOCK => O_VertexV1[39]~reg0.ENA
I_LOCK => O_VertexV1[40]~reg0.ENA
I_LOCK => O_VertexV1[41]~reg0.ENA
I_LOCK => O_VertexV1[42]~reg0.ENA
I_LOCK => O_VertexV1[43]~reg0.ENA
I_LOCK => O_VertexV1[44]~reg0.ENA
I_LOCK => O_VertexV1[45]~reg0.ENA
I_LOCK => O_VertexV1[46]~reg0.ENA
I_LOCK => O_VertexV1[47]~reg0.ENA
I_LOCK => O_VertexV1[48]~reg0.ENA
I_LOCK => O_VertexV1[49]~reg0.ENA
I_LOCK => O_VertexV1[50]~reg0.ENA
I_LOCK => O_VertexV1[51]~reg0.ENA
I_LOCK => O_VertexV1[52]~reg0.ENA
I_LOCK => O_VertexV1[53]~reg0.ENA
I_LOCK => O_VertexV1[54]~reg0.ENA
I_LOCK => O_VertexV1[55]~reg0.ENA
I_LOCK => O_VertexV1[56]~reg0.ENA
I_LOCK => O_VertexV1[57]~reg0.ENA
I_LOCK => O_VertexV1[58]~reg0.ENA
I_LOCK => O_VertexV1[59]~reg0.ENA
I_LOCK => O_VertexV1[60]~reg0.ENA
I_LOCK => O_VertexV1[61]~reg0.ENA
I_LOCK => O_VertexV1[62]~reg0.ENA
I_LOCK => O_VertexV1[63]~reg0.ENA
I_Opcode[0] => ~NO_FANOUT~
I_Opcode[1] => ~NO_FANOUT~
I_Opcode[2] => ~NO_FANOUT~
I_Opcode[3] => ~NO_FANOUT~
I_Opcode[4] => ~NO_FANOUT~
I_Opcode[5] => ~NO_FANOUT~
I_Opcode[6] => ~NO_FANOUT~
I_Opcode[7] => ~NO_FANOUT~
I_IR[0] => ~NO_FANOUT~
I_IR[1] => ~NO_FANOUT~
I_IR[2] => ~NO_FANOUT~
I_IR[3] => ~NO_FANOUT~
I_IR[4] => ~NO_FANOUT~
I_IR[5] => ~NO_FANOUT~
I_IR[6] => ~NO_FANOUT~
I_IR[7] => ~NO_FANOUT~
I_IR[8] => ~NO_FANOUT~
I_IR[9] => ~NO_FANOUT~
I_IR[10] => ~NO_FANOUT~
I_IR[11] => ~NO_FANOUT~
I_IR[12] => ~NO_FANOUT~
I_IR[13] => ~NO_FANOUT~
I_IR[14] => ~NO_FANOUT~
I_IR[15] => ~NO_FANOUT~
I_IR[16] => ~NO_FANOUT~
I_IR[17] => ~NO_FANOUT~
I_IR[18] => ~NO_FANOUT~
I_IR[19] => ~NO_FANOUT~
I_IR[20] => ~NO_FANOUT~
I_IR[21] => ~NO_FANOUT~
I_IR[22] => ~NO_FANOUT~
I_IR[23] => ~NO_FANOUT~
I_IR[24] => ~NO_FANOUT~
I_IR[25] => ~NO_FANOUT~
I_IR[26] => ~NO_FANOUT~
I_IR[27] => ~NO_FANOUT~
I_IR[28] => ~NO_FANOUT~
I_IR[29] => ~NO_FANOUT~
I_IR[30] => ~NO_FANOUT~
I_IR[31] => ~NO_FANOUT~
I_PC[0] => O_PC[0]~reg0.DATAIN
I_PC[1] => O_PC[1]~reg0.DATAIN
I_PC[2] => O_PC[2]~reg0.DATAIN
I_PC[3] => O_PC[3]~reg0.DATAIN
I_PC[4] => O_PC[4]~reg0.DATAIN
I_PC[5] => O_PC[5]~reg0.DATAIN
I_PC[6] => O_PC[6]~reg0.DATAIN
I_PC[7] => O_PC[7]~reg0.DATAIN
I_PC[8] => O_PC[8]~reg0.DATAIN
I_PC[9] => O_PC[9]~reg0.DATAIN
I_PC[10] => O_PC[10]~reg0.DATAIN
I_PC[11] => O_PC[11]~reg0.DATAIN
I_PC[12] => O_PC[12]~reg0.DATAIN
I_PC[13] => O_PC[13]~reg0.DATAIN
I_PC[14] => O_PC[14]~reg0.DATAIN
I_PC[15] => O_PC[15]~reg0.DATAIN
I_R15PC[0] => ~NO_FANOUT~
I_R15PC[1] => ~NO_FANOUT~
I_R15PC[2] => ~NO_FANOUT~
I_R15PC[3] => ~NO_FANOUT~
I_R15PC[4] => ~NO_FANOUT~
I_R15PC[5] => ~NO_FANOUT~
I_R15PC[6] => ~NO_FANOUT~
I_R15PC[7] => ~NO_FANOUT~
I_R15PC[8] => ~NO_FANOUT~
I_R15PC[9] => ~NO_FANOUT~
I_R15PC[10] => ~NO_FANOUT~
I_R15PC[11] => ~NO_FANOUT~
I_R15PC[12] => ~NO_FANOUT~
I_R15PC[13] => ~NO_FANOUT~
I_R15PC[14] => ~NO_FANOUT~
I_R15PC[15] => ~NO_FANOUT~
I_DestRegIdx[0] => ~NO_FANOUT~
I_DestRegIdx[1] => ~NO_FANOUT~
I_DestRegIdx[2] => ~NO_FANOUT~
I_DestRegIdx[3] => ~NO_FANOUT~
I_DestVRegIdx[0] => ~NO_FANOUT~
I_DestVRegIdx[1] => ~NO_FANOUT~
I_DestVRegIdx[2] => ~NO_FANOUT~
I_DestVRegIdx[3] => ~NO_FANOUT~
I_DestVRegIdx[4] => ~NO_FANOUT~
I_DestVRegIdx[5] => ~NO_FANOUT~
I_DestValue[0] => ~NO_FANOUT~
I_DestValue[1] => ~NO_FANOUT~
I_DestValue[2] => ~NO_FANOUT~
I_DestValue[3] => ~NO_FANOUT~
I_DestValue[4] => ~NO_FANOUT~
I_DestValue[5] => ~NO_FANOUT~
I_DestValue[6] => ~NO_FANOUT~
I_DestValue[7] => ~NO_FANOUT~
I_DestValue[8] => ~NO_FANOUT~
I_DestValue[9] => ~NO_FANOUT~
I_DestValue[10] => ~NO_FANOUT~
I_DestValue[11] => ~NO_FANOUT~
I_DestValue[12] => ~NO_FANOUT~
I_DestValue[13] => ~NO_FANOUT~
I_DestValue[14] => ~NO_FANOUT~
I_DestValue[15] => ~NO_FANOUT~
I_CCValue[0] => ~NO_FANOUT~
I_CCValue[1] => ~NO_FANOUT~
I_CCValue[2] => ~NO_FANOUT~
I_VecSrc1Value[0] => ~NO_FANOUT~
I_VecSrc1Value[1] => ~NO_FANOUT~
I_VecSrc1Value[2] => ~NO_FANOUT~
I_VecSrc1Value[3] => ~NO_FANOUT~
I_VecSrc1Value[4] => ~NO_FANOUT~
I_VecSrc1Value[5] => ~NO_FANOUT~
I_VecSrc1Value[6] => ~NO_FANOUT~
I_VecSrc1Value[7] => ~NO_FANOUT~
I_VecSrc1Value[8] => ~NO_FANOUT~
I_VecSrc1Value[9] => ~NO_FANOUT~
I_VecSrc1Value[10] => ~NO_FANOUT~
I_VecSrc1Value[11] => ~NO_FANOUT~
I_VecSrc1Value[12] => ~NO_FANOUT~
I_VecSrc1Value[13] => ~NO_FANOUT~
I_VecSrc1Value[14] => ~NO_FANOUT~
I_VecSrc1Value[15] => ~NO_FANOUT~
I_VecSrc1Value[16] => ~NO_FANOUT~
I_VecSrc1Value[17] => ~NO_FANOUT~
I_VecSrc1Value[18] => ~NO_FANOUT~
I_VecSrc1Value[19] => ~NO_FANOUT~
I_VecSrc1Value[20] => ~NO_FANOUT~
I_VecSrc1Value[21] => ~NO_FANOUT~
I_VecSrc1Value[22] => ~NO_FANOUT~
I_VecSrc1Value[23] => ~NO_FANOUT~
I_VecSrc1Value[24] => ~NO_FANOUT~
I_VecSrc1Value[25] => ~NO_FANOUT~
I_VecSrc1Value[26] => ~NO_FANOUT~
I_VecSrc1Value[27] => ~NO_FANOUT~
I_VecSrc1Value[28] => ~NO_FANOUT~
I_VecSrc1Value[29] => ~NO_FANOUT~
I_VecSrc1Value[30] => ~NO_FANOUT~
I_VecSrc1Value[31] => ~NO_FANOUT~
I_VecSrc1Value[32] => ~NO_FANOUT~
I_VecSrc1Value[33] => ~NO_FANOUT~
I_VecSrc1Value[34] => ~NO_FANOUT~
I_VecSrc1Value[35] => ~NO_FANOUT~
I_VecSrc1Value[36] => ~NO_FANOUT~
I_VecSrc1Value[37] => ~NO_FANOUT~
I_VecSrc1Value[38] => ~NO_FANOUT~
I_VecSrc1Value[39] => ~NO_FANOUT~
I_VecSrc1Value[40] => ~NO_FANOUT~
I_VecSrc1Value[41] => ~NO_FANOUT~
I_VecSrc1Value[42] => ~NO_FANOUT~
I_VecSrc1Value[43] => ~NO_FANOUT~
I_VecSrc1Value[44] => ~NO_FANOUT~
I_VecSrc1Value[45] => ~NO_FANOUT~
I_VecSrc1Value[46] => ~NO_FANOUT~
I_VecSrc1Value[47] => ~NO_FANOUT~
I_VecSrc1Value[48] => ~NO_FANOUT~
I_VecSrc1Value[49] => ~NO_FANOUT~
I_VecSrc1Value[50] => ~NO_FANOUT~
I_VecSrc1Value[51] => ~NO_FANOUT~
I_VecSrc1Value[52] => ~NO_FANOUT~
I_VecSrc1Value[53] => ~NO_FANOUT~
I_VecSrc1Value[54] => ~NO_FANOUT~
I_VecSrc1Value[55] => ~NO_FANOUT~
I_VecSrc1Value[56] => ~NO_FANOUT~
I_VecSrc1Value[57] => ~NO_FANOUT~
I_VecSrc1Value[58] => ~NO_FANOUT~
I_VecSrc1Value[59] => ~NO_FANOUT~
I_VecSrc1Value[60] => ~NO_FANOUT~
I_VecSrc1Value[61] => ~NO_FANOUT~
I_VecSrc1Value[62] => ~NO_FANOUT~
I_VecSrc1Value[63] => ~NO_FANOUT~
I_VecDestValue[0] => ~NO_FANOUT~
I_VecDestValue[1] => ~NO_FANOUT~
I_VecDestValue[2] => ~NO_FANOUT~
I_VecDestValue[3] => ~NO_FANOUT~
I_VecDestValue[4] => ~NO_FANOUT~
I_VecDestValue[5] => ~NO_FANOUT~
I_VecDestValue[6] => ~NO_FANOUT~
I_VecDestValue[7] => ~NO_FANOUT~
I_VecDestValue[8] => ~NO_FANOUT~
I_VecDestValue[9] => ~NO_FANOUT~
I_VecDestValue[10] => ~NO_FANOUT~
I_VecDestValue[11] => ~NO_FANOUT~
I_VecDestValue[12] => ~NO_FANOUT~
I_VecDestValue[13] => ~NO_FANOUT~
I_VecDestValue[14] => ~NO_FANOUT~
I_VecDestValue[15] => ~NO_FANOUT~
I_VecDestValue[16] => ~NO_FANOUT~
I_VecDestValue[17] => ~NO_FANOUT~
I_VecDestValue[18] => ~NO_FANOUT~
I_VecDestValue[19] => ~NO_FANOUT~
I_VecDestValue[20] => ~NO_FANOUT~
I_VecDestValue[21] => ~NO_FANOUT~
I_VecDestValue[22] => ~NO_FANOUT~
I_VecDestValue[23] => ~NO_FANOUT~
I_VecDestValue[24] => ~NO_FANOUT~
I_VecDestValue[25] => ~NO_FANOUT~
I_VecDestValue[26] => ~NO_FANOUT~
I_VecDestValue[27] => ~NO_FANOUT~
I_VecDestValue[28] => ~NO_FANOUT~
I_VecDestValue[29] => ~NO_FANOUT~
I_VecDestValue[30] => ~NO_FANOUT~
I_VecDestValue[31] => ~NO_FANOUT~
I_VecDestValue[32] => ~NO_FANOUT~
I_VecDestValue[33] => ~NO_FANOUT~
I_VecDestValue[34] => ~NO_FANOUT~
I_VecDestValue[35] => ~NO_FANOUT~
I_VecDestValue[36] => ~NO_FANOUT~
I_VecDestValue[37] => ~NO_FANOUT~
I_VecDestValue[38] => ~NO_FANOUT~
I_VecDestValue[39] => ~NO_FANOUT~
I_VecDestValue[40] => ~NO_FANOUT~
I_VecDestValue[41] => ~NO_FANOUT~
I_VecDestValue[42] => ~NO_FANOUT~
I_VecDestValue[43] => ~NO_FANOUT~
I_VecDestValue[44] => ~NO_FANOUT~
I_VecDestValue[45] => ~NO_FANOUT~
I_VecDestValue[46] => ~NO_FANOUT~
I_VecDestValue[47] => ~NO_FANOUT~
I_VecDestValue[48] => ~NO_FANOUT~
I_VecDestValue[49] => ~NO_FANOUT~
I_VecDestValue[50] => ~NO_FANOUT~
I_VecDestValue[51] => ~NO_FANOUT~
I_VecDestValue[52] => ~NO_FANOUT~
I_VecDestValue[53] => ~NO_FANOUT~
I_VecDestValue[54] => ~NO_FANOUT~
I_VecDestValue[55] => ~NO_FANOUT~
I_VecDestValue[56] => ~NO_FANOUT~
I_VecDestValue[57] => ~NO_FANOUT~
I_VecDestValue[58] => ~NO_FANOUT~
I_VecDestValue[59] => ~NO_FANOUT~
I_VecDestValue[60] => ~NO_FANOUT~
I_VecDestValue[61] => ~NO_FANOUT~
I_VecDestValue[62] => ~NO_FANOUT~
I_VecDestValue[63] => ~NO_FANOUT~
I_MEM_Valid => ~NO_FANOUT~
I_RegWEn => O_RegWEn.DATAIN
I_VRegWEn => ~NO_FANOUT~
I_CCWEn => ~NO_FANOUT~
I_GPUStallSignal => ~NO_FANOUT~
O_LOCK <= O_LOCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_WriteBackRegIdx[0] <= <GND>
O_WriteBackRegIdx[1] <= <GND>
O_WriteBackRegIdx[2] <= <GND>
O_WriteBackRegIdx[3] <= <GND>
O_WriteBackVRegIdx[0] <= <GND>
O_WriteBackVRegIdx[1] <= <GND>
O_WriteBackVRegIdx[2] <= <GND>
O_WriteBackVRegIdx[3] <= <GND>
O_WriteBackVRegIdx[4] <= <GND>
O_WriteBackVRegIdx[5] <= <GND>
O_WriteBackData[0] <= <GND>
O_WriteBackData[1] <= <GND>
O_WriteBackData[2] <= <GND>
O_WriteBackData[3] <= <GND>
O_WriteBackData[4] <= <GND>
O_WriteBackData[5] <= <GND>
O_WriteBackData[6] <= <GND>
O_WriteBackData[7] <= <GND>
O_WriteBackData[8] <= <GND>
O_WriteBackData[9] <= <GND>
O_WriteBackData[10] <= <GND>
O_WriteBackData[11] <= <GND>
O_WriteBackData[12] <= <GND>
O_WriteBackData[13] <= <GND>
O_WriteBackData[14] <= <GND>
O_WriteBackData[15] <= <GND>
O_PC[0] <= O_PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[1] <= O_PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[2] <= O_PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[3] <= O_PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[4] <= O_PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[5] <= O_PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[6] <= O_PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[7] <= O_PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[8] <= O_PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[9] <= O_PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[10] <= O_PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[11] <= O_PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[12] <= O_PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[13] <= O_PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[14] <= O_PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_PC[15] <= O_PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_CCValue[0] <= <GND>
O_CCValue[1] <= <GND>
O_CCValue[2] <= <GND>
O_VecDestValue[0] <= <GND>
O_VecDestValue[1] <= <GND>
O_VecDestValue[2] <= <GND>
O_VecDestValue[3] <= <GND>
O_VecDestValue[4] <= <GND>
O_VecDestValue[5] <= <GND>
O_VecDestValue[6] <= <GND>
O_VecDestValue[7] <= <GND>
O_VecDestValue[8] <= <GND>
O_VecDestValue[9] <= <GND>
O_VecDestValue[10] <= <GND>
O_VecDestValue[11] <= <GND>
O_VecDestValue[12] <= <GND>
O_VecDestValue[13] <= <GND>
O_VecDestValue[14] <= <GND>
O_VecDestValue[15] <= <GND>
O_VecDestValue[16] <= <GND>
O_VecDestValue[17] <= <GND>
O_VecDestValue[18] <= <GND>
O_VecDestValue[19] <= <GND>
O_VecDestValue[20] <= <GND>
O_VecDestValue[21] <= <GND>
O_VecDestValue[22] <= <GND>
O_VecDestValue[23] <= <GND>
O_VecDestValue[24] <= <GND>
O_VecDestValue[25] <= <GND>
O_VecDestValue[26] <= <GND>
O_VecDestValue[27] <= <GND>
O_VecDestValue[28] <= <GND>
O_VecDestValue[29] <= <GND>
O_VecDestValue[30] <= <GND>
O_VecDestValue[31] <= <GND>
O_VecDestValue[32] <= <GND>
O_VecDestValue[33] <= <GND>
O_VecDestValue[34] <= <GND>
O_VecDestValue[35] <= <GND>
O_VecDestValue[36] <= <GND>
O_VecDestValue[37] <= <GND>
O_VecDestValue[38] <= <GND>
O_VecDestValue[39] <= <GND>
O_VecDestValue[40] <= <GND>
O_VecDestValue[41] <= <GND>
O_VecDestValue[42] <= <GND>
O_VecDestValue[43] <= <GND>
O_VecDestValue[44] <= <GND>
O_VecDestValue[45] <= <GND>
O_VecDestValue[46] <= <GND>
O_VecDestValue[47] <= <GND>
O_VecDestValue[48] <= <GND>
O_VecDestValue[49] <= <GND>
O_VecDestValue[50] <= <GND>
O_VecDestValue[51] <= <GND>
O_VecDestValue[52] <= <GND>
O_VecDestValue[53] <= <GND>
O_VecDestValue[54] <= <GND>
O_VecDestValue[55] <= <GND>
O_VecDestValue[56] <= <GND>
O_VecDestValue[57] <= <GND>
O_VecDestValue[58] <= <GND>
O_VecDestValue[59] <= <GND>
O_VecDestValue[60] <= <GND>
O_VecDestValue[61] <= <GND>
O_VecDestValue[62] <= <GND>
O_VecDestValue[63] <= <GND>
O_GSRValue[0] <= O_GSRValue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GSRValue[1] <= O_GSRValue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GSRValue[2] <= O_GSRValue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GSRValue[3] <= O_GSRValue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GSRValue[4] <= O_GSRValue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GSRValue[5] <= O_GSRValue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GSRValue[6] <= O_GSRValue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GSRValue[7] <= O_GSRValue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GSRValue_Valid <= O_GSRValue_Valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[0] <= O_VertexV1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[1] <= O_VertexV1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[2] <= O_VertexV1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[3] <= O_VertexV1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[4] <= O_VertexV1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[5] <= O_VertexV1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[6] <= O_VertexV1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[7] <= O_VertexV1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[8] <= O_VertexV1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[9] <= O_VertexV1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[10] <= O_VertexV1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[11] <= O_VertexV1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[12] <= O_VertexV1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[13] <= O_VertexV1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[14] <= O_VertexV1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[15] <= O_VertexV1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[16] <= O_VertexV1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[17] <= O_VertexV1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[18] <= O_VertexV1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[19] <= O_VertexV1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[20] <= O_VertexV1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[21] <= O_VertexV1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[22] <= O_VertexV1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[23] <= O_VertexV1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[24] <= O_VertexV1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[25] <= O_VertexV1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[26] <= O_VertexV1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[27] <= O_VertexV1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[28] <= O_VertexV1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[29] <= O_VertexV1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[30] <= O_VertexV1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[31] <= O_VertexV1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[32] <= O_VertexV1[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[33] <= O_VertexV1[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[34] <= O_VertexV1[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[35] <= O_VertexV1[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[36] <= O_VertexV1[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[37] <= O_VertexV1[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[38] <= O_VertexV1[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[39] <= O_VertexV1[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[40] <= O_VertexV1[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[41] <= O_VertexV1[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[42] <= O_VertexV1[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[43] <= O_VertexV1[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[44] <= O_VertexV1[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[45] <= O_VertexV1[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[46] <= O_VertexV1[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[47] <= O_VertexV1[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[48] <= O_VertexV1[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[49] <= O_VertexV1[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[50] <= O_VertexV1[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[51] <= O_VertexV1[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[52] <= O_VertexV1[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[53] <= O_VertexV1[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[54] <= O_VertexV1[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[55] <= O_VertexV1[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[56] <= O_VertexV1[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[57] <= O_VertexV1[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[58] <= O_VertexV1[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[59] <= O_VertexV1[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[60] <= O_VertexV1[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[61] <= O_VertexV1[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[62] <= O_VertexV1[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV1[63] <= O_VertexV1[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[0] <= O_VertexV2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[1] <= O_VertexV2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[2] <= O_VertexV2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[3] <= O_VertexV2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[4] <= O_VertexV2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[5] <= O_VertexV2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[6] <= O_VertexV2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[7] <= O_VertexV2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[8] <= O_VertexV2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[9] <= O_VertexV2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[10] <= O_VertexV2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[11] <= O_VertexV2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[12] <= O_VertexV2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[13] <= O_VertexV2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[14] <= O_VertexV2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[15] <= O_VertexV2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[16] <= O_VertexV2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[17] <= O_VertexV2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[18] <= O_VertexV2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[19] <= O_VertexV2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[20] <= O_VertexV2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[21] <= O_VertexV2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[22] <= O_VertexV2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[23] <= O_VertexV2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[24] <= O_VertexV2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[25] <= O_VertexV2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[26] <= O_VertexV2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[27] <= O_VertexV2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[28] <= O_VertexV2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[29] <= O_VertexV2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[30] <= O_VertexV2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[31] <= O_VertexV2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[32] <= O_VertexV2[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[33] <= O_VertexV2[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[34] <= O_VertexV2[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[35] <= O_VertexV2[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[36] <= O_VertexV2[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[37] <= O_VertexV2[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[38] <= O_VertexV2[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[39] <= O_VertexV2[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[40] <= O_VertexV2[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[41] <= O_VertexV2[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[42] <= O_VertexV2[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[43] <= O_VertexV2[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[44] <= O_VertexV2[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[45] <= O_VertexV2[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[46] <= O_VertexV2[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[47] <= O_VertexV2[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[48] <= O_VertexV2[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[49] <= O_VertexV2[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[50] <= O_VertexV2[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[51] <= O_VertexV2[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[52] <= O_VertexV2[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[53] <= O_VertexV2[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[54] <= O_VertexV2[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[55] <= O_VertexV2[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[56] <= O_VertexV2[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[57] <= O_VertexV2[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[58] <= O_VertexV2[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[59] <= O_VertexV2[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[60] <= O_VertexV2[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[61] <= O_VertexV2[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[62] <= O_VertexV2[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV2[63] <= O_VertexV2[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[0] <= O_VertexV3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[1] <= O_VertexV3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[2] <= O_VertexV3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[3] <= O_VertexV3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[4] <= O_VertexV3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[5] <= O_VertexV3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[6] <= O_VertexV3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[7] <= O_VertexV3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[8] <= O_VertexV3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[9] <= O_VertexV3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[10] <= O_VertexV3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[11] <= O_VertexV3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[12] <= O_VertexV3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[13] <= O_VertexV3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[14] <= O_VertexV3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[15] <= O_VertexV3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[16] <= O_VertexV3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[17] <= O_VertexV3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[18] <= O_VertexV3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[19] <= O_VertexV3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[20] <= O_VertexV3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[21] <= O_VertexV3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[22] <= O_VertexV3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[23] <= O_VertexV3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[24] <= O_VertexV3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[25] <= O_VertexV3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[26] <= O_VertexV3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[27] <= O_VertexV3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[28] <= O_VertexV3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[29] <= O_VertexV3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[30] <= O_VertexV3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[31] <= O_VertexV3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[32] <= O_VertexV3[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[33] <= O_VertexV3[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[34] <= O_VertexV3[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[35] <= O_VertexV3[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[36] <= O_VertexV3[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[37] <= O_VertexV3[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[38] <= O_VertexV3[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[39] <= O_VertexV3[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[40] <= O_VertexV3[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[41] <= O_VertexV3[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[42] <= O_VertexV3[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[43] <= O_VertexV3[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[44] <= O_VertexV3[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[45] <= O_VertexV3[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[46] <= O_VertexV3[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[47] <= O_VertexV3[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[48] <= O_VertexV3[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[49] <= O_VertexV3[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[50] <= O_VertexV3[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[51] <= O_VertexV3[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[52] <= O_VertexV3[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[53] <= O_VertexV3[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[54] <= O_VertexV3[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[55] <= O_VertexV3[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[56] <= O_VertexV3[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[57] <= O_VertexV3[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[58] <= O_VertexV3[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[59] <= O_VertexV3[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[60] <= O_VertexV3[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[61] <= O_VertexV3[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[62] <= O_VertexV3[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VertexV3[63] <= O_VertexV3[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_RegWEn <= I_RegWEn.DB_MAX_OUTPUT_PORT_TYPE
O_VRegWEn <= <GND>
O_CCWEn <= <GND>


|lg_highlevel|VgaController:VgaController0
I_CLK => O_VGA_V_SYNC~reg0.CLK
I_CLK => V_Counter[0].CLK
I_CLK => V_Counter[1].CLK
I_CLK => V_Counter[2].CLK
I_CLK => V_Counter[3].CLK
I_CLK => V_Counter[4].CLK
I_CLK => V_Counter[5].CLK
I_CLK => V_Counter[6].CLK
I_CLK => V_Counter[7].CLK
I_CLK => V_Counter[8].CLK
I_CLK => V_Counter[9].CLK
I_CLK => O_VGA_H_SYNC~reg0.CLK
I_CLK => H_Counter[0].CLK
I_CLK => H_Counter[1].CLK
I_CLK => H_Counter[2].CLK
I_CLK => H_Counter[3].CLK
I_CLK => H_Counter[4].CLK
I_CLK => H_Counter[5].CLK
I_CLK => H_Counter[6].CLK
I_CLK => H_Counter[7].CLK
I_CLK => H_Counter[8].CLK
I_CLK => H_Counter[9].CLK
I_CLK => CursorColor_B[0].CLK
I_CLK => CursorColor_B[1].CLK
I_CLK => CursorColor_B[2].CLK
I_CLK => CursorColor_B[3].CLK
I_CLK => CursorColor_G[0].CLK
I_CLK => CursorColor_G[1].CLK
I_CLK => CursorColor_G[2].CLK
I_CLK => CursorColor_G[3].CLK
I_CLK => CursorColor_R[0].CLK
I_CLK => CursorColor_R[1].CLK
I_CLK => CursorColor_R[2].CLK
I_CLK => CursorColor_R[3].CLK
I_CLK => O_COORD_Y[0]~reg0.CLK
I_CLK => O_COORD_Y[1]~reg0.CLK
I_CLK => O_COORD_Y[2]~reg0.CLK
I_CLK => O_COORD_Y[3]~reg0.CLK
I_CLK => O_COORD_Y[4]~reg0.CLK
I_CLK => O_COORD_Y[5]~reg0.CLK
I_CLK => O_COORD_Y[6]~reg0.CLK
I_CLK => O_COORD_Y[7]~reg0.CLK
I_CLK => O_COORD_Y[8]~reg0.CLK
I_CLK => O_COORD_Y[9]~reg0.CLK
I_CLK => O_COORD_X[0]~reg0.CLK
I_CLK => O_COORD_X[1]~reg0.CLK
I_CLK => O_COORD_X[2]~reg0.CLK
I_CLK => O_COORD_X[3]~reg0.CLK
I_CLK => O_COORD_X[4]~reg0.CLK
I_CLK => O_COORD_X[5]~reg0.CLK
I_CLK => O_COORD_X[6]~reg0.CLK
I_CLK => O_COORD_X[7]~reg0.CLK
I_CLK => O_COORD_X[8]~reg0.CLK
I_CLK => O_COORD_X[9]~reg0.CLK
I_CLK => O_ADDRESS[0]~reg0.CLK
I_CLK => O_ADDRESS[1]~reg0.CLK
I_CLK => O_ADDRESS[2]~reg0.CLK
I_CLK => O_ADDRESS[3]~reg0.CLK
I_CLK => O_ADDRESS[4]~reg0.CLK
I_CLK => O_ADDRESS[5]~reg0.CLK
I_CLK => O_ADDRESS[6]~reg0.CLK
I_CLK => O_ADDRESS[7]~reg0.CLK
I_CLK => O_ADDRESS[8]~reg0.CLK
I_CLK => O_ADDRESS[9]~reg0.CLK
I_CLK => O_ADDRESS[10]~reg0.CLK
I_CLK => O_ADDRESS[11]~reg0.CLK
I_CLK => O_ADDRESS[12]~reg0.CLK
I_CLK => O_ADDRESS[13]~reg0.CLK
I_CLK => O_ADDRESS[14]~reg0.CLK
I_CLK => O_ADDRESS[15]~reg0.CLK
I_CLK => O_ADDRESS[16]~reg0.CLK
I_CLK => O_ADDRESS[17]~reg0.CLK
I_CLK => O_ADDRESS[18]~reg0.CLK
I_CLK => O_ADDRESS[19]~reg0.CLK
I_CLK => O_VGA_CLOCK.DATAIN
I_RST_N => O_COORD_Y[0]~reg0.ACLR
I_RST_N => O_COORD_Y[1]~reg0.ACLR
I_RST_N => O_COORD_Y[2]~reg0.ACLR
I_RST_N => O_COORD_Y[3]~reg0.ACLR
I_RST_N => O_COORD_Y[4]~reg0.ACLR
I_RST_N => O_COORD_Y[5]~reg0.ACLR
I_RST_N => O_COORD_Y[6]~reg0.ACLR
I_RST_N => O_COORD_Y[7]~reg0.ACLR
I_RST_N => O_COORD_Y[8]~reg0.ACLR
I_RST_N => O_COORD_Y[9]~reg0.ACLR
I_RST_N => O_COORD_X[0]~reg0.ACLR
I_RST_N => O_COORD_X[1]~reg0.ACLR
I_RST_N => O_COORD_X[2]~reg0.ACLR
I_RST_N => O_COORD_X[3]~reg0.ACLR
I_RST_N => O_COORD_X[4]~reg0.ACLR
I_RST_N => O_COORD_X[5]~reg0.ACLR
I_RST_N => O_COORD_X[6]~reg0.ACLR
I_RST_N => O_COORD_X[7]~reg0.ACLR
I_RST_N => O_COORD_X[8]~reg0.ACLR
I_RST_N => O_COORD_X[9]~reg0.ACLR
I_RST_N => O_ADDRESS[0]~reg0.ACLR
I_RST_N => O_ADDRESS[1]~reg0.ACLR
I_RST_N => O_ADDRESS[2]~reg0.ACLR
I_RST_N => O_ADDRESS[3]~reg0.ACLR
I_RST_N => O_ADDRESS[4]~reg0.ACLR
I_RST_N => O_ADDRESS[5]~reg0.ACLR
I_RST_N => O_ADDRESS[6]~reg0.ACLR
I_RST_N => O_ADDRESS[7]~reg0.ACLR
I_RST_N => O_ADDRESS[8]~reg0.ACLR
I_RST_N => O_ADDRESS[9]~reg0.ACLR
I_RST_N => O_ADDRESS[10]~reg0.ACLR
I_RST_N => O_ADDRESS[11]~reg0.ACLR
I_RST_N => O_ADDRESS[12]~reg0.ACLR
I_RST_N => O_ADDRESS[13]~reg0.ACLR
I_RST_N => O_ADDRESS[14]~reg0.ACLR
I_RST_N => O_ADDRESS[15]~reg0.ACLR
I_RST_N => O_ADDRESS[16]~reg0.ACLR
I_RST_N => O_ADDRESS[17]~reg0.ACLR
I_RST_N => O_ADDRESS[18]~reg0.ACLR
I_RST_N => O_ADDRESS[19]~reg0.ACLR
I_RST_N => O_VGA_H_SYNC~reg0.ACLR
I_RST_N => H_Counter[0].ACLR
I_RST_N => H_Counter[1].ACLR
I_RST_N => H_Counter[2].ACLR
I_RST_N => H_Counter[3].ACLR
I_RST_N => H_Counter[4].ACLR
I_RST_N => H_Counter[5].ACLR
I_RST_N => H_Counter[6].ACLR
I_RST_N => H_Counter[7].ACLR
I_RST_N => H_Counter[8].ACLR
I_RST_N => H_Counter[9].ACLR
I_RST_N => O_VGA_V_SYNC~reg0.ACLR
I_RST_N => V_Counter[0].ACLR
I_RST_N => V_Counter[1].ACLR
I_RST_N => V_Counter[2].ACLR
I_RST_N => V_Counter[3].ACLR
I_RST_N => V_Counter[4].ACLR
I_RST_N => V_Counter[5].ACLR
I_RST_N => V_Counter[6].ACLR
I_RST_N => V_Counter[7].ACLR
I_RST_N => V_Counter[8].ACLR
I_RST_N => V_Counter[9].ACLR
I_RST_N => CursorColor_B[0].ACLR
I_RST_N => CursorColor_B[1].ACLR
I_RST_N => CursorColor_B[2].ACLR
I_RST_N => CursorColor_B[3].ACLR
I_RST_N => CursorColor_G[0].ACLR
I_RST_N => CursorColor_G[1].ACLR
I_RST_N => CursorColor_G[2].ACLR
I_RST_N => CursorColor_G[3].ACLR
I_RST_N => CursorColor_R[0].ACLR
I_RST_N => CursorColor_R[1].ACLR
I_RST_N => CursorColor_R[2].ACLR
I_RST_N => CursorColor_R[3].ACLR
I_RED[0] => CursorColor_R[0].DATAIN
I_RED[1] => CursorColor_R[1].DATAIN
I_RED[2] => CursorColor_R[2].DATAIN
I_RED[3] => CursorColor_R[3].DATAIN
I_GREEN[0] => CursorColor_G[0].DATAIN
I_GREEN[1] => CursorColor_G[1].DATAIN
I_GREEN[2] => CursorColor_G[2].DATAIN
I_GREEN[3] => CursorColor_G[3].DATAIN
I_BLUE[0] => CursorColor_B[0].DATAIN
I_BLUE[1] => CursorColor_B[1].DATAIN
I_BLUE[2] => CursorColor_B[2].DATAIN
I_BLUE[3] => CursorColor_B[3].DATAIN
O_ADDRESS[0] <= O_ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[1] <= O_ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[2] <= O_ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[3] <= O_ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[4] <= O_ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[5] <= O_ADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[6] <= O_ADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[7] <= O_ADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[8] <= O_ADDRESS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[9] <= O_ADDRESS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[10] <= O_ADDRESS[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[11] <= O_ADDRESS[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[12] <= O_ADDRESS[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[13] <= O_ADDRESS[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[14] <= O_ADDRESS[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[15] <= O_ADDRESS[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[16] <= O_ADDRESS[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[17] <= O_ADDRESS[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[18] <= O_ADDRESS[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_ADDRESS[19] <= O_ADDRESS[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_X[0] <= O_COORD_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_X[1] <= O_COORD_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_X[2] <= O_COORD_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_X[3] <= O_COORD_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_X[4] <= O_COORD_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_X[5] <= O_COORD_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_X[6] <= O_COORD_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_X[7] <= O_COORD_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_X[8] <= O_COORD_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_X[9] <= O_COORD_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_Y[0] <= O_COORD_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_Y[1] <= O_COORD_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_Y[2] <= O_COORD_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_Y[3] <= O_COORD_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_Y[4] <= O_COORD_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_Y[5] <= O_COORD_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_Y[6] <= O_COORD_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_Y[7] <= O_COORD_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_Y[8] <= O_COORD_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_COORD_Y[9] <= O_COORD_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_R[0] <= O_VGA_R.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_R[1] <= O_VGA_R.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_R[2] <= O_VGA_R.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_R[3] <= O_VGA_R.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_G[0] <= O_VGA_G.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_G[1] <= O_VGA_G.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_G[2] <= O_VGA_G.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_G[3] <= O_VGA_G.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_B[0] <= O_VGA_B.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_B[1] <= O_VGA_B.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_B[2] <= O_VGA_B.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_B[3] <= O_VGA_B.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_SYNC <= <GND>
O_VGA_BLANK <= O_VGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_CLOCK <= I_CLK.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_H_SYNC <= O_VGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_V_SYNC <= O_VGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lg_highlevel|Gpu:Gpu0
I_CLK => rowInd[0].CLK
I_CLK => rowInd[1].CLK
I_CLK => rowInd[2].CLK
I_CLK => rowInd[3].CLK
I_CLK => rowInd[4].CLK
I_CLK => rowInd[5].CLK
I_CLK => rowInd[6].CLK
I_CLK => rowInd[7].CLK
I_CLK => rowInd[8].CLK
I_CLK => rowInd[9].CLK
I_CLK => colInd[0].CLK
I_CLK => colInd[1].CLK
I_CLK => colInd[2].CLK
I_CLK => colInd[3].CLK
I_CLK => colInd[4].CLK
I_CLK => colInd[5].CLK
I_CLK => colInd[6].CLK
I_CLK => colInd[7].CLK
I_CLK => colInd[8].CLK
I_CLK => colInd[9].CLK
I_CLK => count[0].CLK
I_CLK => count[1].CLK
I_CLK => count[2].CLK
I_CLK => count[3].CLK
I_CLK => count[4].CLK
I_CLK => count[5].CLK
I_CLK => count[6].CLK
I_CLK => count[7].CLK
I_CLK => count[8].CLK
I_CLK => count[9].CLK
I_CLK => count[10].CLK
I_CLK => count[11].CLK
I_CLK => count[12].CLK
I_CLK => count[13].CLK
I_CLK => count[14].CLK
I_CLK => count[15].CLK
I_CLK => count[16].CLK
I_CLK => count[17].CLK
I_CLK => count[18].CLK
I_CLK => count[19].CLK
I_CLK => count[20].CLK
I_CLK => count[21].CLK
I_CLK => count[22].CLK
I_CLK => count[23].CLK
I_CLK => O_GPU_DATA[0]~reg0.CLK
I_CLK => O_GPU_DATA[1]~reg0.CLK
I_CLK => O_GPU_DATA[2]~reg0.CLK
I_CLK => O_GPU_DATA[3]~reg0.CLK
I_CLK => O_GPU_DATA[4]~reg0.CLK
I_CLK => O_GPU_DATA[5]~reg0.CLK
I_CLK => O_GPU_DATA[6]~reg0.CLK
I_CLK => O_GPU_DATA[7]~reg0.CLK
I_CLK => O_GPU_DATA[8]~reg0.CLK
I_CLK => O_GPU_DATA[9]~reg0.CLK
I_CLK => O_GPU_DATA[10]~reg0.CLK
I_CLK => O_GPU_DATA[11]~reg0.CLK
I_CLK => O_GPU_DATA[12]~reg0.CLK
I_CLK => O_GPU_DATA[13]~reg0.CLK
I_CLK => O_GPU_DATA[14]~reg0.CLK
I_CLK => O_GPU_DATA[15]~reg0.CLK
I_CLK => O_GPU_READ~reg0.CLK
I_CLK => O_GPU_WRITE~reg0.CLK
I_CLK => O_GPU_ADDR[0]~reg0.CLK
I_CLK => O_GPU_ADDR[1]~reg0.CLK
I_CLK => O_GPU_ADDR[2]~reg0.CLK
I_CLK => O_GPU_ADDR[3]~reg0.CLK
I_CLK => O_GPU_ADDR[4]~reg0.CLK
I_CLK => O_GPU_ADDR[5]~reg0.CLK
I_CLK => O_GPU_ADDR[6]~reg0.CLK
I_CLK => O_GPU_ADDR[7]~reg0.CLK
I_CLK => O_GPU_ADDR[8]~reg0.CLK
I_CLK => O_GPU_ADDR[9]~reg0.CLK
I_CLK => O_GPU_ADDR[10]~reg0.CLK
I_CLK => O_GPU_ADDR[11]~reg0.CLK
I_CLK => O_GPU_ADDR[12]~reg0.CLK
I_CLK => O_GPU_ADDR[13]~reg0.CLK
I_CLK => O_GPU_ADDR[14]~reg0.CLK
I_CLK => O_GPU_ADDR[15]~reg0.CLK
I_CLK => O_GPU_ADDR[16]~reg0.CLK
I_CLK => O_GPU_ADDR[17]~reg0.CLK
I_RST_N => count[0].ACLR
I_RST_N => count[1].ACLR
I_RST_N => count[2].ACLR
I_RST_N => count[3].ACLR
I_RST_N => count[4].ACLR
I_RST_N => count[5].ACLR
I_RST_N => count[6].ACLR
I_RST_N => count[7].ACLR
I_RST_N => count[8].ACLR
I_RST_N => count[9].ACLR
I_RST_N => count[10].ACLR
I_RST_N => count[11].ACLR
I_RST_N => count[12].ACLR
I_RST_N => count[13].ACLR
I_RST_N => count[14].ACLR
I_RST_N => count[15].ACLR
I_RST_N => count[16].ACLR
I_RST_N => count[17].ACLR
I_RST_N => count[18].ACLR
I_RST_N => count[19].ACLR
I_RST_N => count[20].ACLR
I_RST_N => count[21].ACLR
I_RST_N => count[22].ACLR
I_RST_N => count[23].ACLR
I_RST_N => O_GPU_DATA[0]~reg0.ACLR
I_RST_N => O_GPU_DATA[1]~reg0.ACLR
I_RST_N => O_GPU_DATA[2]~reg0.ACLR
I_RST_N => O_GPU_DATA[3]~reg0.ACLR
I_RST_N => O_GPU_DATA[4]~reg0.ACLR
I_RST_N => O_GPU_DATA[5]~reg0.ACLR
I_RST_N => O_GPU_DATA[6]~reg0.ACLR
I_RST_N => O_GPU_DATA[7]~reg0.ACLR
I_RST_N => O_GPU_DATA[8]~reg0.PRESET
I_RST_N => O_GPU_DATA[9]~reg0.PRESET
I_RST_N => O_GPU_DATA[10]~reg0.PRESET
I_RST_N => O_GPU_DATA[11]~reg0.PRESET
I_RST_N => O_GPU_DATA[12]~reg0.ACLR
I_RST_N => O_GPU_DATA[13]~reg0.ACLR
I_RST_N => O_GPU_DATA[14]~reg0.ACLR
I_RST_N => O_GPU_DATA[15]~reg0.ACLR
I_RST_N => O_GPU_READ~reg0.ACLR
I_RST_N => O_GPU_WRITE~reg0.PRESET
I_RST_N => O_GPU_ADDR[0]~reg0.ACLR
I_RST_N => O_GPU_ADDR[1]~reg0.ACLR
I_RST_N => O_GPU_ADDR[2]~reg0.ACLR
I_RST_N => O_GPU_ADDR[3]~reg0.ACLR
I_RST_N => O_GPU_ADDR[4]~reg0.ACLR
I_RST_N => O_GPU_ADDR[5]~reg0.ACLR
I_RST_N => O_GPU_ADDR[6]~reg0.ACLR
I_RST_N => O_GPU_ADDR[7]~reg0.ACLR
I_RST_N => O_GPU_ADDR[8]~reg0.ACLR
I_RST_N => O_GPU_ADDR[9]~reg0.ACLR
I_RST_N => O_GPU_ADDR[10]~reg0.ACLR
I_RST_N => O_GPU_ADDR[11]~reg0.ACLR
I_RST_N => O_GPU_ADDR[12]~reg0.ACLR
I_RST_N => O_GPU_ADDR[13]~reg0.ACLR
I_RST_N => O_GPU_ADDR[14]~reg0.ACLR
I_RST_N => O_GPU_ADDR[15]~reg0.ACLR
I_RST_N => O_GPU_ADDR[16]~reg0.ACLR
I_RST_N => O_GPU_ADDR[17]~reg0.ACLR
I_RST_N => rowInd[0].ACLR
I_RST_N => rowInd[1].ACLR
I_RST_N => rowInd[2].ACLR
I_RST_N => rowInd[3].ACLR
I_RST_N => rowInd[4].ACLR
I_RST_N => rowInd[5].ACLR
I_RST_N => rowInd[6].ACLR
I_RST_N => rowInd[7].ACLR
I_RST_N => rowInd[8].ACLR
I_RST_N => rowInd[9].ACLR
I_RST_N => colInd[0].ACLR
I_RST_N => colInd[1].ACLR
I_RST_N => colInd[2].ACLR
I_RST_N => colInd[3].ACLR
I_RST_N => colInd[4].ACLR
I_RST_N => colInd[5].ACLR
I_RST_N => colInd[6].ACLR
I_RST_N => colInd[7].ACLR
I_RST_N => colInd[8].ACLR
I_RST_N => colInd[9].ACLR
I_VIDEO_ON => rowInd[0].ENA
I_VIDEO_ON => O_GPU_ADDR[17]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[16]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[15]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[14]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[13]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[12]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[11]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[10]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[9]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[8]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[7]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[6]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[5]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[4]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[3]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[2]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[1]~reg0.ENA
I_VIDEO_ON => O_GPU_ADDR[0]~reg0.ENA
I_VIDEO_ON => O_GPU_WRITE~reg0.ENA
I_VIDEO_ON => O_GPU_READ~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[15]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[14]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[13]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[12]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[11]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[10]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[9]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[8]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[7]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[6]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[5]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[4]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[3]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[2]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[1]~reg0.ENA
I_VIDEO_ON => O_GPU_DATA[0]~reg0.ENA
I_VIDEO_ON => count[23].ENA
I_VIDEO_ON => count[22].ENA
I_VIDEO_ON => count[21].ENA
I_VIDEO_ON => count[20].ENA
I_VIDEO_ON => count[19].ENA
I_VIDEO_ON => count[18].ENA
I_VIDEO_ON => count[17].ENA
I_VIDEO_ON => count[16].ENA
I_VIDEO_ON => count[15].ENA
I_VIDEO_ON => count[14].ENA
I_VIDEO_ON => count[13].ENA
I_VIDEO_ON => count[12].ENA
I_VIDEO_ON => count[11].ENA
I_VIDEO_ON => count[10].ENA
I_VIDEO_ON => count[9].ENA
I_VIDEO_ON => count[8].ENA
I_VIDEO_ON => count[7].ENA
I_VIDEO_ON => count[6].ENA
I_VIDEO_ON => count[5].ENA
I_VIDEO_ON => count[4].ENA
I_VIDEO_ON => count[3].ENA
I_VIDEO_ON => count[2].ENA
I_VIDEO_ON => count[1].ENA
I_VIDEO_ON => count[0].ENA
I_VIDEO_ON => colInd[9].ENA
I_VIDEO_ON => colInd[8].ENA
I_VIDEO_ON => colInd[7].ENA
I_VIDEO_ON => colInd[6].ENA
I_VIDEO_ON => colInd[5].ENA
I_VIDEO_ON => colInd[4].ENA
I_VIDEO_ON => colInd[3].ENA
I_VIDEO_ON => colInd[2].ENA
I_VIDEO_ON => colInd[1].ENA
I_VIDEO_ON => colInd[0].ENA
I_VIDEO_ON => rowInd[9].ENA
I_VIDEO_ON => rowInd[8].ENA
I_VIDEO_ON => rowInd[7].ENA
I_VIDEO_ON => rowInd[6].ENA
I_VIDEO_ON => rowInd[5].ENA
I_VIDEO_ON => rowInd[4].ENA
I_VIDEO_ON => rowInd[3].ENA
I_VIDEO_ON => rowInd[2].ENA
I_VIDEO_ON => rowInd[1].ENA
I_GPU_DATA[0] => ~NO_FANOUT~
I_GPU_DATA[1] => ~NO_FANOUT~
I_GPU_DATA[2] => ~NO_FANOUT~
I_GPU_DATA[3] => ~NO_FANOUT~
I_GPU_DATA[4] => ~NO_FANOUT~
I_GPU_DATA[5] => ~NO_FANOUT~
I_GPU_DATA[6] => ~NO_FANOUT~
I_GPU_DATA[7] => ~NO_FANOUT~
I_GPU_DATA[8] => ~NO_FANOUT~
I_GPU_DATA[9] => ~NO_FANOUT~
I_GPU_DATA[10] => ~NO_FANOUT~
I_GPU_DATA[11] => ~NO_FANOUT~
I_GPU_DATA[12] => ~NO_FANOUT~
I_GPU_DATA[13] => ~NO_FANOUT~
I_GPU_DATA[14] => ~NO_FANOUT~
I_GPU_DATA[15] => ~NO_FANOUT~
I_GSRValue[0] => ~NO_FANOUT~
I_GSRValue[1] => ~NO_FANOUT~
I_GSRValue[2] => ~NO_FANOUT~
I_GSRValue[3] => ~NO_FANOUT~
I_GSRValue[4] => ~NO_FANOUT~
I_GSRValue[5] => ~NO_FANOUT~
I_GSRValue[6] => ~NO_FANOUT~
I_GSRValue[7] => ~NO_FANOUT~
I_GSRValue_Valid => ~NO_FANOUT~
I_VertexV1[0] => ~NO_FANOUT~
I_VertexV1[1] => ~NO_FANOUT~
I_VertexV1[2] => ~NO_FANOUT~
I_VertexV1[3] => ~NO_FANOUT~
I_VertexV1[4] => ~NO_FANOUT~
I_VertexV1[5] => ~NO_FANOUT~
I_VertexV1[6] => ~NO_FANOUT~
I_VertexV1[7] => ~NO_FANOUT~
I_VertexV1[8] => ~NO_FANOUT~
I_VertexV1[9] => ~NO_FANOUT~
I_VertexV1[10] => ~NO_FANOUT~
I_VertexV1[11] => ~NO_FANOUT~
I_VertexV1[12] => ~NO_FANOUT~
I_VertexV1[13] => ~NO_FANOUT~
I_VertexV1[14] => ~NO_FANOUT~
I_VertexV1[15] => ~NO_FANOUT~
I_VertexV1[16] => ~NO_FANOUT~
I_VertexV1[17] => ~NO_FANOUT~
I_VertexV1[18] => ~NO_FANOUT~
I_VertexV1[19] => ~NO_FANOUT~
I_VertexV1[20] => ~NO_FANOUT~
I_VertexV1[21] => ~NO_FANOUT~
I_VertexV1[22] => ~NO_FANOUT~
I_VertexV1[23] => ~NO_FANOUT~
I_VertexV1[24] => ~NO_FANOUT~
I_VertexV1[25] => ~NO_FANOUT~
I_VertexV1[26] => ~NO_FANOUT~
I_VertexV1[27] => ~NO_FANOUT~
I_VertexV1[28] => ~NO_FANOUT~
I_VertexV1[29] => ~NO_FANOUT~
I_VertexV1[30] => ~NO_FANOUT~
I_VertexV1[31] => ~NO_FANOUT~
I_VertexV1[32] => ~NO_FANOUT~
I_VertexV1[33] => ~NO_FANOUT~
I_VertexV1[34] => ~NO_FANOUT~
I_VertexV1[35] => ~NO_FANOUT~
I_VertexV1[36] => ~NO_FANOUT~
I_VertexV1[37] => ~NO_FANOUT~
I_VertexV1[38] => ~NO_FANOUT~
I_VertexV1[39] => ~NO_FANOUT~
I_VertexV1[40] => ~NO_FANOUT~
I_VertexV1[41] => ~NO_FANOUT~
I_VertexV1[42] => ~NO_FANOUT~
I_VertexV1[43] => ~NO_FANOUT~
I_VertexV1[44] => ~NO_FANOUT~
I_VertexV1[45] => ~NO_FANOUT~
I_VertexV1[46] => ~NO_FANOUT~
I_VertexV1[47] => ~NO_FANOUT~
I_VertexV1[48] => ~NO_FANOUT~
I_VertexV1[49] => ~NO_FANOUT~
I_VertexV1[50] => ~NO_FANOUT~
I_VertexV1[51] => ~NO_FANOUT~
I_VertexV1[52] => ~NO_FANOUT~
I_VertexV1[53] => ~NO_FANOUT~
I_VertexV1[54] => ~NO_FANOUT~
I_VertexV1[55] => ~NO_FANOUT~
I_VertexV1[56] => ~NO_FANOUT~
I_VertexV1[57] => ~NO_FANOUT~
I_VertexV1[58] => ~NO_FANOUT~
I_VertexV1[59] => ~NO_FANOUT~
I_VertexV1[60] => ~NO_FANOUT~
I_VertexV1[61] => ~NO_FANOUT~
I_VertexV1[62] => ~NO_FANOUT~
I_VertexV1[63] => ~NO_FANOUT~
I_VertexV2[0] => ~NO_FANOUT~
I_VertexV2[1] => ~NO_FANOUT~
I_VertexV2[2] => ~NO_FANOUT~
I_VertexV2[3] => ~NO_FANOUT~
I_VertexV2[4] => ~NO_FANOUT~
I_VertexV2[5] => ~NO_FANOUT~
I_VertexV2[6] => ~NO_FANOUT~
I_VertexV2[7] => ~NO_FANOUT~
I_VertexV2[8] => ~NO_FANOUT~
I_VertexV2[9] => ~NO_FANOUT~
I_VertexV2[10] => ~NO_FANOUT~
I_VertexV2[11] => ~NO_FANOUT~
I_VertexV2[12] => ~NO_FANOUT~
I_VertexV2[13] => ~NO_FANOUT~
I_VertexV2[14] => ~NO_FANOUT~
I_VertexV2[15] => ~NO_FANOUT~
I_VertexV2[16] => ~NO_FANOUT~
I_VertexV2[17] => ~NO_FANOUT~
I_VertexV2[18] => ~NO_FANOUT~
I_VertexV2[19] => ~NO_FANOUT~
I_VertexV2[20] => ~NO_FANOUT~
I_VertexV2[21] => ~NO_FANOUT~
I_VertexV2[22] => ~NO_FANOUT~
I_VertexV2[23] => ~NO_FANOUT~
I_VertexV2[24] => ~NO_FANOUT~
I_VertexV2[25] => ~NO_FANOUT~
I_VertexV2[26] => ~NO_FANOUT~
I_VertexV2[27] => ~NO_FANOUT~
I_VertexV2[28] => ~NO_FANOUT~
I_VertexV2[29] => ~NO_FANOUT~
I_VertexV2[30] => ~NO_FANOUT~
I_VertexV2[31] => ~NO_FANOUT~
I_VertexV2[32] => ~NO_FANOUT~
I_VertexV2[33] => ~NO_FANOUT~
I_VertexV2[34] => ~NO_FANOUT~
I_VertexV2[35] => ~NO_FANOUT~
I_VertexV2[36] => ~NO_FANOUT~
I_VertexV2[37] => ~NO_FANOUT~
I_VertexV2[38] => ~NO_FANOUT~
I_VertexV2[39] => ~NO_FANOUT~
I_VertexV2[40] => ~NO_FANOUT~
I_VertexV2[41] => ~NO_FANOUT~
I_VertexV2[42] => ~NO_FANOUT~
I_VertexV2[43] => ~NO_FANOUT~
I_VertexV2[44] => ~NO_FANOUT~
I_VertexV2[45] => ~NO_FANOUT~
I_VertexV2[46] => ~NO_FANOUT~
I_VertexV2[47] => ~NO_FANOUT~
I_VertexV2[48] => ~NO_FANOUT~
I_VertexV2[49] => ~NO_FANOUT~
I_VertexV2[50] => ~NO_FANOUT~
I_VertexV2[51] => ~NO_FANOUT~
I_VertexV2[52] => ~NO_FANOUT~
I_VertexV2[53] => ~NO_FANOUT~
I_VertexV2[54] => ~NO_FANOUT~
I_VertexV2[55] => ~NO_FANOUT~
I_VertexV2[56] => ~NO_FANOUT~
I_VertexV2[57] => ~NO_FANOUT~
I_VertexV2[58] => ~NO_FANOUT~
I_VertexV2[59] => ~NO_FANOUT~
I_VertexV2[60] => ~NO_FANOUT~
I_VertexV2[61] => ~NO_FANOUT~
I_VertexV2[62] => ~NO_FANOUT~
I_VertexV2[63] => ~NO_FANOUT~
I_VertexV3[0] => ~NO_FANOUT~
I_VertexV3[1] => ~NO_FANOUT~
I_VertexV3[2] => ~NO_FANOUT~
I_VertexV3[3] => ~NO_FANOUT~
I_VertexV3[4] => ~NO_FANOUT~
I_VertexV3[5] => ~NO_FANOUT~
I_VertexV3[6] => ~NO_FANOUT~
I_VertexV3[7] => ~NO_FANOUT~
I_VertexV3[8] => ~NO_FANOUT~
I_VertexV3[9] => ~NO_FANOUT~
I_VertexV3[10] => ~NO_FANOUT~
I_VertexV3[11] => ~NO_FANOUT~
I_VertexV3[12] => ~NO_FANOUT~
I_VertexV3[13] => ~NO_FANOUT~
I_VertexV3[14] => ~NO_FANOUT~
I_VertexV3[15] => ~NO_FANOUT~
I_VertexV3[16] => ~NO_FANOUT~
I_VertexV3[17] => ~NO_FANOUT~
I_VertexV3[18] => ~NO_FANOUT~
I_VertexV3[19] => ~NO_FANOUT~
I_VertexV3[20] => ~NO_FANOUT~
I_VertexV3[21] => ~NO_FANOUT~
I_VertexV3[22] => ~NO_FANOUT~
I_VertexV3[23] => ~NO_FANOUT~
I_VertexV3[24] => ~NO_FANOUT~
I_VertexV3[25] => ~NO_FANOUT~
I_VertexV3[26] => ~NO_FANOUT~
I_VertexV3[27] => ~NO_FANOUT~
I_VertexV3[28] => ~NO_FANOUT~
I_VertexV3[29] => ~NO_FANOUT~
I_VertexV3[30] => ~NO_FANOUT~
I_VertexV3[31] => ~NO_FANOUT~
I_VertexV3[32] => ~NO_FANOUT~
I_VertexV3[33] => ~NO_FANOUT~
I_VertexV3[34] => ~NO_FANOUT~
I_VertexV3[35] => ~NO_FANOUT~
I_VertexV3[36] => ~NO_FANOUT~
I_VertexV3[37] => ~NO_FANOUT~
I_VertexV3[38] => ~NO_FANOUT~
I_VertexV3[39] => ~NO_FANOUT~
I_VertexV3[40] => ~NO_FANOUT~
I_VertexV3[41] => ~NO_FANOUT~
I_VertexV3[42] => ~NO_FANOUT~
I_VertexV3[43] => ~NO_FANOUT~
I_VertexV3[44] => ~NO_FANOUT~
I_VertexV3[45] => ~NO_FANOUT~
I_VertexV3[46] => ~NO_FANOUT~
I_VertexV3[47] => ~NO_FANOUT~
I_VertexV3[48] => ~NO_FANOUT~
I_VertexV3[49] => ~NO_FANOUT~
I_VertexV3[50] => ~NO_FANOUT~
I_VertexV3[51] => ~NO_FANOUT~
I_VertexV3[52] => ~NO_FANOUT~
I_VertexV3[53] => ~NO_FANOUT~
I_VertexV3[54] => ~NO_FANOUT~
I_VertexV3[55] => ~NO_FANOUT~
I_VertexV3[56] => ~NO_FANOUT~
I_VertexV3[57] => ~NO_FANOUT~
I_VertexV3[58] => ~NO_FANOUT~
I_VertexV3[59] => ~NO_FANOUT~
I_VertexV3[60] => ~NO_FANOUT~
I_VertexV3[61] => ~NO_FANOUT~
I_VertexV3[62] => ~NO_FANOUT~
I_VertexV3[63] => ~NO_FANOUT~
O_GPU_DATA[0] <= O_GPU_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[1] <= O_GPU_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[2] <= O_GPU_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[3] <= O_GPU_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[4] <= O_GPU_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[5] <= O_GPU_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[6] <= O_GPU_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[7] <= O_GPU_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[8] <= O_GPU_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[9] <= O_GPU_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[10] <= O_GPU_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[11] <= O_GPU_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[12] <= O_GPU_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[13] <= O_GPU_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[14] <= O_GPU_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[15] <= O_GPU_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[0] <= O_GPU_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[1] <= O_GPU_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[2] <= O_GPU_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[3] <= O_GPU_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[4] <= O_GPU_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[5] <= O_GPU_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[6] <= O_GPU_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[7] <= O_GPU_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[8] <= O_GPU_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[9] <= O_GPU_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[10] <= O_GPU_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[11] <= O_GPU_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[12] <= O_GPU_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[13] <= O_GPU_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[14] <= O_GPU_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[15] <= O_GPU_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[16] <= O_GPU_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_ADDR[17] <= O_GPU_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_READ <= O_GPU_READ~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_WRITE <= O_GPU_WRITE~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GPUStallSignal <= <GND>


|lg_highlevel|PixelGen:PixelGen0
I_CLK => O_BLUE[0]~reg0.CLK
I_CLK => O_BLUE[1]~reg0.CLK
I_CLK => O_BLUE[2]~reg0.CLK
I_CLK => O_BLUE[3]~reg0.CLK
I_CLK => O_GREEN[0]~reg0.CLK
I_CLK => O_GREEN[1]~reg0.CLK
I_CLK => O_GREEN[2]~reg0.CLK
I_CLK => O_GREEN[3]~reg0.CLK
I_CLK => O_RED[0]~reg0.CLK
I_CLK => O_RED[1]~reg0.CLK
I_CLK => O_RED[2]~reg0.CLK
I_CLK => O_RED[3]~reg0.CLK
I_CLK => O_NEXT_ADDR[0]~reg0.CLK
I_CLK => O_NEXT_ADDR[1]~reg0.CLK
I_CLK => O_NEXT_ADDR[2]~reg0.CLK
I_CLK => O_NEXT_ADDR[3]~reg0.CLK
I_CLK => O_NEXT_ADDR[4]~reg0.CLK
I_CLK => O_NEXT_ADDR[5]~reg0.CLK
I_CLK => O_NEXT_ADDR[6]~reg0.CLK
I_CLK => O_NEXT_ADDR[7]~reg0.CLK
I_CLK => O_NEXT_ADDR[8]~reg0.CLK
I_CLK => O_NEXT_ADDR[9]~reg0.CLK
I_CLK => O_NEXT_ADDR[10]~reg0.CLK
I_CLK => O_NEXT_ADDR[11]~reg0.CLK
I_CLK => O_NEXT_ADDR[12]~reg0.CLK
I_CLK => O_NEXT_ADDR[13]~reg0.CLK
I_CLK => O_NEXT_ADDR[14]~reg0.CLK
I_CLK => O_NEXT_ADDR[15]~reg0.CLK
I_CLK => O_NEXT_ADDR[16]~reg0.CLK
I_CLK => O_NEXT_ADDR[17]~reg0.CLK
I_CLK => O_VIDEO_ON~reg0.CLK
I_RST_N => O_NEXT_ADDR[0]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[1]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[2]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[3]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[4]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[5]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[6]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[7]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[8]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[9]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[10]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[11]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[12]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[13]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[14]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[15]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[16]~reg0.ACLR
I_RST_N => O_NEXT_ADDR[17]~reg0.ACLR
I_RST_N => O_VIDEO_ON~reg0.ACLR
I_RST_N => O_BLUE[0]~reg0.ACLR
I_RST_N => O_BLUE[1]~reg0.ACLR
I_RST_N => O_BLUE[2]~reg0.ACLR
I_RST_N => O_BLUE[3]~reg0.ACLR
I_RST_N => O_GREEN[0]~reg0.ACLR
I_RST_N => O_GREEN[1]~reg0.ACLR
I_RST_N => O_GREEN[2]~reg0.ACLR
I_RST_N => O_GREEN[3]~reg0.ACLR
I_RST_N => O_RED[0]~reg0.ACLR
I_RST_N => O_RED[1]~reg0.ACLR
I_RST_N => O_RED[2]~reg0.ACLR
I_RST_N => O_RED[3]~reg0.ACLR
I_DATA[0] => O_BLUE.DATAA
I_DATA[0] => O_BLUE.DATAB
I_DATA[1] => O_BLUE.DATAA
I_DATA[1] => O_BLUE.DATAB
I_DATA[2] => O_BLUE.DATAA
I_DATA[2] => O_BLUE.DATAB
I_DATA[3] => O_BLUE.DATAA
I_DATA[3] => O_BLUE.DATAB
I_DATA[4] => O_GREEN.DATAA
I_DATA[4] => O_GREEN.DATAB
I_DATA[5] => O_GREEN.DATAA
I_DATA[5] => O_GREEN.DATAB
I_DATA[6] => O_GREEN.DATAA
I_DATA[6] => O_GREEN.DATAB
I_DATA[7] => O_GREEN.DATAA
I_DATA[7] => O_GREEN.DATAB
I_DATA[8] => O_RED.DATAA
I_DATA[8] => O_RED.DATAB
I_DATA[9] => O_RED.DATAA
I_DATA[9] => O_RED.DATAB
I_DATA[10] => O_RED.DATAA
I_DATA[10] => O_RED.DATAB
I_DATA[11] => O_RED.DATAA
I_DATA[11] => O_RED.DATAB
I_DATA[12] => ~NO_FANOUT~
I_DATA[13] => ~NO_FANOUT~
I_DATA[14] => ~NO_FANOUT~
I_DATA[15] => ~NO_FANOUT~
I_COORD_X[0] => Add2.IN64
I_COORD_X[0] => Add6.IN64
I_COORD_X[0] => Equal0.IN7
I_COORD_X[1] => Add2.IN63
I_COORD_X[1] => Add6.IN63
I_COORD_X[1] => Equal0.IN6
I_COORD_X[2] => Add2.IN62
I_COORD_X[2] => Add6.IN62
I_COORD_X[2] => Equal0.IN5
I_COORD_X[3] => Add2.IN61
I_COORD_X[3] => Add6.IN61
I_COORD_X[3] => Equal0.IN4
I_COORD_X[4] => Add2.IN60
I_COORD_X[4] => Add6.IN60
I_COORD_X[4] => Equal0.IN3
I_COORD_X[5] => Add2.IN59
I_COORD_X[5] => Add6.IN59
I_COORD_X[5] => Equal0.IN2
I_COORD_X[6] => Add2.IN58
I_COORD_X[6] => Add6.IN58
I_COORD_X[6] => Equal0.IN1
I_COORD_X[7] => Add1.IN48
I_COORD_X[7] => Add5.IN48
I_COORD_X[7] => Equal0.IN31
I_COORD_X[8] => Add1.IN47
I_COORD_X[8] => Add5.IN47
I_COORD_X[8] => Equal0.IN30
I_COORD_X[9] => Add1.IN46
I_COORD_X[9] => Add5.IN46
I_COORD_X[9] => Equal0.IN0
I_COORD_Y[0] => LessThan0.IN20
I_COORD_Y[0] => Add0.IN64
I_COORD_Y[0] => Add1.IN50
I_COORD_Y[0] => Add4.IN64
I_COORD_Y[0] => Add5.IN50
I_COORD_Y[0] => LessThan1.IN20
I_COORD_Y[0] => Equal1.IN3
I_COORD_Y[0] => Equal2.IN6
I_COORD_Y[1] => LessThan0.IN19
I_COORD_Y[1] => Add0.IN63
I_COORD_Y[1] => Add1.IN49
I_COORD_Y[1] => Add4.IN63
I_COORD_Y[1] => Add5.IN49
I_COORD_Y[1] => LessThan1.IN19
I_COORD_Y[1] => Equal1.IN2
I_COORD_Y[1] => Equal2.IN5
I_COORD_Y[2] => LessThan0.IN18
I_COORD_Y[2] => Add0.IN61
I_COORD_Y[2] => Add0.IN62
I_COORD_Y[2] => Add4.IN61
I_COORD_Y[2] => Add4.IN62
I_COORD_Y[2] => LessThan1.IN18
I_COORD_Y[2] => Equal1.IN1
I_COORD_Y[2] => Equal2.IN4
I_COORD_Y[3] => LessThan0.IN17
I_COORD_Y[3] => Add3.IN14
I_COORD_Y[3] => LessThan1.IN17
I_COORD_Y[3] => Equal1.IN31
I_COORD_Y[3] => Equal2.IN31
I_COORD_Y[4] => LessThan0.IN16
I_COORD_Y[4] => Add3.IN13
I_COORD_Y[4] => LessThan1.IN16
I_COORD_Y[4] => Equal1.IN30
I_COORD_Y[4] => Equal2.IN3
I_COORD_Y[5] => LessThan0.IN15
I_COORD_Y[5] => Add3.IN12
I_COORD_Y[5] => LessThan1.IN15
I_COORD_Y[5] => Equal1.IN0
I_COORD_Y[5] => Equal2.IN2
I_COORD_Y[6] => LessThan0.IN14
I_COORD_Y[6] => Add3.IN11
I_COORD_Y[6] => LessThan1.IN14
I_COORD_Y[6] => Equal1.IN29
I_COORD_Y[6] => Equal2.IN30
I_COORD_Y[7] => LessThan0.IN13
I_COORD_Y[7] => Add3.IN10
I_COORD_Y[7] => LessThan1.IN13
I_COORD_Y[7] => Equal1.IN28
I_COORD_Y[7] => Equal2.IN1
I_COORD_Y[8] => LessThan0.IN12
I_COORD_Y[8] => Add3.IN9
I_COORD_Y[8] => LessThan1.IN12
I_COORD_Y[8] => Equal1.IN27
I_COORD_Y[8] => Equal2.IN0
I_COORD_Y[9] => LessThan0.IN11
I_COORD_Y[9] => Add3.IN8
I_COORD_Y[9] => LessThan1.IN11
I_COORD_Y[9] => Equal1.IN26
I_COORD_Y[9] => Equal2.IN29
O_VIDEO_ON <= O_VIDEO_ON~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[0] <= O_NEXT_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[1] <= O_NEXT_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[2] <= O_NEXT_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[3] <= O_NEXT_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[4] <= O_NEXT_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[5] <= O_NEXT_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[6] <= O_NEXT_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[7] <= O_NEXT_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[8] <= O_NEXT_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[9] <= O_NEXT_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[10] <= O_NEXT_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[11] <= O_NEXT_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[12] <= O_NEXT_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[13] <= O_NEXT_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[14] <= O_NEXT_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[15] <= O_NEXT_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[16] <= O_NEXT_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_NEXT_ADDR[17] <= O_NEXT_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_RED[0] <= O_RED[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_RED[1] <= O_RED[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_RED[2] <= O_RED[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_RED[3] <= O_RED[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[0] <= O_GREEN[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[1] <= O_GREEN[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[2] <= O_GREEN[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_GREEN[3] <= O_GREEN[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[0] <= O_BLUE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[1] <= O_BLUE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[2] <= O_BLUE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_BLUE[3] <= O_BLUE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lg_highlevel|MultiSram:MultiSram0
I_VGA_ADDR[0] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[1] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[2] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[3] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[4] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[5] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[6] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[7] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[8] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[9] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[10] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[11] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[12] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[13] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[14] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[15] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[16] => O_SRAM_ADDR.DATAB
I_VGA_ADDR[17] => O_SRAM_ADDR.DATAB
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_ADDR.OUTPUTSELECT
I_VGA_READ => O_SRAM_WE_N.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
I_VGA_READ => O_VGA_DATA.OUTPUTSELECT
O_VGA_DATA[0] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[1] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[2] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[3] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[4] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[5] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[6] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[7] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[8] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[9] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[10] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[11] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[12] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[13] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[14] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_VGA_DATA[15] <= O_VGA_DATA.DB_MAX_OUTPUT_PORT_TYPE
I_GPU_ADDR[0] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[1] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[2] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[3] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[4] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[5] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[6] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[7] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[8] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[9] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[10] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[11] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[12] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[13] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[14] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[15] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[16] => O_SRAM_ADDR.DATAB
I_GPU_ADDR[17] => O_SRAM_ADDR.DATAB
I_GPU_DATA[0] => I_SRAM_DQ[0].DATAIN
I_GPU_DATA[1] => I_SRAM_DQ[1].DATAIN
I_GPU_DATA[2] => I_SRAM_DQ[2].DATAIN
I_GPU_DATA[3] => I_SRAM_DQ[3].DATAIN
I_GPU_DATA[4] => I_SRAM_DQ[4].DATAIN
I_GPU_DATA[5] => I_SRAM_DQ[5].DATAIN
I_GPU_DATA[6] => I_SRAM_DQ[6].DATAIN
I_GPU_DATA[7] => I_SRAM_DQ[7].DATAIN
I_GPU_DATA[8] => I_SRAM_DQ[8].DATAIN
I_GPU_DATA[9] => I_SRAM_DQ[9].DATAIN
I_GPU_DATA[10] => I_SRAM_DQ[10].DATAIN
I_GPU_DATA[11] => I_SRAM_DQ[11].DATAIN
I_GPU_DATA[12] => I_SRAM_DQ[12].DATAIN
I_GPU_DATA[13] => I_SRAM_DQ[13].DATAIN
I_GPU_DATA[14] => I_SRAM_DQ[14].DATAIN
I_GPU_DATA[15] => I_SRAM_DQ[15].DATAIN
I_GPU_READ => O_SRAM_ADDR.IN0
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_READ => O_GPU_DATA.OUTPUTSELECT
I_GPU_WRITE => O_SRAM_ADDR.IN1
I_GPU_WRITE => I_SRAM_DQ[15].IN1
I_GPU_WRITE => O_SRAM_WE_N.DATAA
O_GPU_DATA[0] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[1] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[2] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[3] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[4] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[5] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[6] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[7] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[8] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[9] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[10] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[11] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[12] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[13] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[14] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_GPU_DATA[15] <= O_GPU_DATA.DB_MAX_OUTPUT_PORT_TYPE
I_SRAM_DQ[0] <> I_SRAM_DQ[0]
I_SRAM_DQ[1] <> I_SRAM_DQ[1]
I_SRAM_DQ[2] <> I_SRAM_DQ[2]
I_SRAM_DQ[3] <> I_SRAM_DQ[3]
I_SRAM_DQ[4] <> I_SRAM_DQ[4]
I_SRAM_DQ[5] <> I_SRAM_DQ[5]
I_SRAM_DQ[6] <> I_SRAM_DQ[6]
I_SRAM_DQ[7] <> I_SRAM_DQ[7]
I_SRAM_DQ[8] <> I_SRAM_DQ[8]
I_SRAM_DQ[9] <> I_SRAM_DQ[9]
I_SRAM_DQ[10] <> I_SRAM_DQ[10]
I_SRAM_DQ[11] <> I_SRAM_DQ[11]
I_SRAM_DQ[12] <> I_SRAM_DQ[12]
I_SRAM_DQ[13] <> I_SRAM_DQ[13]
I_SRAM_DQ[14] <> I_SRAM_DQ[14]
I_SRAM_DQ[15] <> I_SRAM_DQ[15]
O_SRAM_ADDR[0] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[1] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[2] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[3] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[4] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[5] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[6] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[7] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[8] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[9] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[10] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[11] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[12] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[13] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[14] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[15] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[16] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_ADDR[17] <= O_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_UB_N <= <GND>
O_SRAM_LB_N <= <GND>
O_SRAM_WE_N <= O_SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
O_SRAM_CE_N <= <GND>
O_SRAM_OE_N <= <GND>


