#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 21 20:05:00 2023
# Process ID: 40415
# Current directory: /home/ICer/ic_prjs/parallel_prefix/fpga/scripts
# Command line: vivado -mode batch -source ./run_prj.tcl
# Log file: /home/ICer/ic_prjs/parallel_prefix/fpga/scripts/vivado.log
# Journal file: /home/ICer/ic_prjs/parallel_prefix/fpga/scripts/vivado.jou
#-----------------------------------------------------------
source ./run_prj.tcl
# set DATE         [clock format [clock seconds] -format {%m%d%H}]
# set DEVICE       xc7z020
# set PACKAGE      clg400 
# set SPEED        -1
# set PART         $DEVICE$PACKAGE$SPEED
# set PRJ_NAME     [file tail [file dirname [file dirname [pwd]]]]
# set top           breath_led
# set SCRIPT_DIR    [file dirname [file normalize [info script]]]
# set COMMON_DIR    [file dirname $SCRIPT_DIR]
# set FPGA_DIR      [file dirname $COMMON_DIR]
# set CONSTRS_DIR   [file join $COMMON_DIR constrs]
# set IP_LIB        [file join $COMMON_DIR ip_lib]
# set SOURCE_DIR    [file join $COMMON_DIR rtl   ]
# set SIMULATE_DIR  [file join $COMMON_DIR testbench]
# set WORK_FILE     [file join $FPGA_DIR work]
# if {[glob -nocomplain $WORK_FILE/* ] != ""} {
#     file delete -force {*}[glob -nocomplain $WORK_FILE/*]
# }
# create_project -force $PRJ_NAME $WORK_FILE -part $PART 
# set_property verilog_define {FPGA_SYN=1} [get_filesets sources_1]
# set_param general.maxThreads 8
# add_files         [glob $SOURCE_DIR/*.v]
# launch_runs synth_1
[Tue Nov 21 20:05:06 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix/work/parallel_prefix.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Nov 21 20:05:06 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log ppa.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ppa.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ppa.tcl -notrace
Command: synth_design -top ppa -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40624 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1588.418 ; gain = 66.602 ; free physical = 2554 ; free virtual = 15284
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ppa' [/home/ICer/ic_prjs/parallel_prefix/fpga/rtl/ppa.v:1]
	Parameter arbiter_width bound to: 8 - type: integer 
ERROR: [Synth 8-27] procedural assign not supported [/home/ICer/ic_prjs/parallel_prefix/fpga/rtl/ppa.v:60]
WARNING: [Synth 8-567] referenced signal 'r_priority' should be on the sensitivity list [/home/ICer/ic_prjs/parallel_prefix/fpga/rtl/ppa.v:22]
WARNING: [Synth 8-567] referenced signal 'l1_a' should be on the sensitivity list [/home/ICer/ic_prjs/parallel_prefix/fpga/rtl/ppa.v:22]
WARNING: [Synth 8-567] referenced signal 'l1_b' should be on the sensitivity list [/home/ICer/ic_prjs/parallel_prefix/fpga/rtl/ppa.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'ppa' [/home/ICer/ic_prjs/parallel_prefix/fpga/rtl/ppa.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1642.168 ; gain = 120.352 ; free physical = 2579 ; free virtual = 15309
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 20:05:17 2023...
[Tue Nov 21 20:05:17 2023] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1521.812 ; gain = 0.000 ; free physical = 2922 ; free virtual = 15652
# start_gui 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Nov 21 20:05:55 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix/work/parallel_prefix.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Nov 21 20:06:10 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix/work/parallel_prefix.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Nov 21 20:08:16 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix/work/parallel_prefix.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Nov 21 20:09:56 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix/work/parallel_prefix.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6919.734 ; gain = 0.000 ; free physical = 2141 ; free virtual = 14900
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7059.852 ; gain = 426.367 ; free physical = 2053 ; free virtual = 14812
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Nov 21 20:17:59 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix/work/parallel_prefix.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Nov 21 20:24:30 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix/work/parallel_prefix.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Nov 21 20:31:36 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix/work/parallel_prefix.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Nov 21 20:39:00 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix/work/parallel_prefix.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 8
[Tue Nov 21 20:57:39 2023] Launched synth_1...
Run output will be captured here: /home/ICer/ic_prjs/parallel_prefix/work/parallel_prefix.runs/synth_1/runme.log
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 12:27:54 2023...
