// Seed: 4021432328
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  tri id_3, id_4, id_5;
  always begin : LABEL_0
    if (1'd0) $display;
    else $display(id_5, 1);
    id_1 <= id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always id_3 = 1;
  always if (id_10 + id_10) id_3 <= id_5;
  module_0 modCall_1 (id_5);
  wire id_14, id_15, id_16, id_17, id_18;
  assign id_3 = 1;
endmodule
