{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607155944624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607155944625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 13:42:24 2020 " "Processing started: Sat Dec 05 13:42:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607155944625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155944625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155944625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607155944903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607155944903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-structure " "Found design unit 1: ALU-structure" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954555 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155954555 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MY_XOR.vhd " "Can't analyze file -- file MY_XOR.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607155954557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR2-struct " "Found design unit 1: XOR2-struct" {  } { { "XOR2.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954558 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR2 " "Found entity 1: XOR2" {  } { { "XOR2.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155954558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR1-plan " "Found design unit 1: XOR1-plan" {  } { { "XOR1.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954559 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR1 " "Found entity 1: XOR1" {  } { { "XOR1.vhd" "" { Text "S:/VHDL Projects/Project_A/XOR1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155954559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gp_cal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gp_cal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gp_cal-struct " "Found design unit 1: gp_cal-struct" {  } { { "gp_cal.vhd" "" { Text "S:/VHDL Projects/Project_A/gp_cal.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954560 ""} { "Info" "ISGN_ENTITY_NAME" "1 gp_cal " "Found entity 1: gp_cal" {  } { { "gp_cal.vhd" "" { Text "S:/VHDL Projects/Project_A/gp_cal.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155954560 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "GP_arr.vhd " "Can't analyze file -- file GP_arr.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607155954562 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "OR2.vhd " "Can't analyze file -- file OR2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607155954563 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AND2.vhd " "Can't analyze file -- file AND2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607155954565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node_op-struct " "Found design unit 1: node_op-struct" {  } { { "node_op.vhd" "" { Text "S:/VHDL Projects/Project_A/node_op.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954566 ""} { "Info" "ISGN_ENTITY_NAME" "1 node_op " "Found entity 1: node_op" {  } { { "node_op.vhd" "" { Text "S:/VHDL Projects/Project_A/node_op.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155954566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ks_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ks_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KS_ADDER-calc " "Found design unit 1: KS_ADDER-calc" {  } { { "KS_ADDER.vhd" "" { Text "S:/VHDL Projects/Project_A/KS_ADDER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954567 ""} { "Info" "ISGN_ENTITY_NAME" "1 KS_ADDER " "Found entity 1: KS_ADDER" {  } { { "KS_ADDER.vhd" "" { Text "S:/VHDL Projects/Project_A/KS_ADDER.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155954567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-tb " "Found design unit 1: Testbench-tb" {  } { { "Testbench.vhd" "" { Text "S:/VHDL Projects/Project_A/Testbench.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "S:/VHDL Projects/Project_A/Testbench.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155954568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ones_complement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ones_complement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ones_complement-struct " "Found design unit 1: ones_complement-struct" {  } { { "ones_complement.vhd" "" { Text "S:/VHDL Projects/Project_A/ones_complement.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954570 ""} { "Info" "ISGN_ENTITY_NAME" "1 ones_complement " "Found entity 1: ones_complement" {  } { { "ones_complement.vhd" "" { Text "S:/VHDL Projects/Project_A/ones_complement.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155954570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607155954605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KS_ADDER KS_ADDER:F1 " "Elaborating entity \"KS_ADDER\" for hierarchy \"KS_ADDER:F1\"" {  } { { "ALU.vhd" "F1" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607155954607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gp_cal KS_ADDER:F1\|gp_cal:\\pre_processing:0:pre " "Elaborating entity \"gp_cal\" for hierarchy \"KS_ADDER:F1\|gp_cal:\\pre_processing:0:pre\"" {  } { { "KS_ADDER.vhd" "\\pre_processing:0:pre" { Text "S:/VHDL Projects/Project_A/KS_ADDER.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607155954625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node_op KS_ADDER:F1\|node_op:\\stage1:0:U1 " "Elaborating entity \"node_op\" for hierarchy \"KS_ADDER:F1\|node_op:\\stage1:0:U1\"" {  } { { "KS_ADDER.vhd" "\\stage1:0:U1" { Text "S:/VHDL Projects/Project_A/KS_ADDER.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607155954629 ""}
{ "Warning" "WSGN_SEARCH_FILE" "and_2.vhd 2 1 " "Using design file and_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-struct " "Found design unit 1: AND_2-struct" {  } { { "and_2.vhd" "" { Text "S:/VHDL Projects/Project_A/and_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954641 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "and_2.vhd" "" { Text "S:/VHDL Projects/Project_A/and_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607155954641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 KS_ADDER:F1\|node_op:\\stage1:0:U1\|AND_2:U0 " "Elaborating entity \"AND_2\" for hierarchy \"KS_ADDER:F1\|node_op:\\stage1:0:U1\|AND_2:U0\"" {  } { { "node_op.vhd" "U0" { Text "S:/VHDL Projects/Project_A/node_op.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607155954641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or_2.vhd 2 1 " "Using design file or_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-struct " "Found design unit 1: OR_2-struct" {  } { { "or_2.vhd" "" { Text "S:/VHDL Projects/Project_A/or_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954656 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Found entity 1: OR_2" {  } { { "or_2.vhd" "" { Text "S:/VHDL Projects/Project_A/or_2.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954656 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607155954656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 KS_ADDER:F1\|node_op:\\stage1:0:U1\|OR_2:U1 " "Elaborating entity \"OR_2\" for hierarchy \"KS_ADDER:F1\|node_op:\\stage1:0:U1\|OR_2:U1\"" {  } { { "node_op.vhd" "U1" { Text "S:/VHDL Projects/Project_A/node_op.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607155954656 ""}
{ "Warning" "WSGN_SEARCH_FILE" "subtractor.vhd 2 1 " "Using design file subtractor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-calc " "Found design unit 1: subtractor-calc" {  } { { "subtractor.vhd" "" { Text "S:/VHDL Projects/Project_A/subtractor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954691 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "subtractor.vhd" "" { Text "S:/VHDL Projects/Project_A/subtractor.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607155954691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor subtractor:F2 " "Elaborating entity \"subtractor\" for hierarchy \"subtractor:F2\"" {  } { { "ALU.vhd" "F2" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607155954692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ones_complement subtractor:F2\|ones_complement:F1 " "Elaborating entity \"ones_complement\" for hierarchy \"subtractor:F2\|ones_complement:F1\"" {  } { { "subtractor.vhd" "F1" { Text "S:/VHDL Projects/Project_A/subtractor.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607155954694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR1 XOR1:F3 " "Elaborating entity \"XOR1\" for hierarchy \"XOR1:F3\"" {  } { { "ALU.vhd" "F3" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607155954722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR2 XOR1:F3\|XOR2:\\process1:0:U0 " "Elaborating entity \"XOR2\" for hierarchy \"XOR1:F3\|XOR2:\\process1:0:U0\"" {  } { { "XOR1.vhd" "\\process1:0:U0" { Text "S:/VHDL Projects/Project_A/XOR1.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607155954724 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nand1.vhd 2 1 " "Using design file nand1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND1-plan " "Found design unit 1: NAND1-plan" {  } { { "nand1.vhd" "" { Text "S:/VHDL Projects/Project_A/nand1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954738 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND1 " "Found entity 1: NAND1" {  } { { "nand1.vhd" "" { Text "S:/VHDL Projects/Project_A/nand1.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607155954738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607155954738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND1 NAND1:F4 " "Elaborating entity \"NAND1\" for hierarchy \"NAND1:F4\"" {  } { { "ALU.vhd" "F4" { Text "S:/VHDL Projects/Project_A/ALU.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607155954738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "289 " "Implemented 289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607155956867 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607155956867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607155956867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607155956867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607155956914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 13:42:36 2020 " "Processing ended: Sat Dec 05 13:42:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607155956914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607155956914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607155956914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607155956914 ""}
