#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Nov  1 21:13:52 2023
# Process ID: 24988
# Current directory: C:/Users/Cesar/Desktop/6.2050/Lab 8
# Command line: vivado.exe -mode batch -source build.tcl
# Log file: C:/Users/Cesar/Desktop/6.2050/Lab 8/vivado.log
# Journal file: C:/Users/Cesar/Desktop/6.2050/Lab 8\vivado.jou
# Running On: DESKTOP-M3QN9GM, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 34056 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# read_verilog -sv [ glob ./hdl/*.sv ]
read_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1461.246 ; gain = 161.316
# read_xdc ./xdc/top_level.xdc
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_ip ./ip/floating_point_0/floating_point_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/floating_point_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/ip/floating_point_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/adder/adder.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Desktop/6.2050/Lab 8/ip/adder/adder.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/adder/ip/adder'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# read_ip ./ip/floating_point_1/floating_point_1.xci
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_1/floating_point_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_1/ip/floating_point_1'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Desktop/6.2050/Lab 8/ip/adder/adder.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/floating_point_0.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: C:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_1/floating_point_1.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2281.344 ; gain = 408.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/divider.sv:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/divider.sv:3]
INFO: [Synth 8-6157] synthesizing module 'floating_point_0' [C:/Users/Cesar/Desktop/6.2050/Lab 8/.Xil/Vivado-24988-DESKTOP-M3QN9GM/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_0' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/.Xil/Vivado-24988-DESKTOP-M3QN9GM/realtime/floating_point_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Cesar/Desktop/6.2050/Lab 8/.Xil/Vivado-24988-DESKTOP-M3QN9GM/realtime/adder_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/.Xil/Vivado-24988-DESKTOP-M3QN9GM/realtime/adder_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'floating_point_1' [C:/Users/Cesar/Desktop/6.2050/Lab 8/.Xil/Vivado-24988-DESKTOP-M3QN9GM/realtime/floating_point_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'floating_point_1' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/.Xil/Vivado-24988-DESKTOP-M3QN9GM/realtime/floating_point_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'manta' [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:26]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:121]
	Parameter CLOCKS_PER_BAUD bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:121]
INFO: [Synth 8-6157] synthesizing module 'bridge_rx' [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'bridge_rx' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:175]
INFO: [Synth 8-6157] synthesizing module 'lab8_io_core' [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:320]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:386]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:402]
INFO: [Synth 8-6155] done synthesizing module 'lab8_io_core' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:320]
INFO: [Synth 8-6157] synthesizing module 'bridge_tx' [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:416]
INFO: [Synth 8-6155] done synthesizing module 'bridge_tx' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:416]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:482]
	Parameter CLOCKS_PER_BAUD bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:482]
INFO: [Synth 8-6155] done synthesizing module 'manta' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/manta.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [C:/Users/Cesar/Desktop/6.2050/Lab 8/hdl/top_level.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2380.762 ; gain = 508.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2380.762 ; gain = 508.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2380.762 ; gain = 508.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2380.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'mult_0'
Finished Parsing XDC File [c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'mult_0'
Parsing XDC File [c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'mult_1'
Finished Parsing XDC File [c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/ip/floating_point_0/floating_point_0/floating_point_0_in_context.xdc] for cell 'mult_1'
Parsing XDC File [c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/adder/ip/adder/adder/adder_in_context.xdc] for cell 'add'
Finished Parsing XDC File [c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/adder/ip/adder/adder/adder_in_context.xdc] for cell 'add'
Parsing XDC File [c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inverse'
Finished Parsing XDC File [c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_1/ip/floating_point_1/floating_point_1/floating_point_1_in_context.xdc] for cell 'inverse'
Parsing XDC File [C:/Users/Cesar/Desktop/6.2050/Lab 8/xdc/top_level.xdc]
Finished Parsing XDC File [C:/Users/Cesar/Desktop/6.2050/Lab 8/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Cesar/Desktop/6.2050/Lab 8/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2456.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2456.512 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'add' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'inverse' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mult_0' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'mult_1' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mult_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for add. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inverse. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bridge_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                 iSTATE0 |                             0010 |                               10
                  iSTATE |                             0100 |                               01
*
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'bridge_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 11    
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 13    
	               16 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 11    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 66    
	   3 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (manta_inst/brx/FSM_onehot_state_reg[3]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module mult_0 has unconnected pin m_axis_result_tready
CRITICAL WARNING: [Synth 8-4442] BlackBox module mult_1 has unconnected pin m_axis_result_tready
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |floating_point_0 |         2|
|2     |adder            |         1|
|3     |floating_point_1 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |adder            |     1|
|2     |floating_point   |     1|
|3     |floating_point_0 |     1|
|4     |floating_point   |     1|
|5     |BUFG             |     1|
|6     |CARRY4           |    32|
|7     |LUT1             |    20|
|8     |LUT2             |    50|
|9     |LUT3             |    86|
|10    |LUT4             |   112|
|11    |LUT5             |    62|
|12    |LUT6             |   116|
|13    |MUXF7            |    18|
|14    |FDRE             |   642|
|15    |FDSE             |     2|
|16    |IBUF             |    18|
|17    |OBUF             |    17|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 2459.598 ; gain = 587.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 2459.598 ; gain = 508.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:44 . Memory (MB): peak = 2459.598 ; gain = 587.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/ip/floating_point_0/floating_point_0.dcp' for cell 'mult_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/adder/ip/adder/adder.dcp' for cell 'add'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_1/ip/floating_point_1/floating_point_1.dcp' for cell 'inverse'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 2459.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Cesar/Desktop/6.2050/Lab 8/xdc/top_level.xdc]
Finished Parsing XDC File [C:/Users/Cesar/Desktop/6.2050/Lab 8/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/ip/floating_point_0/floating_point_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_0/ip/floating_point_0/floating_point_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/adder/ip/adder/adder.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/Cesar/Desktop/6.2050/Lab 8/ip/floating_point_1/ip/floating_point_1/floating_point_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2472.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 815ea353
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:55 . Memory (MB): peak = 2472.004 ; gain = 979.922
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 2472.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Cesar/Desktop/6.2050/Lab 8/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2626.730 ; gain = 154.727
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg_0 has multiple drivers: add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_ready_reg/Q, and add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net mult_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg_0 has multiple drivers: mult_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_ready_reg/Q, mult_1/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg/Q, mult_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_ready_reg/Q, and mult_0/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_ready_reg/Q.
INFO: [Project 1-461] DRC finished with 2 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2655.656 ; gain = 28.926
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

    while executing
"opt_design"
    (file "build.tcl" line 45)
INFO: [Common 17-206] Exiting Vivado at Wed Nov  1 21:15:17 2023...
