library ieee;
ieee.std_logic_1164.all;
entity Testbench is
end;

architecture beh of Testbench is
component bram IS
	PORT
	(
		clock		: IN STD_LOGIC;
		data		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		rdaddress		: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
		rden		: IN STD_LOGIC;
		wraddress		: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
		wren		: IN STD_LOGIC;
		q		: OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
	);
end component bram;
begin
signal rden, clk: std_logic:='1';
signal rdadd, wradd: std_logic_vector(15 downto 0):= (others=>'0');
signal wren: std_logic:='0';
signal data: std_logic:=(others=>'0');
signal q;
BRAM1 : bram port map(clk, data,rdadd, rden, wradd, wren, q);
end beh;





