/*
* Copyright (C) 2012 Texas Instruments, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*  * Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
*  * Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in
*    the documentation and/or other materials provided with the
*    distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
* "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
* LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
* FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
* COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
* BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
* OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
* AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
* OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/

#ifndef _CLOCK_H_
#define _CLOCK_H_

#define MODULE_CLKCTRL_IDLEST_TRANSITIONING     1
#define MODULE_CLKCTRL_IDLEST_IDLE              2
#define MODULE_CLKCTRL_IDLEST_DISABLED          3
#define MODULE_CLKCTRL_IDLEST_SHIFT             16
#define MODULE_CLKCTRL_IDLEST_MASK              (3 << 16)

#define WRITEL 0
#define MODIFY 1
#define MODIFY_WAIT 2

#define CLKTRCTRL_NO_SLEEP	0x00000001
#define GPIO_CTRL_FIELD_MASK	0x00000100
#define L3INIT_CTRL_FIELD_MASK	0x01000000
#define CLKTRCTRL_SW_WKUP	0x00000002
#define CLKTRCTRL_HW_AUTO	0x00000003
#define CLKTRCTRL_FIELD_MASK	0x00000003

#define MMC_CLK_192MHZ_DPLL	0x01000000

/* L4PER_CM_CORE clocks */
#define CM_L4PER_CLKSTCTRL_OFFSET	0x0000
#define CM_L4PER_GPTIMER2_CLKCTRL_OFFSET	0x0038
#define CM_L4PER_GPIO2_CLKCTRL_OFFSET	0x0060
#define CM_L4PER_GPIO3_CLKCTRL_OFFSET	0x0068
#define CM_L4PER_GPIO4_CLKCTRL_OFFSET	0x0070
#define CM_L4PER_GPIO5_CLKCTRL_OFFSET	0x0078
#define CM_L4PER_GPIO6_CLKCTRL_OFFSET	0x0080
#define CM_L4PER_I2C1_CLKCTRL_OFFSET	0x00a0
#define CM_L4PER_UART1_CLKCTRL_OFFSET	0x0140
#define CM_L4PER_UART2_CLKCTRL_OFFSET	0x0148
#define CM_L4PER_UART3_CLKCTRL_OFFSET	0x0150
#define CM_L4PER_UART4_CLKCTRL_OFFSET	0x0158

/* CORE_CM_CORE clocks */
#define CM_EMIF_CLKSTCTRL_OFFSET	0x0400
#define CM_EMIF_EMIF1_CLKCTRL_OFFSET	0x0430
#define CM_EMIF_EMIF2_CLKCTRL_OFFSET	0x0438
#define CM_L4CFG_CLKSTCTRL_OFFSET	0x0600
#define CM_L4CFG_L4_CFG_CLKCTRL_OFFSET	0x0620

#define CM_EMIF_CLKSTCTRL	(CORE_CM_CORE_BASE + CM_EMIF_CLKSTCTRL_OFFSET)
#define CM_EMIF_EMIF1_CLKCTRL	(CORE_CM_CORE_BASE + \
						CM_EMIF_EMIF1_CLKCTRL_OFFSET)
#define CM_EMIF_EMIF2_CLKCTRL	(CORE_CM_CORE_BASE + \
						CM_EMIF_EMIF2_CLKCTRL_OFFSET)

/* L3INIT CM CORE clocks*/
#define CM_L3INIT_CLKSTCTRL_OFFSET	0x0000
#define CM_L3INIT_MMC1_CLKCTRL_OFFSET	0x0028
#define CM_L3INIT_MMC2_CLKCTRL_OFFSET	0x0030

/* WKUPON CM clocks*/
#define CM_WKUPAON_WD_TIMER2_CLKCTRL_OFFSET	0x0030
#define CM_WKUPAON_GPIO1_CLKCTRL_OFFSET		0x0038
#define CM_WKUPAON_TIMER1_CLKCTRL_OFFSET	0x0040 /* GPTIMER1 */

#endif
