

================================================================
== Vitis HLS Report for 'k3mm'
================================================================
* Date:           Fri Feb 21 05:28:23 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.404 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41619|    41619|  0.208 ms|  0.208 ms|  41620|  41620|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66   |k3mm_Pipeline_lprd_1_lprd_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        |grp_k3mm_Pipeline_lp1_lp2_fu_92         |k3mm_Pipeline_lp1_lp2        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k3mm_Pipeline_lp4_lp5_fu_99         |k3mm_Pipeline_lp4_lp5        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k3mm_Pipeline_lp7_lp8_fu_106        |k3mm_Pipeline_lp7_lp8        |    16708|    16708|  83.540 us|  83.540 us|  16708|  16708|       no|
        |grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113  |k3mm_Pipeline_lpwr_1_lpwr_2  |     4098|     4098|  20.490 us|  20.490 us|   4098|   4098|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   160|    49628|    32513|    -|
|Memory               |        0|     -|        0|        0|   91|
|Multiplexer          |        -|     -|        -|     2555|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   160|    49641|    35070|   91|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     5|        5|        8|   28|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|        1|        2|    9|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |                Instance                |             Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U119     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U120     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U121     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U122     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U123     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U124     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U125     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U126     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U127     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U128     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U129     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U130     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U131     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U132     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U133     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U134     |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|    205|    220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U135      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U136      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U137      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U138      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U139      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U140      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U141      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U142      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U143      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U144      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U145      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150      |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|    143|     78|    0|
    |grp_k3mm_Pipeline_lp1_lp2_fu_92         |k3mm_Pipeline_lp1_lp2           |        0|   0|  12818|   7551|    0|
    |grp_k3mm_Pipeline_lp4_lp5_fu_99         |k3mm_Pipeline_lp4_lp5           |        0|  80|  18386|  12319|    0|
    |grp_k3mm_Pipeline_lp7_lp8_fu_106        |k3mm_Pipeline_lp7_lp8           |        0|   0|  12772|   7519|    0|
    |grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66   |k3mm_Pipeline_lprd_1_lprd_2     |        0|   0|     42|    178|    0|
    |grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113  |k3mm_Pipeline_lpwr_1_lpwr_2     |        0|   0|     42|    178|    0|
    +----------------------------------------+--------------------------------+---------+----+-------+-------+-----+
    |Total                                   |                                |        0| 160|  49628|  32513|    0|
    +----------------------------------------+--------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_A_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_B_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_C_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_D_U      |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |tmp1_U        |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |tmp2_U        |buff_A_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|   15|  4096|   32|     1|       131072|
    |buff_E_out_U  |buff_E_out_RAM_AUTO_1R1W   |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                           |        0|  0|   0|   91| 28672|  224|     7|       917504|
    +--------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  49|          9|    1|          9|
    |buff_A_address0      |  14|          3|   12|         36|
    |buff_A_ce0           |  14|          3|    1|          3|
    |buff_A_ce1           |   9|          2|    1|          2|
    |buff_A_ce10          |   9|          2|    1|          2|
    |buff_A_ce11          |   9|          2|    1|          2|
    |buff_A_ce12          |   9|          2|    1|          2|
    |buff_A_ce13          |   9|          2|    1|          2|
    |buff_A_ce14          |   9|          2|    1|          2|
    |buff_A_ce15          |   9|          2|    1|          2|
    |buff_A_ce2           |   9|          2|    1|          2|
    |buff_A_ce3           |   9|          2|    1|          2|
    |buff_A_ce4           |   9|          2|    1|          2|
    |buff_A_ce5           |   9|          2|    1|          2|
    |buff_A_ce6           |   9|          2|    1|          2|
    |buff_A_ce7           |   9|          2|    1|          2|
    |buff_A_ce8           |   9|          2|    1|          2|
    |buff_A_ce9           |   9|          2|    1|          2|
    |buff_A_we0           |   9|          2|    1|          2|
    |buff_B_address0      |  14|          3|   12|         36|
    |buff_B_ce0           |  14|          3|    1|          3|
    |buff_B_ce1           |   9|          2|    1|          2|
    |buff_B_ce10          |   9|          2|    1|          2|
    |buff_B_ce11          |   9|          2|    1|          2|
    |buff_B_ce12          |   9|          2|    1|          2|
    |buff_B_ce13          |   9|          2|    1|          2|
    |buff_B_ce14          |   9|          2|    1|          2|
    |buff_B_ce15          |   9|          2|    1|          2|
    |buff_B_ce2           |   9|          2|    1|          2|
    |buff_B_ce3           |   9|          2|    1|          2|
    |buff_B_ce4           |   9|          2|    1|          2|
    |buff_B_ce5           |   9|          2|    1|          2|
    |buff_B_ce6           |   9|          2|    1|          2|
    |buff_B_ce7           |   9|          2|    1|          2|
    |buff_B_ce8           |   9|          2|    1|          2|
    |buff_B_ce9           |   9|          2|    1|          2|
    |buff_B_we0           |   9|          2|    1|          2|
    |buff_C_address0      |  14|          3|   12|         36|
    |buff_C_ce0           |  14|          3|    1|          3|
    |buff_C_ce1           |   9|          2|    1|          2|
    |buff_C_ce10          |   9|          2|    1|          2|
    |buff_C_ce11          |   9|          2|    1|          2|
    |buff_C_ce12          |   9|          2|    1|          2|
    |buff_C_ce13          |   9|          2|    1|          2|
    |buff_C_ce14          |   9|          2|    1|          2|
    |buff_C_ce15          |   9|          2|    1|          2|
    |buff_C_ce2           |   9|          2|    1|          2|
    |buff_C_ce3           |   9|          2|    1|          2|
    |buff_C_ce4           |   9|          2|    1|          2|
    |buff_C_ce5           |   9|          2|    1|          2|
    |buff_C_ce6           |   9|          2|    1|          2|
    |buff_C_ce7           |   9|          2|    1|          2|
    |buff_C_ce8           |   9|          2|    1|          2|
    |buff_C_ce9           |   9|          2|    1|          2|
    |buff_C_we0           |   9|          2|    1|          2|
    |buff_D_address0      |  14|          3|   12|         36|
    |buff_D_ce0           |  14|          3|    1|          3|
    |buff_D_ce1           |   9|          2|    1|          2|
    |buff_D_ce10          |   9|          2|    1|          2|
    |buff_D_ce11          |   9|          2|    1|          2|
    |buff_D_ce12          |   9|          2|    1|          2|
    |buff_D_ce13          |   9|          2|    1|          2|
    |buff_D_ce14          |   9|          2|    1|          2|
    |buff_D_ce15          |   9|          2|    1|          2|
    |buff_D_ce2           |   9|          2|    1|          2|
    |buff_D_ce3           |   9|          2|    1|          2|
    |buff_D_ce4           |   9|          2|    1|          2|
    |buff_D_ce5           |   9|          2|    1|          2|
    |buff_D_ce6           |   9|          2|    1|          2|
    |buff_D_ce7           |   9|          2|    1|          2|
    |buff_D_ce8           |   9|          2|    1|          2|
    |buff_D_ce9           |   9|          2|    1|          2|
    |buff_D_we0           |   9|          2|    1|          2|
    |buff_E_out_address0  |  20|          4|   12|         48|
    |buff_E_out_ce0       |  20|          4|    1|          4|
    |buff_E_out_d0        |  14|          3|   32|         96|
    |buff_E_out_we0       |  14|          3|    1|          3|
    |grp_fu_120_ce        |  14|          3|    1|          3|
    |grp_fu_120_p0        |  14|          3|   32|         96|
    |grp_fu_120_p1        |  14|          3|   32|         96|
    |grp_fu_124_ce        |  14|          3|    1|          3|
    |grp_fu_124_p0        |  14|          3|   32|         96|
    |grp_fu_124_p1        |  14|          3|   32|         96|
    |grp_fu_128_ce        |  14|          3|    1|          3|
    |grp_fu_128_p0        |  14|          3|   32|         96|
    |grp_fu_128_p1        |  14|          3|   32|         96|
    |grp_fu_132_ce        |  14|          3|    1|          3|
    |grp_fu_132_p0        |  14|          3|   32|         96|
    |grp_fu_132_p1        |  14|          3|   32|         96|
    |grp_fu_136_ce        |  14|          3|    1|          3|
    |grp_fu_136_p0        |  14|          3|   32|         96|
    |grp_fu_136_p1        |  14|          3|   32|         96|
    |grp_fu_140_ce        |  14|          3|    1|          3|
    |grp_fu_140_p0        |  14|          3|   32|         96|
    |grp_fu_140_p1        |  14|          3|   32|         96|
    |grp_fu_144_ce        |  14|          3|    1|          3|
    |grp_fu_144_p0        |  14|          3|   32|         96|
    |grp_fu_144_p1        |  14|          3|   32|         96|
    |grp_fu_148_ce        |  14|          3|    1|          3|
    |grp_fu_148_p0        |  14|          3|   32|         96|
    |grp_fu_148_p1        |  14|          3|   32|         96|
    |grp_fu_152_ce        |  14|          3|    1|          3|
    |grp_fu_152_p0        |  14|          3|   32|         96|
    |grp_fu_152_p1        |  14|          3|   32|         96|
    |grp_fu_156_ce        |  14|          3|    1|          3|
    |grp_fu_156_p0        |  14|          3|   32|         96|
    |grp_fu_156_p1        |  14|          3|   32|         96|
    |grp_fu_160_ce        |  14|          3|    1|          3|
    |grp_fu_160_p0        |  14|          3|   32|         96|
    |grp_fu_160_p1        |  14|          3|   32|         96|
    |grp_fu_164_ce        |  14|          3|    1|          3|
    |grp_fu_164_p0        |  14|          3|   32|         96|
    |grp_fu_164_p1        |  14|          3|   32|         96|
    |grp_fu_168_ce        |  14|          3|    1|          3|
    |grp_fu_168_p0        |  14|          3|   32|         96|
    |grp_fu_168_p1        |  14|          3|   32|         96|
    |grp_fu_172_ce        |  14|          3|    1|          3|
    |grp_fu_172_p0        |  14|          3|   32|         96|
    |grp_fu_172_p1        |  14|          3|   32|         96|
    |grp_fu_176_ce        |  14|          3|    1|          3|
    |grp_fu_176_p0        |  14|          3|   32|         96|
    |grp_fu_176_p1        |  14|          3|   32|         96|
    |grp_fu_180_ce        |  14|          3|    1|          3|
    |grp_fu_180_p0        |  14|          3|   32|         96|
    |grp_fu_180_p1        |  14|          3|   32|         96|
    |grp_fu_184_ce        |  14|          3|    1|          3|
    |grp_fu_184_p0        |  14|          3|   32|         96|
    |grp_fu_184_p1        |  14|          3|   32|         96|
    |grp_fu_188_ce        |  14|          3|    1|          3|
    |grp_fu_188_p0        |  14|          3|   32|         96|
    |grp_fu_188_p1        |  14|          3|   32|         96|
    |grp_fu_192_ce        |  14|          3|    1|          3|
    |grp_fu_192_p0        |  14|          3|   32|         96|
    |grp_fu_192_p1        |  14|          3|   32|         96|
    |grp_fu_196_ce        |  14|          3|    1|          3|
    |grp_fu_196_p0        |  14|          3|   32|         96|
    |grp_fu_196_p1        |  14|          3|   32|         96|
    |grp_fu_200_ce        |  14|          3|    1|          3|
    |grp_fu_200_p0        |  14|          3|   32|         96|
    |grp_fu_200_p1        |  14|          3|   32|         96|
    |grp_fu_204_ce        |  14|          3|    1|          3|
    |grp_fu_204_p0        |  14|          3|   32|         96|
    |grp_fu_204_p1        |  14|          3|   32|         96|
    |grp_fu_208_ce        |  14|          3|    1|          3|
    |grp_fu_208_p0        |  14|          3|   32|         96|
    |grp_fu_208_p1        |  14|          3|   32|         96|
    |grp_fu_212_ce        |  14|          3|    1|          3|
    |grp_fu_212_p0        |  14|          3|   32|         96|
    |grp_fu_212_p1        |  14|          3|   32|         96|
    |grp_fu_216_ce        |  14|          3|    1|          3|
    |grp_fu_216_p0        |  14|          3|   32|         96|
    |grp_fu_216_p1        |  14|          3|   32|         96|
    |grp_fu_220_ce        |  14|          3|    1|          3|
    |grp_fu_220_p0        |  14|          3|   32|         96|
    |grp_fu_220_p1        |  14|          3|   32|         96|
    |grp_fu_224_ce        |  14|          3|    1|          3|
    |grp_fu_224_p0        |  14|          3|   32|         96|
    |grp_fu_224_p1        |  14|          3|   32|         96|
    |grp_fu_228_ce        |  14|          3|    1|          3|
    |grp_fu_228_p0        |  14|          3|   32|         96|
    |grp_fu_228_p1        |  14|          3|   32|         96|
    |grp_fu_232_ce        |  14|          3|    1|          3|
    |grp_fu_232_p0        |  14|          3|   32|         96|
    |grp_fu_232_p1        |  14|          3|   32|         96|
    |grp_fu_236_ce        |  14|          3|    1|          3|
    |grp_fu_236_p0        |  14|          3|   32|         96|
    |grp_fu_236_p1        |  14|          3|   32|         96|
    |grp_fu_240_ce        |  14|          3|    1|          3|
    |grp_fu_240_p0        |  14|          3|   32|         96|
    |grp_fu_240_p1        |  14|          3|   32|         96|
    |grp_fu_244_ce        |  14|          3|    1|          3|
    |grp_fu_244_p0        |  14|          3|   32|         96|
    |grp_fu_244_p1        |  14|          3|   32|         96|
    |tmp1_address0        |  20|          4|   12|         48|
    |tmp1_ce0             |  20|          4|    1|          4|
    |tmp1_ce1             |   9|          2|    1|          2|
    |tmp1_ce10            |   9|          2|    1|          2|
    |tmp1_ce11            |   9|          2|    1|          2|
    |tmp1_ce12            |   9|          2|    1|          2|
    |tmp1_ce13            |   9|          2|    1|          2|
    |tmp1_ce14            |   9|          2|    1|          2|
    |tmp1_ce15            |   9|          2|    1|          2|
    |tmp1_ce2             |   9|          2|    1|          2|
    |tmp1_ce3             |   9|          2|    1|          2|
    |tmp1_ce4             |   9|          2|    1|          2|
    |tmp1_ce5             |   9|          2|    1|          2|
    |tmp1_ce6             |   9|          2|    1|          2|
    |tmp1_ce7             |   9|          2|    1|          2|
    |tmp1_ce8             |   9|          2|    1|          2|
    |tmp1_ce9             |   9|          2|    1|          2|
    |tmp1_d0              |  14|          3|   32|         96|
    |tmp1_we0             |  14|          3|    1|          3|
    |tmp2_address0        |  20|          4|   12|         48|
    |tmp2_ce0             |  20|          4|    1|          4|
    |tmp2_ce1             |   9|          2|    1|          2|
    |tmp2_ce10            |   9|          2|    1|          2|
    |tmp2_ce11            |   9|          2|    1|          2|
    |tmp2_ce12            |   9|          2|    1|          2|
    |tmp2_ce13            |   9|          2|    1|          2|
    |tmp2_ce14            |   9|          2|    1|          2|
    |tmp2_ce15            |   9|          2|    1|          2|
    |tmp2_ce2             |   9|          2|    1|          2|
    |tmp2_ce3             |   9|          2|    1|          2|
    |tmp2_ce4             |   9|          2|    1|          2|
    |tmp2_ce5             |   9|          2|    1|          2|
    |tmp2_ce6             |   9|          2|    1|          2|
    |tmp2_ce7             |   9|          2|    1|          2|
    |tmp2_ce8             |   9|          2|    1|          2|
    |tmp2_ce9             |   9|          2|    1|          2|
    |tmp2_d0              |  14|          3|   32|         96|
    |tmp2_we0             |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                |2555|        551| 2365|       7046|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  8|   0|    8|          0|
    |grp_k3mm_Pipeline_lp1_lp2_fu_92_ap_start_reg         |  1|   0|    1|          0|
    |grp_k3mm_Pipeline_lp4_lp5_fu_99_ap_start_reg         |  1|   0|    1|          0|
    |grp_k3mm_Pipeline_lp7_lp8_fu_106_ap_start_reg        |  1|   0|    1|          0|
    |grp_k3mm_Pipeline_lprd_1_lprd_2_fu_66_ap_start_reg   |  1|   0|    1|          0|
    |grp_k3mm_Pipeline_lpwr_1_lpwr_2_fu_113_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 13|   0|   13|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|          k3mm|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|          k3mm|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|          k3mm|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|          k3mm|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|          k3mm|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|          k3mm|  return value|
|A_address0      |  out|   12|   ap_memory|             A|         array|
|A_ce0           |  out|    1|   ap_memory|             A|         array|
|A_q0            |   in|   32|   ap_memory|             A|         array|
|B_address0      |  out|   12|   ap_memory|             B|         array|
|B_ce0           |  out|    1|   ap_memory|             B|         array|
|B_q0            |   in|   32|   ap_memory|             B|         array|
|C_address0      |  out|   12|   ap_memory|             C|         array|
|C_ce0           |  out|    1|   ap_memory|             C|         array|
|C_q0            |   in|   32|   ap_memory|             C|         array|
|D_address0      |  out|   12|   ap_memory|             D|         array|
|D_ce0           |  out|    1|   ap_memory|             D|         array|
|D_q0            |   in|   32|   ap_memory|             D|         array|
|E_out_address0  |  out|   12|   ap_memory|         E_out|         array|
|E_out_ce0       |  out|    1|   ap_memory|         E_out|         array|
|E_out_we0       |  out|    1|   ap_memory|         E_out|         array|
|E_out_d0        |  out|   32|   ap_memory|         E_out|         array|
+----------------+-----+-----+------------+--------------+--------------+

