{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668777302497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668777302497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:15:02 2022 " "Processing started: Fri Nov 18 10:15:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668777302497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668777302497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668777302497 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668777302924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_inst_art.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_inst_art.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod_inst_art " "Found entity 1: decod_inst_art" {  } { { "decod_inst_art.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_art.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_inst_trf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_inst_trf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod_inst_trf " "Found entity 1: decod_inst_trf" {  } { { "decod_inst_trf.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_trf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_inst_trf_interno.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_inst_trf_interno.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod_inst_trf_interno " "Found entity 1: decod_inst_trf_interno" {  } { { "decod_inst_trf_interno.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_trf_interno.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_inst_signal_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_inst_signal_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod_inst_signal_register " "Found entity 1: decod_inst_signal_register" {  } { { "decod_inst_signal_register.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_signal_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_inst_dsv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_inst_dsv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod_inst_dsv " "Found entity 1: decod_inst_dsv" {  } { { "decod_inst_dsv.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_dsv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_inst_dsv_calc_ldcnt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod_inst_dsv_calc_ldcnt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod_inst_dsv_calc_LDCNT " "Found entity 1: decod_inst_dsv_calc_LDCNT" {  } { { "decod_inst_dsv_calc_LDCNT.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_dsv_calc_LDCNT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x4 " "Found entity 1: mux8x4" {  } { { "mux8x4.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/mux8x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testemux8x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testemux8x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Testemux8x4 " "Found entity 1: Testemux8x4" {  } { { "Testemux8x4.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/Testemux8x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x4 " "Found entity 1: mux16x4" {  } { { "mux16x4.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/mux16x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testemux16x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testemux16x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Testemux16x4 " "Found entity 1: Testemux16x4" {  } { { "Testemux16x4.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/Testemux16x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux16x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux16x8 " "Found entity 1: mux16x8" {  } { { "mux16x8.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/mux16x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777302986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testemux16x8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testemux16x8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Testemux16x8 " "Found entity 1: Testemux16x8" {  } { { "Testemux16x8.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/Testemux16x8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777303002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668777303002 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668777303049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_inst_trf decod_inst_trf:inst12 " "Elaborating entity \"decod_inst_trf\" for hierarchy \"decod_inst_trf:inst12\"" {  } { { "cpu.bdf" "inst12" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 240 1304 1456 488 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_inst_signal_register decod_inst_trf:inst12\|decod_inst_signal_register:inst15 " "Elaborating entity \"decod_inst_signal_register\" for hierarchy \"decod_inst_trf:inst12\|decod_inst_signal_register:inst15\"" {  } { { "decod_inst_trf.bdf" "inst15" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_trf.bdf" { { 400 744 840 528 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_inst_trf_interno decod_inst_trf:inst12\|decod_inst_trf_interno:inst " "Elaborating entity \"decod_inst_trf_interno\" for hierarchy \"decod_inst_trf:inst12\|decod_inst_trf_interno:inst\"" {  } { { "decod_inst_trf.bdf" "inst" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_trf.bdf" { { 48 264 416 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_inst_dsv decod_inst_dsv:inst8 " "Elaborating entity \"decod_inst_dsv\" for hierarchy \"decod_inst_dsv:inst8\"" {  } { { "cpu.bdf" "inst8" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 1304 1456 632 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_inst_dsv_calc_LDCNT decod_inst_dsv:inst8\|decod_inst_dsv_calc_LDCNT:inst2 " "Elaborating entity \"decod_inst_dsv_calc_LDCNT\" for hierarchy \"decod_inst_dsv:inst8\|decod_inst_dsv_calc_LDCNT:inst2\"" {  } { { "decod_inst_dsv.bdf" "inst2" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_dsv.bdf" { { 56 632 784 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab5/decoderbin_oneh/decoderbin_oneh.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab5/decoderbin_oneh/decoderbin_oneh.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoderBIN_ONEH " "Found entity 1: decoderBIN_ONEH" {  } { { "decoderbin_oneh.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab5/decoderbin_oneh/decoderbin_oneh.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303095 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderBIN_ONEH decod_inst_dsv:inst8\|decoderBIN_ONEH:inst " "Elaborating entity \"decoderBIN_ONEH\" for hierarchy \"decod_inst_dsv:inst8\|decoderBIN_ONEH:inst\"" {  } { { "decod_inst_dsv.bdf" "inst" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_dsv.bdf" { { 56 272 392 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303095 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_ula/bus_ula.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_ula/bus_ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_ula " "Found entity 1: bus_ula" {  } { { "bus_ula.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_ula/bus_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303111 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_ula bus_ula:inst16 " "Elaborating entity \"bus_ula\" for hierarchy \"bus_ula:inst16\"" {  } { { "cpu.bdf" "inst16" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 432 464 632 720 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303111 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_4_bits.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_4_bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_4_bits " "Found entity 1: registrador_4_bits" {  } { { "registrador_4_bits.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_4_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4_bits bus_ula:inst16\|registrador_4_bits:AC " "Elaborating entity \"registrador_4_bits\" for hierarchy \"bus_ula:inst16\|registrador_4_bits:AC\"" {  } { { "bus_ula.bdf" "AC" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_ula/bus_ula.bdf" { { 152 1168 1304 336 "AC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303142 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_1_bit.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_1_bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_1_bit " "Found entity 1: registrador_1_bit" {  } { { "registrador_1_bit.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_1_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_1_bit bus_ula:inst16\|registrador_4_bits:AC\|registrador_1_bit:inst12 " "Elaborating entity \"registrador_1_bit\" for hierarchy \"bus_ula:inst16\|registrador_4_bits:AC\|registrador_1_bit:inst12\"" {  } { { "registrador_4_bits.bdf" "inst12" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_4_bits.bdf" { { 480 352 448 608 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303158 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/ula.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303189 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA bus_ula:inst16\|ULA:inst6 " "Elaborating entity \"ULA\" for hierarchy \"bus_ula:inst16\|ULA:inst6\"" {  } { { "bus_ula.bdf" "inst6" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_ula/bus_ula.bdf" { { 352 856 984 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303189 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/somador_4_bits.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/somador_4_bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador_4_bits " "Found entity 1: somador_4_bits" {  } { { "somador_4_bits.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/somador_4_bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_4_bits bus_ula:inst16\|ULA:inst6\|somador_4_bits:inst4 " "Elaborating entity \"somador_4_bits\" for hierarchy \"bus_ula:inst16\|ULA:inst6\|somador_4_bits:inst4\"" {  } { { "ula.bdf" "inst4" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/ula.bdf" { { 120 840 968 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303205 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/somador_completo.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/somador_completo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "somador_completo.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/somador_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303236 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo bus_ula:inst16\|ULA:inst6\|somador_4_bits:inst4\|somador_completo:inst3 " "Elaborating entity \"somador_completo\" for hierarchy \"bus_ula:inst16\|ULA:inst6\|somador_4_bits:inst4\|somador_completo:inst3\"" {  } { { "somador_4_bits.bdf" "inst3" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/somador_4_bits.bdf" { { 48 432 528 144 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303236 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/meio_somador.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/meio_somador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 meio_somador " "Found entity 1: meio_somador" {  } { { "meio_somador.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/meio_somador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303252 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meio_somador bus_ula:inst16\|ULA:inst6\|somador_4_bits:inst4\|somador_completo:inst3\|meio_somador:inst1 " "Elaborating entity \"meio_somador\" for hierarchy \"bus_ula:inst16\|ULA:inst6\|somador_4_bits:inst4\|somador_completo:inst3\|meio_somador:inst1\"" {  } { { "somador_completo.bdf" "inst1" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/somador_completo.bdf" { { 176 544 640 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303252 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/decodificador_ula.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/decodificador_ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_ULA " "Found entity 1: decodificador_ULA" {  } { { "decodificador_ula.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/decodificador_ula.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_ULA bus_ula:inst16\|ULA:inst6\|decodificador_ULA:inst5 " "Elaborating entity \"decodificador_ULA\" for hierarchy \"bus_ula:inst16\|ULA:inst6\|decodificador_ULA:inst5\"" {  } { { "ula.bdf" "inst5" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/ula.bdf" { { 400 304 424 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303299 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/complementa.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/complementa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 complementa " "Found entity 1: complementa" {  } { { "complementa.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/complementa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementa bus_ula:inst16\|ULA:inst6\|complementa:inst " "Elaborating entity \"complementa\" for hierarchy \"bus_ula:inst16\|ULA:inst6\|complementa:inst\"" {  } { { "ula.bdf" "inst" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/ula.bdf" { { 120 560 680 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303314 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/zera.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/zera.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 zera " "Found entity 1: zera" {  } { { "zera.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/zera.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zera bus_ula:inst16\|ULA:inst6\|zera:inst3 " "Elaborating entity \"zera\" for hierarchy \"bus_ula:inst16\|ULA:inst6\|zera:inst3\"" {  } { { "ula.bdf" "inst3" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab2/ula_restored/ula.bdf" { { 328 528 648 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303345 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_tristate " "Found entity 1: bus_tristate" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_tristate bus_ula:inst16\|bus_tristate:inst " "Elaborating entity \"bus_tristate\" for hierarchy \"bus_ula:inst16\|bus_tristate:inst\"" {  } { { "bus_ula.bdf" "inst" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_ula/bus_ula.bdf" { { 48 288 424 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab4/decodificador_7seg/bus_decodificador_7seg.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab4/decodificador_7seg/bus_decodificador_7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_decodificador_7seg " "Found entity 1: bus_decodificador_7seg" {  } { { "bus_decodificador_7seg.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/decodificador_7seg/bus_decodificador_7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303424 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_decodificador_7seg bus_ula:inst16\|bus_decodificador_7seg:inst12 " "Elaborating entity \"bus_decodificador_7seg\" for hierarchy \"bus_ula:inst16\|bus_decodificador_7seg:inst12\"" {  } { { "bus_ula.bdf" "inst12" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_ula/bus_ula.bdf" { { 488 1016 1112 624 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_inst_art decod_inst_art:inst6 " "Elaborating entity \"decod_inst_art\" for hierarchy \"decod_inst_art:inst6\"" {  } { { "cpu.bdf" "inst6" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 64 1304 1440 224 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x4 mux16x4:inst23 " "Elaborating entity \"mux16x4\" for hierarchy \"mux16x4:inst23\"" {  } { { "cpu.bdf" "inst23" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 448 128 256 608 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x4 mux8x4:inst14 " "Elaborating entity \"mux8x4\" for hierarchy \"mux8x4:inst14\"" {  } { { "cpu.bdf" "inst14" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 352 1800 1928 480 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303455 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod256/contador_mod_256.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod256/contador_mod_256.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod_256 " "Found entity 1: contador_mod_256" {  } { { "contador_mod_256.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod256/contador_mod_256.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303486 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod_256 contador_mod_256:inst2 " "Elaborating entity \"contador_mod_256\" for hierarchy \"contador_mod_256:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 232 344 472 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303486 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/contador_mod16.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/contador_mod16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contador_mod16 " "Found entity 1: contador_mod16" {  } { { "contador_mod16.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/contador_mod16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_mod16 contador_mod_256:inst2\|contador_mod16:inst " "Elaborating entity \"contador_mod16\" for hierarchy \"contador_mod_256:inst2\|contador_mod16:inst\"" {  } { { "contador_mod_256.bdf" "inst" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod256/contador_mod_256.bdf" { { 104 528 656 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303517 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf 1 1 " "Using design file /users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 transmite_entrada " "Found entity 1: transmite_entrada" {  } { { "transmite_entrada.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668777303533 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1668777303533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmite_entrada contador_mod_256:inst2\|contador_mod16:inst\|transmite_entrada:inst18 " "Elaborating entity \"transmite_entrada\" for hierarchy \"contador_mod_256:inst2\|contador_mod16:inst\|transmite_entrada:inst18\"" {  } { { "contador_mod16.bdf" "inst18" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/contador_mod16.bdf" { { 176 528 624 304 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x8 mux16x8:inst4 " "Elaborating entity \"mux16x8\" for hierarchy \"mux16x8:inst4\"" {  } { { "cpu.bdf" "inst4" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 136 176 312 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668777303564 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16x8:inst4\|mux8x4:LS\|out\[3\]\" " "Converted tri-state node \"mux16x8:inst4\|mux8x4:LS\|out\[3\]\" into a selector" {  } { { "transmite_entrada.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf" { { 152 504 568 200 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16x8:inst4\|mux8x4:LS\|out\[2\]\" " "Converted tri-state node \"mux16x8:inst4\|mux8x4:LS\|out\[2\]\" into a selector" {  } { { "transmite_entrada.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf" { { 152 504 568 200 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16x8:inst4\|mux8x4:LS\|out\[1\]\" " "Converted tri-state node \"mux16x8:inst4\|mux8x4:LS\|out\[1\]\" into a selector" {  } { { "transmite_entrada.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf" { { 152 504 568 200 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16x8:inst4\|mux8x4:LS\|out\[0\]\" " "Converted tri-state node \"mux16x8:inst4\|mux8x4:LS\|out\[0\]\" into a selector" {  } { { "transmite_entrada.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf" { { 224 504 568 272 "inst7" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16x8:inst4\|mux8x4:MS\|out\[3\]\" " "Converted tri-state node \"mux16x8:inst4\|mux8x4:MS\|out\[3\]\" into a selector" {  } { { "transmite_entrada.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf" { { 152 504 568 200 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16x8:inst4\|mux8x4:MS\|out\[2\]\" " "Converted tri-state node \"mux16x8:inst4\|mux8x4:MS\|out\[2\]\" into a selector" {  } { { "transmite_entrada.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf" { { 152 504 568 200 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16x8:inst4\|mux8x4:MS\|out\[1\]\" " "Converted tri-state node \"mux16x8:inst4\|mux8x4:MS\|out\[1\]\" into a selector" {  } { { "transmite_entrada.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf" { { 152 504 568 200 "inst1" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"mux16x8:inst4\|mux8x4:MS\|out\[0\]\" " "Converted tri-state node \"mux16x8:inst4\|mux8x4:MS\|out\[0\]\" into a selector" {  } { { "transmite_entrada.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod16_restored/transmite_entrada.bdf" { { 224 504 568 272 "inst7" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"decod_inst_dsv:inst8\|decod_inst_signal_register:inst4\|out\" " "Converted tri-state node \"decod_inst_dsv:inst8\|decod_inst_signal_register:inst4\|out\" into a selector" {  } { { "decod_inst_signal_register.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_signal_register.bdf" { { 336 680 744 384 "inst7" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"decod_inst_dsv:inst8\|decod_inst_dsv_calc_LDCNT:inst2\|LDCNT\" " "Converted tri-state node \"decod_inst_dsv:inst8\|decod_inst_dsv_calc_LDCNT:inst2\|LDCNT\" into a selector" {  } { { "decod_inst_dsv.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_dsv.bdf" { { 72 824 888 120 "inst18" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"decod_inst_dsv:inst8\|decod_inst_signal_register:inst3\|out\" " "Converted tri-state node \"decod_inst_dsv:inst8\|decod_inst_signal_register:inst3\|out\" into a selector" {  } { { "contador_mod_256.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/contador_mod256/contador_mod_256.bdf" { { 368 296 360 416 "inst9" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"decod_inst_trf:inst12\|decod_inst_signal_register:inst14\|out\" " "Converted tri-state node \"decod_inst_trf:inst12\|decod_inst_signal_register:inst14\|out\" into a selector" {  } { { "registrador_1_bit.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_1_bit.bdf" { { 176 328 392 224 "inst9" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"decod_inst_trf:inst12\|decod_inst_signal_register:inst13\|out\" " "Converted tri-state node \"decod_inst_trf:inst12\|decod_inst_signal_register:inst13\|out\" into a selector" {  } { { "registrador_1_bit.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab3/registrador_4_bits_restored/registrador_1_bit.bdf" { { 176 328 392 224 "inst9" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"decod_inst_trf:inst12\|decod_inst_signal_register:inst12\|out\" " "Converted tri-state node \"decod_inst_trf:inst12\|decod_inst_signal_register:inst12\|out\" into a selector" {  } { { "mux16x4.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/mux16x4.bdf" { { -64 416 480 -16 "inst9" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"decod_inst_trf:inst12\|decod_inst_signal_register:inst11\|out\" " "Converted tri-state node \"decod_inst_trf:inst12\|decod_inst_signal_register:inst11\|out\" into a selector" {  } { { "mux16x4.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/mux16x4.bdf" { { -64 416 480 -16 "inst9" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1668777303674 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1668777303674 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "decod_inst_trf:inst12\|decod_inst_signal_register:inst17\|inst9 MR0W1 " "Converted the fanout from the always-enabled tri-state buffer \"decod_inst_trf:inst12\|decod_inst_signal_register:inst17\|inst9\" to the node \"MR0W1\" into a wire" {  } { { "decod_inst_signal_register.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_signal_register.bdf" { { 240 752 800 272 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux8x4:inst14\|bus_tristate:inst\|inst dwram\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"mux8x4:inst14\|bus_tristate:inst\|inst\" to the node \"dwram\[3\]\" into a wire" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 120 480 528 152 "inst" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux8x4:inst14\|bus_tristate:inst\|inst1 dwram\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"mux8x4:inst14\|bus_tristate:inst\|inst1\" to the node \"dwram\[2\]\" into a wire" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 168 480 528 200 "inst1" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux8x4:inst14\|bus_tristate:inst\|inst2 dwram\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"mux8x4:inst14\|bus_tristate:inst\|inst2\" to the node \"dwram\[1\]\" into a wire" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 216 480 528 248 "inst2" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "mux8x4:inst14\|bus_tristate:inst\|inst3 dwram\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"mux8x4:inst14\|bus_tristate:inst\|inst3\" to the node \"dwram\[0\]\" into a wire" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 264 480 528 296 "inst3" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "decod_inst_trf:inst12\|decod_inst_signal_register:inst15\|inst9 RAMSEL " "Converted the fanout from the always-enabled tri-state buffer \"decod_inst_trf:inst12\|decod_inst_signal_register:inst15\|inst9\" to the node \"RAMSEL\" into a wire" {  } { { "decod_inst_signal_register.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_signal_register.bdf" { { 240 752 800 272 "inst9" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1668777303908 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1668777303908 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_ula:inst16\|bus_tristate:inst\|inst bus_ula:inst16\|ULA:inst6\|decodificador_ULA:inst5\|inst9 " "Converted the fan-out from the tri-state buffer \"bus_ula:inst16\|bus_tristate:inst\|inst\" to the node \"bus_ula:inst16\|ULA:inst6\|decodificador_ULA:inst5\|inst9\" into an OR gate" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 120 480 528 152 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_ula:inst16\|bus_tristate:inst\|inst1 bus_ula:inst16\|ULA:inst6\|decodificador_ULA:inst5\|inst " "Converted the fan-out from the tri-state buffer \"bus_ula:inst16\|bus_tristate:inst\|inst1\" to the node \"bus_ula:inst16\|ULA:inst6\|decodificador_ULA:inst5\|inst\" into an OR gate" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 168 480 528 200 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_ula:inst16\|bus_tristate:inst\|inst2 bus_ula:inst16\|ULA:inst6\|decodificador_ULA:inst5\|inst7 " "Converted the fan-out from the tri-state buffer \"bus_ula:inst16\|bus_tristate:inst\|inst2\" to the node \"bus_ula:inst16\|ULA:inst6\|decodificador_ULA:inst5\|inst7\" into an OR gate" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 216 480 528 248 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bus_ula:inst16\|bus_tristate:inst\|inst3 bus_ula:inst16\|ULA:inst6\|decodificador_ULA:inst5\|inst5 " "Converted the fan-out from the tri-state buffer \"bus_ula:inst16\|bus_tristate:inst\|inst3\" to the node \"bus_ula:inst16\|ULA:inst6\|decodificador_ULA:inst5\|inst5\" into an OR gate" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 264 480 528 296 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "decod_inst_trf:inst12\|decod_inst_signal_register:inst16\|inst9 mux8x4:inst14\|bus_tristate:inst\|inst " "Converted the fan-out from the tri-state buffer \"decod_inst_trf:inst12\|decod_inst_signal_register:inst16\|inst9\" to the node \"mux8x4:inst14\|bus_tristate:inst\|inst\" into an OR gate" {  } { { "decod_inst_signal_register.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_signal_register.bdf" { { 240 752 800 272 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux16x4:inst23\|bus_tristate:inst\|inst bus_ula:inst16\|bus_tristate:inst\|inst " "Converted the fan-out from the tri-state buffer \"mux16x4:inst23\|bus_tristate:inst\|inst\" to the node \"bus_ula:inst16\|bus_tristate:inst\|inst\" into an OR gate" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 120 480 528 152 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "decod_inst_art:inst6\|inst15 bus_ula:inst16\|bus_tristate:inst\|inst " "Converted the fan-out from the tri-state buffer \"decod_inst_art:inst6\|inst15\" to the node \"bus_ula:inst16\|bus_tristate:inst\|inst\" into an OR gate" {  } { { "decod_inst_art.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_art.bdf" { { 8 624 672 40 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux16x4:inst23\|bus_tristate:inst\|inst1 bus_ula:inst16\|bus_tristate:inst\|inst1 " "Converted the fan-out from the tri-state buffer \"mux16x4:inst23\|bus_tristate:inst\|inst1\" to the node \"bus_ula:inst16\|bus_tristate:inst\|inst1\" into an OR gate" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 168 480 528 200 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux16x4:inst23\|bus_tristate:inst\|inst2 bus_ula:inst16\|bus_tristate:inst\|inst2 " "Converted the fan-out from the tri-state buffer \"mux16x4:inst23\|bus_tristate:inst\|inst2\" to the node \"bus_ula:inst16\|bus_tristate:inst\|inst2\" into an OR gate" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 216 480 528 248 "inst2" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mux16x4:inst23\|bus_tristate:inst\|inst3 bus_ula:inst16\|bus_tristate:inst\|inst3 " "Converted the fan-out from the tri-state buffer \"mux16x4:inst23\|bus_tristate:inst\|inst3\" to the node \"bus_ula:inst16\|bus_tristate:inst\|inst3\" into an OR gate" {  } { { "bus_tristate.bdf" "" { Schematic "c:/users/mateu/documentos unicamp/2022-2/ea773/lab4/bus_tristate/bus_tristate.bdf" { { 264 480 528 296 "inst3" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "decod_inst_trf:inst12\|decod_inst_signal_register:inst15\|inst9 decod_inst_trf:inst12\|inst24 " "Converted the fan-out from the tri-state buffer \"decod_inst_trf:inst12\|decod_inst_signal_register:inst15\|inst9\" to the node \"decod_inst_trf:inst12\|inst24\" into an OR gate" {  } { { "decod_inst_signal_register.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_signal_register.bdf" { { 240 752 800 272 "inst9" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1668777303908 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1668777303908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668777304408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777304408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668777304455 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668777304455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668777304455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668777304455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668777304470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:15:04 2022 " "Processing ended: Fri Nov 18 10:15:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668777304470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668777304470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668777304470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668777304470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668777305549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668777305549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:15:05 2022 " "Processing started: Fri Nov 18 10:15:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668777305549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668777305549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668777305549 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668777305674 ""}
{ "Info" "0" "" "Project  = cpu" {  } {  } 0 0 "Project  = cpu" 0 0 "Fitter" 0 0 1668777305674 ""}
{ "Info" "0" "" "Revision = cpu" {  } {  } 0 0 "Revision = cpu" 0 0 "Fitter" 0 0 1668777305674 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1668777305720 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"cpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668777305736 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668777305752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668777305752 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668777305799 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668777305814 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668777306127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668777306127 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668777306127 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668777306127 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668777306127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668777306127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668777306127 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668777306127 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "65 65 " "No exact pin location assignment(s) for 65 pins of 65 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 328 504 56 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMSEL " "Pin RAMSEL not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAMSEL } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 384 1520 1696 400 "RAMSEL" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMSEL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MR0W1 " "Pin MR0W1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MR0W1 } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 432 1520 1696 448 "MR0W1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MR0W1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Pin C not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 384 800 976 400 "C" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "V " "Pin V not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { V } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 408 800 976 424 "V" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { V } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { N } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 432 800 976 448 "N" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Z } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 456 800 976 472 "Z" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwram\[3\] " "Pin dwram\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dwram[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 376 1944 2120 392 "dwram" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dwram[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwram\[2\] " "Pin dwram\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dwram[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 376 1944 2120 392 "dwram" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dwram[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwram\[1\] " "Pin dwram\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dwram[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 376 1944 2120 392 "dwram" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dwram[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dwram\[0\] " "Pin dwram\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dwram[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 376 1944 2120 392 "dwram" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dwram[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 672 848 520 "HEX0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 672 848 520 "HEX0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 672 848 520 "HEX0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 672 848 520 "HEX0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 672 848 520 "HEX0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 672 848 520 "HEX0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 672 848 520 "HEX0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 672 848 504 "HEX1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 672 848 504 "HEX1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 672 848 504 "HEX1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 672 848 504 "HEX1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 672 848 504 "HEX1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 672 848 504 "HEX1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 672 848 504 "HEX1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 536 672 848 552 "HEX2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 536 672 848 552 "HEX2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 536 672 848 552 "HEX2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 536 672 848 552 "HEX2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 536 672 848 552 "HEX2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 536 672 848 552 "HEX2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 536 672 848 552 "HEX2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 520 672 848 536 "HEX3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 520 672 848 536 "HEX3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 520 672 848 536 "HEX3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 520 672 848 536 "HEX3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 520 672 848 536 "HEX3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 520 672 848 536 "HEX3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 520 672 848 536 "HEX3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Pin pc\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 256 512 688 272 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Pin pc\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 256 512 688 272 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Pin pc\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 256 512 688 272 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Pin pc\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 256 512 688 272 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Pin pc\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 256 512 688 272 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Pin pc\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 256 512 688 272 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Pin pc\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 256 512 688 272 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Pin pc\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 256 512 688 272 "pc" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 80 248 56 "KEY" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drom\[6\] " "Pin drom\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drom[6] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 720 888 56 "drom" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drom[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drom\[3\] " "Pin drom\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drom[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 720 888 56 "drom" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drom[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drom\[1\] " "Pin drom\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drom[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 720 888 56 "drom" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drom[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drom\[0\] " "Pin drom\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drom[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 720 888 56 "drom" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drom[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drom\[2\] " "Pin drom\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drom[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 720 888 56 "drom" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drom[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext\[3\] " "Pin ext\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ext[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 -112 56 504 "ext" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext\[2\] " "Pin ext\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ext[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 -112 56 504 "ext" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext\[1\] " "Pin ext\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ext[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 -112 56 504 "ext" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ext\[0\] " "Pin ext\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ext[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 488 -112 56 504 "ext" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drram\[2\] " "Pin drram\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drram[2] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 -112 56 520 "drram" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drram[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drram\[0\] " "Pin drram\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drram[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 -112 56 520 "drram" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drram[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drram\[1\] " "Pin drram\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drram[1] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 -112 56 520 "drram" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drram[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drram\[3\] " "Pin drram\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drram[3] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 504 -112 56 520 "drram" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drram[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drom\[7\] " "Pin drom\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drom[7] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 720 888 56 "drom" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drom[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 288 144 312 304 "RESET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drom\[4\] " "Pin drom\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drom[4] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 720 888 56 "drom" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drom[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drom\[5\] " "Pin drom\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { drom[5] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 720 888 56 "drom" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drom[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668777306174 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1668777306174 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1668777306252 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668777306252 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668777306252 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst15\|inst9~1\|combout " "Node \"inst12\|inst15\|inst9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777306267 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst15\|inst9~1\|datab " "Node \"inst12\|inst15\|inst9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777306267 ""} { "Warning" "WSTA_SCC_NODE" "inst10~0\|datac " "Node \"inst10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777306267 ""} { "Warning" "WSTA_SCC_NODE" "inst10~0\|combout " "Node \"inst10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777306267 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst15\|inst9~1\|datac " "Node \"inst12\|inst15\|inst9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777306267 ""}  } { { "decod_inst_signal_register.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_signal_register.bdf" { { 240 752 800 272 "inst9" "" } } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 264 1136 1200 312 "inst10" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1668777306267 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668777306267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\] (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node KEY\[0\] (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668777306267 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK " "Destination node CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 328 504 56 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668777306267 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668777306267 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 40 80 248 56 "KEY" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668777306267 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668777306314 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668777306314 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668777306314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668777306314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668777306314 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668777306314 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668777306314 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668777306314 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668777306314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1668777306314 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668777306314 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 17 47 0 " "Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 17 input, 47 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1668777306314 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1668777306314 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1668777306314 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668777306330 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668777306330 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668777306330 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668777306330 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668777306330 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668777306330 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668777306330 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668777306330 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1668777306330 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1668777306330 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668777306345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668777307049 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668777307127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668777307142 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668777307642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668777307642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668777307689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1668777308127 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668777308127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668777308299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1668777308299 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668777308299 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1668777308299 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668777308314 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "47 " "Found 47 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK 0 " "Pin \"CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMSEL 0 " "Pin \"RAMSEL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MR0W1 0 " "Pin \"MR0W1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C 0 " "Pin \"C\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "V 0 " "Pin \"V\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "N 0 " "Pin \"N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z 0 " "Pin \"Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dwram\[3\] 0 " "Pin \"dwram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dwram\[2\] 0 " "Pin \"dwram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dwram\[1\] 0 " "Pin \"dwram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dwram\[0\] 0 " "Pin \"dwram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668777308314 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1668777308314 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668777308392 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668777308408 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668777308486 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668777308611 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1668777308658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/output_files/cpu.fit.smsg " "Generated suppressed messages file C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/output_files/cpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668777308720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668777308845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:15:08 2022 " "Processing ended: Fri Nov 18 10:15:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668777308845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668777308845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668777308845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668777308845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668777309705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668777309705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:15:09 2022 " "Processing started: Fri Nov 18 10:15:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668777309705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668777309705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668777309705 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668777310392 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668777310408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668777310783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:15:10 2022 " "Processing ended: Fri Nov 18 10:15:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668777310783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668777310783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668777310783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668777310783 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668777311361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668777311845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668777311845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:15:11 2022 " "Processing started: Fri Nov 18 10:15:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668777311845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668777311845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu -c cpu " "Command: quartus_sta cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668777311845 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1668777311986 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668777312158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668777312174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1668777312174 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1668777312220 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu.sdc " "Synopsys Design Constraints File file not found: 'cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1668777312236 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1668777312236 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312236 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312236 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|inst15\|inst9~1\|combout " "Node \"inst12\|inst15\|inst9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777312236 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst15\|inst9~1\|datab " "Node \"inst12\|inst15\|inst9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777312236 ""} { "Warning" "WSTA_SCC_NODE" "inst10~0\|datad " "Node \"inst10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777312236 ""} { "Warning" "WSTA_SCC_NODE" "inst10~0\|combout " "Node \"inst10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777312236 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|inst15\|inst9~1\|dataa " "Node \"inst12\|inst15\|inst9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668777312236 ""}  } { { "decod_inst_signal_register.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/decod_inst_signal_register.bdf" { { 240 752 800 272 "inst9" "" } } } } { "cpu.bdf" "" { Schematic "C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/cpu.bdf" { { 264 1136 1200 312 "inst10" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1668777312236 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1668777312236 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1668777312252 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1668777312252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.029 " "Worst-case setup slack is -8.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.029      -167.923 KEY\[0\]  " "   -8.029      -167.923 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668777312252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 KEY\[0\]  " "    0.445         0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668777312252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668777312252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668777312252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -43.179 KEY\[0\]  " "   -1.631       -43.179 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668777312267 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1668777312283 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1668777312299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1668777312299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.334 " "Worst-case setup slack is -2.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334       -42.740 KEY\[0\]  " "   -2.334       -42.740 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668777312299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 KEY\[0\]  " "    0.215         0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668777312314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668777312314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1668777312314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -35.380 KEY\[0\]  " "   -1.380       -35.380 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1668777312314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1668777312314 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1668777312345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668777312377 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1668777312377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668777312424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:15:12 2022 " "Processing ended: Fri Nov 18 10:15:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668777312424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668777312424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668777312424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668777312424 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668777313283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668777313283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 10:15:13 2022 " "Processing started: Fri Nov 18 10:15:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668777313283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668777313283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668777313283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpu.vo C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/simulation/modelsim/ simulation " "Generated file cpu.vo in folder \"C:/Users/mateu/Documentos Unicamp/2022-2/EA773/Projeto/cpu/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1668777313611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668777313627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 10:15:13 2022 " "Processing ended: Fri Nov 18 10:15:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668777313627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668777313627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668777313627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668777313627 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 76 s " "Quartus II Full Compilation was successful. 0 errors, 76 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668777314220 ""}
