<!DOCTYPE html>
<html lang="en">
<head>
  <link href='//fonts.googleapis.com/css?family=Source+Sans+Pro:300,400,700,400italic' rel='stylesheet' type='text/css'>
  <link rel="stylesheet" type="text/css" href="http://blog.xivo.io/theme/css/style.min.css">
  <link rel="stylesheet" type="text/css" href="http://blog.xivo.io/theme/css/pygments.min.css">
  <link rel="stylesheet" type="text/css" href="http://blog.xivo.io/theme/css/font-awesome.min.css">
  <link href="http://blog.xivo.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="XiVO Blog Atom">
  <link rel="shortcut icon" href="/public/favicon.ico" type="image/x-icon">
  <link rel="icon" href="/public/favicon.ico" type="image/x-icon">

  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <meta name="robots" content="" />
  <meta name="author" content="XiVO developers" />
  <meta name="description" content="" />
<meta property="og:site_name" content="XiVO Blog"/>
<meta property="og:type" content="blog"/>
<meta property="og:title" content="XiVO Blog"/>
<meta property="og:description" content=""/>
<meta property="og:locale" content="en_US"/>
<meta property="og:url" content="http://blog.xivo.io"/>
<meta property="og:image" content="public/xivo-logo.png">
  <title>XiVO Blog</title>
</head>
<body>
  <aside>
    <div>
      <a href="http://blog.xivo.io">
        <img src="public/xivo-logo.png" alt="" title="">
      </a>
      <h1><a href="http://blog.xivo.io"></a></h1>
      <p></p>
      <nav>
        <ul class="list">
          <li><a href="http://xivo.io" target="_blank">XiVO.io</a></li>
          <li><a href="http://documentation.xivo.io" target="_blank">Documentation</a></li>
        </ul>
      </nav>
      <ul class="social">
        <li><a class="sc-twitter" href="http://twitter.com/xivodevteam" target="_blank"><i class="fa fa-twitter"></i></a></li>
        <li><a class="sc-github" href="http://github.com/xivo-pbx" target="_blank"><i class="fa fa-github"></i></a></li>
        <li><a class="sc-facebook" href="https://www.facebook.com/XiVO-86529730831" target="_blank"><i class="fa fa-facebook"></i></a></li>
      </ul>
    </div>
  </aside>
  <main>
    <nav>
      <a href="http://blog.xivo.io">Home</a>
      <a href="/categories.html">Categories</a>
      <a href="/archives.html">Archives</a>
      <a href="http://blog.xivo.io/feeds/all.atom.xml">Atom</a>
    </nav>

<article>
  <header>
    <h2><a href="http://blog.xivo.io/giving-more-tools-hints-and-urls-to-the-community.html#giving-more-tools-hints-and-urls-to-the-community">Giving more tools, hints and URLs to the community</a></h2>
    <p>
      Posted on Wed 04 August 2010 in <a href="http://blog.xivo.io/category/hardware.html">Hardware</a>
    </p>
  </header>
  <div>
      <p>In the world of the OpenHardware projects, we do aim at giving to the
community more hints about prototyping hardware, understanding (also
reversing) existing hardware, hacking (in the sense of modifying and
adding more unexpected features) equipments, reusing "old" hardware and
sharing production and lab facilities. The last years had seen a number
of blogs and URLs in this field such as:</p>
<ul>
<li><strong><a href="http://www.bunniestudios.com/blog/">Name that ware</a></strong>: The famous
    blog from BunnyStudios that post regularly a pictures of a PCB where
    you should discover the name of the original electronic
    products behind. Bunny is also the hardware developper behind
    the Chumby.</li>
<li><strong><a href="http://www.adafruit.com/">AdaFruit</a></strong>: A blog/portal dedicated to
    making some hardware devices (usually micro-controllers) and <a href="http://www.adafruit.com/index.php?main_page=tutorials">a load
    of tutorials</a></li>
<li><strong><a href="http://www.sump.org/projects/">Sump</a></strong> from Michael Poppitz who
    developed the hardware for the famous OpenBench LogicSniffer based
    on a FPGA that allows a very flexible LogicAnalyzer w/ up to
    32channels (16 on a H10-2.54mm header and 16 on-pcb) and 200MHz
    frequence sampling</li>
<li><strong><a href="http://dangerousprototypes.com/">DangerousPrototypes</a></strong>: A portal
    that proposes a new OpenHardware project everymonth and distributes
    numerous prototyping hardware and tools including some hints to
    <a href="http://thinkl33t.co.uk/?p=316">make your own laser-cut case</a> for
    your OpenBench logic analyzer or PirateBus analyzer.</li>
<li><strong><a href="http://hackmii.com/">Hackmii</a></strong>: A hardware hacking blog
    dedicated mostly to the Wii hacking but with a lots of tutorials and
    hardware exploits and a link with forum that somehow more difficult
    to find.</li>
</ul>
</p>
  </div>
  <hr />
</article>
<article>
  <header>
    <h2><a href="http://blog.xivo.io/prototype-description-of-the-functionnal-buses.html#prototype-description-of-the-functionnal-buses">[Prototype] Description of the functionnal buses</a></h2>
    <p>
      Posted on Tue 03 August 2010 in <a href="http://blog.xivo.io/category/hardware.html">Hardware</a>
    </p>
  </header>
  <div>
      <p>As this OpenHardware project moves forward, we are now approaching a
<strong>complete prototyping</strong> of our functionnal blocks and
telecommunications interfaces control from the Linux kernel. The main
functionnal blocks to be tested and validated are in our architecture
based on the following buses:</p>
<ul>
<li><strong>SPI (Serial Peripheral Interface)</strong> bus between the CPU and the
    FXO/FXS chip</li>
<li><strong>LEB (Local Expansion Bus)</strong> between the CPU and the ISDN chip</li>
<li><strong>TDM (Time Division Multiplexing)</strong> connecting the CPU, ISDN and
    FXO/FXS chip together to transmit the digial streams of voice
    channels</li>
<li><strong>GPIO (General Purpose Input Output)</strong> for the RST (Reset) signals
    and IRQ (Interrupts) signals</li>
<li><strong>CLK (Clock)</strong> signals architecture to be sent to the different
    chips</li>
</ul>
<p><strong>Below is a picture of our prototype boards</strong> connected together to
demonstrate the functionnalities of each blocks for our software
development on the Linux kernel modules:</p>
<p><img alt="XiVO IPBX Prototype
WishBoard-108" src="/public/.20100802_002_m.jpg" title="XiVO IPBX Prototype WishBoard-108, aoÃ»t 2010" /></p>
<p>We have been using the large prototyping breaboard from Wisher (at
farnell.com on:
<a href="http://fr.farnell.com/jsp/search/productdetail.jsp?SKU=1472854">http://fr.farnell.com/jsp/search/productdetail.jsp?SKU=1472854</a>) that
is great to split different wires connectivity on the breadboard.</p>
<p>In the next posts, we will describe the results and work done on each
buses to achieve the first global tests for voice channel routing with
our XiVO IPBX OpenHardware.</p>
</p>
  </div>
  <hr />
</article>
<article>
  <header>
    <h2><a href="http://blog.xivo.io/the-first-openhardwaresummit-and-more-openhardware-movements.html#the-first-openhardwaresummit-and-more-openhardware-movements">The first OpenHardwareSummit and more OpenHardware movements</a></h2>
    <p>
      Posted on Tue 20 July 2010 in <a href="http://blog.xivo.io/category/hardware.html">Hardware</a>
    </p>
  </header>
  <div>
      <p>We see currently a great energy and interest for the <strong>OpenHardware
movement</strong> with different groups or consortiums aiming at creating a
common energy in this. The OHANDA Trademark is definitely a great
baseline for the upcoming OpenHardware project to have a legal umbrella
and present their project files in a central repository where the
users/customers of the OHANDA trademark-ed products will be able to find
the documents/files need to understand/modify/improve within the respect
of this trademark.</p>
<p>This week, 2 more news came out in the OpenHardware movement with:</p>
<ul>
<li>A common definition of the OpenHardware 0.3. ^[<span
    id="rev-pnote-26-1"><a href="#pnote-26-1">1</a></span>]^. The definition is
    derived from the Open Source Definition, which was created by Bruce
    Perens and the Debian developers as the Debian Free Software
    Guidelines</li>
</ul>
<!-- -->

<ul>
<li>The announcement of the OpenHardwareSummit ^[<span
    id="rev-pnote-26-2"><a href="#pnote-26-2">2</a></span>]^ to be held the
    September23rd in NYC, US. This event will be supported by Chris
    Anderson (Wired), Mako Hill (OLPC, Wikipedia), Becky Stern (Make),
    Jon Philips (Qi), Shigeru Kobayashi (Gainer), Thinh Nguyen and John
    Wilbanks (CC) and the sponsor of the event (littleBits, Eyebeam).
    Also the people from Creative Commons will be there and that is a
    great news as different people in the OpenHardware community had
    decided to use the CC licence to release the schematics and gerber
    files of their PCBs.</li>
</ul>
<p>During this event, we will do a presentation of the OHANDA Trademark and
the projects currently under this trademark as we will talk during the
event.</p>
<div class="footnotes">

#### Notes

\[<span id="pnote-26-1">[1](#rev-pnote-26-1)</span>\]
http://freedomdefined.org/OSHW

\[<span id="pnote-26-2">[2](#rev-pnote-26-2)</span>\]
http://www.openhardwaresummit.org

</div>

</p>
  </div>
  <hr />
</article>
<article>
  <header>
    <h2><a href="http://blog.xivo.io/using-a-logicanalyzer-to-prototypemonitor-the-data-buses-example-of-the-local-expansion-bus-between-the-cpu-and-the-isdn-interface.html#using-a-logicanalyzer-to-prototypemonitor-the-data-buses-example-of-the-local-expansion-bus-between-the-cpu-and-the-isdn-interface">Using a LogicAnalyzer to prototype/monitor the data buses: example of the Local Expansion Bus between the CPU and the ISDN interface</a></h2>
    <p>
      Posted on Tue 22 June 2010 in <a href="http://blog.xivo.io/category/hardware.html">Hardware</a>
    </p>
  </header>
  <div>
      <p>In the process of developing an OpenHardware project, the prototyping
process is quite important and namely the validation of the data buses
exchanging telecommunications data (synchronization, reset, interrupts,
tx/rx data, signaling...) between the different interfaces and chips on
the hardware product.</p>
<p>At this step of, once the analog SP (Signal Processing) is validated,
one can test the data-buses using the so-called "LogicAnalyzer" that
will put the signal on the bus into readable binary data (from the TTL
levels triggered on edges or any other events on the trigger line
chosen).LogicAnalyzer can be quite expensive appliance (such as digital
scope or frequency analyzer) but nowadays affordable device exist also
allowing the hardware designer / tester to monitor the data on one bus.
Such kind of LogicAnalyzer are usually based on 3 parts:</p>
<ul>
<li>EZ-Hook type of connectors to probe the pins/headers on the
    prototype card or PCB (i.e. TP - TestPoint)</li>
<li>TTL-to-USB chip to transform the analog signal probed into binary
    signals</li>
<li>USB interface to connect the host-PC with the right analyzer
    software (usually unfortunately running for MS)</li>
</ul>
<p>Please find a list of USB Logic Analyzer available (some supported with
sigrok ^[<span id="rev-pnote-24-1"><a href="#pnote-24-1">1</a></span>]^</p>
<ul>
<li>USBee SX Test Pod Logic Analyzer ^[<span
    id="rev-pnote-24-2"><a href="#pnote-24-2">2</a></span>]^ (a HUGE sample buffer
    PC and USB based multifunction logic analyzer)</li>
<li>EE Electronics XLA ESLA100 (a cheap 8-channel logic analyzer)</li>
<li>ASIX Sigma (a 6 channel logic analyzer with sample rate support up
    to 200 MHz and with 256 Mbit on-board memory)</li>
<li>Openbench Logic Sniffer (a FPGA-based logic analyzer, supporting 32
    probes for probing up to 100MHz signals)</li>
<li>Braintechnology USB-LPS (a Cypress FX2 based logic analyzer and
    signal generator with up to 16 channels)</li>
<li>Buspirate ^[<span id="rev-pnote-24-3"><a href="#pnote-24-3">3</a></span>]^</li>
<li>Intronix Logicport LA1034 (a FPGA-based logic analyzer, capable of
    sampling data on 34 channels at up to 500MHz) ^[<span
    id="rev-pnote-24-4"><a href="#pnote-24-4">4</a></span>]^</li>
</ul>
<p>The one we are using for the prototyping of the XiVO OpenHardware IPBX
is a Saleae Logic Analyzer with the 1.0.21 software ^[<span
id="rev-pnote-24-5"><a href="#pnote-24-5">5</a></span>]^</p>
<p>Below are 2 snapshots of signals probed on the Local Expansion Bus
connecting the CPU with the ISDN chip:</p>
<ul>
<li>/CS: Chip Select signal (to indicate which chip on the LEB should
    be driven)</li>
<li>/RD: ReaD signal (from the CPU indicating that the data will be read
    from the ISDN chip registers)</li>
<li>/WR: WRite signal (from the CPU indicating that the data will be
    written into the ISDN chip registers)</li>
<li>ALE: Address LatchE to indicate which Address of Data to retrieve</li>
<li>D0: Bit 0 from the LEB data bus</li>
<li>D1: Bit 1 from the LEB data bus</li>
<li>D2: Bit 2 from the LEB data bus</li>
<li>A8: Address 8 (EX_ADDR<a href="8" title="8">8</a>) line on the CPU used to trigger
    the scope or the logic analyzer</li>
</ul>
<p>As one can see in the screenshot below, the A8 line is set on "0" + "1"
which means the triggering is done on upper edge from this signal.</p>
<p><img alt="LEB CPU ISDN LogicAnalyzer
traces" src="/public/.XiVO_IPBX_LEB_BUS_CPU_ISDN_Snapshot1_m.jpg" title="LEB CPU ISDN LogicAnalyzer traces, juin 2010" /></p>
<p>The view below is a zoomed view of the above screenshot with a focus on
the triggering on A8 line</p>
<p><img alt="LEB CPU ISDN LogicAnalyzer traces
zoom" src="/public/.XiVO_IPBX_LEB_BUS_CPU_ISDN_Snapshot2_m.jpg" title="LEB CPU ISDN LogicAnalyzer traces zoom, juin 2010" /></p>
<div class="footnotes">

#### Notes

\[<span id="pnote-24-1">[1](#rev-pnote-24-1)</span>\]
http://sigrok.org/wiki/Main\_Page

\[<span id="pnote-24-2">[2](#rev-pnote-24-2)</span>\] http://usbee.com

\[<span id="pnote-24-3">[3](#rev-pnote-24-3)</span>\]
http://dangerousprototypes.com/2009/11/03/bus-pirate-logic-analyzer-mode/

\[<span id="pnote-24-4">[4](#rev-pnote-24-4)</span>\]
http://www.pctestinstruments.com/

\[<span id="pnote-24-5">[5](#rev-pnote-24-5)</span>\]
http://www.saleae.com

</div>

</p>
  </div>
  <hr />
</article>
<article>
  <header>
    <h2><a href="http://blog.xivo.io/the-xivo-ipbx-openhardware-eco-system.html#the-xivo-ipbx-openhardware-eco-system">The XiVO IPBX OpenHardware eco-system</a></h2>
    <p>
      Posted on Thu 17 June 2010 in <a href="http://blog.xivo.io/category/hardware.html">Hardware</a>
    </p>
  </header>
  <div>
      <p>As we move forward on the validation of the different functionnal block
of the XiVO IPBX OpenHardware project, we can now describe more
precisely the different blocks and the eco-system of the project.</p>
<p>The functionnal blocks are numbered now as followed for the validation
and PCB Schematics :</p>
<div class="highlight"><pre>1-CPU
2-ISDN
3-FXO-FXS
4-UART
5-EEPROM
6-ETH
7-SD-USB
8-SATA
9-LEDS
10-DDR2
11-SPI-FLASH
12-CPU-JTAG
13-PWR
14-CLK
15-RST
</pre></div>


<p>We will then follow-up on the documentation of the project for the
validation and PCB Schematics with this numbering allowing
sub-documentation and discussion for each functionnal block.</p>
<p>Concerning the eco-system of the project, the figure below describes the
different steps to go to the production of the XiVO IPBX OpenHardware
product.</p>
<p><img alt="XiVO IPBX OpenHardware
EcoSystem" src="/public/.XiVO_IPBX_OpenHardware_EcoSystem_m.jpg" title="XiVO IPBX OpenHardware EcoSystem, juin 2010" /></p>
<p>The next posts will describe the validation of the communication between
the CPU<a href="1" title="1">1</a> and the ISDN<a href="2" title="2">2</a> and the FXO-FXS<a href="3" title="3">3</a>.</p>
</p>
  </div>
</article>

  <div class="pagination">
    <a class="btn" href="http://blog.xivo.io/index38.html">
      <i class="fa fa-angle-left"></i> Older Posts
    </a>
      <a class="btn float-right" href="http://blog.xivo.io/index36.html">
        Newer Posts <i class="fa fa-angle-right"></i>
      </a>
  </div>

    <footer>
<p>
  &copy; XiVO developers 2015 - This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Create Commons Attribution-ShareAlike 4.0 International License</a>
</p>
<p>Built using <a href="http://getpelican.com" target="_blank">Pelican</a> - <a href="https://github.com/alexandrevicenzi/flex" target="_blank">Flex</a> theme by <a href="http://alexandrevicenzi.com" target="_blank">Alexandre Vicenzi</a></p><p>
  <a rel="license"
     href="http://creativecommons.org/licenses/by-sa/4.0/"
     target="_blank">
    <img alt="Creative Commons License"
         title="Creative Commons License"
         style="border-width:0"
         src="https://i.creativecommons.org/l/by-sa/4.0/80x15.png"
         width="80"
         height="15"/>
  </a>
</p>    </footer>
  </main>
<script type="application/ld+json">
{
  "@context" : "http://schema.org",
  "@type" : "Blog",
  "name": " XiVO Blog ",
  "url" : "http://blog.xivo.io",
  "image": "public/xivo-logo.png",
  "description": ""
}
</script></body>
</html>