//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	coherenceKernel
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.global .align 1 .b8 $str[50] = {101, 32, 61, 32, 40, 37, 108, 102, 44, 32, 37, 108, 102, 44, 32, 37, 108, 102, 41, 10, 32, 116, 111, 108, 101, 114, 97, 110, 99, 101, 32, 61, 32, 37, 108, 102, 10, 114, 101, 117, 115, 108, 116, 32, 61, 32, 37, 108, 102, 0};

.visible .entry coherenceKernel(
	.param .u32 coherenceKernel_param_0,
	.param .u64 coherenceKernel_param_1,
	.param .u32 coherenceKernel_param_2,
	.param .u64 coherenceKernel_param_3,
	.param .u8 coherenceKernel_param_4,
	.param .f64 coherenceKernel_param_5
)
{
	.local .align 8 .b8 	__local_depot0[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<5>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<9>;
	.reg .f64 	%fd<18>;
	.reg .b64 	%rd<13>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.s8 	%rs1, [coherenceKernel_param_4];
	ld.param.u32 	%r3, [coherenceKernel_param_0];
	ld.param.u64 	%rd2, [coherenceKernel_param_1];
	ld.param.u32 	%r2, [coherenceKernel_param_2];
	ld.param.u64 	%rd3, [coherenceKernel_param_3];
	ld.param.f64 	%fd7, [coherenceKernel_param_5];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %tid.x;
	mad.lo.s32 	%r1, %r5, %r4, %r6;
	setp.ge.s32 	%p1, %r1, %r3;
	@%p1 bra 	$L__BB0_7;

	mul.lo.s32 	%r7, %r1, %r2;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.s32 	%rd5, %r7, 8;
	add.s64 	%rd1, %rd4, %rd5;
	ld.global.f64 	%fd1, [%rd1];
	setp.le.f64 	%p2, %fd1, %fd7;
	mov.f64 	%fd17, 0d0000000000000000;
	@%p2 bra 	$L__BB0_5;

	ld.global.f64 	%fd2, [%rd1+8];
	setp.eq.s16 	%p3, %rs1, 0;
	mov.f64 	%fd16, 0d0000000000000000;
	@%p3 bra 	$L__BB0_4;

	ld.global.f64 	%fd16, [%rd1+16];

$L__BB0_4:
	add.f64 	%fd10, %fd1, %fd2;
	add.f64 	%fd11, %fd10, %fd16;
	sub.f64 	%fd12, %fd1, %fd2;
	div.rn.f64 	%fd17, %fd12, %fd11;

$L__BB0_5:
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.s32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd17;
	setp.ne.s32 	%p4, %r1, 0;
	@%p4 bra 	$L__BB0_7;

	ld.global.f64 	%fd13, [%rd1];
	ld.global.f64 	%fd14, [%rd1+8];
	ld.global.f64 	%fd15, [%rd1+16];
	add.u64 	%rd9, %SP, 0;
	add.u64 	%rd10, %SPL, 0;
	st.local.f64 	[%rd10], %fd13;
	st.local.f64 	[%rd10+8], %fd14;
	st.local.f64 	[%rd10+16], %fd15;
	st.local.f64 	[%rd10+24], %fd7;
	st.local.f64 	[%rd10+32], %fd17;
	mov.u64 	%rd11, $str;
	cvta.global.u64 	%rd12, %rd11;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd12;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd9;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32 	%r8, [retval0+0];
	} // callseq 0

$L__BB0_7:
	ret;

}

