/** LS1043aRdb.h
*  Header defining the LS1043aRdb constants (Base addresses, sizes, flags)
*
*  Copyright (c) 2015, Freescale Semiconductor, Inc. All rights reserved.
*
*  This program and the accompanying materials
*  are licensed and made available under the terms and conditions of the BSD License
*  which accompanies this distribution.  The full text of the license may be found at
*  http://opensource.org/licenses/bsd-license.php
*
*  THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
*  WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
*
**/

#ifndef __LS1043aRDB_PLATFORM_H__
#define __LS1043aRDB_PLATFORM_H__

#include "Common.h"


// DDR attributes
#define DDR_ATTRIBUTES_CACHED                ARM_MEMORY_REGION_ATTRIBUTE_WRITE_BACK
#define DDR_ATTRIBUTES_UNCACHED              ARM_MEMORY_REGION_ATTRIBUTE_UNCACHED_UNBUFFERED

#define CONFIG_SYS_CACHELINE_SIZE	32

#define CONFIG_SECURE_BOOTROM_BASE_ADDR		0x00000000
#define CONFIG_SECURE_BOOTROM_SIZE		0x00100000 /* 1MB */
#define CONFIG_EXT_BOOTROM_BASE_ADDR		0x00100000
#define CONFIG_EXT_BOOTROM_SIZE			0x00F00000 /* 15MB */
#define CONFIG_CCSR_BASE_ADDR			0x01000000
#define CONFIG_CCSR_SIZE			0x0F000000 /* 240MB */
	#define CONFIG_SYS_IMMR			0x01000000
	#define CONFIG_SYS_FSL_DDR_ADDR		0x01080000
	#define CONFIG_SYS_FSL_DSPI_ADDR	0x02100000
	#define SDXC_BASE_ADDR			0x01560000
	#define CONFIG_SYS_CCI400_ADDR		(CONFIG_SYS_IMMR + 0x00180000)
	#define CONFIG_SYS_TZASC380_ADDR	(CONFIG_SYS_IMMR + 0x00500000)
	#define CONFIG_SYS_FSL_CSU_ADDR		(CONFIG_SYS_IMMR + 0x00510000)
	#define GUTS_ADDR			(CONFIG_SYS_IMMR + 0x00ee0000)
	#define CONFIG_SYS_FSL_CLK_ADDR		(CONFIG_SYS_IMMR + 0x00ee1000)
	#define FMAN_ADDR			(CONFIG_SYS_IMMR + 0x00a00000)
	#define BMAN_ADDR        		(CONFIG_SYS_IMMR + 0x00890000)
	#define QMAN_ADDR        		(CONFIG_SYS_IMMR + 0x00880000)
	#define GIC_BASE_ADDR			0x01402000
	#define GIC_SIZE			0x1000
	#define GICDIST_BASE_ADDR		0x01401000
	#define GICDIST_SIZE			0x1000
	#define DUART1_BASE_ADDR		0x21C0000
	#define DUART1_SIZE			0x1000
	#define DUART2_BASE_ADDR		0x21D0000
	#define DUART2_SIZE			0x1000
	#define WDOG1_BASE_ADDR			0x02AD0000
	#define WDOG2_BASE_ADDR			0x02AE0000
	#define WDOG3_BASE_ADDR			0x02A70000
	#define WDOG4_BASE_ADDR			0x02A80000
	#define WDOG5_BASE_ADDR			0x02A90000
	#define WDOG_SIZE			0x1000
		#define WDOG_WCR_OFFSET		0
		#define WDOG_WSR_OFFSET		2
		#define WDOG_WRSR_OFFSET	4
		#define WDOG_WICR_OFFSET	6
		#define WDOG_WCR_WT		(0xFF << 8)
		#define WDOG_WCR_WDE		(1 << 2)
		#define WDOG_SERVICE_SEQ1	0x5555
		#define WDOG_SERVICE_SEQ2	0xAAAA
	#define WDOG_WCR_WDZST	0x1
	#define WDOG_WCR_WRE (1 << 3)  /* -> WDOG Reset Enable */

	#define I2C0_BASE_ADDRESS		0x02180000
	#define I2C1_BASE_ADDRESS		0x02190000
	#define I2C2_BASE_ADDRESS		0x021A0000
	#define I2C3_BASE_ADDRESS		0x02183000
	#define I2C_SIZE			0x10000
	#define DSPI_MEMORY_SIZE		0x10000
	#define DDRC_MEMORY_SIZE		0x10000
	#define SDXC_MEMORY_SIZE		0x10000
	#define CONFIG_SYS_FSL_TIMER_ADDR	0x02b00000
	#define IFC_REG_BASE_ADDR          0x1530000
	#define IFC_REG_SIZE               0x0003000
	#define SCFG_BASE_ADDR             0x1570000
	#define SCFG_SIZE                  0x0010000
	#define QSPI_BASE_ADDR             0x1550000

/* SMMU Defintions */
#define SMMU_BASE_ADDR		0x09000000
#define SMMU_REG_SCR0		(SMMU_BASE_ADDR + 0x0)
#define SMMU_REG_SACR		(SMMU_BASE_ADDR + 0x10)
#define SMMU_REG_IDR1		(SMMU_BASE_ADDR + 0x24)
#define SMMU_REG_NSCR0		(SMMU_BASE_ADDR + 0x400)
#define SMMU_REG_NSACR		(SMMU_BASE_ADDR + 0x410)

#define SCR0_USFCFG_MASK		0x00000400
#define SCR0_CLIENTPD_MASK		0x00000001
#define SACR_PAGESIZE_MASK		0x00010000
#define IDR1_PAGESIZE_MASK		0x80000000

#define CONFIG_OCRAM1_BASE_ADDR			0x10000000
#define CONFIG_OCRAM1_SIZE			0x00010000 /* 64KB */
#define CONFIG_OCRAM2_BASE_ADDR			0x10010000
#define CONFIG_OCRAM2_SIZE			0x00010000 /* 64KB */
#define CONFIG_STM_BASE_ADDR			0x12000000
#define CONFIG_STM_SIZE				0x01000000 /* 16MB */
#define CONFIG_DCSR_BASE_ADDR			0x20000000
#define CONFIG_DCSR_SIZE			0x04000000 /* 64MB */
#define QSPI_REGION_BASE_ADDR			0x40000000
#define QSPI_REGION_BASE_SIZE			0x20000000 /* 512MB */
#define CONFIG_IFC_REGION1_BASE_ADDR		0x60000000
#define CONFIG_IFC_REGION1_BASE_SIZE		0x20000000 /* 512MB */
#define CONFIG_DRAM1_BASE_ADDR			0x0080000000
#define CONFIG_DRAM1_SIZE			0x0080000000 /* 2GB */
#define CONFIG_QMAN_SWP_BASE_ADDR		0x0500000000
#define CONFIG_QMAN_SWP_SIZE			SIZE_128MB	/* 128MB */
#define CONFIG_BMAN_SWP_BASE_ADDR		0x0508000000
#define CONFIG_BMAN_SWP_SIZE			SIZE_128MB	/* 128MB */
#define CONFIG_IFC_REGION2_BASE_ADDR		0x0620000000
#define CONFIG_IFC_REGION2_BASE_SIZE		0x00E0000000 /* 3.5GB */
#define CONFIG_DRAM2_BASE_ADDR			0x0880000000
#define CONFIG_DRAM2_SIZE			0x0780000000 /* 30GB */
#define CONFIG_SYS_SERDES_ADDR			(CONFIG_SYS_IMMR + 0xEA0000)
#define CONFIG_SYS_SRDS_1
#define CONFIG_PCI_EXP1_BASE_ADDR		0x4000000000
#define CONFIG_PCI_EXP1_BASE_SIZE		0x800000000 /* 32GB */
#define CONFIG_PCI_EXP2_BASE_ADDR		0x4800000000
#define CONFIG_PCI_EXP2_BASE_SIZE		0x800000000 /* 32GB */
#define CONFIG_PCI_EXP3_BASE_ADDR		0x5000000000
#define CONFIG_PCI_EXP3_BASE_SIZE		0x800000000 /* 32GB */
#define CONFIG_DRAM3_BASE_ADDR			0x8800000000
#define CONFIG_DRAM3_SIZE			0x7800000000 /* 480GB */

/*
 * CPLD
 */
#define CONFIG_CPLD_BASE		0x7fb00000

/*
 * Global defines
 */
#define CONFIG_LS1043A
#define CONFIG_SYS_FSL_SDXC_USE_PIO
#define CONFIG_RDB

#define NOR_BOOT	0x0
#define NAND_BOOT	0x1
#define SD_BOOT	0x2
#define QSPI_BOOT	0x3

/* PCI controllers addresses */
#define CONFIG_SYS_PCIE1_PHYS_BASE              0x4000000000ULL
#define CONFIG_SYS_PCIE2_PHYS_BASE              0x4800000000ULL
#define CONFIG_SYS_PCIE3_PHYS_BASE              0x5000000000ULL

#define CONFIG_SYS_PCIE1_PHYS_ADDR              0x4000000000ULL
#define CONFIG_SYS_PCIE2_PHYS_ADDR              0x4800000000ULL
#define CONFIG_SYS_PCIE3_PHYS_ADDR              0x5000000000ULL

#define CONFIG_SYS_PCIE1_ADDR                  0x03400000
#define CONFIG_SYS_PCIE2_ADDR                  0x03500000
#define CONFIG_SYS_PCIE3_ADDR                  0x03600000

/* PCIe */
#define CONFIG_LS_PCI              /* Enable PCI/PCIE */
#define CONFIG_LS_PCIE1            /* PCIE controler 1 */
#define CONFIG_LS_PCIE2            /* PCIE controler 2 */
#define CONFIG_LS_PCIE3            /* PCIE controler 2 */
#define CONFIG_LS_PCIE_LAYERSCAPE  /* Use common FSL Layerscape PCIe code */

#define CONFIG_SYS_LS_PCI_64BIT

#define CONFIG_SYS_LS_PCIE_CFG0_PHYS_OFF   0x00000000
#define CONFIG_SYS_LS_PCIE_CFG0_SIZE       0x00001000      /* 4k */
#define CONFIG_SYS_LS_PCIE_CFG1_PHYS_OFF   0x00001000
#define CONFIG_SYS_LS_PCIE_CFG1_SIZE       0x00001000      /* 4k */

#define CONFIG_SYS_LS_PCIE_IO_BUS          0x00000000
#define CONFIG_SYS_LS_PCIE_IO_PHYS_OFF     0x00010000
#define CONFIG_SYS_LS_PCIE_IO_SIZE         0x00010000      /* 64k */

#define CONFIG_SYS_LS_PCIE_MEM_BUS         0x30000000
#define CONFIG_SYS_LS_PCIE_MEM_PHYS_OFF    0x30000000
#define CONFIG_SYS_LS_PCIE_MEM_SIZE        0x08000000      /* 128 MB */

#ifdef CONFIG_LS_PCI
#define CONFIG_NET_MULTI
#define CONFIG_LS_PCI_PNP
#define CONFIG_E1000
#define CONFIG_LS_PCI_SCAN_SHOW
#define CONFIG_CMD_LS_PCI
#define CONFIG_CMD_NET
#endif

#define DPAA1_FMAN_MDIO1_ADDR	        0x01AFC000
#define DPAA1_FMAN_MDIO2_ADDR	        0x01AFD000
/*
 * RPCM block
 */
#define RESET_BASE_ADDR		0x1EE0000
#define RESET_SIZE              0x1000
#define	RST_CONTROL_REG_OFFSET	0xB0
/* Hardware reset request. External hardware may then
 * decide to issue the desired reset signal (PORESET_B or HRESET_B)
 * to the device.
 */
#define RESET_REQ_MASK		0x02

#endif
