@W: BN132 :"/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/hdl/OLED_interface.v":163:4:163:9|Removing sequential instance g_OLED_interface.s_DATA[40] because it is equivalent to instance g_OLED_interface.s_DATA[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/hdl/OLED_interface.v":163:4:163:9|Removing sequential instance g_OLED_interface.s_DATA[28] because it is equivalent to instance g_OLED_interface.s_DATA[26]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/hdl/OLED_interface.v":163:4:163:9|Removing sequential instance g_OLED_interface.s_DATA[26] because it is equivalent to instance g_OLED_interface.s_DATA[24]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/hdl/OLED_interface.v":163:4:163:9|Removing sequential instance g_OLED_interface.o_PMODEN because it is equivalent to instance g_OLED_interface.o_VCCEN. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/hdl/OLED_interface.v":163:4:163:9|Removing sequential instance g_OLED_interface.s_DATA[45:43] because it is equivalent to instance g_OLED_interface.s_DATA[37:35]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT530 :"/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/hdl/Nbit_MOSI_SPI_Buffer.v":29:4:29:9|Found inferred clock clock_divider_20s|N_2_inferred_clock which controls 941 sequential elements including g_OLED_interface.g_Nbit_MOSI_SPI_Buffer_Combined.g_Nbit_MOSI_SPI_Buffer.s_N_transmit_reg[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MF511 |Found issues with constraints. Please check constraint checker report "/home/ombhilare999/omkar/UofT/summer/summer-ta/ECE532/git_repo/MPFS-Disco-Kit/MPFS_interfaces/oled_try2/synthesis/OLED_interface_synth_cck.rpt" .
