# Output products list for <ddr_controller_bank1>
_xmsgs/pn_parser.xmsgs
ddr_controller_bank1/docs/ug388.pdf
ddr_controller_bank1/docs/ug416.pdf
ddr_controller_bank1/example_design/datasheet.txt
ddr_controller_bank1/example_design/mig.prj
ddr_controller_bank1/example_design/par/create_ise.sh
ddr_controller_bank1/example_design/par/example_top.cdc
ddr_controller_bank1/example_design/par/example_top.ucf
ddr_controller_bank1/example_design/par/icon_coregen.xco
ddr_controller_bank1/example_design/par/ila_coregen.xco
ddr_controller_bank1/example_design/par/ise_flow.sh
ddr_controller_bank1/example_design/par/ise_run.txt
ddr_controller_bank1/example_design/par/makeproj.sh
ddr_controller_bank1/example_design/par/mem_interface_top.ut
ddr_controller_bank1/example_design/par/readme.txt
ddr_controller_bank1/example_design/par/rem_files.sh
ddr_controller_bank1/example_design/par/set_ise_prop.tcl
ddr_controller_bank1/example_design/par/vio_coregen.xco
ddr_controller_bank1/example_design/rtl/example_top.vhd
ddr_controller_bank1/example_design/rtl/iodrp_controller.vhd
ddr_controller_bank1/example_design/rtl/iodrp_mcb_controller.vhd
ddr_controller_bank1/example_design/rtl/mcb_raw_wrapper.vhd
ddr_controller_bank1/example_design/rtl/mcb_soft_calibration.vhd
ddr_controller_bank1/example_design/rtl/mcb_soft_calibration_top.vhd
ddr_controller_bank1/example_design/rtl/memc1_infrastructure.vhd
ddr_controller_bank1/example_design/rtl/memc1_tb_top.vhd
ddr_controller_bank1/example_design/rtl/memc1_wrapper.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/afifo.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/cmd_gen.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/cmd_prbs_gen.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/data_prbs_gen.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/init_mem_pattern_ctr.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/mcb_flow_control.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/mcb_traffic_gen.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/rd_data_gen.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/read_data_path.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/read_posted_fifo.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/sp6_data_gen.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/tg_status.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/v6_data_gen.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/wr_data_gen.vhd
ddr_controller_bank1/example_design/rtl/traffic_gen/write_data_path.vhd
ddr_controller_bank1/example_design/sim/functional/ddr3_model_c1.v
ddr_controller_bank1/example_design/sim/functional/ddr3_model_parameters_c1.vh
ddr_controller_bank1/example_design/sim/functional/ddr_controller_bank1.prj
ddr_controller_bank1/example_design/sim/functional/isim.sh
ddr_controller_bank1/example_design/sim/functional/isim.tcl
ddr_controller_bank1/example_design/sim/functional/readme.txt
ddr_controller_bank1/example_design/sim/functional/sim.do
ddr_controller_bank1/example_design/sim/functional/sim_tb_top.vhd
ddr_controller_bank1/example_design/sim/functional/timing_sim.sh
ddr_controller_bank1/example_design/synth/example_top.lso
ddr_controller_bank1/example_design/synth/example_top.prj
ddr_controller_bank1/example_design/synth/mem_interface_top_synp.sdc
ddr_controller_bank1/example_design/synth/script_synp.tcl
ddr_controller_bank1/user_design/datasheet.txt
ddr_controller_bank1/user_design/mig.prj
ddr_controller_bank1/user_design/par/create_ise.sh
ddr_controller_bank1/user_design/par/ddr_controller_bank1.cdc
ddr_controller_bank1/user_design/par/ddr_controller_bank1.ucf
ddr_controller_bank1/user_design/par/icon_coregen.xco
ddr_controller_bank1/user_design/par/ila_coregen.xco
ddr_controller_bank1/user_design/par/ise_flow.sh
ddr_controller_bank1/user_design/par/ise_run.txt
ddr_controller_bank1/user_design/par/makeproj.sh
ddr_controller_bank1/user_design/par/mem_interface_top.ut
ddr_controller_bank1/user_design/par/readme.txt
ddr_controller_bank1/user_design/par/rem_files.sh
ddr_controller_bank1/user_design/par/set_ise_prop.tcl
ddr_controller_bank1/user_design/par/vio_coregen.xco
ddr_controller_bank1/user_design/rtl/ddr_controller_bank1.vhd
ddr_controller_bank1/user_design/rtl/iodrp_controller.vhd
ddr_controller_bank1/user_design/rtl/iodrp_mcb_controller.vhd
ddr_controller_bank1/user_design/rtl/mcb_raw_wrapper.vhd
ddr_controller_bank1/user_design/rtl/mcb_soft_calibration.vhd
ddr_controller_bank1/user_design/rtl/mcb_soft_calibration_top.vhd
ddr_controller_bank1/user_design/rtl/memc1_infrastructure.vhd
ddr_controller_bank1/user_design/rtl/memc1_wrapper.vhd
ddr_controller_bank1/user_design/sim/afifo.vhd
ddr_controller_bank1/user_design/sim/cmd_gen.vhd
ddr_controller_bank1/user_design/sim/cmd_prbs_gen.vhd
ddr_controller_bank1/user_design/sim/data_prbs_gen.vhd
ddr_controller_bank1/user_design/sim/ddr3_model_c1.v
ddr_controller_bank1/user_design/sim/ddr3_model_parameters_c1.vh
ddr_controller_bank1/user_design/sim/ddr_controller_bank1.prj
ddr_controller_bank1/user_design/sim/init_mem_pattern_ctr.vhd
ddr_controller_bank1/user_design/sim/isim.sh
ddr_controller_bank1/user_design/sim/isim.tcl
ddr_controller_bank1/user_design/sim/mcb_flow_control.vhd
ddr_controller_bank1/user_design/sim/mcb_traffic_gen.vhd
ddr_controller_bank1/user_design/sim/memc1_tb_top.vhd
ddr_controller_bank1/user_design/sim/rd_data_gen.vhd
ddr_controller_bank1/user_design/sim/read_data_path.vhd
ddr_controller_bank1/user_design/sim/read_posted_fifo.vhd
ddr_controller_bank1/user_design/sim/readme.txt
ddr_controller_bank1/user_design/sim/sim.do
ddr_controller_bank1/user_design/sim/sim_tb_top.vhd
ddr_controller_bank1/user_design/sim/sp6_data_gen.vhd
ddr_controller_bank1/user_design/sim/tg_status.vhd
ddr_controller_bank1/user_design/sim/v6_data_gen.vhd
ddr_controller_bank1/user_design/sim/wr_data_gen.vhd
ddr_controller_bank1/user_design/sim/write_data_path.vhd
ddr_controller_bank1/user_design/synth/ddr_controller_bank1.lso
ddr_controller_bank1/user_design/synth/ddr_controller_bank1.prj
ddr_controller_bank1/user_design/synth/mem_interface_top_synp.sdc
ddr_controller_bank1/user_design/synth/script_synp.tcl
ddr_controller_bank1.gise
ddr_controller_bank1.vho
ddr_controller_bank1.xco
ddr_controller_bank1.xise
ddr_controller_bank1_flist.txt
ddr_controller_bank1_readme.txt
ddr_controller_bank1_xmdf.tcl
