PPA Report for pipelined_decoder.v (Module: pipelined_decoder)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 0
IO Count: 20
Cell Count: 44

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A
End-to-End Path Delay: 5.800 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
