

================================================================
== Vivado HLS Report for 'dct_2d'
================================================================
* Date:           Wed May 26 17:34:10 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dct.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.60|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1720|  1720|  1720|  1720|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_dct_1d2_fu_211  |dct_1d2  |   97|   97|   97|   97|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  792|  792|        99|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  792|  792|        99|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 4 5 6 }
  Pipeline-1: II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	2  / true
4 --> 
	7  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	6  / true
6 --> 
	4  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_4)
	10  / (tmp_4)
9 --> 
	8  / true
10 --> 
	13  / (exitcond_flatten1)
	11  / (!exitcond_flatten1)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: row_outbuf (4)  [1/1] 3.25ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf (5)  [1/1] 3.25ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf (6)  [1/1] 3.25ns  loc: dct.c:27
:2  %col_inbuf = alloca [64 x i16], align 2

ST_1: StgValue_17 (7)  [1/1] 1.77ns  loc: dct.c:32
:3  br label %1


 <State 2>: 5.17ns
ST_2: i (9)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: tmp (10)  [1/1] 3.10ns  loc: dct.c:32
:1  %tmp = icmp eq i4 %i, -8

ST_2: empty (11)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 (12)  [1/1] 2.62ns  loc: dct.c:32
:3  %i_4 = add i4 %i, 1

ST_2: StgValue_22 (13)  [1/1] 0.00ns  loc: dct.c:32
:4  br i1 %tmp, label %.preheader2.preheader.preheader, label %2

ST_2: StgValue_23 (16)  [2/2] 1.77ns  loc: dct.c:33
:1  call fastcc void @dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_2: StgValue_24 (19)  [1/1] 1.77ns
.preheader2.preheader.preheader:0  br label %.preheader2.preheader


 <State 3>: 0.00ns
ST_3: StgValue_25 (15)  [1/1] 0.00ns  loc: dct.c:32
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_3: StgValue_26 (16)  [1/2] 0.00ns  loc: dct.c:33
:1  call fastcc void @dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_3: StgValue_27 (17)  [1/1] 0.00ns  loc: dct.c:32
:2  br label %1


 <State 4>: 5.17ns
ST_4: indvar_flatten (21)  [1/1] 0.00ns
.preheader2.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader2 ], [ 0, %.preheader2.preheader.preheader ]

ST_4: j (22)  [1/1] 0.00ns  loc: dct.c:40
.preheader2.preheader:1  %j = phi i4 [ %tmp_3_mid2_v, %.preheader2 ], [ 0, %.preheader2.preheader.preheader ]

ST_4: i_1 (23)  [1/1] 0.00ns
.preheader2.preheader:2  %i_1 = phi i4 [ %i_6, %.preheader2 ], [ 0, %.preheader2.preheader.preheader ]

ST_4: exitcond_flatten (24)  [1/1] 2.91ns
.preheader2.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next (25)  [1/1] 2.75ns
.preheader2.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: StgValue_33 (26)  [1/1] 0.00ns
.preheader2.preheader:5  br i1 %exitcond_flatten, label %.preheader1.preheader, label %.preheader2

ST_4: j_2 (28)  [1/1] 2.62ns  loc: dct.c:37
.preheader2:0  %j_2 = add i4 %j, 1

ST_4: tmp_1 (31)  [1/1] 3.10ns  loc: dct.c:39
.preheader2:3  %tmp_1 = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 (32)  [1/1] 2.07ns  loc: dct.c:39
.preheader2:4  %i_1_mid2 = select i1 %tmp_1, i4 0, i4 %i_1

ST_4: tmp_3_mid2_v (33)  [1/1] 2.07ns  loc: dct.c:40
.preheader2:5  %tmp_3_mid2_v = select i1 %tmp_1, i4 %j_2, i4 %j


 <State 5>: 6.01ns
ST_5: tmp_3_mid2_cast (34)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:6  %tmp_3_mid2_cast = zext i4 %tmp_3_mid2_v to i8

ST_5: tmp_8 (41)  [1/1] 0.00ns  loc: dct.c:39
.preheader2:13  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_5: tmp_9_cast (42)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:14  %tmp_9_cast = zext i7 %tmp_8 to i8

ST_5: tmp_3 (43)  [1/1] 2.75ns  loc: dct.c:40
.preheader2:15  %tmp_3 = add i8 %tmp_3_mid2_cast, %tmp_9_cast

ST_5: tmp_11_cast (44)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:16  %tmp_11_cast = zext i8 %tmp_3 to i64

ST_5: row_outbuf_addr (45)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:17  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_11_cast

ST_5: row_outbuf_load (49)  [2/2] 3.25ns  loc: dct.c:40
.preheader2:21  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: i_6 (52)  [1/1] 2.62ns  loc: dct.c:39
.preheader2:24  %i_6 = add i4 %i_1_mid2, 1


 <State 6>: 6.51ns
ST_6: StgValue_46 (29)  [1/1] 0.00ns
.preheader2:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop)

ST_6: empty_5 (30)  [1/1] 0.00ns
.preheader2:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_6: tmp_2 (35)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:7  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_3_mid2_v, i3 0)

ST_6: tmp_3_cast (36)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:8  %tmp_3_cast = zext i7 %tmp_2 to i8

ST_6: StgValue_50 (37)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

ST_6: tmp_6 (38)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:10  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

ST_6: StgValue_52 (39)  [1/1] 0.00ns  loc: dct.c:41
.preheader2:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: tmp_7_cast (40)  [1/1] 0.00ns  loc: dct.c:39
.preheader2:12  %tmp_7_cast = zext i4 %i_1_mid2 to i8

ST_6: tmp_5 (46)  [1/1] 2.75ns  loc: dct.c:40
.preheader2:18  %tmp_5 = add i8 %tmp_7_cast, %tmp_3_cast

ST_6: tmp_13_cast (47)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:19  %tmp_13_cast = zext i8 %tmp_5 to i64

ST_6: col_inbuf_addr (48)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:20  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_13_cast

ST_6: row_outbuf_load (49)  [1/2] 3.25ns  loc: dct.c:40
.preheader2:21  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_6: StgValue_58 (50)  [1/1] 3.25ns  loc: dct.c:40
.preheader2:22  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

ST_6: empty_6 (51)  [1/1] 0.00ns  loc: dct.c:40
.preheader2:23  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_6)

ST_6: StgValue_60 (53)  [1/1] 0.00ns
.preheader2:25  br label %.preheader2.preheader


 <State 7>: 1.77ns
ST_7: StgValue_61 (55)  [1/1] 1.77ns  loc: dct.c:43
.preheader1.preheader:0  br label %.preheader1


 <State 8>: 5.17ns
ST_8: i_2 (57)  [1/1] 0.00ns
.preheader1:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader1.preheader ]

ST_8: tmp_4 (58)  [1/1] 3.10ns  loc: dct.c:43
.preheader1:1  %tmp_4 = icmp eq i4 %i_2, -8

ST_8: empty_7 (59)  [1/1] 0.00ns
.preheader1:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_8: i_5 (60)  [1/1] 2.62ns  loc: dct.c:43
.preheader1:3  %i_5 = add i4 %i_2, 1

ST_8: StgValue_66 (61)  [1/1] 0.00ns  loc: dct.c:43
.preheader1:4  br i1 %tmp_4, label %.preheader.preheader.preheader, label %3

ST_8: StgValue_67 (64)  [2/2] 1.77ns  loc: dct.c:44
:1  call fastcc void @dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_8: StgValue_68 (67)  [1/1] 1.77ns
.preheader.preheader.preheader:0  br label %.preheader.preheader


 <State 9>: 0.00ns
ST_9: StgValue_69 (63)  [1/1] 0.00ns  loc: dct.c:43
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

ST_9: StgValue_70 (64)  [1/2] 0.00ns  loc: dct.c:44
:1  call fastcc void @dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_9: StgValue_71 (65)  [1/1] 0.00ns  loc: dct.c:43
:2  br label %.preheader1


 <State 10>: 5.17ns
ST_10: indvar_flatten1 (69)  [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten1 = phi i7 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_10: j_1 (70)  [1/1] 0.00ns  loc: dct.c:51
.preheader.preheader:1  %j_1 = phi i4 [ %tmp_9_mid2_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_10: i_3 (71)  [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader.preheader.preheader ]

ST_10: exitcond_flatten1 (72)  [1/1] 2.91ns
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_10: indvar_flatten_next1 (73)  [1/1] 2.75ns
.preheader.preheader:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_10: StgValue_77 (74)  [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten1, label %4, label %.preheader

ST_10: j_3 (76)  [1/1] 2.62ns  loc: dct.c:48
.preheader:0  %j_3 = add i4 %j_1, 1

ST_10: tmp_7 (79)  [1/1] 3.10ns  loc: dct.c:50
.preheader:3  %tmp_7 = icmp eq i4 %i_3, -8

ST_10: i_3_mid2 (80)  [1/1] 2.07ns  loc: dct.c:50
.preheader:4  %i_3_mid2 = select i1 %tmp_7, i4 0, i4 %i_3

ST_10: tmp_9_mid2_v (81)  [1/1] 2.07ns  loc: dct.c:51
.preheader:5  %tmp_9_mid2_v = select i1 %tmp_7, i4 %j_3, i4 %j_1


 <State 11>: 6.01ns
ST_11: tmp_9_mid2_cast (82)  [1/1] 0.00ns  loc: dct.c:51
.preheader:6  %tmp_9_mid2_cast = zext i4 %tmp_9_mid2_v to i8

ST_11: tmp_11 (92)  [1/1] 0.00ns  loc: dct.c:50
.preheader:16  %tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_11: tmp_18_cast (93)  [1/1] 0.00ns  loc: dct.c:51
.preheader:17  %tmp_18_cast = zext i7 %tmp_11 to i8

ST_11: tmp_12 (94)  [1/1] 2.75ns  loc: dct.c:51
.preheader:18  %tmp_12 = add i8 %tmp_9_mid2_cast, %tmp_18_cast

ST_11: tmp_19_cast (95)  [1/1] 0.00ns  loc: dct.c:51
.preheader:19  %tmp_19_cast = zext i8 %tmp_12 to i64

ST_11: col_outbuf_addr (96)  [1/1] 0.00ns  loc: dct.c:51
.preheader:20  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_19_cast

ST_11: col_outbuf_load (97)  [2/2] 3.25ns  loc: dct.c:51
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_11: i_7 (100)  [1/1] 2.62ns  loc: dct.c:50
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 12>: 6.51ns
ST_12: StgValue_90 (77)  [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop)

ST_12: empty_8 (78)  [1/1] 0.00ns
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_12: tmp_9 (83)  [1/1] 0.00ns  loc: dct.c:51
.preheader:7  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_9_mid2_v, i3 0)

ST_12: tmp_15_cast (84)  [1/1] 0.00ns  loc: dct.c:51
.preheader:8  %tmp_15_cast = zext i7 %tmp_9 to i8

ST_12: StgValue_94 (85)  [1/1] 0.00ns  loc: dct.c:51
.preheader:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

ST_12: tmp_s (86)  [1/1] 0.00ns  loc: dct.c:51
.preheader:10  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)

ST_12: StgValue_96 (87)  [1/1] 0.00ns  loc: dct.c:52
.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_12: tmp_10_cast (88)  [1/1] 0.00ns  loc: dct.c:51
.preheader:12  %tmp_10_cast = zext i4 %i_3_mid2 to i8

ST_12: tmp_10 (89)  [1/1] 2.75ns  loc: dct.c:51
.preheader:13  %tmp_10 = add i8 %tmp_10_cast, %tmp_15_cast

ST_12: tmp_16_cast (90)  [1/1] 0.00ns  loc: dct.c:51
.preheader:14  %tmp_16_cast = zext i8 %tmp_10 to i64

ST_12: out_block_addr (91)  [1/1] 0.00ns  loc: dct.c:51
.preheader:15  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_16_cast

ST_12: col_outbuf_load (97)  [1/2] 3.25ns  loc: dct.c:51
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_12: StgValue_102 (98)  [1/1] 3.25ns  loc: dct.c:51
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_12: empty_9 (99)  [1/1] 0.00ns  loc: dct.c:51
.preheader:23  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_s)

ST_12: StgValue_104 (101)  [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 13>: 0.00ns
ST_13: StgValue_105 (103)  [1/1] 0.00ns  loc: dct.c:52
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 00111110000000]
col_outbuf           (alloca           ) [ 00111111111110]
col_inbuf            (alloca           ) [ 00111111110000]
StgValue_17          (br               ) [ 01110000000000]
i                    (phi              ) [ 00110000000000]
tmp                  (icmp             ) [ 00111110000000]
empty                (speclooptripcount) [ 00000000000000]
i_4                  (add              ) [ 01110000000000]
StgValue_22          (br               ) [ 00000000000000]
StgValue_24          (br               ) [ 00111110000000]
StgValue_25          (specloopname     ) [ 00000000000000]
StgValue_26          (call             ) [ 00000000000000]
StgValue_27          (br               ) [ 01110000000000]
indvar_flatten       (phi              ) [ 00001000000000]
j                    (phi              ) [ 00001000000000]
i_1                  (phi              ) [ 00001000000000]
exitcond_flatten     (icmp             ) [ 00001110000000]
indvar_flatten_next  (add              ) [ 00101110000000]
StgValue_33          (br               ) [ 00000000000000]
j_2                  (add              ) [ 00000000000000]
tmp_1                (icmp             ) [ 00000000000000]
i_1_mid2             (select           ) [ 00001110000000]
tmp_3_mid2_v         (select           ) [ 00101110000000]
tmp_3_mid2_cast      (zext             ) [ 00000000000000]
tmp_8                (bitconcatenate   ) [ 00000000000000]
tmp_9_cast           (zext             ) [ 00000000000000]
tmp_3                (add              ) [ 00000000000000]
tmp_11_cast          (zext             ) [ 00000000000000]
row_outbuf_addr      (getelementptr    ) [ 00001010000000]
i_6                  (add              ) [ 00101010000000]
StgValue_46          (specloopname     ) [ 00000000000000]
empty_5              (speclooptripcount) [ 00000000000000]
tmp_2                (bitconcatenate   ) [ 00000000000000]
tmp_3_cast           (zext             ) [ 00000000000000]
StgValue_50          (specloopname     ) [ 00000000000000]
tmp_6                (specregionbegin  ) [ 00000000000000]
StgValue_52          (specpipeline     ) [ 00000000000000]
tmp_7_cast           (zext             ) [ 00000000000000]
tmp_5                (add              ) [ 00000000000000]
tmp_13_cast          (zext             ) [ 00000000000000]
col_inbuf_addr       (getelementptr    ) [ 00000000000000]
row_outbuf_load      (load             ) [ 00000000000000]
StgValue_58          (store            ) [ 00000000000000]
empty_6              (specregionend    ) [ 00000000000000]
StgValue_60          (br               ) [ 00101110000000]
StgValue_61          (br               ) [ 00000001110000]
i_2                  (phi              ) [ 00000000110000]
tmp_4                (icmp             ) [ 00000000111110]
empty_7              (speclooptripcount) [ 00000000000000]
i_5                  (add              ) [ 00000001110000]
StgValue_66          (br               ) [ 00000000000000]
StgValue_68          (br               ) [ 00000000111110]
StgValue_69          (specloopname     ) [ 00000000000000]
StgValue_70          (call             ) [ 00000000000000]
StgValue_71          (br               ) [ 00000001110000]
indvar_flatten1      (phi              ) [ 00000000001000]
j_1                  (phi              ) [ 00000000001000]
i_3                  (phi              ) [ 00000000001000]
exitcond_flatten1    (icmp             ) [ 00000000001110]
indvar_flatten_next1 (add              ) [ 00000000101110]
StgValue_77          (br               ) [ 00000000000000]
j_3                  (add              ) [ 00000000000000]
tmp_7                (icmp             ) [ 00000000000000]
i_3_mid2             (select           ) [ 00000000001110]
tmp_9_mid2_v         (select           ) [ 00000000101110]
tmp_9_mid2_cast      (zext             ) [ 00000000000000]
tmp_11               (bitconcatenate   ) [ 00000000000000]
tmp_18_cast          (zext             ) [ 00000000000000]
tmp_12               (add              ) [ 00000000000000]
tmp_19_cast          (zext             ) [ 00000000000000]
col_outbuf_addr      (getelementptr    ) [ 00000000001010]
i_7                  (add              ) [ 00000000101010]
StgValue_90          (specloopname     ) [ 00000000000000]
empty_8              (speclooptripcount) [ 00000000000000]
tmp_9                (bitconcatenate   ) [ 00000000000000]
tmp_15_cast          (zext             ) [ 00000000000000]
StgValue_94          (specloopname     ) [ 00000000000000]
tmp_s                (specregionbegin  ) [ 00000000000000]
StgValue_96          (specpipeline     ) [ 00000000000000]
tmp_10_cast          (zext             ) [ 00000000000000]
tmp_10               (add              ) [ 00000000000000]
tmp_16_cast          (zext             ) [ 00000000000000]
out_block_addr       (getelementptr    ) [ 00000000000000]
col_outbuf_load      (load             ) [ 00000000000000]
StgValue_102         (store            ) [ 00000000000000]
empty_9              (specregionend    ) [ 00000000000000]
StgValue_104         (br               ) [ 00000000101110]
StgValue_105         (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="row_outbuf_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="col_outbuf_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="col_inbuf_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="row_outbuf_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="8" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="col_inbuf_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/6 "/>
</bind>
</comp>

<comp id="91" class="1004" name="StgValue_58_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="col_outbuf_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/11 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/11 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_block_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="StgValue_102_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="6" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/12 "/>
</bind>
</comp>

<comp id="121" class="1005" name="i_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="1"/>
<pin id="123" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="indvar_flatten_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="1"/>
<pin id="146" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="j_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_1_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i_1_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_2_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="1"/>
<pin id="168" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_2_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="178" class="1005" name="indvar_flatten1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="1"/>
<pin id="180" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten1_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/10 "/>
</bind>
</comp>

<comp id="189" class="1005" name="j_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="j_1_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_3_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_3_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_dct_1d2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="216" dir="0" index="4" bw="4" slack="0"/>
<pin id="217" dir="0" index="5" bw="15" slack="0"/>
<pin id="218" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/2 StgValue_67/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="exitcond_flatten_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten_next_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="7" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="j_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_1_mid2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="4" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_3_mid2_v_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_mid2_v/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_3_mid2_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_mid2_cast/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_8_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="1"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_9_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="7" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_11_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="2"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_3_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_7_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="2"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_5_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_13_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_4_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="4" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="339" class="1004" name="i_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="exitcond_flatten1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/10 "/>
</bind>
</comp>

<comp id="351" class="1004" name="indvar_flatten_next1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/10 "/>
</bind>
</comp>

<comp id="357" class="1004" name="j_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_7_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/10 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_3_mid2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/10 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_9_mid2_v_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="4" slack="0"/>
<pin id="380" dir="0" index="2" bw="4" slack="0"/>
<pin id="381" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9_mid2_v/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_9_mid2_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_mid2_cast/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_11_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="1"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_18_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_cast/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_12_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/11 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_19_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/11 "/>
</bind>
</comp>

<comp id="410" class="1004" name="i_7_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="1"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_9_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="0" index="1" bw="4" slack="2"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_15_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/12 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_10_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="2"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/12 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_10_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="0" index="1" bw="7" slack="0"/>
<pin id="432" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/12 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_16_cast_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/12 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="444" class="1005" name="i_4_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="449" class="1005" name="exitcond_flatten_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="453" class="1005" name="indvar_flatten_next_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="458" class="1005" name="i_1_mid2_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="1"/>
<pin id="460" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_3_mid2_v_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3_mid2_v "/>
</bind>
</comp>

<comp id="472" class="1005" name="row_outbuf_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="1"/>
<pin id="474" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="477" class="1005" name="i_6_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="1"/>
<pin id="479" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_4_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="486" class="1005" name="i_5_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="491" class="1005" name="exitcond_flatten1_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="495" class="1005" name="indvar_flatten_next1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="7" slack="0"/>
<pin id="497" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="500" class="1005" name="i_3_mid2_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="1"/>
<pin id="502" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_9_mid2_v_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_9_mid2_v "/>
</bind>
</comp>

<comp id="514" class="1005" name="col_outbuf_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="1"/>
<pin id="516" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="i_7_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="1"/>
<pin id="521" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="74" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="80" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="103" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="125" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="125" pin="4"/><net_sink comp="211" pin=4"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="211" pin=5"/></net>

<net id="224"><net_src comp="170" pin="4"/><net_sink comp="211" pin=2"/></net>

<net id="225"><net_src comp="170" pin="4"/><net_sink comp="211" pin=4"/></net>

<net id="230"><net_src comp="125" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="125" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="137" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="137" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="148" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="159" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="159" pin="4"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="256" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="250" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="148" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="32" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="291"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="278" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="318"><net_src comp="308" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="315" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="337"><net_src comp="170" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="10" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="170" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="16" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="182" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="182" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="193" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="16" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="204" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="10" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="8" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="204" pin="4"/><net_sink comp="369" pin=2"/></net>

<net id="382"><net_src comp="363" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="357" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="193" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="385" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="414"><net_src comp="16" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="30" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="32" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="415" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="422" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="443"><net_src comp="226" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="232" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="452"><net_src comp="238" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="244" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="461"><net_src comp="262" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="468"><net_src comp="270" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="475"><net_src comp="74" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="480"><net_src comp="303" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="485"><net_src comp="333" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="339" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="494"><net_src comp="345" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="351" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="503"><net_src comp="369" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="510"><net_src comp="377" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="517"><net_src comp="97" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="522"><net_src comp="410" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="204" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {12 }
 - Input state : 
	Port: dct_2d : in_block | {2 3 }
	Port: dct_2d : dct_coeff_table | {2 3 8 9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_4 : 1
		StgValue_22 : 2
		StgValue_23 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_33 : 2
		j_2 : 1
		tmp_1 : 1
		i_1_mid2 : 2
		tmp_3_mid2_v : 2
	State 5
		tmp_9_cast : 1
		tmp_3 : 2
		tmp_11_cast : 3
		row_outbuf_addr : 4
		row_outbuf_load : 5
	State 6
		tmp_3_cast : 1
		tmp_5 : 2
		tmp_13_cast : 3
		col_inbuf_addr : 4
		StgValue_58 : 5
		empty_6 : 1
	State 7
	State 8
		tmp_4 : 1
		i_5 : 1
		StgValue_66 : 2
		StgValue_67 : 1
	State 9
	State 10
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_77 : 2
		j_3 : 1
		tmp_7 : 1
		i_3_mid2 : 2
		tmp_9_mid2_v : 2
	State 11
		tmp_18_cast : 1
		tmp_12 : 2
		tmp_19_cast : 3
		col_outbuf_addr : 4
		col_outbuf_load : 5
	State 12
		tmp_15_cast : 1
		tmp_10 : 2
		tmp_16_cast : 3
		out_block_addr : 4
		StgValue_102 : 5
		empty_9 : 1
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |      grp_dct_1d2_fu_211     |    1    |  5.307  |   155   |   138   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_4_fu_232         |    0    |    0    |    0    |    13   |
|          |  indvar_flatten_next_fu_244 |    0    |    0    |    0    |    15   |
|          |          j_2_fu_250         |    0    |    0    |    0    |    13   |
|          |         tmp_3_fu_292        |    0    |    0    |    0    |    15   |
|          |          i_6_fu_303         |    0    |    0    |    0    |    13   |
|    add   |         tmp_5_fu_322        |    0    |    0    |    0    |    15   |
|          |          i_5_fu_339         |    0    |    0    |    0    |    13   |
|          | indvar_flatten_next1_fu_351 |    0    |    0    |    0    |    15   |
|          |          j_3_fu_357         |    0    |    0    |    0    |    13   |
|          |        tmp_12_fu_399        |    0    |    0    |    0    |    15   |
|          |          i_7_fu_410         |    0    |    0    |    0    |    13   |
|          |        tmp_10_fu_429        |    0    |    0    |    0    |    15   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          tmp_fu_226         |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten_fu_238   |    0    |    0    |    0    |    4    |
|   icmp   |         tmp_1_fu_256        |    0    |    0    |    0    |    2    |
|          |         tmp_4_fu_333        |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten1_fu_345  |    0    |    0    |    0    |    4    |
|          |         tmp_7_fu_363        |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_1_mid2_fu_262       |    0    |    0    |    0    |    4    |
|  select  |     tmp_3_mid2_v_fu_270     |    0    |    0    |    0    |    4    |
|          |       i_3_mid2_fu_369       |    0    |    0    |    0    |    4    |
|          |     tmp_9_mid2_v_fu_377     |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |    tmp_3_mid2_cast_fu_278   |    0    |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_288      |    0    |    0    |    0    |    0    |
|          |      tmp_11_cast_fu_298     |    0    |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_315      |    0    |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_319      |    0    |    0    |    0    |    0    |
|   zext   |      tmp_13_cast_fu_328     |    0    |    0    |    0    |    0    |
|          |    tmp_9_mid2_cast_fu_385   |    0    |    0    |    0    |    0    |
|          |      tmp_18_cast_fu_395     |    0    |    0    |    0    |    0    |
|          |      tmp_19_cast_fu_405     |    0    |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_422     |    0    |    0    |    0    |    0    |
|          |      tmp_10_cast_fu_426     |    0    |    0    |    0    |    0    |
|          |      tmp_16_cast_fu_435     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_8_fu_281        |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_2_fu_308        |    0    |    0    |    0    |    0    |
|          |        tmp_11_fu_388        |    0    |    0    |    0    |    0    |
|          |         tmp_9_fu_415        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    1    |  5.307  |   155   |   338   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| col_inbuf|    1   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_514  |    6   |
|  exitcond_flatten1_reg_491 |    1   |
|  exitcond_flatten_reg_449  |    1   |
|      i_1_mid2_reg_458      |    4   |
|         i_1_reg_155        |    4   |
|         i_2_reg_166        |    4   |
|      i_3_mid2_reg_500      |    4   |
|         i_3_reg_200        |    4   |
|         i_4_reg_444        |    4   |
|         i_5_reg_486        |    4   |
|         i_6_reg_477        |    4   |
|         i_7_reg_519        |    4   |
|          i_reg_121         |    4   |
|   indvar_flatten1_reg_178  |    7   |
|indvar_flatten_next1_reg_495|    7   |
| indvar_flatten_next_reg_453|    7   |
|   indvar_flatten_reg_133   |    7   |
|         j_1_reg_189        |    4   |
|          j_reg_144         |    4   |
|   row_outbuf_addr_reg_472  |    6   |
|    tmp_3_mid2_v_reg_465    |    4   |
|        tmp_4_reg_482       |    1   |
|    tmp_9_mid2_v_reg_507    |    4   |
|         tmp_reg_440        |    1   |
+----------------------------+--------+
|            Total           |   100  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_80  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_103 |  p0  |   2  |   6  |   12   ||    9    |
|      i_reg_121     |  p0  |   2  |   4  |    8   ||    9    |
|     i_2_reg_166    |  p0  |   2  |   4  |    8   ||    9    |
| grp_dct_1d2_fu_211 |  p2  |   2  |   4  |    8   ||    9    |
| grp_dct_1d2_fu_211 |  p4  |   2  |   4  |    8   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   56   ||  10.614 ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    5   |   155  |   338  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   15   |   255  |   392  |
+-----------+--------+--------+--------+--------+--------+
