#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov 30 09:44:23 2024
# Process ID: 14960
# Current directory: D:/Verilog/Verilog/DHT11_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9688 D:\Verilog\Verilog\DHT11_FINAL\DHT11_FINAL.xpr
# Log file: D:/Verilog/Verilog/DHT11_FINAL/vivado.log
# Journal file: D:/Verilog/Verilog/DHT11_FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/kccistc/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.699 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DHT11_SV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj DHT11_SV_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sim_1/new/DHT11_SV.sv" into library xil_defaultlib
ERROR: [VRFC 10-2989] 'sw_checksum' is not declared [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sim_1/new/DHT11_SV.sv:399]
ERROR: [VRFC 10-2989] 'sw_checksum' is not declared [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sim_1/new/DHT11_SV.sv:402]
INFO: [VRFC 10-311] analyzing module DHT11_SV
ERROR: [VRFC 10-2865] module 'DHT11_SV' ignored due to previous errors [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sim_1/new/DHT11_SV.sv:480]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'DHT11_SV' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj DHT11_SV_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sources_1/new/DHT11_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DHT11_control
INFO: [VRFC 10-311] analyzing module count_5sec
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-311] analyzing module start_signal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sim_1/new/DHT11_SV.sv" into library xil_defaultlib
ERROR: [VRFC 10-2989] 'sw_checksum' is not declared [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sim_1/new/DHT11_SV.sv:399]
ERROR: [VRFC 10-2989] 'sw_checksum' is not declared [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sim_1/new/DHT11_SV.sv:402]
INFO: [VRFC 10-311] analyzing module DHT11_SV
ERROR: [VRFC 10-2865] module 'DHT11_SV' ignored due to previous errors [D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.srcs/sim_1/new/DHT11_SV.sv:480]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Verilog/Verilog/DHT11_FINAL/DHT11_FINAL.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 30 09:45:44 2024...
