
---------- Begin Simulation Statistics ----------
final_tick                               224166411250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 898034                       # Simulator instruction rate (inst/s)
host_mem_usage                                8592468                       # Number of bytes of host memory used
host_op_rate                                  1387784                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   556.77                       # Real time elapsed on the host
host_tick_rate                              402618256                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000002                       # Number of instructions simulated
sim_ops                                     772678914                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.224166                       # Number of seconds simulated
sim_ticks                                224166411250                       # Number of ticks simulated
system.cpu.BranchMispred                       239407                       # Number of branch mispredictions
system.cpu.Branches                          52264553                       # Number of branches fetched
system.cpu.committedInsts                   500000002                       # Number of instructions committed
system.cpu.committedOps                     772678914                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        896610570                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  896610570                       # Number of busy cycles
system.cpu.num_cc_register_reads            406628164                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           416081458                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     31578418                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               32979389                       # Number of float alu accesses
system.cpu.num_fp_insts                      32979389                       # number of float instructions
system.cpu.num_fp_register_reads             35228668                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            28344236                       # number of times the floating registers were written
system.cpu.num_func_calls                    19559946                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             743254253                       # Number of integer alu accesses
system.cpu.num_int_insts                    743254253                       # number of integer instructions
system.cpu.num_int_register_reads          1686891305                       # number of times the integer registers were read
system.cpu.num_int_register_writes          615148780                       # number of times the integer registers were written
system.cpu.num_load_insts                   149443836                       # Number of load instructions
system.cpu.num_mem_refs                     216655656                       # number of memory refs
system.cpu.num_store_insts                   67211820                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               9799615      1.27%      1.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 520034525     67.30%     68.57% # Class of executed instruction
system.cpu.op_class::IntMult                       34      0.00%     68.57% # Class of executed instruction
system.cpu.op_class::IntDiv                     40119      0.01%     68.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                 8682409      1.12%     69.70% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1200      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                     7552      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                    36423      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                       12      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                    15528      0.00%     69.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                17371017      2.25%     71.96% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShift                   1687      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               22656      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              11328      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     71.96% # Class of executed instruction
system.cpu.op_class::MemRead                149400659     19.34%     91.30% # Class of executed instruction
system.cpu.op_class::MemWrite                62597173      8.10%     99.40% # Class of executed instruction
system.cpu.op_class::FloatMemRead               43177      0.01%     99.40% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4614647      0.60%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  772679761                       # Class of executed instruction
system.cpu.predictedBranches                 36497854                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    66                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests        97103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops         1219                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests       195230                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops          1219                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        62005                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        128639                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                52264553                       # Number of BP lookups
system.cpu.branchPred.condPredicted          31578770                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            239407                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26711612                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26710399                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.995459                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 9779971                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            8700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               7484                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1216                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1384                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     23789290                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong      7789480                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     18469637                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        23791                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          847                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect      2808396                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       212863                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        16000                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          410                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong         2804                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        97995                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        10138                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      1802664                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      1996122                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      3696353                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      2735317                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      1148506                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2870571                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      2260410                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8       896448                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9       603707                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10       423268                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11        92837                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12       196088                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0      2674842                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      3151364                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      2645561                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      3607156                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      1426066                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      1521007                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      1663899                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      1375706                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8       334884                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9       117181                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10        67804                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11       136821                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   149443886                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    67211829                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1540                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1425                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   673775164                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           345                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       216594558                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           216594558                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      216594558                       # number of overall hits
system.cpu.l1d.overall_hits::total          216594558                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data         60375                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total             60375                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data        60375                       # number of overall misses
system.cpu.l1d.overall_misses::total            60375                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data   1472921000                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total   1472921000                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data   1472921000                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total   1472921000                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    216654933                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       216654933                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    216654933                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      216654933                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.000279                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.000279                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.000279                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.000279                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 24396.207039                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 24396.207039                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 24396.207039                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 24396.207039                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches                15419                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks          68617                       # number of writebacks
system.cpu.l1d.writebacks::total                68617                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data        32569                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total          32569                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data        32569                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total         32569                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data        27806                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total        27806                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data        27806                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher        68615                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total        96421                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data    792762750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total    792762750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data    792762750                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher   3874360090                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total   4667122840                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.000128                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.000128                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.000128                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.000445                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 28510.492340                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 28510.492340                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 28510.492340                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 56465.205713                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 48403.592993                       # average overall mshr miss latency
system.cpu.l1d.replacements                     95909                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data      149423747                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total          149423747                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data        19910                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total            19910                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data    314935500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total    314935500                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    149443657                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      149443657                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.000133                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.000133                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 15817.955801                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 15817.955801                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data          135                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total           135                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data        19775                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total        19775                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data    307651750                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total    307651750                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.000132                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 15557.610619                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 15557.610619                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      67170811                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          67170811                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data        40465                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total           40465                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data   1157985500                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total   1157985500                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     67211276                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      67211276                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.000602                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.000602                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 28616.965279                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 28616.965279                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data        32434                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total        32434                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data         8031                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total         8031                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data    485111000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total    485111000                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.000119                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 60404.806375                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 60404.806375                       # average WriteReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher        68615                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total        68615                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher   3874360090                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total   3874360090                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 56465.205713                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total 56465.205713                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued             117849                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified         117851                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage             2899                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.953813                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs                8721571                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs                95909                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                90.935898                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   218.555672                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher   293.398141                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.426867                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.573043                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999910                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022          288                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024          224                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::2           44                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::3          235                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1733335885                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1733335885                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       673773366                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           673773366                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      673773366                       # number of overall hits
system.cpu.l1i.overall_hits::total          673773366                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          1706                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              1706                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         1706                       # number of overall misses
system.cpu.l1i.overall_misses::total             1706                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst     87813250                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total     87813250                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst     87813250                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total     87813250                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    673775072                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       673775072                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    673775072                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      673775072                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000003                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000003                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 51473.182884                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 51473.182884                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 51473.182884                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 51473.182884                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst         1706                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         1706                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         1706                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         1706                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst     87386750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total     87386750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst     87386750                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total     87386750                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 51223.182884                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 51223.182884                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 51223.182884                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 51223.182884                       # average overall mshr miss latency
system.cpu.l1i.replacements                      1194                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      673773366                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          673773366                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         1706                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             1706                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst     87813250                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total     87813250                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    673775072                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      673775072                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000003                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 51473.182884                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 51473.182884                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         1706                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         1706                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst     87386750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total     87386750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 51223.182884                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 51223.182884                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.919212                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                 739278                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                 1194                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               619.160804                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.919212                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999842                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999842                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           5390202282                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          5390202282                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 224166411250                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp            90096                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty       117543                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict          42156                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq            8031                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp           8031                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq        90096                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port       288751                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         4606                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total               293357                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     10562432                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port       109184                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total              10671616                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                          62596                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                  3131264                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples          160723                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.007584                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.086758                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0                159504     99.24%     99.24% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                  1219      0.76%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total            160723                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy          73803258                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             0.0                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy         48210500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            0.0                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy           853000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst              51                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           16231                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher        15211                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               31493                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             51                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          16231                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher        15211                       # number of overall hits
system.l2cache.overall_hits::total              31493                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1655                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         11575                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher        53404                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             66634                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1655                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        11575                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher        53404                       # number of overall misses
system.l2cache.overall_misses::total            66634                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     86387000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    734153000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher   3801252029                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   4621792029                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     86387000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    734153000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher   3801252029                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   4621792029                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1706                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        27806                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher        68615                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           98127                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1706                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        27806                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher        68615                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          98127                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.970106                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.416277                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.778314                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.679059                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.970106                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.416277                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.778314                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.679059                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 52197.583082                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 63425.745140                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 71179.163153                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69360.867260                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 52197.583082                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 63425.745140                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 71179.163153                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69360.867260                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          48926                       # number of writebacks
system.l2cache.writebacks::total                48926                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1655                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        11575                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher        53404                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        66634                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1655                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        11575                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher        53404                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        66634                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     85973250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    731259250                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher   3787901029                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4605133529                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     85973250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    731259250                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher   3787901029                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4605133529                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.970106                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.416277                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.778314                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.679059                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.970106                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.416277                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.778314                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.679059                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 51947.583082                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63175.745140                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 70929.163153                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69110.867260                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 51947.583082                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63175.745140                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 70929.163153                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69110.867260                       # average overall mshr miss latency
system.l2cache.replacements                     62596                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        68617                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        68617                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        68617                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        68617                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          628                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          628                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          797                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              797                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         7234                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           7234                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    478903500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    478903500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         8031                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8031                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.900760                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.900760                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66201.755599                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66201.755599                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         7234                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         7234                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    477095000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    477095000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.900760                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.900760                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65951.755599                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65951.755599                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           51                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        15434                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher        15211                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        30696                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1655                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4341                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher        53404                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        59400                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     86387000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    255249500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher   3801252029                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   4142888529                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1706                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        19775                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher        68615                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        90096                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.970106                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.219520                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.778314                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659297                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 52197.583082                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 58799.700530                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 71179.163153                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69745.598131                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1655                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4341                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher        53404                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        59400                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     85973250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    254164250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher   3787901029                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   4128038529                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.970106                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.219520                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.778314                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.659297                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 51947.583082                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58549.700530                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 70929.163153                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69495.598131                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4094.391746                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 186901                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                62596                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.985830                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    10.314204                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    14.235760                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1263.863292                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher  2805.978490                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002518                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.003476                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.308560                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.685053                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999607                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2681                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         1415                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          542                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         2091                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          299                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1090                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.654541                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.345459                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              3190372                       # Number of tag accesses
system.l2cache.tags.data_accesses             3190372                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples     48926.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1655.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     11559.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples     53370.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.003240593750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          2923                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          2923                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               225812                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               46118                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        66634                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       48926                       # Number of write requests accepted
system.mem_ctrl.readBursts                      66634                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     48926                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      50                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        2.96                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       26.72                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  66634                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 48926                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    23788                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    21029                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    21434                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      248                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       78                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     915                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     916                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1176                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    2359                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    2894                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    2943                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    2942                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    3004                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    3123                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    2931                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    3480                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    2965                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    3029                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    3267                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    3539                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    2931                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    2939                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    3538                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples         2923                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       22.779336                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      80.327288                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255           2916     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            5      0.17%     99.93% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           2923                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         2923                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.738283                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.699361                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.176834                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::15                 1      0.03%      0.03% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              2005     68.59%     68.63% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 1      0.03%     68.66% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               731     25.01%     93.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                55      1.88%     95.55% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20               127      4.34%     99.90% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 1      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                 2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           2923                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                     3200                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                  4264576                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               3131264                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                      19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      13.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   224119481500                       # Total gap between requests
system.mem_ctrl.avgGap                     1939420.92                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       105920                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data       739776                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher      3415680                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks      3131264                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 472506.114584104507                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 3300119.745303724427                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 15237251.562147226185                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 13968479.856279091910                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1655                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data        11575                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher        53404                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks        48926                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     44184496                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    439150497                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher   2423443308                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 4875467315856                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     26697.58                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     37939.57                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     45379.43                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks  99649824.55                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       105920                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data       740800                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher      3417856                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total        4264576                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       105920                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       105920                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks      3131264                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total      3131264                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1655                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data        11575                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher        53404                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total           66634                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks        48926                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total          48926                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst        472506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data       3304688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher     15246959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total          19024153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst       472506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total       472506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks     13968480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         13968480                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks     13968480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst       472506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data      3304688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher     15246959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total         32992632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                 66584                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                48926                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0          4365                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1          4292                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2          3975                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3          4222                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4          4250                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5          3999                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6          3937                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7          3923                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8          4086                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9          4100                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10         4271                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11         4245                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12         4242                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13         4019                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14         4458                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15         4200                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0          3091                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1          3093                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2          2953                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3          3099                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4          3033                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5          2841                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6          2874                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7          2995                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8          2816                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9          3094                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10         3012                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11         3035                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12         3231                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13         3043                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14         3424                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15         3292                       # Per bank write bursts
system.mem_ctrl.dram.totQLat               1658328301                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat              332920000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat          2906778301                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 24905.81                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            43655.81                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                54410                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits               43758                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             81.72                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            89.44                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples        17342                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   426.285319                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   289.293109                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   366.187682                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127         1801     10.39%     10.39% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255         8341     48.10%     58.48% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383          843      4.86%     63.34% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511          769      4.43%     67.78% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639          467      2.69%     70.47% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767          377      2.17%     72.64% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895          418      2.41%     75.05% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023          837      4.83%     79.88% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151         3489     20.12%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total        17342                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                4261376                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten             3131264                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW                19.009877                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                13.968480                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     0.26                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 0.15                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.11                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                84.99                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy         62132280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy         33024090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy       235355820                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy      125170380                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 17695485600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy   7132785060                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  80073346080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   105357299310                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    469.995923                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 208081013256                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7485400000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   8599997994                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy         61689600                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy         32788800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy       240053940                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy      130223340                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 17695485600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy   7170302460                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  80041752480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   105372296220                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    470.062824                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 207997749253                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7485400000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   8683261997                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              59400                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48926                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13079                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7234                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         59400                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port       195273                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total       195273                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 195273                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port      7395840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total      7395840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7395840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             66634                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   66634    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               66634                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 224166411250                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44422721                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           33955449                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
