INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ScanChain/ScanChain.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Capstone/Lightweight-Cipher-For-Hardware-Security-/ScanChain/ScanChain.srcs/full_adder_sim/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
