vendor_name = ModelSim
source_file = 1, C:/Users/Francesco Stasi/OneDrive - Politecnico di Bari/UNI_Digital_Programmable_Systems/VHDLProject/Testing/testservo/pll2.qip
source_file = 1, C:/Users/Francesco Stasi/OneDrive - Politecnico di Bari/UNI_Digital_Programmable_Systems/VHDLProject/Testing/testservo/pll2.vhd
source_file = 1, C:/Users/Francesco Stasi/OneDrive - Politecnico di Bari/UNI_Digital_Programmable_Systems/VHDLProject/Testing/testservo/testservo.vhd
source_file = 1, C:/Users/Francesco Stasi/OneDrive - Politecnico di Bari/UNI_Digital_Programmable_Systems/VHDLProject/Testing/testservo/Block1.bdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Francesco Stasi/OneDrive - Politecnico di Bari/UNI_Digital_Programmable_Systems/VHDLProject/Testing/testservo/db/pll2_altpll.v
design_name = Block1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Block1, 1
instance = comp, \PWM_SVmot~output\, PWM_SVmot~output, Block1, 1
instance = comp, \CLK~input\, CLK~input, Block1, 1
instance = comp, \inst|altpll_component|auto_generated|pll1\, inst|altpll_component|auto_generated|pll1, Block1, 1
instance = comp, \inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\, inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, Block1, 1
instance = comp, \inst2|Add0~0\, inst2|Add0~0, Block1, 1
instance = comp, \inst2|Add0~4\, inst2|Add0~4, Block1, 1
instance = comp, \inst2|Add0~6\, inst2|Add0~6, Block1, 1
instance = comp, \inst2|counter~1\, inst2|counter~1, Block1, 1
instance = comp, \inst2|counter[3]\, inst2|counter[3], Block1, 1
instance = comp, \inst2|Add0~8\, inst2|Add0~8, Block1, 1
instance = comp, \inst2|counter[4]~5\, inst2|counter[4]~5, Block1, 1
instance = comp, \inst2|counter[4]\, inst2|counter[4], Block1, 1
instance = comp, \inst2|Add0~10\, inst2|Add0~10, Block1, 1
instance = comp, \inst2|counter~2\, inst2|counter~2, Block1, 1
instance = comp, \inst2|counter[5]\, inst2|counter[5], Block1, 1
instance = comp, \inst2|Add0~12\, inst2|Add0~12, Block1, 1
instance = comp, \inst2|counter[6]~11\, inst2|counter[6]~11, Block1, 1
instance = comp, \inst2|counter[6]\, inst2|counter[6], Block1, 1
instance = comp, \inst2|Add0~14\, inst2|Add0~14, Block1, 1
instance = comp, \inst2|counter[7]~12\, inst2|counter[7]~12, Block1, 1
instance = comp, \inst2|counter[7]\, inst2|counter[7], Block1, 1
instance = comp, \inst2|Equal0~0\, inst2|Equal0~0, Block1, 1
instance = comp, \inst2|counter~4\, inst2|counter~4, Block1, 1
instance = comp, \inst2|counter[0]\, inst2|counter[0], Block1, 1
instance = comp, \inst2|Add0~2\, inst2|Add0~2, Block1, 1
instance = comp, \inst2|counter~0\, inst2|counter~0, Block1, 1
instance = comp, \inst2|counter[1]\, inst2|counter[1], Block1, 1
instance = comp, \inst2|counter[2]~6\, inst2|counter[2]~6, Block1, 1
instance = comp, \inst2|counter[2]\, inst2|counter[2], Block1, 1
instance = comp, \inst2|Equal0~1\, inst2|Equal0~1, Block1, 1
instance = comp, \inst2|Add0~16\, inst2|Add0~16, Block1, 1
instance = comp, \inst2|counter~3\, inst2|counter~3, Block1, 1
instance = comp, \inst2|counter[8]\, inst2|counter[8], Block1, 1
instance = comp, \inst2|PWM_SVmot~0\, inst2|PWM_SVmot~0, Block1, 1
instance = comp, \inst2|innercounter~2\, inst2|innercounter~2, Block1, 1
instance = comp, \inst2|LessThan0~0\, inst2|LessThan0~0, Block1, 1
instance = comp, \inst2|LessThan0~1\, inst2|LessThan0~1, Block1, 1
instance = comp, \inst2|LessThan1~0\, inst2|LessThan1~0, Block1, 1
instance = comp, \inst2|innercounter[3]~1\, inst2|innercounter[3]~1, Block1, 1
instance = comp, \inst2|innercounter[1]\, inst2|innercounter[1], Block1, 1
instance = comp, \inst2|innercounter~0\, inst2|innercounter~0, Block1, 1
instance = comp, \inst2|innercounter[2]\, inst2|innercounter[2], Block1, 1
instance = comp, \inst2|innercounter~3\, inst2|innercounter~3, Block1, 1
instance = comp, \inst2|innercounter[0]\, inst2|innercounter[0], Block1, 1
instance = comp, \inst2|innercounter~4\, inst2|innercounter~4, Block1, 1
instance = comp, \inst2|innercounter[3]\, inst2|innercounter[3], Block1, 1
instance = comp, \Svmot_anglev[2]~input\, Svmot_anglev[2]~input, Block1, 1
instance = comp, \Svmot_anglev[1]~input\, Svmot_anglev[1]~input, Block1, 1
instance = comp, \Svmot_anglev[0]~input\, Svmot_anglev[0]~input, Block1, 1
instance = comp, \inst2|PWM_SVmot~1\, inst2|PWM_SVmot~1, Block1, 1
instance = comp, \inst2|PWM_SVmot~2\, inst2|PWM_SVmot~2, Block1, 1
instance = comp, \Svmot_anglev[3]~input\, Svmot_anglev[3]~input, Block1, 1
instance = comp, \inst2|PWM_SVmot~3\, inst2|PWM_SVmot~3, Block1, 1
instance = comp, \inst2|PWM_SVmot~4\, inst2|PWM_SVmot~4, Block1, 1
instance = comp, \inst2|PWM_SVmot\, inst2|PWM_SVmot, Block1, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, Block1, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, Block1, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, Block1, 1
