
Controlador_Temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010ea4  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  080110f8  080110f8  000120f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080115c4  080115c4  000131d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080115c4  080115c4  000125c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080115cc  080115cc  000131d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080115cc  080115cc  000125cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080115d0  080115d0  000125d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080115d4  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  200001d4  080117a8  000131d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000568  080117a8  00013568  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000131d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a2e8  00000000  00000000  0001320a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003276  00000000  00000000  0002d4f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  00030768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000101e  00000000  00000000  00031c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035db2  00000000  00000000  00032c76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cd28  00000000  00000000  00068a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0015719f  00000000  00000000  00085750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dc8ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e34  00000000  00000000  001dc934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000e6  00000000  00000000  001e3768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d4 	.word	0x200001d4
 800026c:	00000000 	.word	0x00000000
 8000270:	080110dc 	.word	0x080110dc

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001d8 	.word	0x200001d8
 800028c:	080110dc 	.word	0x080110dc

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9e6 	b.w	800108c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	2200      	movs	r2, #0
 8000d22:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d48:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000d4a:	4688      	mov	r8, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	468e      	mov	lr, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d95f      	bls.n	8000e1a <__udivmoddi4+0xd6>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d68:	40b7      	lsls	r7, r6
 8000d6a:	40b4      	lsls	r4, r6
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d74:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	0c23      	lsrs	r3, r4, #16
 8000d7e:	fbbe f1f8 	udiv	r1, lr, r8
 8000d82:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d86:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d907      	bls.n	8000da2 <__udivmoddi4+0x5e>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	d202      	bcs.n	8000da0 <__udivmoddi4+0x5c>
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	f200 8154 	bhi.w	8001048 <__udivmoddi4+0x304>
 8000da0:	4601      	mov	r1, r0
 8000da2:	1a9b      	subs	r3, r3, r2
 8000da4:	b2a2      	uxth	r2, r4
 8000da6:	fbb3 f0f8 	udiv	r0, r3, r8
 8000daa:	fb08 3310 	mls	r3, r8, r0, r3
 8000dae:	fb00 fc0c 	mul.w	ip, r0, ip
 8000db2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000db6:	4594      	cmp	ip, r2
 8000db8:	d90b      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dba:	18ba      	adds	r2, r7, r2
 8000dbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc0:	bf2c      	ite	cs
 8000dc2:	2401      	movcs	r4, #1
 8000dc4:	2400      	movcc	r4, #0
 8000dc6:	4594      	cmp	ip, r2
 8000dc8:	d902      	bls.n	8000dd0 <__udivmoddi4+0x8c>
 8000dca:	2c00      	cmp	r4, #0
 8000dcc:	f000 813f 	beq.w	800104e <__udivmoddi4+0x30a>
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba2 020c 	sub.w	r2, r2, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f2      	lsrs	r2, r6
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c5 2300 	strd	r2, r3, [r5]
 8000de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d14e      	bne.n	8000ea0 <__udivmoddi4+0x15c>
 8000e02:	4543      	cmp	r3, r8
 8000e04:	f0c0 8112 	bcc.w	800102c <__udivmoddi4+0x2e8>
 8000e08:	4282      	cmp	r2, r0
 8000e0a:	f240 810f 	bls.w	800102c <__udivmoddi4+0x2e8>
 8000e0e:	4608      	mov	r0, r1
 8000e10:	2d00      	cmp	r5, #0
 8000e12:	d0e8      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e14:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e18:	e7e5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	2a00      	cmp	r2, #0
 8000e1c:	f000 80ac 	beq.w	8000f78 <__udivmoddi4+0x234>
 8000e20:	fab2 f682 	clz	r6, r2
 8000e24:	2e00      	cmp	r6, #0
 8000e26:	f040 80bb 	bne.w	8000fa0 <__udivmoddi4+0x25c>
 8000e2a:	1a8b      	subs	r3, r1, r2
 8000e2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000e30:	b2bc      	uxth	r4, r7
 8000e32:	2101      	movs	r1, #1
 8000e34:	0c02      	lsrs	r2, r0, #16
 8000e36:	b280      	uxth	r0, r0
 8000e38:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e40:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000e44:	fb04 f20c 	mul.w	r2, r4, ip
 8000e48:	429a      	cmp	r2, r3
 8000e4a:	d90e      	bls.n	8000e6a <__udivmoddi4+0x126>
 8000e4c:	18fb      	adds	r3, r7, r3
 8000e4e:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e52:	bf2c      	ite	cs
 8000e54:	f04f 0901 	movcs.w	r9, #1
 8000e58:	f04f 0900 	movcc.w	r9, #0
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d903      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e60:	f1b9 0f00 	cmp.w	r9, #0
 8000e64:	f000 80ec 	beq.w	8001040 <__udivmoddi4+0x2fc>
 8000e68:	46c4      	mov	ip, r8
 8000e6a:	1a9b      	subs	r3, r3, r2
 8000e6c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e70:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e74:	fb04 f408 	mul.w	r4, r4, r8
 8000e78:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e7c:	4294      	cmp	r4, r2
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x154>
 8000e80:	18ba      	adds	r2, r7, r2
 8000e82:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e86:	bf2c      	ite	cs
 8000e88:	2001      	movcs	r0, #1
 8000e8a:	2000      	movcc	r0, #0
 8000e8c:	4294      	cmp	r4, r2
 8000e8e:	d902      	bls.n	8000e96 <__udivmoddi4+0x152>
 8000e90:	2800      	cmp	r0, #0
 8000e92:	f000 80d1 	beq.w	8001038 <__udivmoddi4+0x2f4>
 8000e96:	4698      	mov	r8, r3
 8000e98:	1b12      	subs	r2, r2, r4
 8000e9a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e9e:	e79d      	b.n	8000ddc <__udivmoddi4+0x98>
 8000ea0:	f1c1 0620 	rsb	r6, r1, #32
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	fa08 f401 	lsl.w	r4, r8, r1
 8000eaa:	fa00 f901 	lsl.w	r9, r0, r1
 8000eae:	fa22 f706 	lsr.w	r7, r2, r6
 8000eb2:	fa28 f806 	lsr.w	r8, r8, r6
 8000eb6:	408a      	lsls	r2, r1
 8000eb8:	431f      	orrs	r7, r3
 8000eba:	fa20 f306 	lsr.w	r3, r0, r6
 8000ebe:	0c38      	lsrs	r0, r7, #16
 8000ec0:	4323      	orrs	r3, r4
 8000ec2:	fa1f fc87 	uxth.w	ip, r7
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	fbb8 fef0 	udiv	lr, r8, r0
 8000ecc:	fb00 881e 	mls	r8, r0, lr, r8
 8000ed0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000ed4:	fb0e f80c 	mul.w	r8, lr, ip
 8000ed8:	45a0      	cmp	r8, r4
 8000eda:	d90e      	bls.n	8000efa <__udivmoddi4+0x1b6>
 8000edc:	193c      	adds	r4, r7, r4
 8000ede:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ee2:	bf2c      	ite	cs
 8000ee4:	f04f 0b01 	movcs.w	fp, #1
 8000ee8:	f04f 0b00 	movcc.w	fp, #0
 8000eec:	45a0      	cmp	r8, r4
 8000eee:	d903      	bls.n	8000ef8 <__udivmoddi4+0x1b4>
 8000ef0:	f1bb 0f00 	cmp.w	fp, #0
 8000ef4:	f000 80b8 	beq.w	8001068 <__udivmoddi4+0x324>
 8000ef8:	46d6      	mov	lr, sl
 8000efa:	eba4 0408 	sub.w	r4, r4, r8
 8000efe:	fa1f f883 	uxth.w	r8, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f0e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d90e      	bls.n	8000f34 <__udivmoddi4+0x1f0>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	bf2c      	ite	cs
 8000f1e:	f04f 0801 	movcs.w	r8, #1
 8000f22:	f04f 0800 	movcc.w	r8, #0
 8000f26:	45a4      	cmp	ip, r4
 8000f28:	d903      	bls.n	8000f32 <__udivmoddi4+0x1ee>
 8000f2a:	f1b8 0f00 	cmp.w	r8, #0
 8000f2e:	f000 809f 	beq.w	8001070 <__udivmoddi4+0x32c>
 8000f32:	4603      	mov	r3, r0
 8000f34:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f38:	eba4 040c 	sub.w	r4, r4, ip
 8000f3c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f40:	4564      	cmp	r4, ip
 8000f42:	4673      	mov	r3, lr
 8000f44:	46e0      	mov	r8, ip
 8000f46:	d302      	bcc.n	8000f4e <__udivmoddi4+0x20a>
 8000f48:	d107      	bne.n	8000f5a <__udivmoddi4+0x216>
 8000f4a:	45f1      	cmp	r9, lr
 8000f4c:	d205      	bcs.n	8000f5a <__udivmoddi4+0x216>
 8000f4e:	ebbe 0302 	subs.w	r3, lr, r2
 8000f52:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f56:	3801      	subs	r0, #1
 8000f58:	46e0      	mov	r8, ip
 8000f5a:	b15d      	cbz	r5, 8000f74 <__udivmoddi4+0x230>
 8000f5c:	ebb9 0203 	subs.w	r2, r9, r3
 8000f60:	eb64 0408 	sbc.w	r4, r4, r8
 8000f64:	fa04 f606 	lsl.w	r6, r4, r6
 8000f68:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	431e      	orrs	r6, r3
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e736      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f78:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7c:	0c01      	lsrs	r1, r0, #16
 8000f7e:	4614      	mov	r4, r2
 8000f80:	b280      	uxth	r0, r0
 8000f82:	4696      	mov	lr, r2
 8000f84:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f88:	2620      	movs	r6, #32
 8000f8a:	4690      	mov	r8, r2
 8000f8c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f90:	4610      	mov	r0, r2
 8000f92:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f96:	eba3 0308 	sub.w	r3, r3, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e74b      	b.n	8000e38 <__udivmoddi4+0xf4>
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	f1c6 0320 	rsb	r3, r6, #32
 8000fa6:	fa01 f206 	lsl.w	r2, r1, r6
 8000faa:	fa21 f803 	lsr.w	r8, r1, r3
 8000fae:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fb2:	fa20 f303 	lsr.w	r3, r0, r3
 8000fb6:	b2bc      	uxth	r4, r7
 8000fb8:	40b0      	lsls	r0, r6
 8000fba:	4313      	orrs	r3, r2
 8000fbc:	0c02      	lsrs	r2, r0, #16
 8000fbe:	0c19      	lsrs	r1, r3, #16
 8000fc0:	b280      	uxth	r0, r0
 8000fc2:	fbb8 f9fe 	udiv	r9, r8, lr
 8000fc6:	fb0e 8819 	mls	r8, lr, r9, r8
 8000fca:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000fce:	fb09 f804 	mul.w	r8, r9, r4
 8000fd2:	4588      	cmp	r8, r1
 8000fd4:	d951      	bls.n	800107a <__udivmoddi4+0x336>
 8000fd6:	1879      	adds	r1, r7, r1
 8000fd8:	f109 3cff 	add.w	ip, r9, #4294967295
 8000fdc:	bf2c      	ite	cs
 8000fde:	f04f 0a01 	movcs.w	sl, #1
 8000fe2:	f04f 0a00 	movcc.w	sl, #0
 8000fe6:	4588      	cmp	r8, r1
 8000fe8:	d902      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000fea:	f1ba 0f00 	cmp.w	sl, #0
 8000fee:	d031      	beq.n	8001054 <__udivmoddi4+0x310>
 8000ff0:	eba1 0108 	sub.w	r1, r1, r8
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	fb0e 1119 	mls	r1, lr, r9, r1
 8001000:	b29b      	uxth	r3, r3
 8001002:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001006:	4543      	cmp	r3, r8
 8001008:	d235      	bcs.n	8001076 <__udivmoddi4+0x332>
 800100a:	18fb      	adds	r3, r7, r3
 800100c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001010:	bf2c      	ite	cs
 8001012:	f04f 0a01 	movcs.w	sl, #1
 8001016:	f04f 0a00 	movcc.w	sl, #0
 800101a:	4543      	cmp	r3, r8
 800101c:	d2bb      	bcs.n	8000f96 <__udivmoddi4+0x252>
 800101e:	f1ba 0f00 	cmp.w	sl, #0
 8001022:	d1b8      	bne.n	8000f96 <__udivmoddi4+0x252>
 8001024:	f1a9 0102 	sub.w	r1, r9, #2
 8001028:	443b      	add	r3, r7
 800102a:	e7b4      	b.n	8000f96 <__udivmoddi4+0x252>
 800102c:	1a84      	subs	r4, r0, r2
 800102e:	eb68 0203 	sbc.w	r2, r8, r3
 8001032:	2001      	movs	r0, #1
 8001034:	4696      	mov	lr, r2
 8001036:	e6eb      	b.n	8000e10 <__udivmoddi4+0xcc>
 8001038:	443a      	add	r2, r7
 800103a:	f1a8 0802 	sub.w	r8, r8, #2
 800103e:	e72b      	b.n	8000e98 <__udivmoddi4+0x154>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e710      	b.n	8000e6a <__udivmoddi4+0x126>
 8001048:	3902      	subs	r1, #2
 800104a:	443b      	add	r3, r7
 800104c:	e6a9      	b.n	8000da2 <__udivmoddi4+0x5e>
 800104e:	443a      	add	r2, r7
 8001050:	3802      	subs	r0, #2
 8001052:	e6be      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8001054:	eba7 0808 	sub.w	r8, r7, r8
 8001058:	f1a9 0c02 	sub.w	ip, r9, #2
 800105c:	4441      	add	r1, r8
 800105e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001062:	fb09 f804 	mul.w	r8, r9, r4
 8001066:	e7c9      	b.n	8000ffc <__udivmoddi4+0x2b8>
 8001068:	f1ae 0e02 	sub.w	lr, lr, #2
 800106c:	443c      	add	r4, r7
 800106e:	e744      	b.n	8000efa <__udivmoddi4+0x1b6>
 8001070:	3b02      	subs	r3, #2
 8001072:	443c      	add	r4, r7
 8001074:	e75e      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8001076:	4649      	mov	r1, r9
 8001078:	e78d      	b.n	8000f96 <__udivmoddi4+0x252>
 800107a:	eba1 0108 	sub.w	r1, r1, r8
 800107e:	46cc      	mov	ip, r9
 8001080:	fbb1 f9fe 	udiv	r9, r1, lr
 8001084:	fb09 f804 	mul.w	r8, r9, r4
 8001088:	e7b8      	b.n	8000ffc <__udivmoddi4+0x2b8>
 800108a:	bf00      	nop

0800108c <__aeabi_idiv0>:
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b088      	sub	sp, #32
 8001094:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001096:	463b      	mov	r3, r7
 8001098:	2220      	movs	r2, #32
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f00c fc22 	bl	800d8e6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80010a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010a4:	4a2b      	ldr	r2, [pc, #172]	@ (8001154 <MX_ADC1_Init+0xc4>)
 80010a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80010a8:	4b29      	ldr	r3, [pc, #164]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010aa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80010ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010b0:	4b27      	ldr	r3, [pc, #156]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010b6:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80010bc:	4b24      	ldr	r3, [pc, #144]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010c2:	4b23      	ldr	r3, [pc, #140]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010c4:	2204      	movs	r2, #4
 80010c6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010c8:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010ce:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010da:	4b1d      	ldr	r3, [pc, #116]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010ee:	4b18      	ldr	r3, [pc, #96]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 80010f6:	4b16      	ldr	r3, [pc, #88]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010fc:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <MX_ADC1_Init+0xc0>)
 80010fe:	2200      	movs	r2, #0
 8001100:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001102:	4b13      	ldr	r3, [pc, #76]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001104:	2200      	movs	r2, #0
 8001106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800110a:	4811      	ldr	r0, [pc, #68]	@ (8001150 <MX_ADC1_Init+0xc0>)
 800110c:	f001 fb20 	bl	8002750 <HAL_ADC_Init>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001116:	f000 fa2b 	bl	8001570 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800111a:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <MX_ADC1_Init+0xc8>)
 800111c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800111e:	2306      	movs	r3, #6
 8001120:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001122:	2300      	movs	r3, #0
 8001124:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001126:	237f      	movs	r3, #127	@ 0x7f
 8001128:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800112a:	2304      	movs	r3, #4
 800112c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001132:	463b      	mov	r3, r7
 8001134:	4619      	mov	r1, r3
 8001136:	4806      	ldr	r0, [pc, #24]	@ (8001150 <MX_ADC1_Init+0xc0>)
 8001138:	f001 fe32 	bl	8002da0 <HAL_ADC_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8001142:	f000 fa15 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001146:	bf00      	nop
 8001148:	3720      	adds	r7, #32
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	200001f0 	.word	0x200001f0
 8001154:	42028000 	.word	0x42028000
 8001158:	0c900008 	.word	0x0c900008

0800115c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b0cc      	sub	sp, #304	@ 0x130
 8001160:	af00      	add	r7, sp, #0
 8001162:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001166:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800116a:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800117c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001180:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001184:	4618      	mov	r0, r3
 8001186:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800118a:	461a      	mov	r2, r3
 800118c:	2100      	movs	r1, #0
 800118e:	f00c fbaa 	bl	800d8e6 <memset>
  if(adcHandle->Instance==ADC1)
 8001192:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001196:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a30      	ldr	r2, [pc, #192]	@ (8001260 <HAL_ADC_MspInit+0x104>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d157      	bne.n	8001254 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80011a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011a8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80011ac:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80011b0:	f04f 0300 	mov.w	r3, #0
 80011b4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_HCLK;
 80011b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011bc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80011c0:	2200      	movs	r2, #0
 80011c2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011c6:	f107 0310 	add.w	r3, r7, #16
 80011ca:	4618      	mov	r0, r3
 80011cc:	f003 fde2 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 80011d6:	f000 f9cb 	bl	8001570 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011da:	4b22      	ldr	r3, [pc, #136]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011e0:	4a20      	ldr	r2, [pc, #128]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011e6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 80011ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80011f0:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 80011f4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80011f8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001202:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001206:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001208:	4b16      	ldr	r3, [pc, #88]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800120a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800120e:	4a15      	ldr	r2, [pc, #84]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 8001210:	f043 0301 	orr.w	r3, r3, #1
 8001214:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001218:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <HAL_ADC_MspInit+0x108>)
 800121a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800121e:	f003 0201 	and.w	r2, r3, #1
 8001222:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001226:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800122a:	601a      	str	r2, [r3, #0]
 800122c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001230:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001234:	681b      	ldr	r3, [r3, #0]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_INP3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001236:	2340      	movs	r3, #64	@ 0x40
 8001238:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800123c:	2303      	movs	r3, #3
 800123e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 800124c:	4619      	mov	r1, r3
 800124e:	4806      	ldr	r0, [pc, #24]	@ (8001268 <HAL_ADC_MspInit+0x10c>)
 8001250:	f002 fcb8 	bl	8003bc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001254:	bf00      	nop
 8001256:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	42028000 	.word	0x42028000
 8001264:	44020c00 	.word	0x44020c00
 8001268:	42020000 	.word	0x42020000

0800126c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001272:	4b19      	ldr	r3, [pc, #100]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001274:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001278:	4a17      	ldr	r2, [pc, #92]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 800127a:	f043 0301 	orr.w	r3, r3, #1
 800127e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001282:	4b15      	ldr	r3, [pc, #84]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001284:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001290:	4b11      	ldr	r3, [pc, #68]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001292:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001296:	4a10      	ldr	r2, [pc, #64]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 8001298:	f043 0308 	orr.w	r3, r3, #8
 800129c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012a0:	4b0d      	ldr	r3, [pc, #52]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012ae:	4b0a      	ldr	r3, [pc, #40]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012b4:	4a08      	ldr	r2, [pc, #32]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012b6:	f043 0304 	orr.w	r3, r3, #4
 80012ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80012be:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <MX_GPIO_Init+0x6c>)
 80012c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80012c4:	f003 0304 	and.w	r3, r3, #4
 80012c8:	607b      	str	r3, [r7, #4]
 80012ca:	687b      	ldr	r3, [r7, #4]

}
 80012cc:	bf00      	nop
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr
 80012d8:	44020c00 	.word	0x44020c00

080012dc <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80012e0:	f002 fdce 	bl	8003e80 <HAL_ICACHE_Enable>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 80012ea:	f000 f941 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}
	...

080012f4 <calculaTemperatura>:
 * 	3. Converter o valor para tenso (V)
 *	4. Efetuar o clculo para converter para C (PROCESS VALUE)
 *	5. Para evitar valores discrepantes, ser feito uma mdia de 10 leituras
 */

float calculaTemperatura(){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0

	float tensaoLM35 = 0.0f;
 80012fa:	f04f 0300 	mov.w	r3, #0
 80012fe:	607b      	str	r3, [r7, #4]

	for(int i = 0; i < NUM_MEDICOES; i++){
 8001300:	2300      	movs	r3, #0
 8001302:	603b      	str	r3, [r7, #0]
 8001304:	e017      	b.n	8001336 <calculaTemperatura+0x42>

		HAL_ADC_Start(&hadc1);
 8001306:	481a      	ldr	r0, [pc, #104]	@ (8001370 <calculaTemperatura+0x7c>)
 8001308:	f001 fb76 	bl	80029f8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, ADC_1_TIMEOUT);
 800130c:	210a      	movs	r1, #10
 800130e:	4818      	ldr	r0, [pc, #96]	@ (8001370 <calculaTemperatura+0x7c>)
 8001310:	f001 fc60 	bl	8002bd4 <HAL_ADC_PollForConversion>
		tensaoLM35 += ADCtoVolts(&hadc1);
 8001314:	4816      	ldr	r0, [pc, #88]	@ (8001370 <calculaTemperatura+0x7c>)
 8001316:	f000 f831 	bl	800137c <ADCtoVolts>
 800131a:	eeb0 7a40 	vmov.f32	s14, s0
 800131e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001322:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001326:	edc7 7a01 	vstr	s15, [r7, #4]
		HAL_ADC_Stop(&hadc1);
 800132a:	4811      	ldr	r0, [pc, #68]	@ (8001370 <calculaTemperatura+0x7c>)
 800132c:	f001 fc1e 	bl	8002b6c <HAL_ADC_Stop>
	for(int i = 0; i < NUM_MEDICOES; i++){
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	3301      	adds	r3, #1
 8001334:	603b      	str	r3, [r7, #0]
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	2b09      	cmp	r3, #9
 800133a:	dde4      	ble.n	8001306 <calculaTemperatura+0x12>
	}

	tensaoLM35 = tensaoLM35 / NUM_MEDICOES;
 800133c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001340:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8001344:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001348:	edc7 7a01 	vstr	s15, [r7, #4]

	temperaturaAtual = tensaoLM35 * FATOR_CONVERSAO_LM35_VOLS;
 800134c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001350:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001374 <calculaTemperatura+0x80>
 8001354:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001358:	4b07      	ldr	r3, [pc, #28]	@ (8001378 <calculaTemperatura+0x84>)
 800135a:	edc3 7a00 	vstr	s15, [r3]

	return temperaturaAtual;
 800135e:	4b06      	ldr	r3, [pc, #24]	@ (8001378 <calculaTemperatura+0x84>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	ee07 3a90 	vmov	s15, r3

}
 8001366:	eeb0 0a67 	vmov.f32	s0, s15
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	200001f0 	.word	0x200001f0
 8001374:	42c80000 	.word	0x42c80000
 8001378:	20000258 	.word	0x20000258

0800137c <ADCtoVolts>:
 * 	  Helper da funo float calculaTemperatura();
 * 	  Basicamente dar um GetValue no canal de AD e
 * 	  Retornar o valor em volts
 */

float ADCtoVolts(ADC_HandleTypeDef *adc_channel){
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]

	float tensaoCalculada = 0;
 8001384:	f04f 0300 	mov.w	r3, #0
 8001388:	60fb      	str	r3, [r7, #12]
	valorLidoAD = HAL_ADC_GetValue(adc_channel);
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f001 fcfa 	bl	8002d84 <HAL_ADC_GetValue>
 8001390:	4603      	mov	r3, r0
 8001392:	4a0d      	ldr	r2, [pc, #52]	@ (80013c8 <ADCtoVolts+0x4c>)
 8001394:	6013      	str	r3, [r2, #0]

	tensaoCalculada = (valorLidoAD * TENSAO_REFERENCIA_AD) / RESOLUCAO_ADC_LM35;
 8001396:	4b0c      	ldr	r3, [pc, #48]	@ (80013c8 <ADCtoVolts+0x4c>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	ee07 3a90 	vmov	s15, r3
 800139e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013a2:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80013cc <ADCtoVolts+0x50>
 80013a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013aa:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80013d0 <ADCtoVolts+0x54>
 80013ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b2:	edc7 7a03 	vstr	s15, [r7, #12]

	return tensaoCalculada;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	ee07 3a90 	vmov	s15, r3
}
 80013bc:	eeb0 0a67 	vmov.f32	s0, s15
 80013c0:	3710      	adds	r7, #16
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	2000025c 	.word	0x2000025c
 80013cc:	40533333 	.word	0x40533333
 80013d0:	457ff000 	.word	0x457ff000

080013d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b088      	sub	sp, #32
 80013d8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013da:	f000 fe37 	bl	800204c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013de:	f000 f855 	bl	800148c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013e2:	f7ff ff43 	bl	800126c <MX_GPIO_Init>
  MX_ADC1_Init();
 80013e6:	f7ff fe53 	bl	8001090 <MX_ADC1_Init>
  MX_ICACHE_Init();
 80013ea:	f7ff ff77 	bl	80012dc <MX_ICACHE_Init>
  MX_USART3_UART_Init();
 80013ee:	f000 fd29 	bl	8001e44 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 80013f2:	f000 fbd5 	bl	8001ba0 <MX_TIM3_Init>
  MX_TIM4_Init();
 80013f6:	f000 fc2d 	bl	8001c54 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  nextion_init();
 80013fa:	f000 f8bf 	bl	800157c <nextion_init>
  char buffer_temperatura[20];
  PWM_Init(&htim3, TIM_CHANNEL_1);
 80013fe:	2100      	movs	r1, #0
 8001400:	481c      	ldr	r0, [pc, #112]	@ (8001474 <main+0xa0>)
 8001402:	f000 f977 	bl	80016f4 <PWM_Init>
  PWM_Init(&htim4, TIM_CHANNEL_1);
 8001406:	2100      	movs	r1, #0
 8001408:	481b      	ldr	r0, [pc, #108]	@ (8001478 <main+0xa4>)
 800140a:	f000 f973 	bl	80016f4 <PWM_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(2000);
 800140e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001412:	f000 fed9 	bl	80021c8 <HAL_Delay>
	  calculaTemperatura();
 8001416:	f7ff ff6d 	bl	80012f4 <calculaTemperatura>

	  memset(buffer_temperatura, 0, sizeof(buffer_temperatura));
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	2214      	movs	r2, #20
 800141e:	2100      	movs	r1, #0
 8001420:	4618      	mov	r0, r3
 8001422:	f00c fa60 	bl	800d8e6 <memset>

	  snprintf(buffer_temperatura, sizeof(buffer_temperatura), "%.2f", temperaturaAtual);
 8001426:	4b15      	ldr	r3, [pc, #84]	@ (800147c <main+0xa8>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff f89c 	bl	8000568 <__aeabi_f2d>
 8001430:	4602      	mov	r2, r0
 8001432:	460b      	mov	r3, r1
 8001434:	1d38      	adds	r0, r7, #4
 8001436:	e9cd 2300 	strd	r2, r3, [sp]
 800143a:	4a11      	ldr	r2, [pc, #68]	@ (8001480 <main+0xac>)
 800143c:	2114      	movs	r1, #20
 800143e:	f00c f9b7 	bl	800d7b0 <sniprintf>

	  nextion_set_component_text(CAIXA_TEXTO_PV, buffer_temperatura);
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4619      	mov	r1, r3
 8001446:	480f      	ldr	r0, [pc, #60]	@ (8001484 <main+0xb0>)
 8001448:	f000 f93a 	bl	80016c0 <nextion_set_component_text>

	  PWM_SetDutyCycle(duty_cicle);
 800144c:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <main+0xb4>)
 800144e:	edd3 7a00 	vldr	s15, [r3]
 8001452:	eeb0 0a67 	vmov.f32	s0, s15
 8001456:	f000 f9df 	bl	8001818 <PWM_SetDutyCycle>
	  PWM_Resistor_SetDutyCycle(duty_cicle);
 800145a:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <main+0xb4>)
 800145c:	edd3 7a00 	vldr	s15, [r3]
 8001460:	eeb0 0a67 	vmov.f32	s0, s15
 8001464:	f000 f980 	bl	8001768 <PWM_Resistor_SetDutyCycle>

	  HAL_Delay(2000);
 8001468:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800146c:	f000 feac 	bl	80021c8 <HAL_Delay>
	  HAL_Delay(2000);
 8001470:	bf00      	nop
 8001472:	e7cc      	b.n	800140e <main+0x3a>
 8001474:	200002ec 	.word	0x200002ec
 8001478:	20000338 	.word	0x20000338
 800147c:	20000258 	.word	0x20000258
 8001480:	080110f8 	.word	0x080110f8
 8001484:	08011100 	.word	0x08011100
 8001488:	20000260 	.word	0x20000260

0800148c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b09c      	sub	sp, #112	@ 0x70
 8001490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001492:	f107 0320 	add.w	r3, r7, #32
 8001496:	2250      	movs	r2, #80	@ 0x50
 8001498:	2100      	movs	r1, #0
 800149a:	4618      	mov	r0, r3
 800149c:	f00c fa23 	bl	800d8e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014a0:	f107 0308 	add.w	r3, r7, #8
 80014a4:	2200      	movs	r2, #0
 80014a6:	601a      	str	r2, [r3, #0]
 80014a8:	605a      	str	r2, [r3, #4]
 80014aa:	609a      	str	r2, [r3, #8]
 80014ac:	60da      	str	r2, [r3, #12]
 80014ae:	611a      	str	r2, [r3, #16]
 80014b0:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80014b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001568 <SystemClock_Config+0xdc>)
 80014b4:	691b      	ldr	r3, [r3, #16]
 80014b6:	4a2c      	ldr	r2, [pc, #176]	@ (8001568 <SystemClock_Config+0xdc>)
 80014b8:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80014bc:	6113      	str	r3, [r2, #16]
 80014be:	4b2a      	ldr	r3, [pc, #168]	@ (8001568 <SystemClock_Config+0xdc>)
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80014ca:	bf00      	nop
 80014cc:	4b26      	ldr	r3, [pc, #152]	@ (8001568 <SystemClock_Config+0xdc>)
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	f003 0308 	and.w	r3, r3, #8
 80014d4:	2b08      	cmp	r3, #8
 80014d6:	d1f9      	bne.n	80014cc <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 80014d8:	2310      	movs	r3, #16
 80014da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 80014dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 80014e2:	2320      	movs	r3, #32
 80014e4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014e6:	2302      	movs	r3, #2
 80014e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 80014ea:	2302      	movs	r3, #2
 80014ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014ee:	2301      	movs	r3, #1
 80014f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 80014f2:	237d      	movs	r3, #125	@ 0x7d
 80014f4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80014f6:	2302      	movs	r3, #2
 80014f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80014fa:	2302      	movs	r3, #2
 80014fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80014fe:	2302      	movs	r3, #2
 8001500:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 8001502:	2308      	movs	r3, #8
 8001504:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 8001506:	2300      	movs	r3, #0
 8001508:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800150e:	f107 0320 	add.w	r3, r7, #32
 8001512:	4618      	mov	r0, r3
 8001514:	f002 fcc4 	bl	8003ea0 <HAL_RCC_OscConfig>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800151e:	f000 f827 	bl	8001570 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001522:	231f      	movs	r3, #31
 8001524:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001526:	2303      	movs	r3, #3
 8001528:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800152e:	2300      	movs	r3, #0
 8001530:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001532:	2300      	movs	r3, #0
 8001534:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001536:	2300      	movs	r3, #0
 8001538:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800153a:	f107 0308 	add.w	r3, r7, #8
 800153e:	2105      	movs	r1, #5
 8001540:	4618      	mov	r0, r3
 8001542:	f003 f8e5 	bl	8004710 <HAL_RCC_ClockConfig>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800154c:	f000 f810 	bl	8001570 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001550:	4b06      	ldr	r3, [pc, #24]	@ (800156c <SystemClock_Config+0xe0>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001558:	4a04      	ldr	r2, [pc, #16]	@ (800156c <SystemClock_Config+0xe0>)
 800155a:	f043 0320 	orr.w	r3, r3, #32
 800155e:	6013      	str	r3, [r2, #0]
}
 8001560:	bf00      	nop
 8001562:	3770      	adds	r7, #112	@ 0x70
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	44020800 	.word	0x44020800
 800156c:	40022000 	.word	0x40022000

08001570 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001574:	b672      	cpsid	i
}
 8001576:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <Error_Handler+0x8>

0800157c <nextion_init>:

nextion_ihm_t nextion_ihm;

// inicializa a interface, deve ser chamada antes do envio de comandos.
void nextion_init()
{
 800157c:	b580      	push	{r7, lr}
 800157e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 8001580:	2280      	movs	r2, #128	@ 0x80
 8001582:	4909      	ldr	r1, [pc, #36]	@ (80015a8 <nextion_init+0x2c>)
 8001584:	4809      	ldr	r0, [pc, #36]	@ (80015ac <nextion_init+0x30>)
 8001586:	f00b f93e 	bl	800c806 <HAL_UARTEx_ReceiveToIdle_IT>
			sizeof(nextion_rx_buffer));

	nextion_ihm.active_page = -1;
 800158a:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <nextion_init+0x34>)
 800158c:	22ff      	movs	r2, #255	@ 0xff
 800158e:	701a      	strb	r2, [r3, #0]
	nextion_ihm.touch_event.component_id = -1;
 8001590:	4b07      	ldr	r3, [pc, #28]	@ (80015b0 <nextion_init+0x34>)
 8001592:	22ff      	movs	r2, #255	@ 0xff
 8001594:	709a      	strb	r2, [r3, #2]
	nextion_ihm.touch_event.event_type = -1;
 8001596:	4b06      	ldr	r3, [pc, #24]	@ (80015b0 <nextion_init+0x34>)
 8001598:	22ff      	movs	r2, #255	@ 0xff
 800159a:	70da      	strb	r2, [r3, #3]
	nextion_ihm.touch_event.page_id = -1;
 800159c:	4b04      	ldr	r3, [pc, #16]	@ (80015b0 <nextion_init+0x34>)
 800159e:	22ff      	movs	r2, #255	@ 0xff
 80015a0:	705a      	strb	r2, [r3, #1]
}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000264 	.word	0x20000264
 80015ac:	20000384 	.word	0x20000384
 80015b0:	200002e4 	.word	0x200002e4

080015b4 <nex_send_cmd>:

// envia comandos para a ihm, coloca o terminador ff ff ff de forma automtica ao final do comando.
void nex_send_cmd(const char *cmd)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(NX_UART, (uint8_t*) cmd, strlen(cmd), HAL_MAX_DELAY);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7fe fe67 	bl	8000290 <strlen>
 80015c2:	4603      	mov	r3, r0
 80015c4:	b29a      	uxth	r2, r3
 80015c6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	480d      	ldr	r0, [pc, #52]	@ (8001604 <nex_send_cmd+0x50>)
 80015ce:	f009 fd4b 	bl	800b068 <HAL_UART_Transmit>
	const uint8_t t[3] =
 80015d2:	4a0d      	ldr	r2, [pc, #52]	@ (8001608 <nex_send_cmd+0x54>)
 80015d4:	f107 030c 	add.w	r3, r7, #12
 80015d8:	6812      	ldr	r2, [r2, #0]
 80015da:	4611      	mov	r1, r2
 80015dc:	8019      	strh	r1, [r3, #0]
 80015de:	3302      	adds	r3, #2
 80015e0:	0c12      	lsrs	r2, r2, #16
 80015e2:	701a      	strb	r2, [r3, #0]
	{ 0xFF, 0xFF, 0xFF };
	HAL_UART_Transmit(NX_UART, t, 3, HAL_MAX_DELAY);
 80015e4:	f107 010c 	add.w	r1, r7, #12
 80015e8:	f04f 33ff 	mov.w	r3, #4294967295
 80015ec:	2203      	movs	r2, #3
 80015ee:	4805      	ldr	r0, [pc, #20]	@ (8001604 <nex_send_cmd+0x50>)
 80015f0:	f009 fd3a 	bl	800b068 <HAL_UART_Transmit>
    HAL_Delay(1);
 80015f4:	2001      	movs	r0, #1
 80015f6:	f000 fde7 	bl	80021c8 <HAL_Delay>
}
 80015fa:	bf00      	nop
 80015fc:	3710      	adds	r7, #16
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	20000384 	.word	0x20000384
 8001608:	08011104 	.word	0x08011104

0800160c <HAL_UARTEx_RxEventCallback>:
	nex_send_cmd("sendme");
}

// quando chegam novos dados na serial, este callback  chamado, os dados so processados, e o callback  reiniciado para permitir novas recepes
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	460b      	mov	r3, r1
 8001616:	807b      	strh	r3, [r7, #2]
	// garante que a origem foi a ihm
	if (huart->Instance == NEXTION_UART.Instance && Size > 0)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	4b0a      	ldr	r3, [pc, #40]	@ (8001648 <HAL_UARTEx_RxEventCallback+0x3c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	429a      	cmp	r2, r3
 8001622:	d10c      	bne.n	800163e <HAL_UARTEx_RxEventCallback+0x32>
 8001624:	887b      	ldrh	r3, [r7, #2]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d009      	beq.n	800163e <HAL_UARTEx_RxEventCallback+0x32>
	{
		// Processa os dados recebidos
		nextion_parse_command(nextion_rx_buffer, Size);
 800162a:	887b      	ldrh	r3, [r7, #2]
 800162c:	4619      	mov	r1, r3
 800162e:	4807      	ldr	r0, [pc, #28]	@ (800164c <HAL_UARTEx_RxEventCallback+0x40>)
 8001630:	f000 f80e 	bl	8001650 <nextion_parse_command>

		//  IMPORTANTE: Reinicia a recepo 
		HAL_UARTEx_ReceiveToIdle_IT(NX_UART, nextion_rx_buffer,
 8001634:	2280      	movs	r2, #128	@ 0x80
 8001636:	4905      	ldr	r1, [pc, #20]	@ (800164c <HAL_UARTEx_RxEventCallback+0x40>)
 8001638:	4803      	ldr	r0, [pc, #12]	@ (8001648 <HAL_UARTEx_RxEventCallback+0x3c>)
 800163a:	f00b f8e4 	bl	800c806 <HAL_UARTEx_ReceiveToIdle_IT>
				sizeof(nextion_rx_buffer));
	}
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	20000384 	.word	0x20000384
 800164c:	20000264 	.word	0x20000264

08001650 <nextion_parse_command>:

// Funo para processar comandos Nextion
void nextion_parse_command(uint8_t *data, uint16_t size)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	460b      	mov	r3, r1
 800165a:	807b      	strh	r3, [r7, #2]
	if (size < 1)
 800165c:	887b      	ldrh	r3, [r7, #2]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d021      	beq.n	80016a6 <nextion_parse_command+0x56>
		return;

	uint8_t command = data[0]; //primeiro byte  sempre o comando
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	73fb      	strb	r3, [r7, #15]
	// consultar: https://wiki.iteadstudio.com/Nextion_Instruction_Set#page:_Refresh_page
	// para obter a lista de comandos validos

	switch (command)
 8001668:	7bfb      	ldrb	r3, [r7, #15]
 800166a:	2b65      	cmp	r3, #101	@ 0x65
 800166c:	d00b      	beq.n	8001686 <nextion_parse_command+0x36>
 800166e:	2b66      	cmp	r3, #102	@ 0x66
 8001670:	d11e      	bne.n	80016b0 <nextion_parse_command+0x60>
	{
	case 0x66: //pagina atual - estrutura: 0x66 + Page ID
	{
		if (size >= 2)
 8001672:	887b      	ldrh	r3, [r7, #2]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d918      	bls.n	80016aa <nextion_parse_command+0x5a>
		{
			nextion_ihm.active_page = data[1];
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	3301      	adds	r3, #1
 800167c:	781b      	ldrb	r3, [r3, #0]
 800167e:	b25a      	sxtb	r2, r3
 8001680:	4b0e      	ldr	r3, [pc, #56]	@ (80016bc <nextion_parse_command+0x6c>)
 8001682:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001684:	e011      	b.n	80016aa <nextion_parse_command+0x5a>
	}
	case 0x65: //// Touch Event - estrutura: 0x65 + Page ID + Component ID + Event (0x01 press, 0x00 release)
	{
		if (size >= 2)
 8001686:	887b      	ldrh	r3, [r7, #2]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d910      	bls.n	80016ae <nextion_parse_command+0x5e>
		{
			nextion_ihm.touch_event.page_id = data[1];
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	785a      	ldrb	r2, [r3, #1]
 8001690:	4b0a      	ldr	r3, [pc, #40]	@ (80016bc <nextion_parse_command+0x6c>)
 8001692:	705a      	strb	r2, [r3, #1]
			nextion_ihm.touch_event.component_id = data[2];
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	789a      	ldrb	r2, [r3, #2]
 8001698:	4b08      	ldr	r3, [pc, #32]	@ (80016bc <nextion_parse_command+0x6c>)
 800169a:	709a      	strb	r2, [r3, #2]
			nextion_ihm.touch_event.event_type = data[1];
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	785a      	ldrb	r2, [r3, #1]
 80016a0:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <nextion_parse_command+0x6c>)
 80016a2:	70da      	strb	r2, [r3, #3]
		}
		break;
 80016a4:	e003      	b.n	80016ae <nextion_parse_command+0x5e>
		return;
 80016a6:	bf00      	nop
 80016a8:	e002      	b.n	80016b0 <nextion_parse_command+0x60>
		break;
 80016aa:	bf00      	nop
 80016ac:	e000      	b.n	80016b0 <nextion_parse_command+0x60>
		break;
 80016ae:	bf00      	nop
	}

	}
}
 80016b0:	3714      	adds	r7, #20
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	200002e4 	.word	0x200002e4

080016c0 <nextion_set_component_text>:
	snprintf(cmd, sizeof(cmd), "%s.bco=%lu", page_name, value);
	nex_send_cmd(cmd);
}

void nextion_set_component_text(const char *component, const char *text)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b092      	sub	sp, #72	@ 0x48
 80016c4:	af02      	add	r7, sp, #8
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
	char cmd[50];
	snprintf(cmd, sizeof(cmd), "%s.txt=\"%s\"", component, text);
 80016ca:	f107 000c 	add.w	r0, r7, #12
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a06      	ldr	r2, [pc, #24]	@ (80016f0 <nextion_set_component_text+0x30>)
 80016d6:	2132      	movs	r1, #50	@ 0x32
 80016d8:	f00c f86a 	bl	800d7b0 <sniprintf>
	nex_send_cmd(cmd);
 80016dc:	f107 030c 	add.w	r3, r7, #12
 80016e0:	4618      	mov	r0, r3
 80016e2:	f7ff ff67 	bl	80015b4 <nex_send_cmd>
}
 80016e6:	bf00      	nop
 80016e8:	3740      	adds	r7, #64	@ 0x40
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	0801113c 	.word	0x0801113c

080016f4 <PWM_Init>:
 * 1. Inicializar o PWM indicado;
 * 2. Setar inicialmente o Duty Cicle para 0.
 * 3. Poder ser utilizado para ambos os PWMs, desde que o canal seja passado corretamente
 */

void PWM_Init(TIM_HandleTypeDef *htim, uint32_t canal){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	6039      	str	r1, [r7, #0]

	__HAL_TIM_SET_COMPARE(htim, canal, PWM_DUTY_CICLE_DESLIGADO); // Seta o Duty Cicle para 0
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d104      	bne.n	800170e <PWM_Init+0x1a>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2200      	movs	r2, #0
 800170a:	635a      	str	r2, [r3, #52]	@ 0x34
 800170c:	e023      	b.n	8001756 <PWM_Init+0x62>
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	2b04      	cmp	r3, #4
 8001712:	d104      	bne.n	800171e <PWM_Init+0x2a>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	2300      	movs	r3, #0
 800171a:	6393      	str	r3, [r2, #56]	@ 0x38
 800171c:	e01b      	b.n	8001756 <PWM_Init+0x62>
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	2b08      	cmp	r3, #8
 8001722:	d104      	bne.n	800172e <PWM_Init+0x3a>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	2300      	movs	r3, #0
 800172a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800172c:	e013      	b.n	8001756 <PWM_Init+0x62>
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	2b0c      	cmp	r3, #12
 8001732:	d104      	bne.n	800173e <PWM_Init+0x4a>
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	2300      	movs	r3, #0
 800173a:	6413      	str	r3, [r2, #64]	@ 0x40
 800173c:	e00b      	b.n	8001756 <PWM_Init+0x62>
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	2b10      	cmp	r3, #16
 8001742:	d104      	bne.n	800174e <PWM_Init+0x5a>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681a      	ldr	r2, [r3, #0]
 8001748:	2300      	movs	r3, #0
 800174a:	6493      	str	r3, [r2, #72]	@ 0x48
 800174c:	e003      	b.n	8001756 <PWM_Init+0x62>
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	2300      	movs	r3, #0
 8001754:	64d3      	str	r3, [r2, #76]	@ 0x4c

	HAL_TIM_PWM_Start(htim, canal);
 8001756:	6839      	ldr	r1, [r7, #0]
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f008 fbcb 	bl	8009ef4 <HAL_TIM_PWM_Start>
}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
	...

08001768 <PWM_Resistor_SetDutyCycle>:
 * 2. Converter para o padro de 3.3V = VMAX para o resistor
 * 3. Aplicar o valor no CCR do Timer
 * Pino de sada desse PWM: PC6 (D16)
 */

void PWM_Resistor_SetDutyCycle(float duty_percent_nextion){
 8001768:	b480      	push	{r7}
 800176a:	b087      	sub	sp, #28
 800176c:	af00      	add	r7, sp, #0
 800176e:	ed87 0a01 	vstr	s0, [r7, #4]

	float ccr_float = 0.0f;
 8001772:	f04f 0300 	mov.w	r3, #0
 8001776:	617b      	str	r3, [r7, #20]
	float duty_percent_real = 0.0f; // Necessrio ajustar para os valores possveis
 8001778:	f04f 0300 	mov.w	r3, #0
 800177c:	613b      	str	r3, [r7, #16]
	uint32_t ccr = 0;
 800177e:	2300      	movs	r3, #0
 8001780:	60fb      	str	r3, [r7, #12]
	uint32_t valor_arr = htim3.Instance->ARR;
 8001782:	4b21      	ldr	r3, [pc, #132]	@ (8001808 <PWM_Resistor_SetDutyCycle+0xa0>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001788:	60bb      	str	r3, [r7, #8]

	if(duty_percent_nextion > PWM_MAX)
 800178a:	edd7 7a01 	vldr	s15, [r7, #4]
 800178e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800180c <PWM_Resistor_SetDutyCycle+0xa4>
 8001792:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179a:	dd02      	ble.n	80017a2 <PWM_Resistor_SetDutyCycle+0x3a>
		duty_percent_nextion = PWM_MAX;
 800179c:	4b1c      	ldr	r3, [pc, #112]	@ (8001810 <PWM_Resistor_SetDutyCycle+0xa8>)
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	e009      	b.n	80017b6 <PWM_Resistor_SetDutyCycle+0x4e>
	else if(duty_percent_nextion < PWM_MIN)
 80017a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80017a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ae:	d502      	bpl.n	80017b6 <PWM_Resistor_SetDutyCycle+0x4e>
		duty_percent_nextion = PWM_MIN;
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	607b      	str	r3, [r7, #4]

	duty_percent_real = (duty_percent_nextion * FATOR_CONVERSAO_DUTY_PWM_RESISTOR_NEXTION);
 80017b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80017ba:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001814 <PWM_Resistor_SetDutyCycle+0xac>
 80017be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017c2:	edc7 7a04 	vstr	s15, [r7, #16]

	ccr_float = (duty_percent_real / 100.0f) * (valor_arr + 1);
 80017c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80017ca:	eddf 6a10 	vldr	s13, [pc, #64]	@ 800180c <PWM_Resistor_SetDutyCycle+0xa4>
 80017ce:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	3301      	adds	r3, #1
 80017d6:	ee07 3a90 	vmov	s15, r3
 80017da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e2:	edc7 7a05 	vstr	s15, [r7, #20]
	ccr = (uint32_t)(ccr_float); // Truncando o ccr para uint32_t
 80017e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80017ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80017ee:	ee17 3a90 	vmov	r3, s15
 80017f2:	60fb      	str	r3, [r7, #12]

	htim3.Instance->CCR1 = ccr; // Atualiza o valor do CCR1 para termos o Duty Cicle correto.
 80017f4:	4b04      	ldr	r3, [pc, #16]	@ (8001808 <PWM_Resistor_SetDutyCycle+0xa0>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	68fa      	ldr	r2, [r7, #12]
 80017fa:	635a      	str	r2, [r3, #52]	@ 0x34

}
 80017fc:	bf00      	nop
 80017fe:	371c      	adds	r7, #28
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr
 8001808:	200002ec 	.word	0x200002ec
 800180c:	42c80000 	.word	0x42c80000
 8001810:	42c80000 	.word	0x42c80000
 8001814:	3e8ccccd 	.word	0x3e8ccccd

08001818 <PWM_SetDutyCycle>:
/*
 * PWM Normal. Faz a mesma coisa que a de cima s que sem ajustar para Duty Max = 27,5%
 * Pino de sada desse PWM: PD12 (D29)
 */

void PWM_SetDutyCycle(float duty_percent_nextion){
 8001818:	b480      	push	{r7}
 800181a:	b087      	sub	sp, #28
 800181c:	af00      	add	r7, sp, #0
 800181e:	ed87 0a01 	vstr	s0, [r7, #4]
	float ccr_float = 0.0f;
 8001822:	f04f 0300 	mov.w	r3, #0
 8001826:	617b      	str	r3, [r7, #20]
	uint32_t ccr = 0;
 8001828:	2300      	movs	r3, #0
 800182a:	613b      	str	r3, [r7, #16]
	uint32_t valor_arr = htim4.Instance->ARR;
 800182c:	4b1d      	ldr	r3, [pc, #116]	@ (80018a4 <PWM_SetDutyCycle+0x8c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001832:	60fb      	str	r3, [r7, #12]

	if(duty_percent_nextion > PWM_MAX)
 8001834:	edd7 7a01 	vldr	s15, [r7, #4]
 8001838:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80018a8 <PWM_SetDutyCycle+0x90>
 800183c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001844:	dd02      	ble.n	800184c <PWM_SetDutyCycle+0x34>
		duty_percent_nextion = PWM_MAX;
 8001846:	4b19      	ldr	r3, [pc, #100]	@ (80018ac <PWM_SetDutyCycle+0x94>)
 8001848:	607b      	str	r3, [r7, #4]
 800184a:	e009      	b.n	8001860 <PWM_SetDutyCycle+0x48>
	else if(duty_percent_nextion < PWM_MIN)
 800184c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001850:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001858:	d502      	bpl.n	8001860 <PWM_SetDutyCycle+0x48>
		duty_percent_nextion = PWM_MIN;
 800185a:	f04f 0300 	mov.w	r3, #0
 800185e:	607b      	str	r3, [r7, #4]

	ccr_float = (duty_percent_nextion / 100.0f) * (valor_arr + 1);
 8001860:	edd7 7a01 	vldr	s15, [r7, #4]
 8001864:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80018a8 <PWM_SetDutyCycle+0x90>
 8001868:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	3301      	adds	r3, #1
 8001870:	ee07 3a90 	vmov	s15, r3
 8001874:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001878:	ee67 7a27 	vmul.f32	s15, s14, s15
 800187c:	edc7 7a05 	vstr	s15, [r7, #20]
	ccr = (uint32_t)(ccr_float); // Truncando o ccr para uint32_t
 8001880:	edd7 7a05 	vldr	s15, [r7, #20]
 8001884:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001888:	ee17 3a90 	vmov	r3, s15
 800188c:	613b      	str	r3, [r7, #16]

	htim4.Instance->CCR1 = ccr; // Atualiza o valor do CCR1 para termos o Duty Cicle correto.
 800188e:	4b05      	ldr	r3, [pc, #20]	@ (80018a4 <PWM_SetDutyCycle+0x8c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	693a      	ldr	r2, [r7, #16]
 8001894:	635a      	str	r2, [r3, #52]	@ 0x34

}
 8001896:	bf00      	nop
 8001898:	371c      	adds	r7, #28
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	20000338 	.word	0x20000338
 80018a8:	42c80000 	.word	0x42c80000
 80018ac:	42c80000 	.word	0x42c80000

080018b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b4:	bf00      	nop
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018be:	b480      	push	{r7}
 80018c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018c2:	bf00      	nop
 80018c4:	e7fd      	b.n	80018c2 <NMI_Handler+0x4>

080018c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018c6:	b480      	push	{r7}
 80018c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ca:	bf00      	nop
 80018cc:	e7fd      	b.n	80018ca <HardFault_Handler+0x4>

080018ce <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018ce:	b480      	push	{r7}
 80018d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d2:	bf00      	nop
 80018d4:	e7fd      	b.n	80018d2 <MemManage_Handler+0x4>

080018d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018d6:	b480      	push	{r7}
 80018d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018da:	bf00      	nop
 80018dc:	e7fd      	b.n	80018da <BusFault_Handler+0x4>

080018de <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018de:	b480      	push	{r7}
 80018e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e2:	bf00      	nop
 80018e4:	e7fd      	b.n	80018e2 <UsageFault_Handler+0x4>

080018e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ea:	bf00      	nop
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr

08001902 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001902:	b480      	push	{r7}
 8001904:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001906:	bf00      	nop
 8001908:	46bd      	mov	sp, r7
 800190a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190e:	4770      	bx	lr

08001910 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001914:	f000 fc38 	bl	8002188 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	bd80      	pop	{r7, pc}

0800191c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  return 1;
 8001920:	2301      	movs	r3, #1
}
 8001922:	4618      	mov	r0, r3
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <_kill>:

int _kill(int pid, int sig)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
 8001934:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001936:	f00c f829 	bl	800d98c <__errno>
 800193a:	4603      	mov	r3, r0
 800193c:	2216      	movs	r2, #22
 800193e:	601a      	str	r2, [r3, #0]
  return -1;
 8001940:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001944:	4618      	mov	r0, r3
 8001946:	3708      	adds	r7, #8
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <_exit>:

void _exit (int status)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001954:	f04f 31ff 	mov.w	r1, #4294967295
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff ffe7 	bl	800192c <_kill>
  while (1) {}    /* Make sure we hang here */
 800195e:	bf00      	nop
 8001960:	e7fd      	b.n	800195e <_exit+0x12>

08001962 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001962:	b580      	push	{r7, lr}
 8001964:	b086      	sub	sp, #24
 8001966:	af00      	add	r7, sp, #0
 8001968:	60f8      	str	r0, [r7, #12]
 800196a:	60b9      	str	r1, [r7, #8]
 800196c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
 8001972:	e00a      	b.n	800198a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001974:	f3af 8000 	nop.w
 8001978:	4601      	mov	r1, r0
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	1c5a      	adds	r2, r3, #1
 800197e:	60ba      	str	r2, [r7, #8]
 8001980:	b2ca      	uxtb	r2, r1
 8001982:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	3301      	adds	r3, #1
 8001988:	617b      	str	r3, [r7, #20]
 800198a:	697a      	ldr	r2, [r7, #20]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	429a      	cmp	r2, r3
 8001990:	dbf0      	blt.n	8001974 <_read+0x12>
  }

  return len;
 8001992:	687b      	ldr	r3, [r7, #4]
}
 8001994:	4618      	mov	r0, r3
 8001996:	3718      	adds	r7, #24
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b086      	sub	sp, #24
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	60f8      	str	r0, [r7, #12]
 80019a4:	60b9      	str	r1, [r7, #8]
 80019a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a8:	2300      	movs	r3, #0
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	e009      	b.n	80019c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	1c5a      	adds	r2, r3, #1
 80019b2:	60ba      	str	r2, [r7, #8]
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3301      	adds	r3, #1
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	697a      	ldr	r2, [r7, #20]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	dbf1      	blt.n	80019ae <_write+0x12>
  }
  return len;
 80019ca:	687b      	ldr	r3, [r7, #4]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	3718      	adds	r7, #24
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}

080019d4 <_close>:

int _close(int file)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019fc:	605a      	str	r2, [r3, #4]
  return 0;
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <_isatty>:

int _isatty(int file)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a14:	2301      	movs	r3, #1
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b085      	sub	sp, #20
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	60f8      	str	r0, [r7, #12]
 8001a2a:	60b9      	str	r1, [r7, #8]
 8001a2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a2e:	2300      	movs	r3, #0
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	3714      	adds	r7, #20
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr

08001a3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b086      	sub	sp, #24
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a44:	4a14      	ldr	r2, [pc, #80]	@ (8001a98 <_sbrk+0x5c>)
 8001a46:	4b15      	ldr	r3, [pc, #84]	@ (8001a9c <_sbrk+0x60>)
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a50:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <_sbrk+0x64>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d102      	bne.n	8001a5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a58:	4b11      	ldr	r3, [pc, #68]	@ (8001aa0 <_sbrk+0x64>)
 8001a5a:	4a12      	ldr	r2, [pc, #72]	@ (8001aa4 <_sbrk+0x68>)
 8001a5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a5e:	4b10      	ldr	r3, [pc, #64]	@ (8001aa0 <_sbrk+0x64>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	4413      	add	r3, r2
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d207      	bcs.n	8001a7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a6c:	f00b ff8e 	bl	800d98c <__errno>
 8001a70:	4603      	mov	r3, r0
 8001a72:	220c      	movs	r2, #12
 8001a74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a76:	f04f 33ff 	mov.w	r3, #4294967295
 8001a7a:	e009      	b.n	8001a90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a7c:	4b08      	ldr	r3, [pc, #32]	@ (8001aa0 <_sbrk+0x64>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a82:	4b07      	ldr	r3, [pc, #28]	@ (8001aa0 <_sbrk+0x64>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	4a05      	ldr	r2, [pc, #20]	@ (8001aa0 <_sbrk+0x64>)
 8001a8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a8e:	68fb      	ldr	r3, [r7, #12]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	200a0000 	.word	0x200a0000
 8001a9c:	00000400 	.word	0x00000400
 8001aa0:	200002e8 	.word	0x200002e8
 8001aa4:	20000568 	.word	0x20000568

08001aa8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001aae:	4b35      	ldr	r3, [pc, #212]	@ (8001b84 <SystemInit+0xdc>)
 8001ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ab4:	4a33      	ldr	r2, [pc, #204]	@ (8001b84 <SystemInit+0xdc>)
 8001ab6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001aba:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8001abe:	4b32      	ldr	r3, [pc, #200]	@ (8001b88 <SystemInit+0xe0>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8001ac4:	4b30      	ldr	r3, [pc, #192]	@ (8001b88 <SystemInit+0xe0>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001aca:	4b2f      	ldr	r3, [pc, #188]	@ (8001b88 <SystemInit+0xe0>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8001ad0:	4b2d      	ldr	r3, [pc, #180]	@ (8001b88 <SystemInit+0xe0>)
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	492c      	ldr	r1, [pc, #176]	@ (8001b88 <SystemInit+0xe0>)
 8001ad6:	4b2d      	ldr	r3, [pc, #180]	@ (8001b8c <SystemInit+0xe4>)
 8001ad8:	4013      	ands	r3, r2
 8001ada:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8001adc:	4b2a      	ldr	r3, [pc, #168]	@ (8001b88 <SystemInit+0xe0>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8001ae2:	4b29      	ldr	r3, [pc, #164]	@ (8001b88 <SystemInit+0xe0>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8001ae8:	4b27      	ldr	r3, [pc, #156]	@ (8001b88 <SystemInit+0xe0>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8001aee:	4b26      	ldr	r3, [pc, #152]	@ (8001b88 <SystemInit+0xe0>)
 8001af0:	4a27      	ldr	r2, [pc, #156]	@ (8001b90 <SystemInit+0xe8>)
 8001af2:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8001af4:	4b24      	ldr	r3, [pc, #144]	@ (8001b88 <SystemInit+0xe0>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8001afa:	4b23      	ldr	r3, [pc, #140]	@ (8001b88 <SystemInit+0xe0>)
 8001afc:	4a24      	ldr	r2, [pc, #144]	@ (8001b90 <SystemInit+0xe8>)
 8001afe:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8001b00:	4b21      	ldr	r3, [pc, #132]	@ (8001b88 <SystemInit+0xe0>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8001b06:	4b20      	ldr	r3, [pc, #128]	@ (8001b88 <SystemInit+0xe0>)
 8001b08:	4a21      	ldr	r2, [pc, #132]	@ (8001b90 <SystemInit+0xe8>)
 8001b0a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8001b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8001b88 <SystemInit+0xe0>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001b12:	4b1d      	ldr	r3, [pc, #116]	@ (8001b88 <SystemInit+0xe0>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a1c      	ldr	r2, [pc, #112]	@ (8001b88 <SystemInit+0xe0>)
 8001b18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b1c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8001b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <SystemInit+0xe0>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b24:	4b17      	ldr	r3, [pc, #92]	@ (8001b84 <SystemInit+0xdc>)
 8001b26:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b2a:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8001b2c:	4b19      	ldr	r3, [pc, #100]	@ (8001b94 <SystemInit+0xec>)
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8001b34:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8001b3c:	d003      	beq.n	8001b46 <SystemInit+0x9e>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001b44:	d117      	bne.n	8001b76 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8001b46:	4b13      	ldr	r3, [pc, #76]	@ (8001b94 <SystemInit+0xec>)
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d005      	beq.n	8001b5e <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <SystemInit+0xec>)
 8001b54:	4a10      	ldr	r2, [pc, #64]	@ (8001b98 <SystemInit+0xf0>)
 8001b56:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8001b58:	4b0e      	ldr	r3, [pc, #56]	@ (8001b94 <SystemInit+0xec>)
 8001b5a:	4a10      	ldr	r2, [pc, #64]	@ (8001b9c <SystemInit+0xf4>)
 8001b5c:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8001b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b94 <SystemInit+0xec>)
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	4a0c      	ldr	r2, [pc, #48]	@ (8001b94 <SystemInit+0xec>)
 8001b64:	f043 0302 	orr.w	r3, r3, #2
 8001b68:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8001b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b94 <SystemInit+0xec>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a09      	ldr	r2, [pc, #36]	@ (8001b94 <SystemInit+0xec>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	61d3      	str	r3, [r2, #28]
  }
}
 8001b76:	bf00      	nop
 8001b78:	370c      	adds	r7, #12
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	e000ed00 	.word	0xe000ed00
 8001b88:	44020c00 	.word	0x44020c00
 8001b8c:	eae2eae3 	.word	0xeae2eae3
 8001b90:	01010280 	.word	0x01010280
 8001b94:	40022000 	.word	0x40022000
 8001b98:	08192a3b 	.word	0x08192a3b
 8001b9c:	4c5d6e7f 	.word	0x4c5d6e7f

08001ba0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	@ 0x28
 8001ba4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba6:	f107 031c 	add.w	r3, r7, #28
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bb2:	463b      	mov	r3, r7
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
 8001bc0:	615a      	str	r2, [r3, #20]
 8001bc2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bc4:	4b21      	ldr	r3, [pc, #132]	@ (8001c4c <MX_TIM3_Init+0xac>)
 8001bc6:	4a22      	ldr	r2, [pc, #136]	@ (8001c50 <MX_TIM3_Init+0xb0>)
 8001bc8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 5-1;
 8001bca:	4b20      	ldr	r3, [pc, #128]	@ (8001c4c <MX_TIM3_Init+0xac>)
 8001bcc:	2204      	movs	r2, #4
 8001bce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bd0:	4b1e      	ldr	r3, [pc, #120]	@ (8001c4c <MX_TIM3_Init+0xac>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2499;
 8001bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8001c4c <MX_TIM3_Init+0xac>)
 8001bd8:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001bdc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bde:	4b1b      	ldr	r3, [pc, #108]	@ (8001c4c <MX_TIM3_Init+0xac>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001be4:	4b19      	ldr	r3, [pc, #100]	@ (8001c4c <MX_TIM3_Init+0xac>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001bea:	4818      	ldr	r0, [pc, #96]	@ (8001c4c <MX_TIM3_Init+0xac>)
 8001bec:	f008 f92a 	bl	8009e44 <HAL_TIM_PWM_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001bf6:	f7ff fcbb 	bl	8001570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c02:	f107 031c 	add.w	r3, r7, #28
 8001c06:	4619      	mov	r1, r3
 8001c08:	4810      	ldr	r0, [pc, #64]	@ (8001c4c <MX_TIM3_Init+0xac>)
 8001c0a:	f009 f90d 	bl	800ae28 <HAL_TIMEx_MasterConfigSynchronization>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001c14:	f7ff fcac 	bl	8001570 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c18:	2360      	movs	r3, #96	@ 0x60
 8001c1a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c28:	463b      	mov	r3, r7
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4807      	ldr	r0, [pc, #28]	@ (8001c4c <MX_TIM3_Init+0xac>)
 8001c30:	f008 fac0 	bl	800a1b4 <HAL_TIM_PWM_ConfigChannel>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001c3a:	f7ff fc99 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001c3e:	4803      	ldr	r0, [pc, #12]	@ (8001c4c <MX_TIM3_Init+0xac>)
 8001c40:	f000 f89c 	bl	8001d7c <HAL_TIM_MspPostInit>

}
 8001c44:	bf00      	nop
 8001c46:	3728      	adds	r7, #40	@ 0x28
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	200002ec 	.word	0x200002ec
 8001c50:	40000400 	.word	0x40000400

08001c54 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b08a      	sub	sp, #40	@ 0x28
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c5a:	f107 031c 	add.w	r3, r7, #28
 8001c5e:	2200      	movs	r2, #0
 8001c60:	601a      	str	r2, [r3, #0]
 8001c62:	605a      	str	r2, [r3, #4]
 8001c64:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c66:	463b      	mov	r3, r7
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]
 8001c6e:	609a      	str	r2, [r3, #8]
 8001c70:	60da      	str	r2, [r3, #12]
 8001c72:	611a      	str	r2, [r3, #16]
 8001c74:	615a      	str	r2, [r3, #20]
 8001c76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c78:	4b21      	ldr	r3, [pc, #132]	@ (8001d00 <MX_TIM4_Init+0xac>)
 8001c7a:	4a22      	ldr	r2, [pc, #136]	@ (8001d04 <MX_TIM4_Init+0xb0>)
 8001c7c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 5-1;
 8001c7e:	4b20      	ldr	r3, [pc, #128]	@ (8001d00 <MX_TIM4_Init+0xac>)
 8001c80:	2204      	movs	r2, #4
 8001c82:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c84:	4b1e      	ldr	r3, [pc, #120]	@ (8001d00 <MX_TIM4_Init+0xac>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2499;
 8001c8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001d00 <MX_TIM4_Init+0xac>)
 8001c8c:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001c90:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c92:	4b1b      	ldr	r3, [pc, #108]	@ (8001d00 <MX_TIM4_Init+0xac>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c98:	4b19      	ldr	r3, [pc, #100]	@ (8001d00 <MX_TIM4_Init+0xac>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001c9e:	4818      	ldr	r0, [pc, #96]	@ (8001d00 <MX_TIM4_Init+0xac>)
 8001ca0:	f008 f8d0 	bl	8009e44 <HAL_TIM_PWM_Init>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d001      	beq.n	8001cae <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8001caa:	f7ff fc61 	bl	8001570 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001cb6:	f107 031c 	add.w	r3, r7, #28
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4810      	ldr	r0, [pc, #64]	@ (8001d00 <MX_TIM4_Init+0xac>)
 8001cbe:	f009 f8b3 	bl	800ae28 <HAL_TIMEx_MasterConfigSynchronization>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001cc8:	f7ff fc52 	bl	8001570 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ccc:	2360      	movs	r3, #96	@ 0x60
 8001cce:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cdc:	463b      	mov	r3, r7
 8001cde:	2200      	movs	r2, #0
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4807      	ldr	r0, [pc, #28]	@ (8001d00 <MX_TIM4_Init+0xac>)
 8001ce4:	f008 fa66 	bl	800a1b4 <HAL_TIM_PWM_ConfigChannel>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8001cee:	f7ff fc3f 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001cf2:	4803      	ldr	r0, [pc, #12]	@ (8001d00 <MX_TIM4_Init+0xac>)
 8001cf4:	f000 f842 	bl	8001d7c <HAL_TIM_MspPostInit>

}
 8001cf8:	bf00      	nop
 8001cfa:	3728      	adds	r7, #40	@ 0x28
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	20000338 	.word	0x20000338
 8001d04:	40000800 	.word	0x40000800

08001d08 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b085      	sub	sp, #20
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a16      	ldr	r2, [pc, #88]	@ (8001d70 <HAL_TIM_PWM_MspInit+0x68>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d10f      	bne.n	8001d3a <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d1a:	4b16      	ldr	r3, [pc, #88]	@ (8001d74 <HAL_TIM_PWM_MspInit+0x6c>)
 8001d1c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d20:	4a14      	ldr	r2, [pc, #80]	@ (8001d74 <HAL_TIM_PWM_MspInit+0x6c>)
 8001d22:	f043 0302 	orr.w	r3, r3, #2
 8001d26:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001d2a:	4b12      	ldr	r3, [pc, #72]	@ (8001d74 <HAL_TIM_PWM_MspInit+0x6c>)
 8001d2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001d38:	e013      	b.n	8001d62 <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM4)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a0e      	ldr	r2, [pc, #56]	@ (8001d78 <HAL_TIM_PWM_MspInit+0x70>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d10e      	bne.n	8001d62 <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d44:	4b0b      	ldr	r3, [pc, #44]	@ (8001d74 <HAL_TIM_PWM_MspInit+0x6c>)
 8001d46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d74 <HAL_TIM_PWM_MspInit+0x6c>)
 8001d4c:	f043 0304 	orr.w	r3, r3, #4
 8001d50:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001d54:	4b07      	ldr	r3, [pc, #28]	@ (8001d74 <HAL_TIM_PWM_MspInit+0x6c>)
 8001d56:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d5a:	f003 0304 	and.w	r3, r3, #4
 8001d5e:	60bb      	str	r3, [r7, #8]
 8001d60:	68bb      	ldr	r3, [r7, #8]
}
 8001d62:	bf00      	nop
 8001d64:	3714      	adds	r7, #20
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40000400 	.word	0x40000400
 8001d74:	44020c00 	.word	0x44020c00
 8001d78:	40000800 	.word	0x40000800

08001d7c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08a      	sub	sp, #40	@ 0x28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a25      	ldr	r2, [pc, #148]	@ (8001e30 <HAL_TIM_MspPostInit+0xb4>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d11f      	bne.n	8001dde <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9e:	4b25      	ldr	r3, [pc, #148]	@ (8001e34 <HAL_TIM_MspPostInit+0xb8>)
 8001da0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001da4:	4a23      	ldr	r2, [pc, #140]	@ (8001e34 <HAL_TIM_MspPostInit+0xb8>)
 8001da6:	f043 0304 	orr.w	r3, r3, #4
 8001daa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001dae:	4b21      	ldr	r3, [pc, #132]	@ (8001e34 <HAL_TIM_MspPostInit+0xb8>)
 8001db0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001db4:	f003 0304 	and.w	r3, r3, #4
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dbc:	2340      	movs	r3, #64	@ 0x40
 8001dbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dd0:	f107 0314 	add.w	r3, r7, #20
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4818      	ldr	r0, [pc, #96]	@ (8001e38 <HAL_TIM_MspPostInit+0xbc>)
 8001dd8:	f001 fef4 	bl	8003bc4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001ddc:	e024      	b.n	8001e28 <HAL_TIM_MspPostInit+0xac>
  else if(timHandle->Instance==TIM4)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a16      	ldr	r2, [pc, #88]	@ (8001e3c <HAL_TIM_MspPostInit+0xc0>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d11f      	bne.n	8001e28 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001de8:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <HAL_TIM_MspPostInit+0xb8>)
 8001dea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dee:	4a11      	ldr	r2, [pc, #68]	@ (8001e34 <HAL_TIM_MspPostInit+0xb8>)
 8001df0:	f043 0308 	orr.w	r3, r3, #8
 8001df4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001df8:	4b0e      	ldr	r3, [pc, #56]	@ (8001e34 <HAL_TIM_MspPostInit+0xb8>)
 8001dfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dfe:	f003 0308 	and.w	r3, r3, #8
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001e06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e14:	2300      	movs	r3, #0
 8001e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	4619      	mov	r1, r3
 8001e22:	4807      	ldr	r0, [pc, #28]	@ (8001e40 <HAL_TIM_MspPostInit+0xc4>)
 8001e24:	f001 fece 	bl	8003bc4 <HAL_GPIO_Init>
}
 8001e28:	bf00      	nop
 8001e2a:	3728      	adds	r7, #40	@ 0x28
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40000400 	.word	0x40000400
 8001e34:	44020c00 	.word	0x44020c00
 8001e38:	42020800 	.word	0x42020800
 8001e3c:	40000800 	.word	0x40000800
 8001e40:	42020c00 	.word	0x42020c00

08001e44 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e48:	4b22      	ldr	r3, [pc, #136]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e4a:	4a23      	ldr	r2, [pc, #140]	@ (8001ed8 <MX_USART3_UART_Init+0x94>)
 8001e4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001e4e:	4b21      	ldr	r3, [pc, #132]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e56:	4b1f      	ldr	r3, [pc, #124]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e62:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e68:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e6a:	220c      	movs	r2, #12
 8001e6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e6e:	4b19      	ldr	r3, [pc, #100]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e74:	4b17      	ldr	r3, [pc, #92]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e7a:	4b16      	ldr	r3, [pc, #88]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e80:	4b14      	ldr	r3, [pc, #80]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e86:	4b13      	ldr	r3, [pc, #76]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e8c:	4811      	ldr	r0, [pc, #68]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001e8e:	f009 f89b 	bl	800afc8 <HAL_UART_Init>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001e98:	f7ff fb6a 	bl	8001570 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	480d      	ldr	r0, [pc, #52]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001ea0:	f00a fc35 	bl	800c70e <HAL_UARTEx_SetTxFifoThreshold>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001eaa:	f7ff fb61 	bl	8001570 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001eae:	2100      	movs	r1, #0
 8001eb0:	4808      	ldr	r0, [pc, #32]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001eb2:	f00a fc6a 	bl	800c78a <HAL_UARTEx_SetRxFifoThreshold>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d001      	beq.n	8001ec0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001ebc:	f7ff fb58 	bl	8001570 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001ec0:	4804      	ldr	r0, [pc, #16]	@ (8001ed4 <MX_USART3_UART_Init+0x90>)
 8001ec2:	f00a fbeb 	bl	800c69c <HAL_UARTEx_DisableFifoMode>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001ecc:	f7ff fb50 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	20000384 	.word	0x20000384
 8001ed8:	40004800 	.word	0x40004800

08001edc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b0cc      	sub	sp, #304	@ 0x130
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001ee6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001eea:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
 8001efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001efc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f00:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f04:	4618      	mov	r0, r3
 8001f06:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	f00b fcea 	bl	800d8e6 <memset>
  if(uartHandle->Instance==USART3)
 8001f12:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f16:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a33      	ldr	r2, [pc, #204]	@ (8001fec <HAL_UART_MspInit+0x110>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d15d      	bne.n	8001fe0 <HAL_UART_MspInit+0x104>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001f24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f28:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8001f2c:	f04f 0204 	mov.w	r2, #4
 8001f30:	f04f 0300 	mov.w	r3, #0
 8001f34:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001f38:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f3c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f40:	2200      	movs	r2, #0
 8001f42:	665a      	str	r2, [r3, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f44:	f107 0310 	add.w	r3, r7, #16
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f002 ff23 	bl	8004d94 <HAL_RCCEx_PeriphCLKConfig>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 8001f54:	f7ff fb0c 	bl	8001570 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f58:	4b25      	ldr	r3, [pc, #148]	@ (8001ff0 <HAL_UART_MspInit+0x114>)
 8001f5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f5e:	4a24      	ldr	r2, [pc, #144]	@ (8001ff0 <HAL_UART_MspInit+0x114>)
 8001f60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f64:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001f68:	4b21      	ldr	r3, [pc, #132]	@ (8001ff0 <HAL_UART_MspInit+0x114>)
 8001f6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001f6e:	f403 2280 	and.w	r2, r3, #262144	@ 0x40000
 8001f72:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f76:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001f80:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001f84:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f86:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff0 <HAL_UART_MspInit+0x114>)
 8001f88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f8c:	4a18      	ldr	r2, [pc, #96]	@ (8001ff0 <HAL_UART_MspInit+0x114>)
 8001f8e:	f043 0308 	orr.w	r3, r3, #8
 8001f92:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f96:	4b16      	ldr	r3, [pc, #88]	@ (8001ff0 <HAL_UART_MspInit+0x114>)
 8001f98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f9c:	f003 0208 	and.w	r2, r3, #8
 8001fa0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001fa4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8001fae:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001fb2:	681b      	ldr	r3, [r3, #0]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001fb4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001fb8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fce:	2307      	movs	r3, #7
 8001fd0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fd4:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4806      	ldr	r0, [pc, #24]	@ (8001ff4 <HAL_UART_MspInit+0x118>)
 8001fdc:	f001 fdf2 	bl	8003bc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001fe0:	bf00      	nop
 8001fe2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40004800 	.word	0x40004800
 8001ff0:	44020c00 	.word	0x44020c00
 8001ff4:	42020c00 	.word	0x42020c00

08001ff8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ff8:	480d      	ldr	r0, [pc, #52]	@ (8002030 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ffa:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ffc:	f7ff fd54 	bl	8001aa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002000:	480c      	ldr	r0, [pc, #48]	@ (8002034 <LoopForever+0x6>)
  ldr r1, =_edata
 8002002:	490d      	ldr	r1, [pc, #52]	@ (8002038 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002004:	4a0d      	ldr	r2, [pc, #52]	@ (800203c <LoopForever+0xe>)
  movs r3, #0
 8002006:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002008:	e002      	b.n	8002010 <LoopCopyDataInit>

0800200a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800200a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800200c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800200e:	3304      	adds	r3, #4

08002010 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002010:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002012:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002014:	d3f9      	bcc.n	800200a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002016:	4a0a      	ldr	r2, [pc, #40]	@ (8002040 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002018:	4c0a      	ldr	r4, [pc, #40]	@ (8002044 <LoopForever+0x16>)
  movs r3, #0
 800201a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800201c:	e001      	b.n	8002022 <LoopFillZerobss>

0800201e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800201e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002020:	3204      	adds	r2, #4

08002022 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002022:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002024:	d3fb      	bcc.n	800201e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002026:	f00b fcb7 	bl	800d998 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800202a:	f7ff f9d3 	bl	80013d4 <main>

0800202e <LoopForever>:

LoopForever:
    b LoopForever
 800202e:	e7fe      	b.n	800202e <LoopForever>
  ldr   r0, =_estack
 8002030:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002034:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002038:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800203c:	080115d4 	.word	0x080115d4
  ldr r2, =_sbss
 8002040:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002044:	20000568 	.word	0x20000568

08002048 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002048:	e7fe      	b.n	8002048 <ADC1_IRQHandler>
	...

0800204c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002050:	2003      	movs	r0, #3
 8002052:	f001 fce2 	bl	8003a1a <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002056:	f002 fd13 	bl	8004a80 <HAL_RCC_GetSysClockFreq>
 800205a:	4602      	mov	r2, r0
 800205c:	4b0c      	ldr	r3, [pc, #48]	@ (8002090 <HAL_Init+0x44>)
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	f003 030f 	and.w	r3, r3, #15
 8002064:	490b      	ldr	r1, [pc, #44]	@ (8002094 <HAL_Init+0x48>)
 8002066:	5ccb      	ldrb	r3, [r1, r3]
 8002068:	fa22 f303 	lsr.w	r3, r2, r3
 800206c:	4a0a      	ldr	r2, [pc, #40]	@ (8002098 <HAL_Init+0x4c>)
 800206e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002070:	2004      	movs	r0, #4
 8002072:	f001 fd19 	bl	8003aa8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002076:	200f      	movs	r0, #15
 8002078:	f000 f810 	bl	800209c <HAL_InitTick>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e002      	b.n	800208c <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002086:	f7ff fc13 	bl	80018b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800208a:	2300      	movs	r3, #0
}
 800208c:	4618      	mov	r0, r3
 800208e:	bd80      	pop	{r7, pc}
 8002090:	44020c00 	.word	0x44020c00
 8002094:	08011158 	.word	0x08011158
 8002098:	20000000 	.word	0x20000000

0800209c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80020a4:	2300      	movs	r3, #0
 80020a6:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80020a8:	4b33      	ldr	r3, [pc, #204]	@ (8002178 <HAL_InitTick+0xdc>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d101      	bne.n	80020b4 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e05c      	b.n	800216e <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80020b4:	4b31      	ldr	r3, [pc, #196]	@ (800217c <HAL_InitTick+0xe0>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0304 	and.w	r3, r3, #4
 80020bc:	2b04      	cmp	r3, #4
 80020be:	d10c      	bne.n	80020da <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80020c0:	4b2f      	ldr	r3, [pc, #188]	@ (8002180 <HAL_InitTick+0xe4>)
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	4b2c      	ldr	r3, [pc, #176]	@ (8002178 <HAL_InitTick+0xdc>)
 80020c6:	781b      	ldrb	r3, [r3, #0]
 80020c8:	4619      	mov	r1, r3
 80020ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80020d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	e037      	b.n	800214a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80020da:	f001 fd3d 	bl	8003b58 <HAL_SYSTICK_GetCLKSourceConfig>
 80020de:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	2b02      	cmp	r3, #2
 80020e4:	d023      	beq.n	800212e <HAL_InitTick+0x92>
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d82d      	bhi.n	8002148 <HAL_InitTick+0xac>
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d003      	beq.n	80020fa <HAL_InitTick+0x5e>
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d00d      	beq.n	8002114 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80020f8:	e026      	b.n	8002148 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80020fa:	4b21      	ldr	r3, [pc, #132]	@ (8002180 <HAL_InitTick+0xe4>)
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002178 <HAL_InitTick+0xdc>)
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	4619      	mov	r1, r3
 8002104:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002108:	fbb3 f3f1 	udiv	r3, r3, r1
 800210c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002110:	60fb      	str	r3, [r7, #12]
        break;
 8002112:	e01a      	b.n	800214a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002114:	4b18      	ldr	r3, [pc, #96]	@ (8002178 <HAL_InitTick+0xdc>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	461a      	mov	r2, r3
 800211a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800211e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002122:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002126:	fbb2 f3f3 	udiv	r3, r2, r3
 800212a:	60fb      	str	r3, [r7, #12]
        break;
 800212c:	e00d      	b.n	800214a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800212e:	4b12      	ldr	r3, [pc, #72]	@ (8002178 <HAL_InitTick+0xdc>)
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	461a      	mov	r2, r3
 8002134:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002138:	fbb3 f3f2 	udiv	r3, r3, r2
 800213c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002140:	fbb2 f3f3 	udiv	r3, r2, r3
 8002144:	60fb      	str	r3, [r7, #12]
        break;
 8002146:	e000      	b.n	800214a <HAL_InitTick+0xae>
        break;
 8002148:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800214a:	68f8      	ldr	r0, [r7, #12]
 800214c:	f001 fc8a 	bl	8003a64 <HAL_SYSTICK_Config>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e009      	b.n	800216e <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800215a:	2200      	movs	r2, #0
 800215c:	6879      	ldr	r1, [r7, #4]
 800215e:	f04f 30ff 	mov.w	r0, #4294967295
 8002162:	f001 fc65 	bl	8003a30 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002166:	4a07      	ldr	r2, [pc, #28]	@ (8002184 <HAL_InitTick+0xe8>)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3710      	adds	r7, #16
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	20000008 	.word	0x20000008
 800217c:	e000e010 	.word	0xe000e010
 8002180:	20000000 	.word	0x20000000
 8002184:	20000004 	.word	0x20000004

08002188 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800218c:	4b06      	ldr	r3, [pc, #24]	@ (80021a8 <HAL_IncTick+0x20>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	461a      	mov	r2, r3
 8002192:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <HAL_IncTick+0x24>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4413      	add	r3, r2
 8002198:	4a04      	ldr	r2, [pc, #16]	@ (80021ac <HAL_IncTick+0x24>)
 800219a:	6013      	str	r3, [r2, #0]
}
 800219c:	bf00      	nop
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	20000008 	.word	0x20000008
 80021ac:	20000418 	.word	0x20000418

080021b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  return uwTick;
 80021b4:	4b03      	ldr	r3, [pc, #12]	@ (80021c4 <HAL_GetTick+0x14>)
 80021b6:	681b      	ldr	r3, [r3, #0]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	20000418 	.word	0x20000418

080021c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021d0:	f7ff ffee 	bl	80021b0 <HAL_GetTick>
 80021d4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e0:	d005      	beq.n	80021ee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021e2:	4b0a      	ldr	r3, [pc, #40]	@ (800220c <HAL_Delay+0x44>)
 80021e4:	781b      	ldrb	r3, [r3, #0]
 80021e6:	461a      	mov	r2, r3
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	4413      	add	r3, r2
 80021ec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021ee:	bf00      	nop
 80021f0:	f7ff ffde 	bl	80021b0 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	68fa      	ldr	r2, [r7, #12]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d8f7      	bhi.n	80021f0 <HAL_Delay+0x28>
  {
  }
}
 8002200:	bf00      	nop
 8002202:	bf00      	nop
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	20000008 	.word	0x20000008

08002210 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	431a      	orrs	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	609a      	str	r2, [r3, #8]
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002236:	b480      	push	{r7}
 8002238:	b083      	sub	sp, #12
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
 800223e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	689b      	ldr	r3, [r3, #8]
 8002244:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	431a      	orrs	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	609a      	str	r2, [r3, #8]
}
 8002250:	bf00      	nop
 8002252:	370c      	adds	r7, #12
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800226c:	4618      	mov	r0, r3
 800226e:	370c      	adds	r7, #12
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002286:	f043 0201 	orr.w	r2, r3, #1
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 80022a4:	4b06      	ldr	r3, [pc, #24]	@ (80022c0 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80022a6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80022aa:	4a05      	ldr	r2, [pc, #20]	@ (80022c0 <LL_ADC_EnableChannel0_GPIO+0x24>)
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	42028000 	.word	0x42028000

080022c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b087      	sub	sp, #28
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	60f8      	str	r0, [r7, #12]
 80022cc:	60b9      	str	r1, [r7, #8]
 80022ce:	607a      	str	r2, [r7, #4]
 80022d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	3360      	adds	r3, #96	@ 0x60
 80022d6:	461a      	mov	r2, r3
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4413      	add	r3, r2
 80022de:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <LL_ADC_SetOffset+0x44>)
 80022e6:	4013      	ands	r3, r2
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80022ee:	683a      	ldr	r2, [r7, #0]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	4313      	orrs	r3, r2
 80022f4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80022fc:	bf00      	nop
 80022fe:	371c      	adds	r7, #28
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	03fff000 	.word	0x03fff000

0800230c <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
 8002314:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	3360      	adds	r3, #96	@ 0x60
 800231a:	461a      	mov	r2, r3
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	4413      	add	r3, r2
 8002322:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800232c:	4618      	mov	r0, r3
 800232e:	3714      	adds	r7, #20
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002338:	b480      	push	{r7}
 800233a:	b087      	sub	sp, #28
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	3360      	adds	r3, #96	@ 0x60
 8002348:	461a      	mov	r2, r3
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	4413      	add	r3, r2
 8002350:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	431a      	orrs	r2, r3
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002362:	bf00      	nop
 8002364:	371c      	adds	r7, #28
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800236e:	b480      	push	{r7}
 8002370:	b087      	sub	sp, #28
 8002372:	af00      	add	r7, sp, #0
 8002374:	60f8      	str	r0, [r7, #12]
 8002376:	60b9      	str	r1, [r7, #8]
 8002378:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	3360      	adds	r3, #96	@ 0x60
 800237e:	461a      	mov	r2, r3
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	4413      	add	r3, r2
 8002386:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	431a      	orrs	r2, r3
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002398:	bf00      	nop
 800239a:	371c      	adds	r7, #28
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b087      	sub	sp, #28
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	3360      	adds	r3, #96	@ 0x60
 80023b4:	461a      	mov	r2, r3
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	431a      	orrs	r2, r3
 80023ca:	697b      	ldr	r3, [r7, #20]
 80023cc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80023ce:	bf00      	nop
 80023d0:	371c      	adds	r7, #28
 80023d2:	46bd      	mov	sp, r7
 80023d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d8:	4770      	bx	lr

080023da <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80023da:	b480      	push	{r7}
 80023dc:	b083      	sub	sp, #12
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
 80023e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	615a      	str	r2, [r3, #20]
}
 80023f4:	bf00      	nop
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002410:	2b00      	cmp	r3, #0
 8002412:	d101      	bne.n	8002418 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002414:	2301      	movs	r3, #1
 8002416:	e000      	b.n	800241a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002418:	2300      	movs	r3, #0
}
 800241a:	4618      	mov	r0, r3
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr

08002426 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002426:	b480      	push	{r7}
 8002428:	b087      	sub	sp, #28
 800242a:	af00      	add	r7, sp, #0
 800242c:	60f8      	str	r0, [r7, #12]
 800242e:	60b9      	str	r1, [r7, #8]
 8002430:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	3330      	adds	r3, #48	@ 0x30
 8002436:	461a      	mov	r2, r3
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	0a1b      	lsrs	r3, r3, #8
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	f003 030c 	and.w	r3, r3, #12
 8002442:	4413      	add	r3, r2
 8002444:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	f003 031f 	and.w	r3, r3, #31
 8002450:	211f      	movs	r1, #31
 8002452:	fa01 f303 	lsl.w	r3, r1, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	401a      	ands	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	0e9b      	lsrs	r3, r3, #26
 800245e:	f003 011f 	and.w	r1, r3, #31
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	f003 031f 	and.w	r3, r3, #31
 8002468:	fa01 f303 	lsl.w	r3, r1, r3
 800246c:	431a      	orrs	r2, r3
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002472:	bf00      	nop
 8002474:	371c      	adds	r7, #28
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr

0800247e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800247e:	b480      	push	{r7}
 8002480:	b087      	sub	sp, #28
 8002482:	af00      	add	r7, sp, #0
 8002484:	60f8      	str	r0, [r7, #12]
 8002486:	60b9      	str	r1, [r7, #8]
 8002488:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	3314      	adds	r3, #20
 800248e:	461a      	mov	r2, r3
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	0e5b      	lsrs	r3, r3, #25
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	f003 0304 	and.w	r3, r3, #4
 800249a:	4413      	add	r3, r2
 800249c:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	0d1b      	lsrs	r3, r3, #20
 80024a6:	f003 031f 	and.w	r3, r3, #31
 80024aa:	2107      	movs	r1, #7
 80024ac:	fa01 f303 	lsl.w	r3, r1, r3
 80024b0:	43db      	mvns	r3, r3
 80024b2:	401a      	ands	r2, r3
 80024b4:	68bb      	ldr	r3, [r7, #8]
 80024b6:	0d1b      	lsrs	r3, r3, #20
 80024b8:	f003 031f 	and.w	r3, r3, #31
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	fa01 f303 	lsl.w	r3, r1, r3
 80024c2:	431a      	orrs	r2, r3
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80024c8:	bf00      	nop
 80024ca:	371c      	adds	r7, #28
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b085      	sub	sp, #20
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80024ec:	43db      	mvns	r3, r3
 80024ee:	401a      	ands	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f003 0318 	and.w	r3, r3, #24
 80024f6:	4908      	ldr	r1, [pc, #32]	@ (8002518 <LL_ADC_SetChannelSingleDiff+0x44>)
 80024f8:	40d9      	lsrs	r1, r3
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	400b      	ands	r3, r1
 80024fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002502:	431a      	orrs	r2, r3
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800250a:	bf00      	nop
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	000fffff 	.word	0x000fffff

0800251c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f003 031f 	and.w	r3, r3, #31
}
 800252c:	4618      	mov	r0, r3
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002548:	4618      	mov	r0, r3
 800254a:	370c      	adds	r7, #12
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002564:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	6093      	str	r3, [r2, #8]
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002588:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800258c:	d101      	bne.n	8002592 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800258e:	2301      	movs	r3, #1
 8002590:	e000      	b.n	8002594 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002592:	2300      	movs	r3, #0
}
 8002594:	4618      	mov	r0, r3
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80025b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80025b4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80025dc:	d101      	bne.n	80025e2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80025de:	2301      	movs	r3, #1
 80025e0:	e000      	b.n	80025e4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	689b      	ldr	r3, [r3, #8]
 80025fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002600:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002604:	f043 0201 	orr.w	r2, r3, #1
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800260c:	bf00      	nop
 800260e:	370c      	adds	r7, #12
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002628:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800262c:	f043 0202 	orr.w	r2, r3, #2
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002634:	bf00      	nop
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002640:	b480      	push	{r7}
 8002642:	b083      	sub	sp, #12
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f003 0301 	and.w	r3, r3, #1
 8002650:	2b01      	cmp	r3, #1
 8002652:	d101      	bne.n	8002658 <LL_ADC_IsEnabled+0x18>
 8002654:	2301      	movs	r3, #1
 8002656:	e000      	b.n	800265a <LL_ADC_IsEnabled+0x1a>
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002666:	b480      	push	{r7}
 8002668:	b083      	sub	sp, #12
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 0302 	and.w	r3, r3, #2
 8002676:	2b02      	cmp	r3, #2
 8002678:	d101      	bne.n	800267e <LL_ADC_IsDisableOngoing+0x18>
 800267a:	2301      	movs	r3, #1
 800267c:	e000      	b.n	8002680 <LL_ADC_IsDisableOngoing+0x1a>
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800269c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026a0:	f043 0204 	orr.w	r2, r3, #4
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026c8:	f043 0210 	orr.w	r2, r3, #16
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	f003 0304 	and.w	r3, r3, #4
 80026ec:	2b04      	cmp	r3, #4
 80026ee:	d101      	bne.n	80026f4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80026f0:	2301      	movs	r3, #1
 80026f2:	e000      	b.n	80026f6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	370c      	adds	r7, #12
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002712:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002716:	f043 0220 	orr.w	r2, r3, #32
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800272a:	b480      	push	{r7}
 800272c:	b083      	sub	sp, #12
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f003 0308 	and.w	r3, r3, #8
 800273a:	2b08      	cmp	r3, #8
 800273c:	d101      	bne.n	8002742 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002750:	b590      	push	{r4, r7, lr}
 8002752:	b089      	sub	sp, #36	@ 0x24
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002758:	2300      	movs	r3, #0
 800275a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800275c:	2300      	movs	r3, #0
 800275e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e136      	b.n	80029d8 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002774:	2b00      	cmp	r3, #0
 8002776:	d109      	bne.n	800278c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f7fe fcef 	bl	800115c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2200      	movs	r2, #0
 8002782:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2200      	movs	r2, #0
 8002788:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff fef1 	bl	8002578 <LL_ADC_IsDeepPowerDownEnabled>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d004      	beq.n	80027a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff fed7 	bl	8002554 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7ff ff0c 	bl	80025c8 <LL_ADC_IsInternalRegulatorEnabled>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d115      	bne.n	80027e2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff fef0 	bl	80025a0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027c0:	4b87      	ldr	r3, [pc, #540]	@ (80029e0 <HAL_ADC_Init+0x290>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	099b      	lsrs	r3, r3, #6
 80027c6:	4a87      	ldr	r2, [pc, #540]	@ (80029e4 <HAL_ADC_Init+0x294>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	099b      	lsrs	r3, r3, #6
 80027ce:	3301      	adds	r3, #1
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80027d4:	e002      	b.n	80027dc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	3b01      	subs	r3, #1
 80027da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1f9      	bne.n	80027d6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff feee 	bl	80025c8 <LL_ADC_IsInternalRegulatorEnabled>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d10d      	bne.n	800280e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027f6:	f043 0210 	orr.w	r2, r3, #16
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002802:	f043 0201 	orr.w	r2, r3, #1
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4618      	mov	r0, r3
 8002814:	f7ff ff62 	bl	80026dc <LL_ADC_REG_IsConversionOngoing>
 8002818:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800281e:	f003 0310 	and.w	r3, r3, #16
 8002822:	2b00      	cmp	r3, #0
 8002824:	f040 80cf 	bne.w	80029c6 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	2b00      	cmp	r3, #0
 800282c:	f040 80cb 	bne.w	80029c6 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002834:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002838:	f043 0202 	orr.w	r2, r3, #2
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4618      	mov	r0, r3
 8002846:	f7ff fefb 	bl	8002640 <LL_ADC_IsEnabled>
 800284a:	4603      	mov	r3, r0
 800284c:	2b00      	cmp	r3, #0
 800284e:	d110      	bne.n	8002872 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002850:	4865      	ldr	r0, [pc, #404]	@ (80029e8 <HAL_ADC_Init+0x298>)
 8002852:	f7ff fef5 	bl	8002640 <LL_ADC_IsEnabled>
 8002856:	4604      	mov	r4, r0
 8002858:	4864      	ldr	r0, [pc, #400]	@ (80029ec <HAL_ADC_Init+0x29c>)
 800285a:	f7ff fef1 	bl	8002640 <LL_ADC_IsEnabled>
 800285e:	4603      	mov	r3, r0
 8002860:	4323      	orrs	r3, r4
 8002862:	2b00      	cmp	r3, #0
 8002864:	d105      	bne.n	8002872 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	4619      	mov	r1, r3
 800286c:	4860      	ldr	r0, [pc, #384]	@ (80029f0 <HAL_ADC_Init+0x2a0>)
 800286e:	f7ff fccf 	bl	8002210 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	7e5b      	ldrb	r3, [r3, #25]
 8002876:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800287c:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002882:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002888:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002890:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002892:	4313      	orrs	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	f893 3020 	ldrb.w	r3, [r3, #32]
 800289c:	2b01      	cmp	r3, #1
 800289e:	d106      	bne.n	80028ae <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a4:	3b01      	subs	r3, #1
 80028a6:	045b      	lsls	r3, r3, #17
 80028a8:	69ba      	ldr	r2, [r7, #24]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d009      	beq.n	80028ca <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ba:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028c2:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4313      	orrs	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68da      	ldr	r2, [r3, #12]
 80028d0:	4b48      	ldr	r3, [pc, #288]	@ (80029f4 <HAL_ADC_Init+0x2a4>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	687a      	ldr	r2, [r7, #4]
 80028d6:	6812      	ldr	r2, [r2, #0]
 80028d8:	69b9      	ldr	r1, [r7, #24]
 80028da:	430b      	orrs	r3, r1
 80028dc:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	430a      	orrs	r2, r1
 80028f2:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4618      	mov	r0, r3
 80028fa:	f7ff ff16 	bl	800272a <LL_ADC_INJ_IsConversionOngoing>
 80028fe:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d13d      	bne.n	8002982 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d13a      	bne.n	8002982 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	7e1b      	ldrb	r3, [r3, #24]
 8002910:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002918:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002928:	f023 0302 	bic.w	r3, r3, #2
 800292c:	687a      	ldr	r2, [r7, #4]
 800292e:	6812      	ldr	r2, [r2, #0]
 8002930:	69b9      	ldr	r1, [r7, #24]
 8002932:	430b      	orrs	r3, r1
 8002934:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800293c:	2b01      	cmp	r3, #1
 800293e:	d118      	bne.n	8002972 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800294a:	f023 0304 	bic.w	r3, r3, #4
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002956:	4311      	orrs	r1, r2
 8002958:	687a      	ldr	r2, [r7, #4]
 800295a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800295c:	4311      	orrs	r1, r2
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002962:	430a      	orrs	r2, r1
 8002964:	431a      	orrs	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f042 0201 	orr.w	r2, r2, #1
 800296e:	611a      	str	r2, [r3, #16]
 8002970:	e007      	b.n	8002982 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f022 0201 	bic.w	r2, r2, #1
 8002980:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	2b01      	cmp	r3, #1
 8002988:	d10c      	bne.n	80029a4 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002990:	f023 010f 	bic.w	r1, r3, #15
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	69db      	ldr	r3, [r3, #28]
 8002998:	1e5a      	subs	r2, r3, #1
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	430a      	orrs	r2, r1
 80029a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80029a2:	e007      	b.n	80029b4 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f022 020f 	bic.w	r2, r2, #15
 80029b2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029b8:	f023 0303 	bic.w	r3, r3, #3
 80029bc:	f043 0201 	orr.w	r2, r3, #1
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80029c4:	e007      	b.n	80029d6 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ca:	f043 0210 	orr.w	r2, r3, #16
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80029d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3724      	adds	r7, #36	@ 0x24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd90      	pop	{r4, r7, pc}
 80029e0:	20000000 	.word	0x20000000
 80029e4:	053e2d63 	.word	0x053e2d63
 80029e8:	42028000 	.word	0x42028000
 80029ec:	42028100 	.word	0x42028100
 80029f0:	42028300 	.word	0x42028300
 80029f4:	fff04007 	.word	0xfff04007

080029f8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a00:	4857      	ldr	r0, [pc, #348]	@ (8002b60 <HAL_ADC_Start+0x168>)
 8002a02:	f7ff fd8b 	bl	800251c <LL_ADC_GetMultimode>
 8002a06:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff fe65 	bl	80026dc <LL_ADC_REG_IsConversionOngoing>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f040 809c 	bne.w	8002b52 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d101      	bne.n	8002a28 <HAL_ADC_Start+0x30>
 8002a24:	2302      	movs	r3, #2
 8002a26:	e097      	b.n	8002b58 <HAL_ADC_Start+0x160>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 fe81 	bl	8003738 <ADC_Enable>
 8002a36:	4603      	mov	r3, r0
 8002a38:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002a3a:	7dfb      	ldrb	r3, [r7, #23]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f040 8083 	bne.w	8002b48 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a46:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a4a:	f023 0301 	bic.w	r3, r3, #1
 8002a4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a42      	ldr	r2, [pc, #264]	@ (8002b64 <HAL_ADC_Start+0x16c>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d002      	beq.n	8002a66 <HAL_ADC_Start+0x6e>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	e000      	b.n	8002a68 <HAL_ADC_Start+0x70>
 8002a66:	4b40      	ldr	r3, [pc, #256]	@ (8002b68 <HAL_ADC_Start+0x170>)
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	6812      	ldr	r2, [r2, #0]
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d002      	beq.n	8002a76 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d105      	bne.n	8002a82 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002a8e:	d106      	bne.n	8002a9e <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a94:	f023 0206 	bic.w	r2, r3, #6
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002a9c:	e002      	b.n	8002aa4 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	221c      	movs	r2, #28
 8002aaa:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a2a      	ldr	r2, [pc, #168]	@ (8002b64 <HAL_ADC_Start+0x16c>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d002      	beq.n	8002ac4 <HAL_ADC_Start+0xcc>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	e000      	b.n	8002ac6 <HAL_ADC_Start+0xce>
 8002ac4:	4b28      	ldr	r3, [pc, #160]	@ (8002b68 <HAL_ADC_Start+0x170>)
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	6812      	ldr	r2, [r2, #0]
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d008      	beq.n	8002ae0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	2b05      	cmp	r3, #5
 8002ad8:	d002      	beq.n	8002ae0 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	2b09      	cmp	r3, #9
 8002ade:	d114      	bne.n	8002b0a <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d007      	beq.n	8002afe <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002af2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002af6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4618      	mov	r0, r3
 8002b04:	f7ff fdc2 	bl	800268c <LL_ADC_REG_StartConversion>
 8002b08:	e025      	b.n	8002b56 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b0e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a12      	ldr	r2, [pc, #72]	@ (8002b64 <HAL_ADC_Start+0x16c>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d002      	beq.n	8002b26 <HAL_ADC_Start+0x12e>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	e000      	b.n	8002b28 <HAL_ADC_Start+0x130>
 8002b26:	4b10      	ldr	r3, [pc, #64]	@ (8002b68 <HAL_ADC_Start+0x170>)
 8002b28:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	68db      	ldr	r3, [r3, #12]
 8002b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d00f      	beq.n	8002b56 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b3a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002b3e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b46:	e006      	b.n	8002b56 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002b50:	e001      	b.n	8002b56 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002b52:	2302      	movs	r3, #2
 8002b54:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b56:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3718      	adds	r7, #24
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	42028300 	.word	0x42028300
 8002b64:	42028100 	.word	0x42028100
 8002b68:	42028000 	.word	0x42028000

08002b6c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d101      	bne.n	8002b82 <HAL_ADC_Stop+0x16>
 8002b7e:	2302      	movs	r3, #2
 8002b80:	e023      	b.n	8002bca <HAL_ADC_Stop+0x5e>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002b8a:	2103      	movs	r1, #3
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 fd17 	bl	80035c0 <ADC_ConversionStop>
 8002b92:	4603      	mov	r3, r0
 8002b94:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002b96:	7bfb      	ldrb	r3, [r7, #15]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d111      	bne.n	8002bc0 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	f000 fe4d 	bl	800383c <ADC_Disable>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002ba6:	7bfb      	ldrb	r3, [r7, #15]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d109      	bne.n	8002bc0 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bb4:	f023 0301 	bic.w	r3, r3, #1
 8002bb8:	f043 0201 	orr.w	r2, r3, #1
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002bc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
	...

08002bd4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b088      	sub	sp, #32
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bde:	4866      	ldr	r0, [pc, #408]	@ (8002d78 <HAL_ADC_PollForConversion+0x1a4>)
 8002be0:	f7ff fc9c 	bl	800251c <LL_ADC_GetMultimode>
 8002be4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	2b08      	cmp	r3, #8
 8002bec:	d102      	bne.n	8002bf4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002bee:	2308      	movs	r3, #8
 8002bf0:	61fb      	str	r3, [r7, #28]
 8002bf2:	e02a      	b.n	8002c4a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d005      	beq.n	8002c06 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	2b05      	cmp	r3, #5
 8002bfe:	d002      	beq.n	8002c06 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	2b09      	cmp	r3, #9
 8002c04:	d111      	bne.n	8002c2a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	f003 0301 	and.w	r3, r3, #1
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d007      	beq.n	8002c24 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c18:	f043 0220 	orr.w	r2, r3, #32
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e0a4      	b.n	8002d6e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002c24:	2304      	movs	r3, #4
 8002c26:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002c28:	e00f      	b.n	8002c4a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002c2a:	4853      	ldr	r0, [pc, #332]	@ (8002d78 <HAL_ADC_PollForConversion+0x1a4>)
 8002c2c:	f7ff fc84 	bl	8002538 <LL_ADC_GetMultiDMATransfer>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d007      	beq.n	8002c46 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3a:	f043 0220 	orr.w	r2, r3, #32
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e093      	b.n	8002d6e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002c46:	2304      	movs	r3, #4
 8002c48:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002c4a:	f7ff fab1 	bl	80021b0 <HAL_GetTick>
 8002c4e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002c50:	e021      	b.n	8002c96 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c58:	d01d      	beq.n	8002c96 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002c5a:	f7ff faa9 	bl	80021b0 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	683a      	ldr	r2, [r7, #0]
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d302      	bcc.n	8002c70 <HAL_ADC_PollForConversion+0x9c>
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d112      	bne.n	8002c96 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d10b      	bne.n	8002c96 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c82:	f043 0204 	orr.w	r2, r3, #4
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e06b      	b.n	8002d6e <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0d6      	beq.n	8002c52 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f7ff fba3 	bl	8002400 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d01c      	beq.n	8002cfa <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	7e5b      	ldrb	r3, [r3, #25]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d118      	bne.n	8002cfa <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	2b08      	cmp	r3, #8
 8002cd4:	d111      	bne.n	8002cfa <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cda:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ce6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d105      	bne.n	8002cfa <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf2:	f043 0201 	orr.w	r2, r3, #1
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a1f      	ldr	r2, [pc, #124]	@ (8002d7c <HAL_ADC_PollForConversion+0x1a8>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d002      	beq.n	8002d0a <HAL_ADC_PollForConversion+0x136>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	e000      	b.n	8002d0c <HAL_ADC_PollForConversion+0x138>
 8002d0a:	4b1d      	ldr	r3, [pc, #116]	@ (8002d80 <HAL_ADC_PollForConversion+0x1ac>)
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	6812      	ldr	r2, [r2, #0]
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d008      	beq.n	8002d26 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d005      	beq.n	8002d26 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	2b05      	cmp	r3, #5
 8002d1e:	d002      	beq.n	8002d26 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	2b09      	cmp	r3, #9
 8002d24:	d104      	bne.n	8002d30 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	61bb      	str	r3, [r7, #24]
 8002d2e:	e00c      	b.n	8002d4a <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a11      	ldr	r2, [pc, #68]	@ (8002d7c <HAL_ADC_PollForConversion+0x1a8>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d002      	beq.n	8002d40 <HAL_ADC_PollForConversion+0x16c>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	e000      	b.n	8002d42 <HAL_ADC_PollForConversion+0x16e>
 8002d40:	4b0f      	ldr	r3, [pc, #60]	@ (8002d80 <HAL_ADC_PollForConversion+0x1ac>)
 8002d42:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002d4a:	69fb      	ldr	r3, [r7, #28]
 8002d4c:	2b08      	cmp	r3, #8
 8002d4e:	d104      	bne.n	8002d5a <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	2208      	movs	r2, #8
 8002d56:	601a      	str	r2, [r3, #0]
 8002d58:	e008      	b.n	8002d6c <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d103      	bne.n	8002d6c <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	220c      	movs	r2, #12
 8002d6a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3720      	adds	r7, #32
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	42028300 	.word	0x42028300
 8002d7c:	42028100 	.word	0x42028100
 8002d80:	42028000 	.word	0x42028000

08002d84 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
	...

08002da0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b0b6      	sub	sp, #216	@ 0xd8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002daa:	2300      	movs	r3, #0
 8002dac:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002db0:	2300      	movs	r3, #0
 8002db2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d101      	bne.n	8002dc2 <HAL_ADC_ConfigChannel+0x22>
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	e3e6      	b.n	8003590 <HAL_ADC_ConfigChannel+0x7f0>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff fc84 	bl	80026dc <LL_ADC_REG_IsConversionOngoing>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f040 83cb 	bne.w	8003572 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d009      	beq.n	8002df8 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4ab0      	ldr	r2, [pc, #704]	@ (80030ac <HAL_ADC_ConfigChannel+0x30c>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d109      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x62>
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	4aaf      	ldr	r2, [pc, #700]	@ (80030b0 <HAL_ADC_ConfigChannel+0x310>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d104      	bne.n	8002e02 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f7ff fa4d 	bl	800229c <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6818      	ldr	r0, [r3, #0]
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	6859      	ldr	r1, [r3, #4]
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	f7ff fb09 	bl	8002426 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff fc5f 	bl	80026dc <LL_ADC_REG_IsConversionOngoing>
 8002e1e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff fc7f 	bl	800272a <LL_ADC_INJ_IsConversionOngoing>
 8002e2c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e30:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f040 81dd 	bne.w	80031f4 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e3a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	f040 81d8 	bne.w	80031f4 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e4c:	d10f      	bne.n	8002e6e <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6818      	ldr	r0, [r3, #0]
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	2200      	movs	r2, #0
 8002e58:	4619      	mov	r1, r3
 8002e5a:	f7ff fb10 	bl	800247e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7ff fab7 	bl	80023da <LL_ADC_SetSamplingTimeCommonConfig>
 8002e6c:	e00e      	b.n	8002e8c <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6818      	ldr	r0, [r3, #0]
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	6819      	ldr	r1, [r3, #0]
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	461a      	mov	r2, r3
 8002e7c:	f7ff faff 	bl	800247e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2100      	movs	r1, #0
 8002e86:	4618      	mov	r0, r3
 8002e88:	f7ff faa7 	bl	80023da <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	695a      	ldr	r2, [r3, #20]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	08db      	lsrs	r3, r3, #3
 8002e98:	f003 0303 	and.w	r3, r3, #3
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	2b04      	cmp	r3, #4
 8002eac:	d022      	beq.n	8002ef4 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6818      	ldr	r0, [r3, #0]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	6919      	ldr	r1, [r3, #16]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002ebe:	f7ff fa01 	bl	80022c4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6818      	ldr	r0, [r3, #0]
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	6919      	ldr	r1, [r3, #16]
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	699b      	ldr	r3, [r3, #24]
 8002ece:	461a      	mov	r2, r3
 8002ed0:	f7ff fa4d 	bl	800236e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6818      	ldr	r0, [r3, #0]
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d102      	bne.n	8002eea <HAL_ADC_ConfigChannel+0x14a>
 8002ee4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ee8:	e000      	b.n	8002eec <HAL_ADC_ConfigChannel+0x14c>
 8002eea:	2300      	movs	r3, #0
 8002eec:	461a      	mov	r2, r3
 8002eee:	f7ff fa59 	bl	80023a4 <LL_ADC_SetOffsetSaturation>
 8002ef2:	e17f      	b.n	80031f4 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	2100      	movs	r1, #0
 8002efa:	4618      	mov	r0, r3
 8002efc:	f7ff fa06 	bl	800230c <LL_ADC_GetOffsetChannel>
 8002f00:	4603      	mov	r3, r0
 8002f02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d10a      	bne.n	8002f20 <HAL_ADC_ConfigChannel+0x180>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2100      	movs	r1, #0
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7ff f9fb 	bl	800230c <LL_ADC_GetOffsetChannel>
 8002f16:	4603      	mov	r3, r0
 8002f18:	0e9b      	lsrs	r3, r3, #26
 8002f1a:	f003 021f 	and.w	r2, r3, #31
 8002f1e:	e01e      	b.n	8002f5e <HAL_ADC_ConfigChannel+0x1be>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2100      	movs	r1, #0
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff f9f0 	bl	800230c <LL_ADC_GetOffsetChannel>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f32:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002f36:	fa93 f3a3 	rbit	r3, r3
 8002f3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8002f3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f42:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8002f46:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8002f4e:	2320      	movs	r3, #32
 8002f50:	e004      	b.n	8002f5c <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8002f52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f56:	fab3 f383 	clz	r3, r3
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d105      	bne.n	8002f76 <HAL_ADC_ConfigChannel+0x1d6>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	0e9b      	lsrs	r3, r3, #26
 8002f70:	f003 031f 	and.w	r3, r3, #31
 8002f74:	e018      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x208>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f82:	fa93 f3a3 	rbit	r3, r3
 8002f86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002f8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002f92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d101      	bne.n	8002f9e <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8002f9a:	2320      	movs	r3, #32
 8002f9c:	e004      	b.n	8002fa8 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8002f9e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002fa2:	fab3 f383 	clz	r3, r3
 8002fa6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d106      	bne.n	8002fba <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	2100      	movs	r1, #0
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff f9bf 	bl	8002338 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff f9a3 	bl	800230c <LL_ADC_GetOffsetChannel>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d10a      	bne.n	8002fe6 <HAL_ADC_ConfigChannel+0x246>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2101      	movs	r1, #1
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7ff f998 	bl	800230c <LL_ADC_GetOffsetChannel>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	0e9b      	lsrs	r3, r3, #26
 8002fe0:	f003 021f 	and.w	r2, r3, #31
 8002fe4:	e01e      	b.n	8003024 <HAL_ADC_ConfigChannel+0x284>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2101      	movs	r1, #1
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff f98d 	bl	800230c <LL_ADC_GetOffsetChannel>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002ffc:	fa93 f3a3 	rbit	r3, r3
 8003000:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003004:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003008:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800300c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003010:	2b00      	cmp	r3, #0
 8003012:	d101      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8003014:	2320      	movs	r3, #32
 8003016:	e004      	b.n	8003022 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8003018:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800301c:	fab3 f383 	clz	r3, r3
 8003020:	b2db      	uxtb	r3, r3
 8003022:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800302c:	2b00      	cmp	r3, #0
 800302e:	d105      	bne.n	800303c <HAL_ADC_ConfigChannel+0x29c>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	0e9b      	lsrs	r3, r3, #26
 8003036:	f003 031f 	and.w	r3, r3, #31
 800303a:	e018      	b.n	800306e <HAL_ADC_ConfigChannel+0x2ce>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003044:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003048:	fa93 f3a3 	rbit	r3, r3
 800304c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003050:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003054:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003058:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8003060:	2320      	movs	r3, #32
 8003062:	e004      	b.n	800306e <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8003064:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003068:	fab3 f383 	clz	r3, r3
 800306c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800306e:	429a      	cmp	r2, r3
 8003070:	d106      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2200      	movs	r2, #0
 8003078:	2101      	movs	r1, #1
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff f95c 	bl	8002338 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2102      	movs	r1, #2
 8003086:	4618      	mov	r0, r3
 8003088:	f7ff f940 	bl	800230c <LL_ADC_GetOffsetChannel>
 800308c:	4603      	mov	r3, r0
 800308e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003092:	2b00      	cmp	r3, #0
 8003094:	d10e      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x314>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2102      	movs	r1, #2
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff f935 	bl	800230c <LL_ADC_GetOffsetChannel>
 80030a2:	4603      	mov	r3, r0
 80030a4:	0e9b      	lsrs	r3, r3, #26
 80030a6:	f003 021f 	and.w	r2, r3, #31
 80030aa:	e022      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x352>
 80030ac:	04300002 	.word	0x04300002
 80030b0:	407f0000 	.word	0x407f0000
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2102      	movs	r1, #2
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff f926 	bl	800230c <LL_ADC_GetOffsetChannel>
 80030c0:	4603      	mov	r3, r0
 80030c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030ca:	fa93 f3a3 	rbit	r3, r3
 80030ce:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80030d2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80030d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80030da:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 80030e2:	2320      	movs	r3, #32
 80030e4:	e004      	b.n	80030f0 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 80030e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80030ea:	fab3 f383 	clz	r3, r3
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d105      	bne.n	800310a <HAL_ADC_ConfigChannel+0x36a>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	0e9b      	lsrs	r3, r3, #26
 8003104:	f003 031f 	and.w	r3, r3, #31
 8003108:	e016      	b.n	8003138 <HAL_ADC_ConfigChannel+0x398>
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003112:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003116:	fa93 f3a3 	rbit	r3, r3
 800311a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800311c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800311e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003122:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003126:	2b00      	cmp	r3, #0
 8003128:	d101      	bne.n	800312e <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 800312a:	2320      	movs	r3, #32
 800312c:	e004      	b.n	8003138 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 800312e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003132:	fab3 f383 	clz	r3, r3
 8003136:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003138:	429a      	cmp	r2, r3
 800313a:	d106      	bne.n	800314a <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2200      	movs	r2, #0
 8003142:	2102      	movs	r1, #2
 8003144:	4618      	mov	r0, r3
 8003146:	f7ff f8f7 	bl	8002338 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	2103      	movs	r1, #3
 8003150:	4618      	mov	r0, r3
 8003152:	f7ff f8db 	bl	800230c <LL_ADC_GetOffsetChannel>
 8003156:	4603      	mov	r3, r0
 8003158:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800315c:	2b00      	cmp	r3, #0
 800315e:	d10a      	bne.n	8003176 <HAL_ADC_ConfigChannel+0x3d6>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2103      	movs	r1, #3
 8003166:	4618      	mov	r0, r3
 8003168:	f7ff f8d0 	bl	800230c <LL_ADC_GetOffsetChannel>
 800316c:	4603      	mov	r3, r0
 800316e:	0e9b      	lsrs	r3, r3, #26
 8003170:	f003 021f 	and.w	r2, r3, #31
 8003174:	e017      	b.n	80031a6 <HAL_ADC_ConfigChannel+0x406>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2103      	movs	r1, #3
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff f8c5 	bl	800230c <LL_ADC_GetOffsetChannel>
 8003182:	4603      	mov	r3, r0
 8003184:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003186:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003188:	fa93 f3a3 	rbit	r3, r3
 800318c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800318e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003190:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003192:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003194:	2b00      	cmp	r3, #0
 8003196:	d101      	bne.n	800319c <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003198:	2320      	movs	r3, #32
 800319a:	e003      	b.n	80031a4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 800319c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800319e:	fab3 f383 	clz	r3, r3
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d105      	bne.n	80031be <HAL_ADC_ConfigChannel+0x41e>
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	0e9b      	lsrs	r3, r3, #26
 80031b8:	f003 031f 	and.w	r3, r3, #31
 80031bc:	e011      	b.n	80031e2 <HAL_ADC_ConfigChannel+0x442>
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031c6:	fa93 f3a3 	rbit	r3, r3
 80031ca:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80031cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80031ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80031d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d101      	bne.n	80031da <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 80031d6:	2320      	movs	r3, #32
 80031d8:	e003      	b.n	80031e2 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 80031da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031dc:	fab3 f383 	clz	r3, r3
 80031e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d106      	bne.n	80031f4 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	2200      	movs	r2, #0
 80031ec:	2103      	movs	r1, #3
 80031ee:	4618      	mov	r0, r3
 80031f0:	f7ff f8a2 	bl	8002338 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7ff fa21 	bl	8002640 <LL_ADC_IsEnabled>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	f040 813f 	bne.w	8003484 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6818      	ldr	r0, [r3, #0]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	6819      	ldr	r1, [r3, #0]
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	461a      	mov	r2, r3
 8003214:	f7ff f95e 	bl	80024d4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	4a8e      	ldr	r2, [pc, #568]	@ (8003458 <HAL_ADC_ConfigChannel+0x6b8>)
 800321e:	4293      	cmp	r3, r2
 8003220:	f040 8130 	bne.w	8003484 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003230:	2b00      	cmp	r3, #0
 8003232:	d10b      	bne.n	800324c <HAL_ADC_ConfigChannel+0x4ac>
 8003234:	683b      	ldr	r3, [r7, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	0e9b      	lsrs	r3, r3, #26
 800323a:	3301      	adds	r3, #1
 800323c:	f003 031f 	and.w	r3, r3, #31
 8003240:	2b09      	cmp	r3, #9
 8003242:	bf94      	ite	ls
 8003244:	2301      	movls	r3, #1
 8003246:	2300      	movhi	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	e019      	b.n	8003280 <HAL_ADC_ConfigChannel+0x4e0>
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003252:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003254:	fa93 f3a3 	rbit	r3, r3
 8003258:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800325a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800325c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800325e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003260:	2b00      	cmp	r3, #0
 8003262:	d101      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8003264:	2320      	movs	r3, #32
 8003266:	e003      	b.n	8003270 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8003268:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800326a:	fab3 f383 	clz	r3, r3
 800326e:	b2db      	uxtb	r3, r3
 8003270:	3301      	adds	r3, #1
 8003272:	f003 031f 	and.w	r3, r3, #31
 8003276:	2b09      	cmp	r3, #9
 8003278:	bf94      	ite	ls
 800327a:	2301      	movls	r3, #1
 800327c:	2300      	movhi	r3, #0
 800327e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003280:	2b00      	cmp	r3, #0
 8003282:	d079      	beq.n	8003378 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800328c:	2b00      	cmp	r3, #0
 800328e:	d107      	bne.n	80032a0 <HAL_ADC_ConfigChannel+0x500>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	0e9b      	lsrs	r3, r3, #26
 8003296:	3301      	adds	r3, #1
 8003298:	069b      	lsls	r3, r3, #26
 800329a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800329e:	e015      	b.n	80032cc <HAL_ADC_ConfigChannel+0x52c>
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80032a8:	fa93 f3a3 	rbit	r3, r3
 80032ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80032ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80032b0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80032b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d101      	bne.n	80032bc <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 80032b8:	2320      	movs	r3, #32
 80032ba:	e003      	b.n	80032c4 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 80032bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032be:	fab3 f383 	clz	r3, r3
 80032c2:	b2db      	uxtb	r3, r3
 80032c4:	3301      	adds	r3, #1
 80032c6:	069b      	lsls	r3, r3, #26
 80032c8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d109      	bne.n	80032ec <HAL_ADC_ConfigChannel+0x54c>
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	0e9b      	lsrs	r3, r3, #26
 80032de:	3301      	adds	r3, #1
 80032e0:	f003 031f 	and.w	r3, r3, #31
 80032e4:	2101      	movs	r1, #1
 80032e6:	fa01 f303 	lsl.w	r3, r1, r3
 80032ea:	e017      	b.n	800331c <HAL_ADC_ConfigChannel+0x57c>
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032f4:	fa93 f3a3 	rbit	r3, r3
 80032f8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80032fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80032fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003300:	2b00      	cmp	r3, #0
 8003302:	d101      	bne.n	8003308 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8003304:	2320      	movs	r3, #32
 8003306:	e003      	b.n	8003310 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8003308:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800330a:	fab3 f383 	clz	r3, r3
 800330e:	b2db      	uxtb	r3, r3
 8003310:	3301      	adds	r3, #1
 8003312:	f003 031f 	and.w	r3, r3, #31
 8003316:	2101      	movs	r1, #1
 8003318:	fa01 f303 	lsl.w	r3, r1, r3
 800331c:	ea42 0103 	orr.w	r1, r2, r3
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003328:	2b00      	cmp	r3, #0
 800332a:	d10a      	bne.n	8003342 <HAL_ADC_ConfigChannel+0x5a2>
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	0e9b      	lsrs	r3, r3, #26
 8003332:	3301      	adds	r3, #1
 8003334:	f003 021f 	and.w	r2, r3, #31
 8003338:	4613      	mov	r3, r2
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	4413      	add	r3, r2
 800333e:	051b      	lsls	r3, r3, #20
 8003340:	e018      	b.n	8003374 <HAL_ADC_ConfigChannel+0x5d4>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800334a:	fa93 f3a3 	rbit	r3, r3
 800334e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003352:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003354:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 800335a:	2320      	movs	r3, #32
 800335c:	e003      	b.n	8003366 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 800335e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003360:	fab3 f383 	clz	r3, r3
 8003364:	b2db      	uxtb	r3, r3
 8003366:	3301      	adds	r3, #1
 8003368:	f003 021f 	and.w	r2, r3, #31
 800336c:	4613      	mov	r3, r2
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	4413      	add	r3, r2
 8003372:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003374:	430b      	orrs	r3, r1
 8003376:	e080      	b.n	800347a <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003380:	2b00      	cmp	r3, #0
 8003382:	d107      	bne.n	8003394 <HAL_ADC_ConfigChannel+0x5f4>
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	0e9b      	lsrs	r3, r3, #26
 800338a:	3301      	adds	r3, #1
 800338c:	069b      	lsls	r3, r3, #26
 800338e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003392:	e015      	b.n	80033c0 <HAL_ADC_ConfigChannel+0x620>
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800339a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800339c:	fa93 f3a3 	rbit	r3, r3
 80033a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80033a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033a4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80033a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 80033ac:	2320      	movs	r3, #32
 80033ae:	e003      	b.n	80033b8 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 80033b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033b2:	fab3 f383 	clz	r3, r3
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	3301      	adds	r3, #1
 80033ba:	069b      	lsls	r3, r3, #26
 80033bc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d109      	bne.n	80033e0 <HAL_ADC_ConfigChannel+0x640>
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	0e9b      	lsrs	r3, r3, #26
 80033d2:	3301      	adds	r3, #1
 80033d4:	f003 031f 	and.w	r3, r3, #31
 80033d8:	2101      	movs	r1, #1
 80033da:	fa01 f303 	lsl.w	r3, r1, r3
 80033de:	e017      	b.n	8003410 <HAL_ADC_ConfigChannel+0x670>
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e6:	6a3b      	ldr	r3, [r7, #32]
 80033e8:	fa93 f3a3 	rbit	r3, r3
 80033ec:	61fb      	str	r3, [r7, #28]
  return result;
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80033f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d101      	bne.n	80033fc <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 80033f8:	2320      	movs	r3, #32
 80033fa:	e003      	b.n	8003404 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 80033fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fe:	fab3 f383 	clz	r3, r3
 8003402:	b2db      	uxtb	r3, r3
 8003404:	3301      	adds	r3, #1
 8003406:	f003 031f 	and.w	r3, r3, #31
 800340a:	2101      	movs	r1, #1
 800340c:	fa01 f303 	lsl.w	r3, r1, r3
 8003410:	ea42 0103 	orr.w	r1, r2, r3
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800341c:	2b00      	cmp	r3, #0
 800341e:	d10d      	bne.n	800343c <HAL_ADC_ConfigChannel+0x69c>
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	0e9b      	lsrs	r3, r3, #26
 8003426:	3301      	adds	r3, #1
 8003428:	f003 021f 	and.w	r2, r3, #31
 800342c:	4613      	mov	r3, r2
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	4413      	add	r3, r2
 8003432:	3b1e      	subs	r3, #30
 8003434:	051b      	lsls	r3, r3, #20
 8003436:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800343a:	e01d      	b.n	8003478 <HAL_ADC_ConfigChannel+0x6d8>
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	fa93 f3a3 	rbit	r3, r3
 8003448:	613b      	str	r3, [r7, #16]
  return result;
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d103      	bne.n	800345c <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8003454:	2320      	movs	r3, #32
 8003456:	e005      	b.n	8003464 <HAL_ADC_ConfigChannel+0x6c4>
 8003458:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	fab3 f383 	clz	r3, r3
 8003462:	b2db      	uxtb	r3, r3
 8003464:	3301      	adds	r3, #1
 8003466:	f003 021f 	and.w	r2, r3, #31
 800346a:	4613      	mov	r3, r2
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	4413      	add	r3, r2
 8003470:	3b1e      	subs	r3, #30
 8003472:	051b      	lsls	r3, r3, #20
 8003474:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003478:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800347a:	683a      	ldr	r2, [r7, #0]
 800347c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800347e:	4619      	mov	r1, r3
 8003480:	f7fe fffd 	bl	800247e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	4b43      	ldr	r3, [pc, #268]	@ (8003598 <HAL_ADC_ConfigChannel+0x7f8>)
 800348a:	4013      	ands	r3, r2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d079      	beq.n	8003584 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003490:	4842      	ldr	r0, [pc, #264]	@ (800359c <HAL_ADC_ConfigChannel+0x7fc>)
 8003492:	f7fe fee3 	bl	800225c <LL_ADC_GetCommonPathInternalCh>
 8003496:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a40      	ldr	r2, [pc, #256]	@ (80035a0 <HAL_ADC_ConfigChannel+0x800>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d124      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80034a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d11e      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a3b      	ldr	r2, [pc, #236]	@ (80035a4 <HAL_ADC_ConfigChannel+0x804>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d164      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034be:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80034c2:	4619      	mov	r1, r3
 80034c4:	4835      	ldr	r0, [pc, #212]	@ (800359c <HAL_ADC_ConfigChannel+0x7fc>)
 80034c6:	f7fe feb6 	bl	8002236 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034ca:	4b37      	ldr	r3, [pc, #220]	@ (80035a8 <HAL_ADC_ConfigChannel+0x808>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	099b      	lsrs	r3, r3, #6
 80034d0:	4a36      	ldr	r2, [pc, #216]	@ (80035ac <HAL_ADC_ConfigChannel+0x80c>)
 80034d2:	fba2 2303 	umull	r2, r3, r2, r3
 80034d6:	099b      	lsrs	r3, r3, #6
 80034d8:	3301      	adds	r3, #1
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034de:	e002      	b.n	80034e6 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1f9      	bne.n	80034e0 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034ec:	e04a      	b.n	8003584 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	4a2f      	ldr	r2, [pc, #188]	@ (80035b0 <HAL_ADC_ConfigChannel+0x810>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d113      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034fc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d10d      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a2a      	ldr	r2, [pc, #168]	@ (80035b4 <HAL_ADC_ConfigChannel+0x814>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d13a      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800350e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003512:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003516:	4619      	mov	r1, r3
 8003518:	4820      	ldr	r0, [pc, #128]	@ (800359c <HAL_ADC_ConfigChannel+0x7fc>)
 800351a:	f7fe fe8c 	bl	8002236 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800351e:	e031      	b.n	8003584 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a24      	ldr	r2, [pc, #144]	@ (80035b8 <HAL_ADC_ConfigChannel+0x818>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d113      	bne.n	8003552 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800352a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800352e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d10d      	bne.n	8003552 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a1a      	ldr	r2, [pc, #104]	@ (80035a4 <HAL_ADC_ConfigChannel+0x804>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d121      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003540:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003544:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003548:	4619      	mov	r1, r3
 800354a:	4814      	ldr	r0, [pc, #80]	@ (800359c <HAL_ADC_ConfigChannel+0x7fc>)
 800354c:	f7fe fe73 	bl	8002236 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8003550:	e018      	b.n	8003584 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a19      	ldr	r2, [pc, #100]	@ (80035bc <HAL_ADC_ConfigChannel+0x81c>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d113      	bne.n	8003584 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a10      	ldr	r2, [pc, #64]	@ (80035a4 <HAL_ADC_ConfigChannel+0x804>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d00e      	beq.n	8003584 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4618      	mov	r0, r3
 800356c:	f7fe fe84 	bl	8002278 <LL_ADC_EnableChannelVDDcore>
 8003570:	e008      	b.n	8003584 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003576:	f043 0220 	orr.w	r2, r3, #32
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800358c:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003590:	4618      	mov	r0, r3
 8003592:	37d8      	adds	r7, #216	@ 0xd8
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}
 8003598:	80080000 	.word	0x80080000
 800359c:	42028300 	.word	0x42028300
 80035a0:	c3210000 	.word	0xc3210000
 80035a4:	42028000 	.word	0x42028000
 80035a8:	20000000 	.word	0x20000000
 80035ac:	053e2d63 	.word	0x053e2d63
 80035b0:	43290000 	.word	0x43290000
 80035b4:	42028100 	.word	0x42028100
 80035b8:	c7520000 	.word	0xc7520000
 80035bc:	475a0000 	.word	0x475a0000

080035c0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
 80035c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80035ca:	2300      	movs	r3, #0
 80035cc:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff f880 	bl	80026dc <LL_ADC_REG_IsConversionOngoing>
 80035dc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff f8a1 	bl	800272a <LL_ADC_INJ_IsConversionOngoing>
 80035e8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d103      	bne.n	80035f8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f000 8098 	beq.w	8003728 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003602:	2b00      	cmp	r3, #0
 8003604:	d02a      	beq.n	800365c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	7e5b      	ldrb	r3, [r3, #25]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d126      	bne.n	800365c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	7e1b      	ldrb	r3, [r3, #24]
 8003612:	2b01      	cmp	r3, #1
 8003614:	d122      	bne.n	800365c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003616:	2301      	movs	r3, #1
 8003618:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800361a:	e014      	b.n	8003646 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	4a45      	ldr	r2, [pc, #276]	@ (8003734 <ADC_ConversionStop+0x174>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d90d      	bls.n	8003640 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003628:	f043 0210 	orr.w	r2, r3, #16
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003634:	f043 0201 	orr.w	r2, r3, #1
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e074      	b.n	800372a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	3301      	adds	r3, #1
 8003644:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003650:	2b40      	cmp	r3, #64	@ 0x40
 8003652:	d1e3      	bne.n	800361c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2240      	movs	r2, #64	@ 0x40
 800365a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	2b02      	cmp	r3, #2
 8003660:	d014      	beq.n	800368c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4618      	mov	r0, r3
 8003668:	f7ff f838 	bl	80026dc <LL_ADC_REG_IsConversionOngoing>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00c      	beq.n	800368c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4618      	mov	r0, r3
 8003678:	f7fe fff5 	bl	8002666 <LL_ADC_IsDisableOngoing>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d104      	bne.n	800368c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f7ff f814 	bl	80026b4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800368c:	69bb      	ldr	r3, [r7, #24]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d014      	beq.n	80036bc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4618      	mov	r0, r3
 8003698:	f7ff f847 	bl	800272a <LL_ADC_INJ_IsConversionOngoing>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d00c      	beq.n	80036bc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4618      	mov	r0, r3
 80036a8:	f7fe ffdd 	bl	8002666 <LL_ADC_IsDisableOngoing>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d104      	bne.n	80036bc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4618      	mov	r0, r3
 80036b8:	f7ff f823 	bl	8002702 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d005      	beq.n	80036ce <ADC_ConversionStop+0x10e>
 80036c2:	69bb      	ldr	r3, [r7, #24]
 80036c4:	2b03      	cmp	r3, #3
 80036c6:	d105      	bne.n	80036d4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80036c8:	230c      	movs	r3, #12
 80036ca:	617b      	str	r3, [r7, #20]
        break;
 80036cc:	e005      	b.n	80036da <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80036ce:	2308      	movs	r3, #8
 80036d0:	617b      	str	r3, [r7, #20]
        break;
 80036d2:	e002      	b.n	80036da <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80036d4:	2304      	movs	r3, #4
 80036d6:	617b      	str	r3, [r7, #20]
        break;
 80036d8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80036da:	f7fe fd69 	bl	80021b0 <HAL_GetTick>
 80036de:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80036e0:	e01b      	b.n	800371a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80036e2:	f7fe fd65 	bl	80021b0 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b05      	cmp	r3, #5
 80036ee:	d914      	bls.n	800371a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689a      	ldr	r2, [r3, #8]
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	4013      	ands	r3, r2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00d      	beq.n	800371a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003702:	f043 0210 	orr.w	r2, r3, #16
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370e:	f043 0201 	orr.w	r2, r3, #1
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e007      	b.n	800372a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689a      	ldr	r2, [r3, #8]
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	4013      	ands	r3, r2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1dc      	bne.n	80036e2 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3720      	adds	r7, #32
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	a33fffff 	.word	0xa33fffff

08003738 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b084      	sub	sp, #16
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003740:	2300      	movs	r3, #0
 8003742:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4618      	mov	r0, r3
 800374a:	f7fe ff79 	bl	8002640 <LL_ADC_IsEnabled>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d166      	bne.n	8003822 <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689a      	ldr	r2, [r3, #8]
 800375a:	4b34      	ldr	r3, [pc, #208]	@ (800382c <ADC_Enable+0xf4>)
 800375c:	4013      	ands	r3, r2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d00d      	beq.n	800377e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003766:	f043 0210 	orr.w	r2, r3, #16
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003772:	f043 0201 	orr.w	r2, r3, #1
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e052      	b.n	8003824 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4618      	mov	r0, r3
 8003784:	f7fe ff34 	bl	80025f0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003788:	4829      	ldr	r0, [pc, #164]	@ (8003830 <ADC_Enable+0xf8>)
 800378a:	f7fe fd67 	bl	800225c <LL_ADC_GetCommonPathInternalCh>
 800378e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003790:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003794:	2b00      	cmp	r3, #0
 8003796:	d010      	beq.n	80037ba <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003798:	4b26      	ldr	r3, [pc, #152]	@ (8003834 <ADC_Enable+0xfc>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	099b      	lsrs	r3, r3, #6
 800379e:	4a26      	ldr	r2, [pc, #152]	@ (8003838 <ADC_Enable+0x100>)
 80037a0:	fba2 2303 	umull	r2, r3, r2, r3
 80037a4:	099b      	lsrs	r3, r3, #6
 80037a6:	3301      	adds	r3, #1
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80037ac:	e002      	b.n	80037b4 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	3b01      	subs	r3, #1
 80037b2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f9      	bne.n	80037ae <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80037ba:	f7fe fcf9 	bl	80021b0 <HAL_GetTick>
 80037be:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037c0:	e028      	b.n	8003814 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7fe ff3a 	bl	8002640 <LL_ADC_IsEnabled>
 80037cc:	4603      	mov	r3, r0
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d104      	bne.n	80037dc <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fe ff0a 	bl	80025f0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80037dc:	f7fe fce8 	bl	80021b0 <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d914      	bls.n	8003814 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d00d      	beq.n	8003814 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037fc:	f043 0210 	orr.w	r2, r3, #16
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003808:	f043 0201 	orr.w	r2, r3, #1
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e007      	b.n	8003824 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	2b01      	cmp	r3, #1
 8003820:	d1cf      	bne.n	80037c2 <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	8000003f 	.word	0x8000003f
 8003830:	42028300 	.word	0x42028300
 8003834:	20000000 	.word	0x20000000
 8003838:	053e2d63 	.word	0x053e2d63

0800383c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4618      	mov	r0, r3
 800384a:	f7fe ff0c 	bl	8002666 <LL_ADC_IsDisableOngoing>
 800384e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4618      	mov	r0, r3
 8003856:	f7fe fef3 	bl	8002640 <LL_ADC_IsEnabled>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d047      	beq.n	80038f0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d144      	bne.n	80038f0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	f003 030d 	and.w	r3, r3, #13
 8003870:	2b01      	cmp	r3, #1
 8003872:	d10c      	bne.n	800388e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4618      	mov	r0, r3
 800387a:	f7fe fecd 	bl	8002618 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2203      	movs	r2, #3
 8003884:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003886:	f7fe fc93 	bl	80021b0 <HAL_GetTick>
 800388a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800388c:	e029      	b.n	80038e2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003892:	f043 0210 	orr.w	r2, r3, #16
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800389e:	f043 0201 	orr.w	r2, r3, #1
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e023      	b.n	80038f2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80038aa:	f7fe fc81 	bl	80021b0 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d914      	bls.n	80038e2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 0301 	and.w	r3, r3, #1
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00d      	beq.n	80038e2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ca:	f043 0210 	orr.w	r2, r3, #16
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038d6:	f043 0201 	orr.w	r2, r3, #1
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e007      	b.n	80038f2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 0301 	and.w	r3, r3, #1
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1dc      	bne.n	80038aa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
	...

080038fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f003 0307 	and.w	r3, r3, #7
 800390a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800390c:	4b0c      	ldr	r3, [pc, #48]	@ (8003940 <__NVIC_SetPriorityGrouping+0x44>)
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003912:	68ba      	ldr	r2, [r7, #8]
 8003914:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003918:	4013      	ands	r3, r2
 800391a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003924:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800392c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800392e:	4a04      	ldr	r2, [pc, #16]	@ (8003940 <__NVIC_SetPriorityGrouping+0x44>)
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	60d3      	str	r3, [r2, #12]
}
 8003934:	bf00      	nop
 8003936:	3714      	adds	r7, #20
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr
 8003940:	e000ed00 	.word	0xe000ed00

08003944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003948:	4b04      	ldr	r3, [pc, #16]	@ (800395c <__NVIC_GetPriorityGrouping+0x18>)
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	0a1b      	lsrs	r3, r3, #8
 800394e:	f003 0307 	and.w	r3, r3, #7
}
 8003952:	4618      	mov	r0, r3
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr
 800395c:	e000ed00 	.word	0xe000ed00

08003960 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	4603      	mov	r3, r0
 8003968:	6039      	str	r1, [r7, #0]
 800396a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800396c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003970:	2b00      	cmp	r3, #0
 8003972:	db0a      	blt.n	800398a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	b2da      	uxtb	r2, r3
 8003978:	490c      	ldr	r1, [pc, #48]	@ (80039ac <__NVIC_SetPriority+0x4c>)
 800397a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800397e:	0112      	lsls	r2, r2, #4
 8003980:	b2d2      	uxtb	r2, r2
 8003982:	440b      	add	r3, r1
 8003984:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003988:	e00a      	b.n	80039a0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	b2da      	uxtb	r2, r3
 800398e:	4908      	ldr	r1, [pc, #32]	@ (80039b0 <__NVIC_SetPriority+0x50>)
 8003990:	88fb      	ldrh	r3, [r7, #6]
 8003992:	f003 030f 	and.w	r3, r3, #15
 8003996:	3b04      	subs	r3, #4
 8003998:	0112      	lsls	r2, r2, #4
 800399a:	b2d2      	uxtb	r2, r2
 800399c:	440b      	add	r3, r1
 800399e:	761a      	strb	r2, [r3, #24]
}
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	e000e100 	.word	0xe000e100
 80039b0:	e000ed00 	.word	0xe000ed00

080039b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b089      	sub	sp, #36	@ 0x24
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	60f8      	str	r0, [r7, #12]
 80039bc:	60b9      	str	r1, [r7, #8]
 80039be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f003 0307 	and.w	r3, r3, #7
 80039c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	f1c3 0307 	rsb	r3, r3, #7
 80039ce:	2b04      	cmp	r3, #4
 80039d0:	bf28      	it	cs
 80039d2:	2304      	movcs	r3, #4
 80039d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	3304      	adds	r3, #4
 80039da:	2b06      	cmp	r3, #6
 80039dc:	d902      	bls.n	80039e4 <NVIC_EncodePriority+0x30>
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	3b03      	subs	r3, #3
 80039e2:	e000      	b.n	80039e6 <NVIC_EncodePriority+0x32>
 80039e4:	2300      	movs	r3, #0
 80039e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039e8:	f04f 32ff 	mov.w	r2, #4294967295
 80039ec:	69bb      	ldr	r3, [r7, #24]
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	43da      	mvns	r2, r3
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	401a      	ands	r2, r3
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	fa01 f303 	lsl.w	r3, r1, r3
 8003a06:	43d9      	mvns	r1, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a0c:	4313      	orrs	r3, r2
         );
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3724      	adds	r7, #36	@ 0x24
 8003a12:	46bd      	mov	sp, r7
 8003a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a18:	4770      	bx	lr

08003a1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b082      	sub	sp, #8
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f7ff ff6a 	bl	80038fc <__NVIC_SetPriorityGrouping>
}
 8003a28:	bf00      	nop
 8003a2a:	3708      	adds	r7, #8
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}

08003a30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b086      	sub	sp, #24
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	60b9      	str	r1, [r7, #8]
 8003a3a:	607a      	str	r2, [r7, #4]
 8003a3c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a3e:	f7ff ff81 	bl	8003944 <__NVIC_GetPriorityGrouping>
 8003a42:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	68b9      	ldr	r1, [r7, #8]
 8003a48:	6978      	ldr	r0, [r7, #20]
 8003a4a:	f7ff ffb3 	bl	80039b4 <NVIC_EncodePriority>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a54:	4611      	mov	r1, r2
 8003a56:	4618      	mov	r0, r3
 8003a58:	f7ff ff82 	bl	8003960 <__NVIC_SetPriority>
}
 8003a5c:	bf00      	nop
 8003a5e:	3718      	adds	r7, #24
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}

08003a64 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b083      	sub	sp, #12
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a74:	d301      	bcc.n	8003a7a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8003a76:	2301      	movs	r3, #1
 8003a78:	e00d      	b.n	8003a96 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8003a7a:	4a0a      	ldr	r2, [pc, #40]	@ (8003aa4 <HAL_SYSTICK_Config+0x40>)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003a82:	4b08      	ldr	r3, [pc, #32]	@ (8003aa4 <HAL_SYSTICK_Config+0x40>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003a88:	4b06      	ldr	r3, [pc, #24]	@ (8003aa4 <HAL_SYSTICK_Config+0x40>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a05      	ldr	r2, [pc, #20]	@ (8003aa4 <HAL_SYSTICK_Config+0x40>)
 8003a8e:	f043 0303 	orr.w	r3, r3, #3
 8003a92:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	370c      	adds	r7, #12
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	e000e010 	.word	0xe000e010

08003aa8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2b04      	cmp	r3, #4
 8003ab4:	d844      	bhi.n	8003b40 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8003abc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003abc:	08003adf 	.word	0x08003adf
 8003ac0:	08003afd 	.word	0x08003afd
 8003ac4:	08003b1f 	.word	0x08003b1f
 8003ac8:	08003b41 	.word	0x08003b41
 8003acc:	08003ad1 	.word	0x08003ad1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003ad0:	4b1f      	ldr	r3, [pc, #124]	@ (8003b50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a1e      	ldr	r2, [pc, #120]	@ (8003b50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ad6:	f043 0304 	orr.w	r3, r3, #4
 8003ada:	6013      	str	r3, [r2, #0]
      break;
 8003adc:	e031      	b.n	8003b42 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003ade:	4b1c      	ldr	r3, [pc, #112]	@ (8003b50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a1b      	ldr	r2, [pc, #108]	@ (8003b50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003ae4:	f023 0304 	bic.w	r3, r3, #4
 8003ae8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8003aea:	4b1a      	ldr	r3, [pc, #104]	@ (8003b54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003aec:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003af0:	4a18      	ldr	r2, [pc, #96]	@ (8003b54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003af2:	f023 030c 	bic.w	r3, r3, #12
 8003af6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003afa:	e022      	b.n	8003b42 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003afc:	4b14      	ldr	r3, [pc, #80]	@ (8003b50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a13      	ldr	r2, [pc, #76]	@ (8003b50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b02:	f023 0304 	bic.w	r3, r3, #4
 8003b06:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8003b08:	4b12      	ldr	r3, [pc, #72]	@ (8003b54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b0a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003b0e:	f023 030c 	bic.w	r3, r3, #12
 8003b12:	4a10      	ldr	r2, [pc, #64]	@ (8003b54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b14:	f043 0304 	orr.w	r3, r3, #4
 8003b18:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003b1c:	e011      	b.n	8003b42 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8003b1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003b50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a0b      	ldr	r2, [pc, #44]	@ (8003b50 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003b24:	f023 0304 	bic.w	r3, r3, #4
 8003b28:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8003b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8003b54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b2c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003b30:	f023 030c 	bic.w	r3, r3, #12
 8003b34:	4a07      	ldr	r2, [pc, #28]	@ (8003b54 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003b36:	f043 0308 	orr.w	r3, r3, #8
 8003b3a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8003b3e:	e000      	b.n	8003b42 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8003b40:	bf00      	nop
  }
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	e000e010 	.word	0xe000e010
 8003b54:	44020c00 	.word	0x44020c00

08003b58 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8003b5e:	4b17      	ldr	r3, [pc, #92]	@ (8003bbc <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8003b6a:	2304      	movs	r3, #4
 8003b6c:	607b      	str	r3, [r7, #4]
 8003b6e:	e01e      	b.n	8003bae <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8003b70:	4b13      	ldr	r3, [pc, #76]	@ (8003bc0 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8003b72:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003b76:	f003 030c 	and.w	r3, r3, #12
 8003b7a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d00f      	beq.n	8003ba2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	2b08      	cmp	r3, #8
 8003b86:	d80f      	bhi.n	8003ba8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b04      	cmp	r3, #4
 8003b92:	d003      	beq.n	8003b9c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003b94:	e008      	b.n	8003ba8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003b96:	2300      	movs	r3, #0
 8003b98:	607b      	str	r3, [r7, #4]
        break;
 8003b9a:	e008      	b.n	8003bae <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	607b      	str	r3, [r7, #4]
        break;
 8003ba0:	e005      	b.n	8003bae <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	607b      	str	r3, [r7, #4]
        break;
 8003ba6:	e002      	b.n	8003bae <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	607b      	str	r3, [r7, #4]
        break;
 8003bac:	bf00      	nop
    }
  }
  return systick_source;
 8003bae:	687b      	ldr	r3, [r7, #4]
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr
 8003bbc:	e000e010 	.word	0xe000e010
 8003bc0:	44020c00 	.word	0x44020c00

08003bc4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b087      	sub	sp, #28
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
 8003bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003bd2:	e142      	b.n	8003e5a <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	2101      	movs	r1, #1
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	fa01 f303 	lsl.w	r3, r1, r3
 8003be0:	4013      	ands	r3, r2
 8003be2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	f000 8134 	beq.w	8003e54 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d003      	beq.n	8003bfc <HAL_GPIO_Init+0x38>
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b12      	cmp	r3, #18
 8003bfa:	d125      	bne.n	8003c48 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003bfc:	693b      	ldr	r3, [r7, #16]
 8003bfe:	08da      	lsrs	r2, r3, #3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	3208      	adds	r2, #8
 8003c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c08:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	f003 0307 	and.w	r3, r3, #7
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	220f      	movs	r2, #15
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	43db      	mvns	r3, r3
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	f003 020f 	and.w	r2, r3, #15
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	f003 0307 	and.w	r3, r3, #7
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	08da      	lsrs	r2, r3, #3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	3208      	adds	r2, #8
 8003c42:	6979      	ldr	r1, [r7, #20]
 8003c44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	2203      	movs	r2, #3
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	697a      	ldr	r2, [r7, #20]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 0203 	and.w	r2, r3, #3
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c70:	697a      	ldr	r2, [r7, #20]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	697a      	ldr	r2, [r7, #20]
 8003c7a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d00b      	beq.n	8003c9c <HAL_GPIO_Init+0xd8>
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	685b      	ldr	r3, [r3, #4]
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d007      	beq.n	8003c9c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c90:	2b11      	cmp	r3, #17
 8003c92:	d003      	beq.n	8003c9c <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	2b12      	cmp	r3, #18
 8003c9a:	d130      	bne.n	8003cfe <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	005b      	lsls	r3, r3, #1
 8003ca6:	2203      	movs	r2, #3
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	43db      	mvns	r3, r3
 8003cae:	697a      	ldr	r2, [r7, #20]
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	68da      	ldr	r2, [r3, #12]
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	005b      	lsls	r3, r3, #1
 8003cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	697a      	ldr	r2, [r7, #20]
 8003cca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cda:	43db      	mvns	r3, r3
 8003cdc:	697a      	ldr	r2, [r7, #20]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	091b      	lsrs	r3, r3, #4
 8003ce8:	f003 0201 	and.w	r2, r3, #1
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf2:	697a      	ldr	r2, [r7, #20]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	697a      	ldr	r2, [r7, #20]
 8003cfc:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f003 0303 	and.w	r3, r3, #3
 8003d06:	2b03      	cmp	r3, #3
 8003d08:	d109      	bne.n	8003d1e <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8003d12:	2b03      	cmp	r3, #3
 8003d14:	d11b      	bne.n	8003d4e <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d017      	beq.n	8003d4e <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	2203      	movs	r2, #3
 8003d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2e:	43db      	mvns	r3, r3
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	4013      	ands	r3, r2
 8003d34:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	689a      	ldr	r2, [r3, #8]
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	005b      	lsls	r3, r3, #1
 8003d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d07c      	beq.n	8003e54 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8003d5a:	4a47      	ldr	r2, [pc, #284]	@ (8003e78 <HAL_GPIO_Init+0x2b4>)
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	089b      	lsrs	r3, r3, #2
 8003d60:	3318      	adds	r3, #24
 8003d62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d66:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	f003 0303 	and.w	r3, r3, #3
 8003d6e:	00db      	lsls	r3, r3, #3
 8003d70:	220f      	movs	r2, #15
 8003d72:	fa02 f303 	lsl.w	r3, r2, r3
 8003d76:	43db      	mvns	r3, r3
 8003d78:	697a      	ldr	r2, [r7, #20]
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	0a9a      	lsrs	r2, r3, #10
 8003d82:	4b3e      	ldr	r3, [pc, #248]	@ (8003e7c <HAL_GPIO_Init+0x2b8>)
 8003d84:	4013      	ands	r3, r2
 8003d86:	693a      	ldr	r2, [r7, #16]
 8003d88:	f002 0203 	and.w	r2, r2, #3
 8003d8c:	00d2      	lsls	r2, r2, #3
 8003d8e:	4093      	lsls	r3, r2
 8003d90:	697a      	ldr	r2, [r7, #20]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8003d96:	4938      	ldr	r1, [pc, #224]	@ (8003e78 <HAL_GPIO_Init+0x2b4>)
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	089b      	lsrs	r3, r3, #2
 8003d9c:	3318      	adds	r3, #24
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8003da4:	4b34      	ldr	r3, [pc, #208]	@ (8003e78 <HAL_GPIO_Init+0x2b4>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	43db      	mvns	r3, r3
 8003dae:	697a      	ldr	r2, [r7, #20]
 8003db0:	4013      	ands	r3, r2
 8003db2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d003      	beq.n	8003dc8 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8003dc0:	697a      	ldr	r2, [r7, #20]
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8003dc8:	4a2b      	ldr	r2, [pc, #172]	@ (8003e78 <HAL_GPIO_Init+0x2b4>)
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8003dce:	4b2a      	ldr	r3, [pc, #168]	@ (8003e78 <HAL_GPIO_Init+0x2b4>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	43db      	mvns	r3, r3
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d003      	beq.n	8003df2 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8003df2:	4a21      	ldr	r2, [pc, #132]	@ (8003e78 <HAL_GPIO_Init+0x2b4>)
 8003df4:	697b      	ldr	r3, [r7, #20]
 8003df6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8003df8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e78 <HAL_GPIO_Init+0x2b4>)
 8003dfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dfe:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	43db      	mvns	r3, r3
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	4013      	ands	r3, r2
 8003e08:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d003      	beq.n	8003e1e <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8003e1e:	4a16      	ldr	r2, [pc, #88]	@ (8003e78 <HAL_GPIO_Init+0x2b4>)
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003e26:	4b14      	ldr	r3, [pc, #80]	@ (8003e78 <HAL_GPIO_Init+0x2b4>)
 8003e28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e2c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	43db      	mvns	r3, r3
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	4013      	ands	r3, r2
 8003e36:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d003      	beq.n	8003e4c <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8003e4c:	4a0a      	ldr	r2, [pc, #40]	@ (8003e78 <HAL_GPIO_Init+0x2b4>)
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	3301      	adds	r3, #1
 8003e58:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	fa22 f303 	lsr.w	r3, r2, r3
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f47f aeb5 	bne.w	8003bd4 <HAL_GPIO_Init+0x10>
  }
}
 8003e6a:	bf00      	nop
 8003e6c:	bf00      	nop
 8003e6e:	371c      	adds	r7, #28
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr
 8003e78:	44022000 	.word	0x44022000
 8003e7c:	002f7f7f 	.word	0x002f7f7f

08003e80 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003e84:	4b05      	ldr	r3, [pc, #20]	@ (8003e9c <HAL_ICACHE_Enable+0x1c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a04      	ldr	r2, [pc, #16]	@ (8003e9c <HAL_ICACHE_Enable+0x1c>)
 8003e8a:	f043 0301 	orr.w	r3, r3, #1
 8003e8e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	40030400 	.word	0x40030400

08003ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b088      	sub	sp, #32
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d102      	bne.n	8003eb4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	f000 bc28 	b.w	8004704 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003eb4:	4b94      	ldr	r3, [pc, #592]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003eb6:	69db      	ldr	r3, [r3, #28]
 8003eb8:	f003 0318 	and.w	r3, r3, #24
 8003ebc:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8003ebe:	4b92      	ldr	r3, [pc, #584]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec2:	f003 0303 	and.w	r3, r3, #3
 8003ec6:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0310 	and.w	r3, r3, #16
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d05b      	beq.n	8003f8c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d005      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x46>
 8003eda:	69fb      	ldr	r3, [r7, #28]
 8003edc:	2b18      	cmp	r3, #24
 8003ede:	d114      	bne.n	8003f0a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d111      	bne.n	8003f0a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69db      	ldr	r3, [r3, #28]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d102      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	f000 bc08 	b.w	8004704 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003ef4:	4b84      	ldr	r3, [pc, #528]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003ef6:	699b      	ldr	r3, [r3, #24]
 8003ef8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a1b      	ldr	r3, [r3, #32]
 8003f00:	041b      	lsls	r3, r3, #16
 8003f02:	4981      	ldr	r1, [pc, #516]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8003f08:	e040      	b.n	8003f8c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	69db      	ldr	r3, [r3, #28]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d023      	beq.n	8003f5a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003f12:	4b7d      	ldr	r3, [pc, #500]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	4a7c      	ldr	r2, [pc, #496]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f1e:	f7fe f947 	bl	80021b0 <HAL_GetTick>
 8003f22:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003f24:	e008      	b.n	8003f38 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003f26:	f7fe f943 	bl	80021b0 <HAL_GetTick>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	697b      	ldr	r3, [r7, #20]
 8003f2e:	1ad3      	subs	r3, r2, r3
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d901      	bls.n	8003f38 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8003f34:	2303      	movs	r3, #3
 8003f36:	e3e5      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003f38:	4b73      	ldr	r3, [pc, #460]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0f0      	beq.n	8003f26 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8003f44:	4b70      	ldr	r3, [pc, #448]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	041b      	lsls	r3, r3, #16
 8003f52:	496d      	ldr	r1, [pc, #436]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	618b      	str	r3, [r1, #24]
 8003f58:	e018      	b.n	8003f8c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003f5a:	4b6b      	ldr	r3, [pc, #428]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a6a      	ldr	r2, [pc, #424]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003f60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f66:	f7fe f923 	bl	80021b0 <HAL_GetTick>
 8003f6a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003f6c:	e008      	b.n	8003f80 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8003f6e:	f7fe f91f 	bl	80021b0 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e3c1      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8003f80:	4b61      	ldr	r3, [pc, #388]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1f0      	bne.n	8003f6e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0301 	and.w	r3, r3, #1
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	f000 80a0 	beq.w	80040da <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	2b10      	cmp	r3, #16
 8003f9e:	d005      	beq.n	8003fac <HAL_RCC_OscConfig+0x10c>
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	2b18      	cmp	r3, #24
 8003fa4:	d109      	bne.n	8003fba <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	2b03      	cmp	r3, #3
 8003faa:	d106      	bne.n	8003fba <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f040 8092 	bne.w	80040da <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e3a4      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fc2:	d106      	bne.n	8003fd2 <HAL_RCC_OscConfig+0x132>
 8003fc4:	4b50      	ldr	r3, [pc, #320]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a4f      	ldr	r2, [pc, #316]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003fca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fce:	6013      	str	r3, [r2, #0]
 8003fd0:	e058      	b.n	8004084 <HAL_RCC_OscConfig+0x1e4>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d112      	bne.n	8004000 <HAL_RCC_OscConfig+0x160>
 8003fda:	4b4b      	ldr	r3, [pc, #300]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a4a      	ldr	r2, [pc, #296]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003fe0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fe4:	6013      	str	r3, [r2, #0]
 8003fe6:	4b48      	ldr	r3, [pc, #288]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a47      	ldr	r2, [pc, #284]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003fec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003ff0:	6013      	str	r3, [r2, #0]
 8003ff2:	4b45      	ldr	r3, [pc, #276]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a44      	ldr	r2, [pc, #272]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8003ff8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	e041      	b.n	8004084 <HAL_RCC_OscConfig+0x1e4>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004008:	d112      	bne.n	8004030 <HAL_RCC_OscConfig+0x190>
 800400a:	4b3f      	ldr	r3, [pc, #252]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a3e      	ldr	r2, [pc, #248]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004010:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004014:	6013      	str	r3, [r2, #0]
 8004016:	4b3c      	ldr	r3, [pc, #240]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4a3b      	ldr	r2, [pc, #236]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 800401c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004020:	6013      	str	r3, [r2, #0]
 8004022:	4b39      	ldr	r3, [pc, #228]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a38      	ldr	r2, [pc, #224]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004028:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800402c:	6013      	str	r3, [r2, #0]
 800402e:	e029      	b.n	8004084 <HAL_RCC_OscConfig+0x1e4>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8004038:	d112      	bne.n	8004060 <HAL_RCC_OscConfig+0x1c0>
 800403a:	4b33      	ldr	r3, [pc, #204]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a32      	ldr	r2, [pc, #200]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004040:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004044:	6013      	str	r3, [r2, #0]
 8004046:	4b30      	ldr	r3, [pc, #192]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a2f      	ldr	r2, [pc, #188]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 800404c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004050:	6013      	str	r3, [r2, #0]
 8004052:	4b2d      	ldr	r3, [pc, #180]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a2c      	ldr	r2, [pc, #176]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004058:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800405c:	6013      	str	r3, [r2, #0]
 800405e:	e011      	b.n	8004084 <HAL_RCC_OscConfig+0x1e4>
 8004060:	4b29      	ldr	r3, [pc, #164]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a28      	ldr	r2, [pc, #160]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004066:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800406a:	6013      	str	r3, [r2, #0]
 800406c:	4b26      	ldr	r3, [pc, #152]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a25      	ldr	r2, [pc, #148]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 8004072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004076:	6013      	str	r3, [r2, #0]
 8004078:	4b23      	ldr	r3, [pc, #140]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a22      	ldr	r2, [pc, #136]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 800407e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004082:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d013      	beq.n	80040b4 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800408c:	f7fe f890 	bl	80021b0 <HAL_GetTick>
 8004090:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004092:	e008      	b.n	80040a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8004094:	f7fe f88c 	bl	80021b0 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b64      	cmp	r3, #100	@ 0x64
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e32e      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040a6:	4b18      	ldr	r3, [pc, #96]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d0f0      	beq.n	8004094 <HAL_RCC_OscConfig+0x1f4>
 80040b2:	e012      	b.n	80040da <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040b4:	f7fe f87c 	bl	80021b0 <HAL_GetTick>
 80040b8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040ba:	e008      	b.n	80040ce <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80040bc:	f7fe f878 	bl	80021b0 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	697b      	ldr	r3, [r7, #20]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b64      	cmp	r3, #100	@ 0x64
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e31a      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004108 <HAL_RCC_OscConfig+0x268>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d1f0      	bne.n	80040bc <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	f000 809a 	beq.w	800421c <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80040e8:	69fb      	ldr	r3, [r7, #28]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d005      	beq.n	80040fa <HAL_RCC_OscConfig+0x25a>
 80040ee:	69fb      	ldr	r3, [r7, #28]
 80040f0:	2b18      	cmp	r3, #24
 80040f2:	d149      	bne.n	8004188 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	2b01      	cmp	r3, #1
 80040f8:	d146      	bne.n	8004188 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d104      	bne.n	800410c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e2fe      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
 8004106:	bf00      	nop
 8004108:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d11c      	bne.n	800414c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8004112:	4b9a      	ldr	r3, [pc, #616]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0218 	and.w	r2, r3, #24
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	429a      	cmp	r2, r3
 8004120:	d014      	beq.n	800414c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8004122:	4b96      	ldr	r3, [pc, #600]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f023 0218 	bic.w	r2, r3, #24
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	4993      	ldr	r1, [pc, #588]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004130:	4313      	orrs	r3, r2
 8004132:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8004134:	f000 fdd0 	bl	8004cd8 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004138:	4b91      	ldr	r3, [pc, #580]	@ (8004380 <HAL_RCC_OscConfig+0x4e0>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4618      	mov	r0, r3
 800413e:	f7fd ffad 	bl	800209c <HAL_InitTick>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	e2db      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800414c:	f7fe f830 	bl	80021b0 <HAL_GetTick>
 8004150:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004154:	f7fe f82c 	bl	80021b0 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e2ce      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004166:	4b85      	ldr	r3, [pc, #532]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0f0      	beq.n	8004154 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8004172:	4b82      	ldr	r3, [pc, #520]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004174:	691b      	ldr	r3, [r3, #16]
 8004176:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	041b      	lsls	r3, r3, #16
 8004180:	497e      	ldr	r1, [pc, #504]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004182:	4313      	orrs	r3, r2
 8004184:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8004186:	e049      	b.n	800421c <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d02c      	beq.n	80041ea <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8004190:	4b7a      	ldr	r3, [pc, #488]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f023 0218 	bic.w	r2, r3, #24
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	691b      	ldr	r3, [r3, #16]
 800419c:	4977      	ldr	r1, [pc, #476]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80041a2:	4b76      	ldr	r3, [pc, #472]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a75      	ldr	r2, [pc, #468]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ae:	f7fd ffff 	bl	80021b0 <HAL_GetTick>
 80041b2:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041b4:	e008      	b.n	80041c8 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80041b6:	f7fd fffb 	bl	80021b0 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d901      	bls.n	80041c8 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e29d      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041c8:	4b6c      	ldr	r3, [pc, #432]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0302 	and.w	r3, r3, #2
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d0f0      	beq.n	80041b6 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80041d4:	4b69      	ldr	r3, [pc, #420]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	041b      	lsls	r3, r3, #16
 80041e2:	4966      	ldr	r1, [pc, #408]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 80041e4:	4313      	orrs	r3, r2
 80041e6:	610b      	str	r3, [r1, #16]
 80041e8:	e018      	b.n	800421c <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ea:	4b64      	ldr	r3, [pc, #400]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a63      	ldr	r2, [pc, #396]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 80041f0:	f023 0301 	bic.w	r3, r3, #1
 80041f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f6:	f7fd ffdb 	bl	80021b0 <HAL_GetTick>
 80041fa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041fc:	e008      	b.n	8004210 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80041fe:	f7fd ffd7 	bl	80021b0 <HAL_GetTick>
 8004202:	4602      	mov	r2, r0
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	1ad3      	subs	r3, r2, r3
 8004208:	2b02      	cmp	r3, #2
 800420a:	d901      	bls.n	8004210 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	e279      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004210:	4b5a      	ldr	r3, [pc, #360]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0302 	and.w	r3, r3, #2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d1f0      	bne.n	80041fe <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0308 	and.w	r3, r3, #8
 8004224:	2b00      	cmp	r3, #0
 8004226:	d03c      	beq.n	80042a2 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d01c      	beq.n	800426a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004230:	4b52      	ldr	r3, [pc, #328]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004232:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004236:	4a51      	ldr	r2, [pc, #324]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004238:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800423c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004240:	f7fd ffb6 	bl	80021b0 <HAL_GetTick>
 8004244:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004248:	f7fd ffb2 	bl	80021b0 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e254      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800425a:	4b48      	ldr	r3, [pc, #288]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 800425c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004260:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d0ef      	beq.n	8004248 <HAL_RCC_OscConfig+0x3a8>
 8004268:	e01b      	b.n	80042a2 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800426a:	4b44      	ldr	r3, [pc, #272]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 800426c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004270:	4a42      	ldr	r2, [pc, #264]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004272:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004276:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800427a:	f7fd ff99 	bl	80021b0 <HAL_GetTick>
 800427e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8004282:	f7fd ff95 	bl	80021b0 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e237      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004294:	4b39      	ldr	r3, [pc, #228]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004296:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800429a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1ef      	bne.n	8004282 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0304 	and.w	r3, r3, #4
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f000 80d2 	beq.w	8004454 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80042b0:	4b34      	ldr	r3, [pc, #208]	@ (8004384 <HAL_RCC_OscConfig+0x4e4>)
 80042b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d118      	bne.n	80042ee <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80042bc:	4b31      	ldr	r3, [pc, #196]	@ (8004384 <HAL_RCC_OscConfig+0x4e4>)
 80042be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c0:	4a30      	ldr	r2, [pc, #192]	@ (8004384 <HAL_RCC_OscConfig+0x4e4>)
 80042c2:	f043 0301 	orr.w	r3, r3, #1
 80042c6:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042c8:	f7fd ff72 	bl	80021b0 <HAL_GetTick>
 80042cc:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042d0:	f7fd ff6e 	bl	80021b0 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e210      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80042e2:	4b28      	ldr	r3, [pc, #160]	@ (8004384 <HAL_RCC_OscConfig+0x4e4>)
 80042e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d0f0      	beq.n	80042d0 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d108      	bne.n	8004308 <HAL_RCC_OscConfig+0x468>
 80042f6:	4b21      	ldr	r3, [pc, #132]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 80042f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042fc:	4a1f      	ldr	r2, [pc, #124]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 80042fe:	f043 0301 	orr.w	r3, r3, #1
 8004302:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004306:	e074      	b.n	80043f2 <HAL_RCC_OscConfig+0x552>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d118      	bne.n	8004342 <HAL_RCC_OscConfig+0x4a2>
 8004310:	4b1a      	ldr	r3, [pc, #104]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004312:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004316:	4a19      	ldr	r2, [pc, #100]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004318:	f023 0301 	bic.w	r3, r3, #1
 800431c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004320:	4b16      	ldr	r3, [pc, #88]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004322:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004326:	4a15      	ldr	r2, [pc, #84]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004328:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800432c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004330:	4b12      	ldr	r3, [pc, #72]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004332:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004336:	4a11      	ldr	r2, [pc, #68]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004338:	f023 0304 	bic.w	r3, r3, #4
 800433c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004340:	e057      	b.n	80043f2 <HAL_RCC_OscConfig+0x552>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	2b05      	cmp	r3, #5
 8004348:	d11e      	bne.n	8004388 <HAL_RCC_OscConfig+0x4e8>
 800434a:	4b0c      	ldr	r3, [pc, #48]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 800434c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004350:	4a0a      	ldr	r2, [pc, #40]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004352:	f043 0304 	orr.w	r3, r3, #4
 8004356:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800435a:	4b08      	ldr	r3, [pc, #32]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 800435c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004360:	4a06      	ldr	r2, [pc, #24]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004362:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004366:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800436a:	4b04      	ldr	r3, [pc, #16]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 800436c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004370:	4a02      	ldr	r2, [pc, #8]	@ (800437c <HAL_RCC_OscConfig+0x4dc>)
 8004372:	f043 0301 	orr.w	r3, r3, #1
 8004376:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800437a:	e03a      	b.n	80043f2 <HAL_RCC_OscConfig+0x552>
 800437c:	44020c00 	.word	0x44020c00
 8004380:	20000004 	.word	0x20000004
 8004384:	44020800 	.word	0x44020800
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	2b85      	cmp	r3, #133	@ 0x85
 800438e:	d118      	bne.n	80043c2 <HAL_RCC_OscConfig+0x522>
 8004390:	4ba2      	ldr	r3, [pc, #648]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004392:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004396:	4aa1      	ldr	r2, [pc, #644]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004398:	f043 0304 	orr.w	r3, r3, #4
 800439c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80043a0:	4b9e      	ldr	r3, [pc, #632]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80043a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043a6:	4a9d      	ldr	r2, [pc, #628]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80043a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043ac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80043b0:	4b9a      	ldr	r3, [pc, #616]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80043b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043b6:	4a99      	ldr	r2, [pc, #612]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80043b8:	f043 0301 	orr.w	r3, r3, #1
 80043bc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80043c0:	e017      	b.n	80043f2 <HAL_RCC_OscConfig+0x552>
 80043c2:	4b96      	ldr	r3, [pc, #600]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80043c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043c8:	4a94      	ldr	r2, [pc, #592]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80043ca:	f023 0301 	bic.w	r3, r3, #1
 80043ce:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80043d2:	4b92      	ldr	r3, [pc, #584]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80043d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043d8:	4a90      	ldr	r2, [pc, #576]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80043da:	f023 0304 	bic.w	r3, r3, #4
 80043de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80043e2:	4b8e      	ldr	r3, [pc, #568]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80043e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043e8:	4a8c      	ldr	r2, [pc, #560]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80043ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d016      	beq.n	8004428 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043fa:	f7fd fed9 	bl	80021b0 <HAL_GetTick>
 80043fe:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004400:	e00a      	b.n	8004418 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004402:	f7fd fed5 	bl	80021b0 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004410:	4293      	cmp	r3, r2
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e175      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004418:	4b80      	ldr	r3, [pc, #512]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 800441a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800441e:	f003 0302 	and.w	r3, r3, #2
 8004422:	2b00      	cmp	r3, #0
 8004424:	d0ed      	beq.n	8004402 <HAL_RCC_OscConfig+0x562>
 8004426:	e015      	b.n	8004454 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004428:	f7fd fec2 	bl	80021b0 <HAL_GetTick>
 800442c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800442e:	e00a      	b.n	8004446 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004430:	f7fd febe 	bl	80021b0 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800443e:	4293      	cmp	r3, r2
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e15e      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004446:	4b75      	ldr	r3, [pc, #468]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004448:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1ed      	bne.n	8004430 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0320 	and.w	r3, r3, #32
 800445c:	2b00      	cmp	r3, #0
 800445e:	d036      	beq.n	80044ce <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004464:	2b00      	cmp	r3, #0
 8004466:	d019      	beq.n	800449c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004468:	4b6c      	ldr	r3, [pc, #432]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a6b      	ldr	r2, [pc, #428]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 800446e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004472:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004474:	f7fd fe9c 	bl	80021b0 <HAL_GetTick>
 8004478:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800447a:	e008      	b.n	800448e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800447c:	f7fd fe98 	bl	80021b0 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	2b02      	cmp	r3, #2
 8004488:	d901      	bls.n	800448e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800448a:	2303      	movs	r3, #3
 800448c:	e13a      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800448e:	4b63      	ldr	r3, [pc, #396]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004496:	2b00      	cmp	r3, #0
 8004498:	d0f0      	beq.n	800447c <HAL_RCC_OscConfig+0x5dc>
 800449a:	e018      	b.n	80044ce <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800449c:	4b5f      	ldr	r3, [pc, #380]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a5e      	ldr	r2, [pc, #376]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80044a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80044a6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044a8:	f7fd fe82 	bl	80021b0 <HAL_GetTick>
 80044ac:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80044ae:	e008      	b.n	80044c2 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80044b0:	f7fd fe7e 	bl	80021b0 <HAL_GetTick>
 80044b4:	4602      	mov	r2, r0
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	1ad3      	subs	r3, r2, r3
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d901      	bls.n	80044c2 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e120      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80044c2:	4b56      	ldr	r3, [pc, #344]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1f0      	bne.n	80044b0 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	f000 8115 	beq.w	8004702 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	2b18      	cmp	r3, #24
 80044dc:	f000 80af 	beq.w	800463e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	f040 8086 	bne.w	80045f6 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80044ea:	4b4c      	ldr	r3, [pc, #304]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a4b      	ldr	r2, [pc, #300]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80044f0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f6:	f7fd fe5b 	bl	80021b0 <HAL_GetTick>
 80044fa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80044fc:	e008      	b.n	8004510 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80044fe:	f7fd fe57 	bl	80021b0 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b02      	cmp	r3, #2
 800450a:	d901      	bls.n	8004510 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e0f9      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004510:	4b42      	ldr	r3, [pc, #264]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004518:	2b00      	cmp	r3, #0
 800451a:	d1f0      	bne.n	80044fe <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 800451c:	4b3f      	ldr	r3, [pc, #252]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 800451e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004520:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004524:	f023 0303 	bic.w	r3, r3, #3
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800452c:	687a      	ldr	r2, [r7, #4]
 800452e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004530:	0212      	lsls	r2, r2, #8
 8004532:	430a      	orrs	r2, r1
 8004534:	4939      	ldr	r1, [pc, #228]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004536:	4313      	orrs	r3, r2
 8004538:	628b      	str	r3, [r1, #40]	@ 0x28
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800453e:	3b01      	subs	r3, #1
 8004540:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004548:	3b01      	subs	r3, #1
 800454a:	025b      	lsls	r3, r3, #9
 800454c:	b29b      	uxth	r3, r3
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004554:	3b01      	subs	r3, #1
 8004556:	041b      	lsls	r3, r3, #16
 8004558:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800455c:	431a      	orrs	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004562:	3b01      	subs	r3, #1
 8004564:	061b      	lsls	r3, r3, #24
 8004566:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800456a:	492c      	ldr	r1, [pc, #176]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 800456c:	4313      	orrs	r3, r2
 800456e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8004570:	4b2a      	ldr	r3, [pc, #168]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004574:	4a29      	ldr	r2, [pc, #164]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004576:	f023 0310 	bic.w	r3, r3, #16
 800457a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004580:	4a26      	ldr	r2, [pc, #152]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004582:	00db      	lsls	r3, r3, #3
 8004584:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8004586:	4b25      	ldr	r3, [pc, #148]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800458a:	4a24      	ldr	r2, [pc, #144]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 800458c:	f043 0310 	orr.w	r3, r3, #16
 8004590:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8004592:	4b22      	ldr	r3, [pc, #136]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 8004594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004596:	f023 020c 	bic.w	r2, r3, #12
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800459e:	491f      	ldr	r1, [pc, #124]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80045a4:	4b1d      	ldr	r3, [pc, #116]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80045a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a8:	f023 0220 	bic.w	r2, r3, #32
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045b0:	491a      	ldr	r1, [pc, #104]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 80045b6:	4b19      	ldr	r3, [pc, #100]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80045b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ba:	4a18      	ldr	r2, [pc, #96]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80045bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045c0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 80045c2:	4b16      	ldr	r3, [pc, #88]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a15      	ldr	r2, [pc, #84]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80045c8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80045cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ce:	f7fd fdef 	bl	80021b0 <HAL_GetTick>
 80045d2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80045d4:	e008      	b.n	80045e8 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80045d6:	f7fd fdeb 	bl	80021b0 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d901      	bls.n	80045e8 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e08d      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80045e8:	4b0c      	ldr	r3, [pc, #48]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d0f0      	beq.n	80045d6 <HAL_RCC_OscConfig+0x736>
 80045f4:	e085      	b.n	8004702 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80045f6:	4b09      	ldr	r3, [pc, #36]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a08      	ldr	r2, [pc, #32]	@ (800461c <HAL_RCC_OscConfig+0x77c>)
 80045fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004600:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004602:	f7fd fdd5 	bl	80021b0 <HAL_GetTick>
 8004606:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004608:	e00a      	b.n	8004620 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800460a:	f7fd fdd1 	bl	80021b0 <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	2b02      	cmp	r3, #2
 8004616:	d903      	bls.n	8004620 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e073      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
 800461c:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004620:	4b3a      	ldr	r3, [pc, #232]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d1ee      	bne.n	800460a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 800462c:	4b37      	ldr	r3, [pc, #220]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 800462e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004630:	4a36      	ldr	r2, [pc, #216]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 8004632:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004636:	f023 0303 	bic.w	r3, r3, #3
 800463a:	6293      	str	r3, [r2, #40]	@ 0x28
 800463c:	e061      	b.n	8004702 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800463e:	4b33      	ldr	r3, [pc, #204]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 8004640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004642:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004644:	4b31      	ldr	r3, [pc, #196]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 8004646:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004648:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800464e:	2b01      	cmp	r3, #1
 8004650:	d031      	beq.n	80046b6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	f003 0203 	and.w	r2, r3, #3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800465c:	429a      	cmp	r2, r3
 800465e:	d12a      	bne.n	80046b6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	0a1b      	lsrs	r3, r3, #8
 8004664:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800466c:	429a      	cmp	r2, r3
 800466e:	d122      	bne.n	80046b6 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800467a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800467c:	429a      	cmp	r2, r3
 800467e:	d11a      	bne.n	80046b6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	0a5b      	lsrs	r3, r3, #9
 8004684:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800468c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800468e:	429a      	cmp	r2, r3
 8004690:	d111      	bne.n	80046b6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	0c1b      	lsrs	r3, r3, #16
 8004696:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800469e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d108      	bne.n	80046b6 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	0e1b      	lsrs	r3, r3, #24
 80046a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d001      	beq.n	80046ba <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e024      	b.n	8004704 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80046ba:	4b14      	ldr	r3, [pc, #80]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 80046bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046be:	08db      	lsrs	r3, r3, #3
 80046c0:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d01a      	beq.n	8004702 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80046cc:	4b0f      	ldr	r3, [pc, #60]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 80046ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d0:	4a0e      	ldr	r2, [pc, #56]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 80046d2:	f023 0310 	bic.w	r3, r3, #16
 80046d6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046d8:	f7fd fd6a 	bl	80021b0 <HAL_GetTick>
 80046dc:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80046de:	bf00      	nop
 80046e0:	f7fd fd66 	bl	80021b0 <HAL_GetTick>
 80046e4:	4602      	mov	r2, r0
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d0f9      	beq.n	80046e0 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046f0:	4a06      	ldr	r2, [pc, #24]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 80046f2:	00db      	lsls	r3, r3, #3
 80046f4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80046f6:	4b05      	ldr	r3, [pc, #20]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 80046f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fa:	4a04      	ldr	r2, [pc, #16]	@ (800470c <HAL_RCC_OscConfig+0x86c>)
 80046fc:	f043 0310 	orr.w	r3, r3, #16
 8004700:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8004702:	2300      	movs	r3, #0
}
 8004704:	4618      	mov	r0, r3
 8004706:	3720      	adds	r7, #32
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	44020c00 	.word	0x44020c00

08004710 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d101      	bne.n	8004724 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e19e      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004724:	4b83      	ldr	r3, [pc, #524]	@ (8004934 <HAL_RCC_ClockConfig+0x224>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 030f 	and.w	r3, r3, #15
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	429a      	cmp	r2, r3
 8004730:	d910      	bls.n	8004754 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004732:	4b80      	ldr	r3, [pc, #512]	@ (8004934 <HAL_RCC_ClockConfig+0x224>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f023 020f 	bic.w	r2, r3, #15
 800473a:	497e      	ldr	r1, [pc, #504]	@ (8004934 <HAL_RCC_ClockConfig+0x224>)
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	4313      	orrs	r3, r2
 8004740:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004742:	4b7c      	ldr	r3, [pc, #496]	@ (8004934 <HAL_RCC_ClockConfig+0x224>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 030f 	and.w	r3, r3, #15
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	429a      	cmp	r2, r3
 800474e:	d001      	beq.n	8004754 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e186      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0310 	and.w	r3, r3, #16
 800475c:	2b00      	cmp	r3, #0
 800475e:	d012      	beq.n	8004786 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	695a      	ldr	r2, [r3, #20]
 8004764:	4b74      	ldr	r3, [pc, #464]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	0a1b      	lsrs	r3, r3, #8
 800476a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800476e:	429a      	cmp	r2, r3
 8004770:	d909      	bls.n	8004786 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004772:	4b71      	ldr	r3, [pc, #452]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	021b      	lsls	r3, r3, #8
 8004780:	496d      	ldr	r1, [pc, #436]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 8004782:	4313      	orrs	r3, r2
 8004784:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0308 	and.w	r3, r3, #8
 800478e:	2b00      	cmp	r3, #0
 8004790:	d012      	beq.n	80047b8 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	691a      	ldr	r2, [r3, #16]
 8004796:	4b68      	ldr	r3, [pc, #416]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 8004798:	6a1b      	ldr	r3, [r3, #32]
 800479a:	091b      	lsrs	r3, r3, #4
 800479c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047a0:	429a      	cmp	r2, r3
 80047a2:	d909      	bls.n	80047b8 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80047a4:	4b64      	ldr	r3, [pc, #400]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 80047a6:	6a1b      	ldr	r3, [r3, #32]
 80047a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	011b      	lsls	r3, r3, #4
 80047b2:	4961      	ldr	r1, [pc, #388]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 80047b4:	4313      	orrs	r3, r2
 80047b6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d010      	beq.n	80047e6 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	4b5b      	ldr	r3, [pc, #364]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d908      	bls.n	80047e6 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80047d4:	4b58      	ldr	r3, [pc, #352]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 80047d6:	6a1b      	ldr	r3, [r3, #32]
 80047d8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	4955      	ldr	r1, [pc, #340]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0302 	and.w	r3, r3, #2
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d010      	beq.n	8004814 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	4b50      	ldr	r3, [pc, #320]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	f003 030f 	and.w	r3, r3, #15
 80047fe:	429a      	cmp	r2, r3
 8004800:	d908      	bls.n	8004814 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004802:	4b4d      	ldr	r3, [pc, #308]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 8004804:	6a1b      	ldr	r3, [r3, #32]
 8004806:	f023 020f 	bic.w	r2, r3, #15
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	494a      	ldr	r1, [pc, #296]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 8004810:	4313      	orrs	r3, r2
 8004812:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0301 	and.w	r3, r3, #1
 800481c:	2b00      	cmp	r3, #0
 800481e:	f000 8093 	beq.w	8004948 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	2b03      	cmp	r3, #3
 8004828:	d107      	bne.n	800483a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 800482a:	4b43      	ldr	r3, [pc, #268]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d121      	bne.n	800487a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e113      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	2b02      	cmp	r3, #2
 8004840:	d107      	bne.n	8004852 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004842:	4b3d      	ldr	r3, [pc, #244]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d115      	bne.n	800487a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e107      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d107      	bne.n	800486a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800485a:	4b37      	ldr	r3, [pc, #220]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004862:	2b00      	cmp	r3, #0
 8004864:	d109      	bne.n	800487a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e0fb      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800486a:	4b33      	ldr	r3, [pc, #204]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d101      	bne.n	800487a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8004876:	2301      	movs	r3, #1
 8004878:	e0f3      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800487a:	4b2f      	ldr	r3, [pc, #188]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	f023 0203 	bic.w	r2, r3, #3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	492c      	ldr	r1, [pc, #176]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 8004888:	4313      	orrs	r3, r2
 800488a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800488c:	f7fd fc90 	bl	80021b0 <HAL_GetTick>
 8004890:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	2b03      	cmp	r3, #3
 8004898:	d112      	bne.n	80048c0 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800489a:	e00a      	b.n	80048b2 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800489c:	f7fd fc88 	bl	80021b0 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e0d7      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048b2:	4b21      	ldr	r3, [pc, #132]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 80048b4:	69db      	ldr	r3, [r3, #28]
 80048b6:	f003 0318 	and.w	r3, r3, #24
 80048ba:	2b18      	cmp	r3, #24
 80048bc:	d1ee      	bne.n	800489c <HAL_RCC_ClockConfig+0x18c>
 80048be:	e043      	b.n	8004948 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d112      	bne.n	80048ee <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80048c8:	e00a      	b.n	80048e0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80048ca:	f7fd fc71 	bl	80021b0 <HAL_GetTick>
 80048ce:	4602      	mov	r2, r0
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048d8:	4293      	cmp	r3, r2
 80048da:	d901      	bls.n	80048e0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80048dc:	2303      	movs	r3, #3
 80048de:	e0c0      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80048e0:	4b15      	ldr	r3, [pc, #84]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 80048e2:	69db      	ldr	r3, [r3, #28]
 80048e4:	f003 0318 	and.w	r3, r3, #24
 80048e8:	2b10      	cmp	r3, #16
 80048ea:	d1ee      	bne.n	80048ca <HAL_RCC_ClockConfig+0x1ba>
 80048ec:	e02c      	b.n	8004948 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	d122      	bne.n	800493c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80048f6:	e00a      	b.n	800490e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80048f8:	f7fd fc5a 	bl	80021b0 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004906:	4293      	cmp	r3, r2
 8004908:	d901      	bls.n	800490e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800490a:	2303      	movs	r3, #3
 800490c:	e0a9      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 800490e:	4b0a      	ldr	r3, [pc, #40]	@ (8004938 <HAL_RCC_ClockConfig+0x228>)
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	f003 0318 	and.w	r3, r3, #24
 8004916:	2b08      	cmp	r3, #8
 8004918:	d1ee      	bne.n	80048f8 <HAL_RCC_ClockConfig+0x1e8>
 800491a:	e015      	b.n	8004948 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800491c:	f7fd fc48 	bl	80021b0 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800492a:	4293      	cmp	r3, r2
 800492c:	d906      	bls.n	800493c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e097      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
 8004932:	bf00      	nop
 8004934:	40022000 	.word	0x40022000
 8004938:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800493c:	4b4b      	ldr	r3, [pc, #300]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	f003 0318 	and.w	r3, r3, #24
 8004944:	2b00      	cmp	r3, #0
 8004946:	d1e9      	bne.n	800491c <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0302 	and.w	r3, r3, #2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d010      	beq.n	8004976 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	689a      	ldr	r2, [r3, #8]
 8004958:	4b44      	ldr	r3, [pc, #272]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 800495a:	6a1b      	ldr	r3, [r3, #32]
 800495c:	f003 030f 	and.w	r3, r3, #15
 8004960:	429a      	cmp	r2, r3
 8004962:	d208      	bcs.n	8004976 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8004964:	4b41      	ldr	r3, [pc, #260]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	f023 020f 	bic.w	r2, r3, #15
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	493e      	ldr	r1, [pc, #248]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 8004972:	4313      	orrs	r3, r2
 8004974:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004976:	4b3e      	ldr	r3, [pc, #248]	@ (8004a70 <HAL_RCC_ClockConfig+0x360>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	429a      	cmp	r2, r3
 8004982:	d210      	bcs.n	80049a6 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004984:	4b3a      	ldr	r3, [pc, #232]	@ (8004a70 <HAL_RCC_ClockConfig+0x360>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f023 020f 	bic.w	r2, r3, #15
 800498c:	4938      	ldr	r1, [pc, #224]	@ (8004a70 <HAL_RCC_ClockConfig+0x360>)
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	4313      	orrs	r3, r2
 8004992:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004994:	4b36      	ldr	r3, [pc, #216]	@ (8004a70 <HAL_RCC_ClockConfig+0x360>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f003 030f 	and.w	r3, r3, #15
 800499c:	683a      	ldr	r2, [r7, #0]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d001      	beq.n	80049a6 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e05d      	b.n	8004a62 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0304 	and.w	r3, r3, #4
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d010      	beq.n	80049d4 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	68da      	ldr	r2, [r3, #12]
 80049b6:	4b2d      	ldr	r3, [pc, #180]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 80049b8:	6a1b      	ldr	r3, [r3, #32]
 80049ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049be:	429a      	cmp	r2, r3
 80049c0:	d208      	bcs.n	80049d4 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80049c2:	4b2a      	ldr	r3, [pc, #168]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	4927      	ldr	r1, [pc, #156]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f003 0308 	and.w	r3, r3, #8
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d012      	beq.n	8004a06 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	691a      	ldr	r2, [r3, #16]
 80049e4:	4b21      	ldr	r3, [pc, #132]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 80049e6:	6a1b      	ldr	r3, [r3, #32]
 80049e8:	091b      	lsrs	r3, r3, #4
 80049ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d209      	bcs.n	8004a06 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80049f2:	4b1e      	ldr	r3, [pc, #120]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	691b      	ldr	r3, [r3, #16]
 80049fe:	011b      	lsls	r3, r3, #4
 8004a00:	491a      	ldr	r1, [pc, #104]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 8004a02:	4313      	orrs	r3, r2
 8004a04:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f003 0310 	and.w	r3, r3, #16
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d012      	beq.n	8004a38 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	695a      	ldr	r2, [r3, #20]
 8004a16:	4b15      	ldr	r3, [pc, #84]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 8004a18:	6a1b      	ldr	r3, [r3, #32]
 8004a1a:	0a1b      	lsrs	r3, r3, #8
 8004a1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d209      	bcs.n	8004a38 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8004a24:	4b11      	ldr	r3, [pc, #68]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 8004a26:	6a1b      	ldr	r3, [r3, #32]
 8004a28:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	695b      	ldr	r3, [r3, #20]
 8004a30:	021b      	lsls	r3, r3, #8
 8004a32:	490e      	ldr	r1, [pc, #56]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004a38:	f000 f822 	bl	8004a80 <HAL_RCC_GetSysClockFreq>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a6c <HAL_RCC_ClockConfig+0x35c>)
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	f003 030f 	and.w	r3, r3, #15
 8004a46:	490b      	ldr	r1, [pc, #44]	@ (8004a74 <HAL_RCC_ClockConfig+0x364>)
 8004a48:	5ccb      	ldrb	r3, [r1, r3]
 8004a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8004a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8004a78 <HAL_RCC_ClockConfig+0x368>)
 8004a50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004a52:	4b0a      	ldr	r3, [pc, #40]	@ (8004a7c <HAL_RCC_ClockConfig+0x36c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f7fd fb20 	bl	800209c <HAL_InitTick>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8004a60:	7afb      	ldrb	r3, [r7, #11]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3710      	adds	r7, #16
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	44020c00 	.word	0x44020c00
 8004a70:	40022000 	.word	0x40022000
 8004a74:	08011158 	.word	0x08011158
 8004a78:	20000000 	.word	0x20000000
 8004a7c:	20000004 	.word	0x20000004

08004a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b089      	sub	sp, #36	@ 0x24
 8004a84:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8004a86:	4b8c      	ldr	r3, [pc, #560]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004a88:	69db      	ldr	r3, [r3, #28]
 8004a8a:	f003 0318 	and.w	r3, r3, #24
 8004a8e:	2b08      	cmp	r3, #8
 8004a90:	d102      	bne.n	8004a98 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004a92:	4b8a      	ldr	r3, [pc, #552]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0x23c>)
 8004a94:	61fb      	str	r3, [r7, #28]
 8004a96:	e107      	b.n	8004ca8 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a98:	4b87      	ldr	r3, [pc, #540]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004a9a:	69db      	ldr	r3, [r3, #28]
 8004a9c:	f003 0318 	and.w	r3, r3, #24
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d112      	bne.n	8004aca <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004aa4:	4b84      	ldr	r3, [pc, #528]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0320 	and.w	r3, r3, #32
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d009      	beq.n	8004ac4 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004ab0:	4b81      	ldr	r3, [pc, #516]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	08db      	lsrs	r3, r3, #3
 8004ab6:	f003 0303 	and.w	r3, r3, #3
 8004aba:	4a81      	ldr	r2, [pc, #516]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x240>)
 8004abc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ac0:	61fb      	str	r3, [r7, #28]
 8004ac2:	e0f1      	b.n	8004ca8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8004ac4:	4b7e      	ldr	r3, [pc, #504]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x240>)
 8004ac6:	61fb      	str	r3, [r7, #28]
 8004ac8:	e0ee      	b.n	8004ca8 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004aca:	4b7b      	ldr	r3, [pc, #492]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004acc:	69db      	ldr	r3, [r3, #28]
 8004ace:	f003 0318 	and.w	r3, r3, #24
 8004ad2:	2b10      	cmp	r3, #16
 8004ad4:	d102      	bne.n	8004adc <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ad6:	4b7b      	ldr	r3, [pc, #492]	@ (8004cc4 <HAL_RCC_GetSysClockFreq+0x244>)
 8004ad8:	61fb      	str	r3, [r7, #28]
 8004ada:	e0e5      	b.n	8004ca8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004adc:	4b76      	ldr	r3, [pc, #472]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004ade:	69db      	ldr	r3, [r3, #28]
 8004ae0:	f003 0318 	and.w	r3, r3, #24
 8004ae4:	2b18      	cmp	r3, #24
 8004ae6:	f040 80dd 	bne.w	8004ca4 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8004aea:	4b73      	ldr	r3, [pc, #460]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004aec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aee:	f003 0303 	and.w	r3, r3, #3
 8004af2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8004af4:	4b70      	ldr	r3, [pc, #448]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af8:	0a1b      	lsrs	r3, r3, #8
 8004afa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004afe:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004b00:	4b6d      	ldr	r3, [pc, #436]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b04:	091b      	lsrs	r3, r3, #4
 8004b06:	f003 0301 	and.w	r3, r3, #1
 8004b0a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004b0c:	4b6a      	ldr	r3, [pc, #424]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8004b10:	08db      	lsrs	r3, r3, #3
 8004b12:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	fb02 f303 	mul.w	r3, r2, r3
 8004b1c:	ee07 3a90 	vmov	s15, r3
 8004b20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b24:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f000 80b7 	beq.w	8004c9e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d003      	beq.n	8004b3e <HAL_RCC_GetSysClockFreq+0xbe>
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	2b03      	cmp	r3, #3
 8004b3a:	d056      	beq.n	8004bea <HAL_RCC_GetSysClockFreq+0x16a>
 8004b3c:	e077      	b.n	8004c2e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8004b3e:	4b5e      	ldr	r3, [pc, #376]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0320 	and.w	r3, r3, #32
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d02d      	beq.n	8004ba6 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004b4a:	4b5b      	ldr	r3, [pc, #364]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	08db      	lsrs	r3, r3, #3
 8004b50:	f003 0303 	and.w	r3, r3, #3
 8004b54:	4a5a      	ldr	r2, [pc, #360]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x240>)
 8004b56:	fa22 f303 	lsr.w	r3, r2, r3
 8004b5a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	ee07 3a90 	vmov	s15, r3
 8004b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	ee07 3a90 	vmov	s15, r3
 8004b6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b74:	4b50      	ldr	r3, [pc, #320]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004b76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b7c:	ee07 3a90 	vmov	s15, r3
 8004b80:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b84:	ed97 6a02 	vldr	s12, [r7, #8]
 8004b88:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8004cc8 <HAL_RCC_GetSysClockFreq+0x248>
 8004b8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b90:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b94:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b98:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004b9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ba0:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8004ba4:	e065      	b.n	8004c72 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	ee07 3a90 	vmov	s15, r3
 8004bac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bb0:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8004ccc <HAL_RCC_GetSysClockFreq+0x24c>
 8004bb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bb8:	4b3f      	ldr	r3, [pc, #252]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004bba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bc0:	ee07 3a90 	vmov	s15, r3
 8004bc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bc8:	ed97 6a02 	vldr	s12, [r7, #8]
 8004bcc:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004cc8 <HAL_RCC_GetSysClockFreq+0x248>
 8004bd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004bd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bd8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004bdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004be0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004be4:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004be8:	e043      	b.n	8004c72 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	ee07 3a90 	vmov	s15, r3
 8004bf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bf4:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8004cd0 <HAL_RCC_GetSysClockFreq+0x250>
 8004bf8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bfc:	4b2e      	ldr	r3, [pc, #184]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c04:	ee07 3a90 	vmov	s15, r3
 8004c08:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c0c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c10:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8004cc8 <HAL_RCC_GetSysClockFreq+0x248>
 8004c14:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c18:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c1c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c20:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c28:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8004c2c:	e021      	b.n	8004c72 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	ee07 3a90 	vmov	s15, r3
 8004c34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c38:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004cd4 <HAL_RCC_GetSysClockFreq+0x254>
 8004c3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c40:	4b1d      	ldr	r3, [pc, #116]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004c42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c48:	ee07 3a90 	vmov	s15, r3
 8004c4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c50:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c54:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8004cc8 <HAL_RCC_GetSysClockFreq+0x248>
 8004c58:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c64:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004c68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c6c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8004c70:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8004c72:	4b11      	ldr	r3, [pc, #68]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x238>)
 8004c74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c76:	0a5b      	lsrs	r3, r3, #9
 8004c78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	ee07 3a90 	vmov	s15, r3
 8004c86:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004c8a:	edd7 6a06 	vldr	s13, [r7, #24]
 8004c8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c96:	ee17 3a90 	vmov	r3, s15
 8004c9a:	61fb      	str	r3, [r7, #28]
 8004c9c:	e004      	b.n	8004ca8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	61fb      	str	r3, [r7, #28]
 8004ca2:	e001      	b.n	8004ca8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8004ca4:	4b06      	ldr	r3, [pc, #24]	@ (8004cc0 <HAL_RCC_GetSysClockFreq+0x240>)
 8004ca6:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8004ca8:	69fb      	ldr	r3, [r7, #28]
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3724      	adds	r7, #36	@ 0x24
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	44020c00 	.word	0x44020c00
 8004cbc:	003d0900 	.word	0x003d0900
 8004cc0:	03d09000 	.word	0x03d09000
 8004cc4:	017d7840 	.word	0x017d7840
 8004cc8:	46000000 	.word	0x46000000
 8004ccc:	4c742400 	.word	0x4c742400
 8004cd0:	4bbebc20 	.word	0x4bbebc20
 8004cd4:	4a742400 	.word	0x4a742400

08004cd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004cdc:	f7ff fed0 	bl	8004a80 <HAL_RCC_GetSysClockFreq>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	4b08      	ldr	r3, [pc, #32]	@ (8004d04 <HAL_RCC_GetHCLKFreq+0x2c>)
 8004ce4:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004ce6:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004cea:	4907      	ldr	r1, [pc, #28]	@ (8004d08 <HAL_RCC_GetHCLKFreq+0x30>)
 8004cec:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8004cee:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8004cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cf6:	4a05      	ldr	r2, [pc, #20]	@ (8004d0c <HAL_RCC_GetHCLKFreq+0x34>)
 8004cf8:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8004cfa:	4b04      	ldr	r3, [pc, #16]	@ (8004d0c <HAL_RCC_GetHCLKFreq+0x34>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	44020c00 	.word	0x44020c00
 8004d08:	08011158 	.word	0x08011158
 8004d0c:	20000000 	.word	0x20000000

08004d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8004d14:	f7ff ffe0 	bl	8004cd8 <HAL_RCC_GetHCLKFreq>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	4b06      	ldr	r3, [pc, #24]	@ (8004d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	091b      	lsrs	r3, r3, #4
 8004d20:	f003 0307 	and.w	r3, r3, #7
 8004d24:	4904      	ldr	r1, [pc, #16]	@ (8004d38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d26:	5ccb      	ldrb	r3, [r1, r3]
 8004d28:	f003 031f 	and.w	r3, r3, #31
 8004d2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	44020c00 	.word	0x44020c00
 8004d38:	08011168 	.word	0x08011168

08004d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8004d40:	f7ff ffca 	bl	8004cd8 <HAL_RCC_GetHCLKFreq>
 8004d44:	4602      	mov	r2, r0
 8004d46:	4b06      	ldr	r3, [pc, #24]	@ (8004d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	0a1b      	lsrs	r3, r3, #8
 8004d4c:	f003 0307 	and.w	r3, r3, #7
 8004d50:	4904      	ldr	r1, [pc, #16]	@ (8004d64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004d52:	5ccb      	ldrb	r3, [r1, r3]
 8004d54:	f003 031f 	and.w	r3, r3, #31
 8004d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	44020c00 	.word	0x44020c00
 8004d64:	08011168 	.word	0x08011168

08004d68 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8004d6c:	f7ff ffb4 	bl	8004cd8 <HAL_RCC_GetHCLKFreq>
 8004d70:	4602      	mov	r2, r0
 8004d72:	4b06      	ldr	r3, [pc, #24]	@ (8004d8c <HAL_RCC_GetPCLK3Freq+0x24>)
 8004d74:	6a1b      	ldr	r3, [r3, #32]
 8004d76:	0b1b      	lsrs	r3, r3, #12
 8004d78:	f003 0307 	and.w	r3, r3, #7
 8004d7c:	4904      	ldr	r1, [pc, #16]	@ (8004d90 <HAL_RCC_GetPCLK3Freq+0x28>)
 8004d7e:	5ccb      	ldrb	r3, [r1, r3]
 8004d80:	f003 031f 	and.w	r3, r3, #31
 8004d84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	bd80      	pop	{r7, pc}
 8004d8c:	44020c00 	.word	0x44020c00
 8004d90:	08011168 	.word	0x08011168

08004d94 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8004d94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d98:	b0d8      	sub	sp, #352	@ 0x160
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004da0:	2300      	movs	r3, #0
 8004da2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004da6:	2300      	movs	r3, #0
 8004da8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004dac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db4:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8004db8:	2500      	movs	r5, #0
 8004dba:	ea54 0305 	orrs.w	r3, r4, r5
 8004dbe:	d00b      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8004dc0:	4bcd      	ldr	r3, [pc, #820]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004dc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004dc6:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8004dca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dd0:	4ac9      	ldr	r2, [pc, #804]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004dd2:	430b      	orrs	r3, r1
 8004dd4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004dd8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de0:	f002 0801 	and.w	r8, r2, #1
 8004de4:	f04f 0900 	mov.w	r9, #0
 8004de8:	ea58 0309 	orrs.w	r3, r8, r9
 8004dec:	d042      	beq.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8004dee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004df2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004df4:	2b05      	cmp	r3, #5
 8004df6:	d823      	bhi.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8004df8:	a201      	add	r2, pc, #4	@ (adr r2, 8004e00 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8004dfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dfe:	bf00      	nop
 8004e00:	08004e49 	.word	0x08004e49
 8004e04:	08004e19 	.word	0x08004e19
 8004e08:	08004e2d 	.word	0x08004e2d
 8004e0c:	08004e49 	.word	0x08004e49
 8004e10:	08004e49 	.word	0x08004e49
 8004e14:	08004e49 	.word	0x08004e49
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004e18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e1c:	3308      	adds	r3, #8
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f004 fee0 	bl	8009be4 <RCCEx_PLL2_Config>
 8004e24:	4603      	mov	r3, r0
 8004e26:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8004e2a:	e00e      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004e2c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e30:	3330      	adds	r3, #48	@ 0x30
 8004e32:	4618      	mov	r0, r3
 8004e34:	f004 ff6e 	bl	8009d14 <RCCEx_PLL3_Config>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART1 clock source config set later after clock selection check */
        break;
 8004e3e:	e004      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004e46:	e000      	b.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8004e48:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e4a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d10c      	bne.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8004e52:	4ba9      	ldr	r3, [pc, #676]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004e54:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004e58:	f023 0107 	bic.w	r1, r3, #7
 8004e5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e62:	4aa5      	ldr	r2, [pc, #660]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004e64:	430b      	orrs	r3, r1
 8004e66:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004e6a:	e003      	b.n	8004e74 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e6c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004e70:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004e74:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7c:	f002 0a02 	and.w	sl, r2, #2
 8004e80:	f04f 0b00 	mov.w	fp, #0
 8004e84:	ea5a 030b 	orrs.w	r3, sl, fp
 8004e88:	f000 8088 	beq.w	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8004e8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004e90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e92:	2b28      	cmp	r3, #40	@ 0x28
 8004e94:	d868      	bhi.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004e96:	a201      	add	r2, pc, #4	@ (adr r2, 8004e9c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8004e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e9c:	08004f71 	.word	0x08004f71
 8004ea0:	08004f69 	.word	0x08004f69
 8004ea4:	08004f69 	.word	0x08004f69
 8004ea8:	08004f69 	.word	0x08004f69
 8004eac:	08004f69 	.word	0x08004f69
 8004eb0:	08004f69 	.word	0x08004f69
 8004eb4:	08004f69 	.word	0x08004f69
 8004eb8:	08004f69 	.word	0x08004f69
 8004ebc:	08004f41 	.word	0x08004f41
 8004ec0:	08004f69 	.word	0x08004f69
 8004ec4:	08004f69 	.word	0x08004f69
 8004ec8:	08004f69 	.word	0x08004f69
 8004ecc:	08004f69 	.word	0x08004f69
 8004ed0:	08004f69 	.word	0x08004f69
 8004ed4:	08004f69 	.word	0x08004f69
 8004ed8:	08004f69 	.word	0x08004f69
 8004edc:	08004f55 	.word	0x08004f55
 8004ee0:	08004f69 	.word	0x08004f69
 8004ee4:	08004f69 	.word	0x08004f69
 8004ee8:	08004f69 	.word	0x08004f69
 8004eec:	08004f69 	.word	0x08004f69
 8004ef0:	08004f69 	.word	0x08004f69
 8004ef4:	08004f69 	.word	0x08004f69
 8004ef8:	08004f69 	.word	0x08004f69
 8004efc:	08004f71 	.word	0x08004f71
 8004f00:	08004f69 	.word	0x08004f69
 8004f04:	08004f69 	.word	0x08004f69
 8004f08:	08004f69 	.word	0x08004f69
 8004f0c:	08004f69 	.word	0x08004f69
 8004f10:	08004f69 	.word	0x08004f69
 8004f14:	08004f69 	.word	0x08004f69
 8004f18:	08004f69 	.word	0x08004f69
 8004f1c:	08004f71 	.word	0x08004f71
 8004f20:	08004f69 	.word	0x08004f69
 8004f24:	08004f69 	.word	0x08004f69
 8004f28:	08004f69 	.word	0x08004f69
 8004f2c:	08004f69 	.word	0x08004f69
 8004f30:	08004f69 	.word	0x08004f69
 8004f34:	08004f69 	.word	0x08004f69
 8004f38:	08004f69 	.word	0x08004f69
 8004f3c:	08004f71 	.word	0x08004f71
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004f40:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f44:	3308      	adds	r3, #8
 8004f46:	4618      	mov	r0, r3
 8004f48:	f004 fe4c 	bl	8009be4 <RCCEx_PLL2_Config>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004f52:	e00e      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004f54:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f58:	3330      	adds	r3, #48	@ 0x30
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f004 feda 	bl	8009d14 <RCCEx_PLL3_Config>
 8004f60:	4603      	mov	r3, r0
 8004f62:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART2 clock source config set later after clock selection check */
        break;
 8004f66:	e004      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8004f6e:	e000      	b.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 8004f70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f72:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d10c      	bne.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8004f7a:	4b5f      	ldr	r3, [pc, #380]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004f7c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004f80:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004f84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004f88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f8a:	4a5b      	ldr	r2, [pc, #364]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8004f8c:	430b      	orrs	r3, r1
 8004f8e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004f92:	e003      	b.n	8004f9c <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f94:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8004f98:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f9c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa4:	f002 0304 	and.w	r3, r2, #4
 8004fa8:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004fac:	2300      	movs	r3, #0
 8004fae:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004fb2:	e9d7 1250 	ldrd	r1, r2, [r7, #320]	@ 0x140
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	d04e      	beq.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8004fbc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004fc0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004fc2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004fc6:	d02c      	beq.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8004fc8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004fcc:	d825      	bhi.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004fce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fd2:	d028      	beq.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fd8:	d81f      	bhi.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004fda:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fdc:	d025      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x296>
 8004fde:	2bc0      	cmp	r3, #192	@ 0xc0
 8004fe0:	d81b      	bhi.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004fe2:	2b80      	cmp	r3, #128	@ 0x80
 8004fe4:	d00f      	beq.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8004fe6:	2b80      	cmp	r3, #128	@ 0x80
 8004fe8:	d817      	bhi.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d01f      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 8004fee:	2b40      	cmp	r3, #64	@ 0x40
 8004ff0:	d113      	bne.n	800501a <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004ff2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8004ff6:	3308      	adds	r3, #8
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f004 fdf3 	bl	8009be4 <RCCEx_PLL2_Config>
 8004ffe:	4603      	mov	r3, r0
 8005000:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8005004:	e014      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005006:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800500a:	3330      	adds	r3, #48	@ 0x30
 800500c:	4618      	mov	r0, r3
 800500e:	f004 fe81 	bl	8009d14 <RCCEx_PLL3_Config>
 8005012:	4603      	mov	r3, r0
 8005014:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART3 clock source config set later after clock selection check */
        break;
 8005018:	e00a      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005020:	e006      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8005022:	bf00      	nop
 8005024:	e004      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8005026:	bf00      	nop
 8005028:	e002      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800502a:	bf00      	nop
 800502c:	e000      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800502e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005030:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005034:	2b00      	cmp	r3, #0
 8005036:	d10c      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8005038:	4b2f      	ldr	r3, [pc, #188]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800503a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800503e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8005042:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005046:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005048:	4a2b      	ldr	r2, [pc, #172]	@ (80050f8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800504a:	430b      	orrs	r3, r1
 800504c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005050:	e003      	b.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005052:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005056:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800505a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800505e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005062:	f002 0308 	and.w	r3, r2, #8
 8005066:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800506a:	2300      	movs	r3, #0
 800506c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8005070:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8005074:	460b      	mov	r3, r1
 8005076:	4313      	orrs	r3, r2
 8005078:	d056      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 800507a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800507e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005080:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8005084:	d031      	beq.n	80050ea <HAL_RCCEx_PeriphCLKConfig+0x356>
 8005086:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800508a:	d82a      	bhi.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800508c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005090:	d02d      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
 8005092:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005096:	d824      	bhi.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005098:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800509c:	d029      	beq.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 800509e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80050a2:	d81e      	bhi.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80050a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050a8:	d011      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80050aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050ae:	d818      	bhi.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d023      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x368>
 80050b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050b8:	d113      	bne.n	80050e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80050ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050be:	3308      	adds	r3, #8
 80050c0:	4618      	mov	r0, r3
 80050c2:	f004 fd8f 	bl	8009be4 <RCCEx_PLL2_Config>
 80050c6:	4603      	mov	r3, r0
 80050c8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80050cc:	e017      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80050ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80050d2:	3330      	adds	r3, #48	@ 0x30
 80050d4:	4618      	mov	r0, r3
 80050d6:	f004 fe1d 	bl	8009d14 <RCCEx_PLL3_Config>
 80050da:	4603      	mov	r3, r0
 80050dc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART4 clock source config set later after clock selection check */
        break;
 80050e0:	e00d      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80050e8:	e009      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80050ea:	bf00      	nop
 80050ec:	e007      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80050ee:	bf00      	nop
 80050f0:	e005      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 80050f2:	bf00      	nop
 80050f4:	e003      	b.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80050f6:	bf00      	nop
 80050f8:	44020c00 	.word	0x44020c00
        break;
 80050fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050fe:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005102:	2b00      	cmp	r3, #0
 8005104:	d10c      	bne.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8005106:	4bbb      	ldr	r3, [pc, #748]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005108:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800510c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8005110:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005114:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005116:	4ab7      	ldr	r2, [pc, #732]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005118:	430b      	orrs	r3, r1
 800511a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800511e:	e003      	b.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005120:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005124:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005128:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800512c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005130:	f002 0310 	and.w	r3, r2, #16
 8005134:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8005138:	2300      	movs	r3, #0
 800513a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800513e:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 8005142:	460b      	mov	r3, r1
 8005144:	4313      	orrs	r3, r2
 8005146:	d053      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8005148:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800514c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800514e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005152:	d031      	beq.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x424>
 8005154:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005158:	d82a      	bhi.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800515a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800515e:	d02d      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x428>
 8005160:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005164:	d824      	bhi.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005166:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800516a:	d029      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 800516c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005170:	d81e      	bhi.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005172:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005176:	d011      	beq.n	800519c <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005178:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800517c:	d818      	bhi.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800517e:	2b00      	cmp	r3, #0
 8005180:	d020      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x430>
 8005182:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005186:	d113      	bne.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005188:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800518c:	3308      	adds	r3, #8
 800518e:	4618      	mov	r0, r3
 8005190:	f004 fd28 	bl	8009be4 <RCCEx_PLL2_Config>
 8005194:	4603      	mov	r3, r0
 8005196:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 800519a:	e014      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800519c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051a0:	3330      	adds	r3, #48	@ 0x30
 80051a2:	4618      	mov	r0, r3
 80051a4:	f004 fdb6 	bl	8009d14 <RCCEx_PLL3_Config>
 80051a8:	4603      	mov	r3, r0
 80051aa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART5 clock source config set later after clock selection check */
        break;
 80051ae:	e00a      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051b0:	2301      	movs	r3, #1
 80051b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80051b6:	e006      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80051b8:	bf00      	nop
 80051ba:	e004      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80051bc:	bf00      	nop
 80051be:	e002      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80051c0:	bf00      	nop
 80051c2:	e000      	b.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 80051c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051c6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10c      	bne.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 80051ce:	4b89      	ldr	r3, [pc, #548]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80051d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80051d4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80051d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051de:	4a85      	ldr	r2, [pc, #532]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80051e0:	430b      	orrs	r3, r1
 80051e2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80051e6:	e003      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80051ec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80051f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80051f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051f8:	f002 0320 	and.w	r3, r2, #32
 80051fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8005200:	2300      	movs	r3, #0
 8005202:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8005206:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 800520a:	460b      	mov	r3, r1
 800520c:	4313      	orrs	r3, r2
 800520e:	d053      	beq.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8005210:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005216:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800521a:	d031      	beq.n	8005280 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800521c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8005220:	d82a      	bhi.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005222:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005226:	d02d      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005228:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800522c:	d824      	bhi.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800522e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005232:	d029      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8005234:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8005238:	d81e      	bhi.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800523a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800523e:	d011      	beq.n	8005264 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8005240:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005244:	d818      	bhi.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8005246:	2b00      	cmp	r3, #0
 8005248:	d020      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800524a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800524e:	d113      	bne.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005250:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005254:	3308      	adds	r3, #8
 8005256:	4618      	mov	r0, r3
 8005258:	f004 fcc4 	bl	8009be4 <RCCEx_PLL2_Config>
 800525c:	4603      	mov	r3, r0
 800525e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8005262:	e014      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005264:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005268:	3330      	adds	r3, #48	@ 0x30
 800526a:	4618      	mov	r0, r3
 800526c:	f004 fd52 	bl	8009d14 <RCCEx_PLL3_Config>
 8005270:	4603      	mov	r3, r0
 8005272:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART6 clock source config set later after clock selection check */
        break;
 8005276:	e00a      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800527e:	e006      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005280:	bf00      	nop
 8005282:	e004      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005284:	bf00      	nop
 8005286:	e002      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 8005288:	bf00      	nop
 800528a:	e000      	b.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 800528c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800528e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10c      	bne.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8005296:	4b57      	ldr	r3, [pc, #348]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005298:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800529c:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80052a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052a6:	4a53      	ldr	r2, [pc, #332]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80052a8:	430b      	orrs	r3, r1
 80052aa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80052ae:	e003      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052b0:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80052b4:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80052b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80052c4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80052c8:	2300      	movs	r3, #0
 80052ca:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80052ce:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 80052d2:	460b      	mov	r3, r1
 80052d4:	4313      	orrs	r3, r2
 80052d6:	d053      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 80052d8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80052dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052de:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80052e2:	d031      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 80052e4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80052e8:	d82a      	bhi.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80052ea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052ee:	d02d      	beq.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 80052f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052f4:	d824      	bhi.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 80052f6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80052fa:	d029      	beq.n	8005350 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80052fc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005300:	d81e      	bhi.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8005302:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005306:	d011      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x598>
 8005308:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800530c:	d818      	bhi.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800530e:	2b00      	cmp	r3, #0
 8005310:	d020      	beq.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005312:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005316:	d113      	bne.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005318:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800531c:	3308      	adds	r3, #8
 800531e:	4618      	mov	r0, r3
 8005320:	f004 fc60 	bl	8009be4 <RCCEx_PLL2_Config>
 8005324:	4603      	mov	r3, r0
 8005326:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800532a:	e014      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800532c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005330:	3330      	adds	r3, #48	@ 0x30
 8005332:	4618      	mov	r0, r3
 8005334:	f004 fcee 	bl	8009d14 <RCCEx_PLL3_Config>
 8005338:	4603      	mov	r3, r0
 800533a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART7 clock source config set later after clock selection check */
        break;
 800533e:	e00a      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005346:	e006      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005348:	bf00      	nop
 800534a:	e004      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800534c:	bf00      	nop
 800534e:	e002      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005350:	bf00      	nop
 8005352:	e000      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8005354:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005356:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10c      	bne.n	8005378 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 800535e:	4b25      	ldr	r3, [pc, #148]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005360:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005364:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 8005368:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800536c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800536e:	4a21      	ldr	r2, [pc, #132]	@ (80053f4 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8005370:	430b      	orrs	r3, r1
 8005372:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005376:	e003      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005378:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800537c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005380:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005388:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800538c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8005390:	2300      	movs	r3, #0
 8005392:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8005396:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 800539a:	460b      	mov	r3, r1
 800539c:	4313      	orrs	r3, r2
 800539e:	d055      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 80053a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053a6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80053aa:	d033      	beq.n	8005414 <HAL_RCCEx_PeriphCLKConfig+0x680>
 80053ac:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80053b0:	d82c      	bhi.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80053b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053b6:	d02f      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x684>
 80053b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053bc:	d826      	bhi.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80053be:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80053c2:	d02b      	beq.n	800541c <HAL_RCCEx_PeriphCLKConfig+0x688>
 80053c4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80053c8:	d820      	bhi.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80053ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053ce:	d013      	beq.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80053d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053d4:	d81a      	bhi.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d022      	beq.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 80053da:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053de:	d115      	bne.n	800540c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80053e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053e4:	3308      	adds	r3, #8
 80053e6:	4618      	mov	r0, r3
 80053e8:	f004 fbfc 	bl	8009be4 <RCCEx_PLL2_Config>
 80053ec:	4603      	mov	r3, r0
 80053ee:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 80053f2:	e016      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80053f4:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80053f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80053fc:	3330      	adds	r3, #48	@ 0x30
 80053fe:	4618      	mov	r0, r3
 8005400:	f004 fc88 	bl	8009d14 <RCCEx_PLL3_Config>
 8005404:	4603      	mov	r3, r0
 8005406:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART8 clock source config set later after clock selection check */
        break;
 800540a:	e00a      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005412:	e006      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005414:	bf00      	nop
 8005416:	e004      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005418:	bf00      	nop
 800541a:	e002      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800541c:	bf00      	nop
 800541e:	e000      	b.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8005420:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005422:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005426:	2b00      	cmp	r3, #0
 8005428:	d10c      	bne.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 800542a:	4bbb      	ldr	r3, [pc, #748]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800542c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005430:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005434:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005438:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800543a:	4ab7      	ldr	r2, [pc, #732]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800543c:	430b      	orrs	r3, r1
 800543e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8005442:	e003      	b.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005444:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005448:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 800544c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005454:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005458:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800545c:	2300      	movs	r3, #0
 800545e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8005462:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 8005466:	460b      	mov	r3, r1
 8005468:	4313      	orrs	r3, r2
 800546a:	d053      	beq.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 800546c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005470:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005472:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005476:	d031      	beq.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x748>
 8005478:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800547c:	d82a      	bhi.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800547e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005482:	d02d      	beq.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8005484:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005488:	d824      	bhi.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 800548a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800548e:	d029      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0x750>
 8005490:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005494:	d81e      	bhi.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8005496:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800549a:	d011      	beq.n	80054c0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 800549c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80054a0:	d818      	bhi.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d020      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x754>
 80054a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054aa:	d113      	bne.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80054ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054b0:	3308      	adds	r3, #8
 80054b2:	4618      	mov	r0, r3
 80054b4:	f004 fb96 	bl	8009be4 <RCCEx_PLL2_Config>
 80054b8:	4603      	mov	r3, r0
 80054ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80054be:	e014      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80054c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80054c4:	3330      	adds	r3, #48	@ 0x30
 80054c6:	4618      	mov	r0, r3
 80054c8:	f004 fc24 	bl	8009d14 <RCCEx_PLL3_Config>
 80054cc:	4603      	mov	r3, r0
 80054ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART9 clock source config set later after clock selection check */
        break;
 80054d2:	e00a      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80054da:	e006      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80054dc:	bf00      	nop
 80054de:	e004      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80054e0:	bf00      	nop
 80054e2:	e002      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80054e4:	bf00      	nop
 80054e6:	e000      	b.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 80054e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d10c      	bne.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 80054f2:	4b89      	ldr	r3, [pc, #548]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80054f4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80054f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80054fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005500:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005502:	4a85      	ldr	r2, [pc, #532]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005504:	430b      	orrs	r3, r1
 8005506:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800550a:	e003      	b.n	8005514 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800550c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005510:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8005514:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800551c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8005520:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005524:	2300      	movs	r3, #0
 8005526:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800552a:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800552e:	460b      	mov	r3, r1
 8005530:	4313      	orrs	r3, r2
 8005532:	d055      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8005534:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005538:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800553c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005540:	d031      	beq.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8005542:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8005546:	d82a      	bhi.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005548:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800554c:	d02d      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x816>
 800554e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005552:	d824      	bhi.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005554:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8005558:	d029      	beq.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x81a>
 800555a:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800555e:	d81e      	bhi.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005560:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005564:	d011      	beq.n	800558a <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 8005566:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800556a:	d818      	bhi.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x80a>
 800556c:	2b00      	cmp	r3, #0
 800556e:	d020      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8005570:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005574:	d113      	bne.n	800559e <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005576:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800557a:	3308      	adds	r3, #8
 800557c:	4618      	mov	r0, r3
 800557e:	f004 fb31 	bl	8009be4 <RCCEx_PLL2_Config>
 8005582:	4603      	mov	r3, r0
 8005584:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 8005588:	e014      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800558a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800558e:	3330      	adds	r3, #48	@ 0x30
 8005590:	4618      	mov	r0, r3
 8005592:	f004 fbbf 	bl	8009d14 <RCCEx_PLL3_Config>
 8005596:	4603      	mov	r3, r0
 8005598:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART10 clock source config set later after clock selection check */
        break;
 800559c:	e00a      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80055a4:	e006      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80055a6:	bf00      	nop
 80055a8:	e004      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80055aa:	bf00      	nop
 80055ac:	e002      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80055ae:	bf00      	nop
 80055b0:	e000      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80055b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055b4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10d      	bne.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 80055bc:	4b56      	ldr	r3, [pc, #344]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80055be:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80055c2:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 80055c6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055ce:	4a52      	ldr	r2, [pc, #328]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80055d0:	430b      	orrs	r3, r1
 80055d2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80055d6:	e003      	b.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055d8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80055dc:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 80055e0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80055e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80055ec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80055f0:	2300      	movs	r3, #0
 80055f2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80055f6:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80055fa:	460b      	mov	r3, r1
 80055fc:	4313      	orrs	r3, r2
 80055fe:	d044      	beq.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8005600:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005604:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005608:	2b05      	cmp	r3, #5
 800560a:	d823      	bhi.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 800560c:	a201      	add	r2, pc, #4	@ (adr r2, 8005614 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 800560e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005612:	bf00      	nop
 8005614:	0800565d 	.word	0x0800565d
 8005618:	0800562d 	.word	0x0800562d
 800561c:	08005641 	.word	0x08005641
 8005620:	0800565d 	.word	0x0800565d
 8005624:	0800565d 	.word	0x0800565d
 8005628:	0800565d 	.word	0x0800565d
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800562c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005630:	3308      	adds	r3, #8
 8005632:	4618      	mov	r0, r3
 8005634:	f004 fad6 	bl	8009be4 <RCCEx_PLL2_Config>
 8005638:	4603      	mov	r3, r0
 800563a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 800563e:	e00e      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005640:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005644:	3330      	adds	r3, #48	@ 0x30
 8005646:	4618      	mov	r0, r3
 8005648:	f004 fb64 	bl	8009d14 <RCCEx_PLL3_Config>
 800564c:	4603      	mov	r3, r0
 800564e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* USART11 clock source config set later after clock selection check */
        break;
 8005652:	e004      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800565a:	e000      	b.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 800565c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800565e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005662:	2b00      	cmp	r3, #0
 8005664:	d10d      	bne.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8005666:	4b2c      	ldr	r3, [pc, #176]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8005668:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800566c:	f023 0107 	bic.w	r1, r3, #7
 8005670:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005674:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005678:	4a27      	ldr	r2, [pc, #156]	@ (8005718 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800567a:	430b      	orrs	r3, r1
 800567c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005680:	e003      	b.n	800568a <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005682:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005686:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 800568a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800568e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005692:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005696:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800569a:	2300      	movs	r3, #0
 800569c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80056a0:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80056a4:	460b      	mov	r3, r1
 80056a6:	4313      	orrs	r3, r2
 80056a8:	d04f      	beq.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 80056aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056b2:	2b50      	cmp	r3, #80	@ 0x50
 80056b4:	d029      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0x976>
 80056b6:	2b50      	cmp	r3, #80	@ 0x50
 80056b8:	d823      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80056ba:	2b40      	cmp	r3, #64	@ 0x40
 80056bc:	d027      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 80056be:	2b40      	cmp	r3, #64	@ 0x40
 80056c0:	d81f      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80056c2:	2b30      	cmp	r3, #48	@ 0x30
 80056c4:	d025      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 80056c6:	2b30      	cmp	r3, #48	@ 0x30
 80056c8:	d81b      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80056ca:	2b20      	cmp	r3, #32
 80056cc:	d00f      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x95a>
 80056ce:	2b20      	cmp	r3, #32
 80056d0:	d817      	bhi.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d022      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x988>
 80056d6:	2b10      	cmp	r3, #16
 80056d8:	d113      	bne.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80056da:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056de:	3308      	adds	r3, #8
 80056e0:	4618      	mov	r0, r3
 80056e2:	f004 fa7f 	bl	8009be4 <RCCEx_PLL2_Config>
 80056e6:	4603      	mov	r3, r0
 80056e8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 80056ec:	e017      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80056ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80056f2:	3330      	adds	r3, #48	@ 0x30
 80056f4:	4618      	mov	r0, r3
 80056f6:	f004 fb0d 	bl	8009d14 <RCCEx_PLL3_Config>
 80056fa:	4603      	mov	r3, r0
 80056fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* UART12 clock source config set later after clock selection check */
        break;
 8005700:	e00d      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005708:	e009      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800570a:	bf00      	nop
 800570c:	e007      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 800570e:	bf00      	nop
 8005710:	e005      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8005712:	bf00      	nop
 8005714:	e003      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8005716:	bf00      	nop
 8005718:	44020c00 	.word	0x44020c00
        break;
 800571c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800571e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005722:	2b00      	cmp	r3, #0
 8005724:	d10d      	bne.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8005726:	4baf      	ldr	r3, [pc, #700]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005728:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800572c:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8005730:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005738:	4aaa      	ldr	r2, [pc, #680]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800573a:	430b      	orrs	r3, r1
 800573c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005740:	e003      	b.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005742:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005746:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800574a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800574e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005752:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8005756:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800575a:	2300      	movs	r3, #0
 800575c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005760:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8005764:	460b      	mov	r3, r1
 8005766:	4313      	orrs	r3, r2
 8005768:	d055      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 800576a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800576e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005772:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005776:	d031      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8005778:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800577c:	d82a      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800577e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005782:	d02d      	beq.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8005784:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005788:	d824      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 800578a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800578e:	d029      	beq.n	80057e4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8005790:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005794:	d81e      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8005796:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800579a:	d011      	beq.n	80057c0 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 800579c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057a0:	d818      	bhi.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d020      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 80057a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80057aa:	d113      	bne.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80057ac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057b0:	3308      	adds	r3, #8
 80057b2:	4618      	mov	r0, r3
 80057b4:	f004 fa16 	bl	8009be4 <RCCEx_PLL2_Config>
 80057b8:	4603      	mov	r3, r0
 80057ba:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80057be:	e014      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80057c0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80057c4:	3330      	adds	r3, #48	@ 0x30
 80057c6:	4618      	mov	r0, r3
 80057c8:	f004 faa4 	bl	8009d14 <RCCEx_PLL3_Config>
 80057cc:	4603      	mov	r3, r0
 80057ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPUART1 clock source config set later after clock selection check */
        break;
 80057d2:	e00a      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80057da:	e006      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80057dc:	bf00      	nop
 80057de:	e004      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80057e0:	bf00      	nop
 80057e2:	e002      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80057e4:	bf00      	nop
 80057e6:	e000      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 80057e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057ea:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10d      	bne.n	800580e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80057f2:	4b7c      	ldr	r3, [pc, #496]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80057f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057f8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80057fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005800:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005804:	4a77      	ldr	r2, [pc, #476]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005806:	430b      	orrs	r3, r1
 8005808:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800580c:	e003      	b.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800580e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005812:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005816:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800581a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8005822:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005826:	2300      	movs	r3, #0
 8005828:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800582c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8005830:	460b      	mov	r3, r1
 8005832:	4313      	orrs	r3, r2
 8005834:	d03d      	beq.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8005836:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800583a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800583e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005842:	d01b      	beq.n	800587c <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8005844:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005848:	d814      	bhi.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 800584a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800584e:	d017      	beq.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8005850:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005854:	d80e      	bhi.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8005856:	2b00      	cmp	r3, #0
 8005858:	d014      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 800585a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800585e:	d109      	bne.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005860:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005864:	3330      	adds	r3, #48	@ 0x30
 8005866:	4618      	mov	r0, r3
 8005868:	f004 fa54 	bl	8009d14 <RCCEx_PLL3_Config>
 800586c:	4603      	mov	r3, r0
 800586e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8005872:	e008      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005874:	2301      	movs	r3, #1
 8005876:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800587a:	e004      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 800587c:	bf00      	nop
 800587e:	e002      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8005880:	bf00      	nop
 8005882:	e000      	b.n	8005886 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8005884:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005886:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800588a:	2b00      	cmp	r3, #0
 800588c:	d10d      	bne.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 800588e:	4b55      	ldr	r3, [pc, #340]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8005890:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005894:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8005898:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800589c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058a0:	4a50      	ldr	r2, [pc, #320]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80058a2:	430b      	orrs	r3, r1
 80058a4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80058a8:	e003      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80058ae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80058b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058ba:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80058be:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80058c2:	2300      	movs	r3, #0
 80058c4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80058c8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80058cc:	460b      	mov	r3, r1
 80058ce:	4313      	orrs	r3, r2
 80058d0:	d03d      	beq.n	800594e <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 80058d2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80058d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058da:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80058de:	d01b      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 80058e0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80058e4:	d814      	bhi.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80058e6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80058ea:	d017      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0xb88>
 80058ec:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80058f0:	d80e      	bhi.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d014      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 80058f6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80058fa:	d109      	bne.n	8005910 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80058fc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005900:	3330      	adds	r3, #48	@ 0x30
 8005902:	4618      	mov	r0, r3
 8005904:	f004 fa06 	bl	8009d14 <RCCEx_PLL3_Config>
 8005908:	4603      	mov	r3, r0
 800590a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 800590e:	e008      	b.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005916:	e004      	b.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005918:	bf00      	nop
 800591a:	e002      	b.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 800591c:	bf00      	nop
 800591e:	e000      	b.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8005920:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005922:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005926:	2b00      	cmp	r3, #0
 8005928:	d10d      	bne.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 800592a:	4b2e      	ldr	r3, [pc, #184]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800592c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005930:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8005934:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005938:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800593c:	4a29      	ldr	r2, [pc, #164]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 800593e:	430b      	orrs	r3, r1
 8005940:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005944:	e003      	b.n	800594e <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005946:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800594a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800594e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005956:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800595a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800595e:	2300      	movs	r3, #0
 8005960:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005964:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005968:	460b      	mov	r3, r1
 800596a:	4313      	orrs	r3, r2
 800596c:	d040      	beq.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 800596e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005972:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005976:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800597a:	d01b      	beq.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 800597c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005980:	d814      	bhi.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8005982:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005986:	d017      	beq.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8005988:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800598c:	d80e      	bhi.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xc18>
 800598e:	2b00      	cmp	r3, #0
 8005990:	d014      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8005992:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005996:	d109      	bne.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005998:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800599c:	3330      	adds	r3, #48	@ 0x30
 800599e:	4618      	mov	r0, r3
 80059a0:	f004 f9b8 	bl	8009d14 <RCCEx_PLL3_Config>
 80059a4:	4603      	mov	r3, r0
 80059a6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C3 clock source config set later after clock selection check */
        break;
 80059aa:	e008      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80059b2:	e004      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80059b4:	bf00      	nop
 80059b6:	e002      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80059b8:	bf00      	nop
 80059ba:	e000      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 80059bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d110      	bne.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80059c6:	4b07      	ldr	r3, [pc, #28]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80059c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80059cc:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80059d0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059d8:	4a02      	ldr	r2, [pc, #8]	@ (80059e4 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 80059da:	430b      	orrs	r3, r1
 80059dc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80059e0:	e006      	b.n	80059f0 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 80059e2:	bf00      	nop
 80059e4:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059e8:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80059ec:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80059f0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80059f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f8:	2100      	movs	r1, #0
 80059fa:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80059fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005a06:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005a0a:	460b      	mov	r3, r1
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	d03d      	beq.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8005a10:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a14:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a18:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005a1c:	d01b      	beq.n	8005a56 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8005a1e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005a22:	d814      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005a24:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005a28:	d017      	beq.n	8005a5a <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8005a2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005a2e:	d80e      	bhi.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d014      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8005a34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a38:	d109      	bne.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005a3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a3e:	3330      	adds	r3, #48	@ 0x30
 8005a40:	4618      	mov	r0, r3
 8005a42:	f004 f967 	bl	8009d14 <RCCEx_PLL3_Config>
 8005a46:	4603      	mov	r3, r0
 8005a48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* I2C4 clock source config set later after clock selection check */
        break;
 8005a4c:	e008      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005a54:	e004      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005a56:	bf00      	nop
 8005a58:	e002      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005a5a:	bf00      	nop
 8005a5c:	e000      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8005a5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a60:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d10d      	bne.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005a68:	4bbe      	ldr	r3, [pc, #760]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005a6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005a6e:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005a72:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a7a:	4aba      	ldr	r2, [pc, #744]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005a7c:	430b      	orrs	r3, r1
 8005a7e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005a82:	e003      	b.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a84:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005a88:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8005a8c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a94:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005a98:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005aa2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	d035      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8005aac:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ab0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005ab4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ab8:	d015      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8005aba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005abe:	d80e      	bhi.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d012      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8005ac4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ac8:	d109      	bne.n	8005ade <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005aca:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ace:	3330      	adds	r3, #48	@ 0x30
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f004 f91f 	bl	8009d14 <RCCEx_PLL3_Config>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8005adc:	e006      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005ae4:	e002      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8005ae6:	bf00      	nop
 8005ae8:	e000      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8005aea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005aec:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d10d      	bne.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8005af4:	4b9b      	ldr	r3, [pc, #620]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005af6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005afa:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8005afe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005b06:	4a97      	ldr	r2, [pc, #604]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005b08:	430b      	orrs	r3, r1
 8005b0a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005b0e:	e003      	b.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b10:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005b14:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005b18:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b20:	2100      	movs	r1, #0
 8005b22:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8005b26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b2a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b2e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b32:	460b      	mov	r3, r1
 8005b34:	4313      	orrs	r3, r2
 8005b36:	d00e      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8005b38:	4b8a      	ldr	r3, [pc, #552]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005b3a:	69db      	ldr	r3, [r3, #28]
 8005b3c:	4a89      	ldr	r2, [pc, #548]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005b3e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b42:	61d3      	str	r3, [r2, #28]
 8005b44:	4b87      	ldr	r3, [pc, #540]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005b46:	69d9      	ldr	r1, [r3, #28]
 8005b48:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b4c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8005b50:	4a84      	ldr	r2, [pc, #528]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005b52:	430b      	orrs	r3, r1
 8005b54:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005b56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005b62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b66:	2300      	movs	r3, #0
 8005b68:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005b6c:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005b70:	460b      	mov	r3, r1
 8005b72:	4313      	orrs	r3, r2
 8005b74:	d055      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8005b76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005b7a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005b7e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005b82:	d031      	beq.n	8005be8 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8005b84:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8005b88:	d82a      	bhi.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b8e:	d02d      	beq.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8005b90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b94:	d824      	bhi.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005b96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b9a:	d029      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8005b9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ba0:	d81e      	bhi.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005ba2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ba6:	d011      	beq.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8005ba8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bac:	d818      	bhi.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d020      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8005bb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bb6:	d113      	bne.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005bb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bbc:	3308      	adds	r3, #8
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f004 f810 	bl	8009be4 <RCCEx_PLL2_Config>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8005bca:	e014      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005bcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005bd0:	3330      	adds	r3, #48	@ 0x30
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f004 f89e 	bl	8009d14 <RCCEx_PLL3_Config>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8005bde:	e00a      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005be6:	e006      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005be8:	bf00      	nop
 8005bea:	e004      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005bec:	bf00      	nop
 8005bee:	e002      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005bf0:	bf00      	nop
 8005bf2:	e000      	b.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8005bf4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005bf6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d10d      	bne.n	8005c1a <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8005bfe:	4b59      	ldr	r3, [pc, #356]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005c00:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005c04:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8005c08:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c0c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005c10:	4a54      	ldr	r2, [pc, #336]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005c12:	430b      	orrs	r3, r1
 8005c14:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005c18:	e003      	b.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c1a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005c1e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005c22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005c2e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c32:	2300      	movs	r3, #0
 8005c34:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c38:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	d055      	beq.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8005c42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c46:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005c4a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005c4e:	d031      	beq.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 8005c50:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005c54:	d82a      	bhi.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005c56:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c5a:	d02d      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 8005c5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c60:	d824      	bhi.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005c62:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c66:	d029      	beq.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0xf28>
 8005c68:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c6c:	d81e      	bhi.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005c6e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c72:	d011      	beq.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 8005c74:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c78:	d818      	bhi.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xf18>
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d020      	beq.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8005c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c82:	d113      	bne.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005c84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c88:	3308      	adds	r3, #8
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	f003 ffaa 	bl	8009be4 <RCCEx_PLL2_Config>
 8005c90:	4603      	mov	r3, r0
 8005c92:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8005c96:	e014      	b.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005c98:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005c9c:	3330      	adds	r3, #48	@ 0x30
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f004 f838 	bl	8009d14 <RCCEx_PLL3_Config>
 8005ca4:	4603      	mov	r3, r0
 8005ca6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8005caa:	e00a      	b.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005cb2:	e006      	b.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005cb4:	bf00      	nop
 8005cb6:	e004      	b.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005cb8:	bf00      	nop
 8005cba:	e002      	b.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005cbc:	bf00      	nop
 8005cbe:	e000      	b.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8005cc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005cc2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d10d      	bne.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8005cca:	4b26      	ldr	r3, [pc, #152]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005ccc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005cd0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8005cd4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cd8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005cdc:	4a21      	ldr	r2, [pc, #132]	@ (8005d64 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8005cde:	430b      	orrs	r3, r1
 8005ce0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005ce4:	e003      	b.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ce6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005cea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 8005cee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf6:	2100      	movs	r1, #0
 8005cf8:	f8c7 10a8 	str.w	r1, [r7, #168]	@ 0xa8
 8005cfc:	f003 0320 	and.w	r3, r3, #32
 8005d00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005d08:	460b      	mov	r3, r1
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	d057      	beq.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 8005d0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d12:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005d16:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d1a:	d033      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 8005d1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d20:	d82c      	bhi.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005d22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d26:	d02f      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8005d28:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d2c:	d826      	bhi.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005d2e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d32:	d02b      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8005d34:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005d38:	d820      	bhi.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005d3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d3e:	d013      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005d40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d44:	d81a      	bhi.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d022      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 8005d4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d4e:	d115      	bne.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d50:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d54:	3308      	adds	r3, #8
 8005d56:	4618      	mov	r0, r3
 8005d58:	f003 ff44 	bl	8009be4 <RCCEx_PLL2_Config>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8005d62:	e016      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 8005d64:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005d68:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005d6c:	3330      	adds	r3, #48	@ 0x30
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f003 ffd0 	bl	8009d14 <RCCEx_PLL3_Config>
 8005d74:	4603      	mov	r3, r0
 8005d76:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 8005d7a:	e00a      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005d82:	e006      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005d84:	bf00      	nop
 8005d86:	e004      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005d88:	bf00      	nop
 8005d8a:	e002      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005d8c:	bf00      	nop
 8005d8e:	e000      	b.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 8005d90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d92:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10d      	bne.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 8005d9a:	4bbb      	ldr	r3, [pc, #748]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005d9c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005da0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005da4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005da8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005dac:	4ab6      	ldr	r2, [pc, #728]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005dae:	430b      	orrs	r3, r1
 8005db0:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005db4:	e003      	b.n	8005dbe <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005db6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005dba:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 8005dbe:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dc6:	2100      	movs	r1, #0
 8005dc8:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8005dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dd0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005dd4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005dd8:	460b      	mov	r3, r1
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	d055      	beq.n	8005e8a <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 8005dde:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005de2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005de6:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005dea:	d031      	beq.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 8005dec:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005df0:	d82a      	bhi.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005df2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005df6:	d02d      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8005df8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005dfc:	d824      	bhi.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005dfe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005e02:	d029      	beq.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8005e04:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005e08:	d81e      	bhi.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005e0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e0e:	d011      	beq.n	8005e34 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8005e10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e14:	d818      	bhi.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d020      	beq.n	8005e5c <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 8005e1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e1e:	d113      	bne.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e20:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e24:	3308      	adds	r3, #8
 8005e26:	4618      	mov	r0, r3
 8005e28:	f003 fedc 	bl	8009be4 <RCCEx_PLL2_Config>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005e32:	e014      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005e34:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e38:	3330      	adds	r3, #48	@ 0x30
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f003 ff6a 	bl	8009d14 <RCCEx_PLL3_Config>
 8005e40:	4603      	mov	r3, r0
 8005e42:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8005e46:	e00a      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005e4e:	e006      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005e50:	bf00      	nop
 8005e52:	e004      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005e54:	bf00      	nop
 8005e56:	e002      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005e58:	bf00      	nop
 8005e5a:	e000      	b.n	8005e5e <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 8005e5c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e5e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d10d      	bne.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 8005e66:	4b88      	ldr	r3, [pc, #544]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005e68:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005e6c:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 8005e70:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e74:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005e78:	4a83      	ldr	r2, [pc, #524]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005e7a:	430b      	orrs	r3, r1
 8005e7c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005e80:	e003      	b.n	8005e8a <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e82:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005e86:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 8005e8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e92:	2100      	movs	r1, #0
 8005e94:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8005e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ea0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	d055      	beq.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 8005eaa:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005eae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005eb2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005eb6:	d031      	beq.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8005eb8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8005ebc:	d82a      	bhi.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005ebe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ec2:	d02d      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8005ec4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ec8:	d824      	bhi.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005eca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005ece:	d029      	beq.n	8005f24 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8005ed0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005ed4:	d81e      	bhi.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005ed6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005eda:	d011      	beq.n	8005f00 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 8005edc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ee0:	d818      	bhi.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d020      	beq.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8005ee6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005eea:	d113      	bne.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005eec:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005ef0:	3308      	adds	r3, #8
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	f003 fe76 	bl	8009be4 <RCCEx_PLL2_Config>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005efe:	e014      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005f00:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f04:	3330      	adds	r3, #48	@ 0x30
 8005f06:	4618      	mov	r0, r3
 8005f08:	f003 ff04 	bl	8009d14 <RCCEx_PLL3_Config>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8005f12:	e00a      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005f1a:	e006      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005f1c:	bf00      	nop
 8005f1e:	e004      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005f20:	bf00      	nop
 8005f22:	e002      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005f24:	bf00      	nop
 8005f26:	e000      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8005f28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f2a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10d      	bne.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8005f32:	4b55      	ldr	r3, [pc, #340]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005f34:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8005f38:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8005f3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f40:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005f44:	4a50      	ldr	r2, [pc, #320]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8005f46:	430b      	orrs	r3, r1
 8005f48:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8005f4c:	e003      	b.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f4e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005f52:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 8005f56:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f5e:	2100      	movs	r1, #0
 8005f60:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 8005f64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f68:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005f6c:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005f70:	460b      	mov	r3, r1
 8005f72:	4313      	orrs	r3, r2
 8005f74:	d055      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 8005f76:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005f7a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005f7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f82:	d031      	beq.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 8005f84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f88:	d82a      	bhi.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005f8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f8e:	d02d      	beq.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x1258>
 8005f90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f94:	d824      	bhi.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005f96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005f9a:	d029      	beq.n	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 8005f9c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005fa0:	d81e      	bhi.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005fa2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fa6:	d011      	beq.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x1238>
 8005fa8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fac:	d818      	bhi.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d020      	beq.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8005fb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fb6:	d113      	bne.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005fb8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fbc:	3308      	adds	r3, #8
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f003 fe10 	bl	8009be4 <RCCEx_PLL2_Config>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8005fca:	e014      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005fcc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8005fd0:	3330      	adds	r3, #48	@ 0x30
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f003 fe9e 	bl	8009d14 <RCCEx_PLL3_Config>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 8005fde:	e00a      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8005fe6:	e006      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005fe8:	bf00      	nop
 8005fea:	e004      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005fec:	bf00      	nop
 8005fee:	e002      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005ff0:	bf00      	nop
 8005ff2:	e000      	b.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8005ff4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ff6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d10d      	bne.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 8005ffe:	4b22      	ldr	r3, [pc, #136]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006000:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006004:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006008:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800600c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006010:	4a1d      	ldr	r2, [pc, #116]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006012:	430b      	orrs	r3, r1
 8006014:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8006018:	e003      	b.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800601a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800601e:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006022:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800602a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800602e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006032:	2300      	movs	r3, #0
 8006034:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006038:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800603c:	460b      	mov	r3, r1
 800603e:	4313      	orrs	r3, r2
 8006040:	d055      	beq.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8006042:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006046:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800604a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800604e:	d035      	beq.n	80060bc <HAL_RCCEx_PeriphCLKConfig+0x1328>
 8006050:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006054:	d82e      	bhi.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8006056:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800605a:	d031      	beq.n	80060c0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 800605c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006060:	d828      	bhi.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 8006062:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006066:	d01b      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 8006068:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800606c:	d822      	bhi.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 800606e:	2b00      	cmp	r3, #0
 8006070:	d003      	beq.n	800607a <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 8006072:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006076:	d009      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 8006078:	e01c      	b.n	80060b4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800607a:	4b03      	ldr	r3, [pc, #12]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 800607c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800607e:	4a02      	ldr	r2, [pc, #8]	@ (8006088 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8006080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006084:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006086:	e01c      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 8006088:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800608c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006090:	3308      	adds	r3, #8
 8006092:	4618      	mov	r0, r3
 8006094:	f003 fda6 	bl	8009be4 <RCCEx_PLL2_Config>
 8006098:	4603      	mov	r3, r0
 800609a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800609e:	e010      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80060a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060a4:	3330      	adds	r3, #48	@ 0x30
 80060a6:	4618      	mov	r0, r3
 80060a8:	f003 fe34 	bl	8009d14 <RCCEx_PLL3_Config>
 80060ac:	4603      	mov	r3, r0
 80060ae:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI1 clock source config set later after clock selection check */
        break;
 80060b2:	e006      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060b4:	2301      	movs	r3, #1
 80060b6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80060ba:	e002      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80060bc:	bf00      	nop
 80060be:	e000      	b.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 80060c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060c2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10d      	bne.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80060ca:	4bc3      	ldr	r3, [pc, #780]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80060cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80060d0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80060d4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060d8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80060dc:	4abe      	ldr	r2, [pc, #760]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80060de:	430b      	orrs	r3, r1
 80060e0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80060e4:	e003      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060e6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80060ea:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 80060ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80060f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060f6:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80060fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80060fe:	2300      	movs	r3, #0
 8006100:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006104:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006108:	460b      	mov	r3, r1
 800610a:	4313      	orrs	r3, r2
 800610c:	d051      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x141e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800610e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006112:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006116:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800611a:	d033      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 800611c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006120:	d82c      	bhi.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 8006122:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006126:	d02d      	beq.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0x13f0>
 8006128:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800612c:	d826      	bhi.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800612e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006132:	d019      	beq.n	8006168 <HAL_RCCEx_PeriphCLKConfig+0x13d4>
 8006134:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006138:	d820      	bhi.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
 800613a:	2b00      	cmp	r3, #0
 800613c:	d003      	beq.n	8006146 <HAL_RCCEx_PeriphCLKConfig+0x13b2>
 800613e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006142:	d007      	beq.n	8006154 <HAL_RCCEx_PeriphCLKConfig+0x13c0>
 8006144:	e01a      	b.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x13e8>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006146:	4ba4      	ldr	r3, [pc, #656]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800614a:	4aa3      	ldr	r2, [pc, #652]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800614c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006150:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006152:	e018      	b.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006154:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006158:	3308      	adds	r3, #8
 800615a:	4618      	mov	r0, r3
 800615c:	f003 fd42 	bl	8009be4 <RCCEx_PLL2_Config>
 8006160:	4603      	mov	r3, r0
 8006162:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006166:	e00e      	b.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x13f2>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006168:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800616c:	3330      	adds	r3, #48	@ 0x30
 800616e:	4618      	mov	r0, r3
 8006170:	f003 fdd0 	bl	8009d14 <RCCEx_PLL3_Config>
 8006174:	4603      	mov	r3, r0
 8006176:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SAI2 clock source config set later after clock selection check */
        break;
 800617a:	e004      	b.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800617c:	2301      	movs	r3, #1
 800617e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006182:	e000      	b.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x13f2>
        break;
 8006184:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006186:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800618a:	2b00      	cmp	r3, #0
 800618c:	d10d      	bne.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x1416>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800618e:	4b92      	ldr	r3, [pc, #584]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006190:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006194:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 8006198:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800619c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80061a0:	4a8d      	ldr	r2, [pc, #564]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80061a2:	430b      	orrs	r3, r1
 80061a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80061a8:	e003      	b.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x141e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80061ae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80061b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ba:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80061be:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061c0:	2300      	movs	r3, #0
 80061c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80061c4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80061c8:	460b      	mov	r3, r1
 80061ca:	4313      	orrs	r3, r2
 80061cc:	d032      	beq.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80061ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80061d6:	2b05      	cmp	r3, #5
 80061d8:	d80f      	bhi.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x1466>
 80061da:	2b03      	cmp	r3, #3
 80061dc:	d211      	bcs.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d911      	bls.n	8006206 <HAL_RCCEx_PeriphCLKConfig+0x1472>
 80061e2:	2b02      	cmp	r3, #2
 80061e4:	d109      	bne.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x1466>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80061e6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80061ea:	3308      	adds	r3, #8
 80061ec:	4618      	mov	r0, r3
 80061ee:	f003 fcf9 	bl	8009be4 <RCCEx_PLL2_Config>
 80061f2:	4603      	mov	r3, r0
 80061f4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80061f8:	e006      	b.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006200:	e002      	b.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8006202:	bf00      	nop
 8006204:	e000      	b.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x1474>
        break;
 8006206:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006208:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800620c:	2b00      	cmp	r3, #0
 800620e:	d10d      	bne.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x1498>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006210:	4b71      	ldr	r3, [pc, #452]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006212:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006216:	f023 0107 	bic.w	r1, r3, #7
 800621a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800621e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006222:	4a6d      	ldr	r2, [pc, #436]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006224:	430b      	orrs	r3, r1
 8006226:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800622a:	e003      	b.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x14a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800622c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006230:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8006234:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623c:	2100      	movs	r1, #0
 800623e:	6739      	str	r1, [r7, #112]	@ 0x70
 8006240:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006244:	677b      	str	r3, [r7, #116]	@ 0x74
 8006246:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800624a:	460b      	mov	r3, r1
 800624c:	4313      	orrs	r3, r2
 800624e:	d024      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x1506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 8006250:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006254:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006258:	2b00      	cmp	r3, #0
 800625a:	d005      	beq.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
 800625c:	2b08      	cmp	r3, #8
 800625e:	d005      	beq.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x14d8>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006266:	e002      	b.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 8006268:	bf00      	nop
 800626a:	e000      	b.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x14da>
        break;
 800626c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800626e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006272:	2b00      	cmp	r3, #0
 8006274:	d10d      	bne.n	8006292 <HAL_RCCEx_PeriphCLKConfig+0x14fe>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8006276:	4b58      	ldr	r3, [pc, #352]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006278:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800627c:	f023 0108 	bic.w	r1, r3, #8
 8006280:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006284:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006288:	4a53      	ldr	r2, [pc, #332]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800628a:	430b      	orrs	r3, r1
 800628c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006290:	e003      	b.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x1506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006292:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006296:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800629a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800629e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a2:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80062a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062a8:	2300      	movs	r3, #0
 80062aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062ac:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80062b0:	460b      	mov	r3, r1
 80062b2:	4313      	orrs	r3, r2
 80062b4:	f000 80b9 	beq.w	800642a <HAL_RCCEx_PeriphCLKConfig+0x1696>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80062b8:	4b48      	ldr	r3, [pc, #288]	@ (80063dc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80062ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062bc:	4a47      	ldr	r2, [pc, #284]	@ (80063dc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80062be:	f043 0301 	orr.w	r3, r3, #1
 80062c2:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80062c4:	f7fb ff74 	bl	80021b0 <HAL_GetTick>
 80062c8:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80062cc:	e00b      	b.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x1552>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062ce:	f7fb ff6f 	bl	80021b0 <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	2b02      	cmp	r3, #2
 80062dc:	d903      	bls.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x1552>
      {
        ret = HAL_TIMEOUT;
 80062de:	2303      	movs	r3, #3
 80062e0:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80062e4:	e005      	b.n	80062f2 <HAL_RCCEx_PeriphCLKConfig+0x155e>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80062e6:	4b3d      	ldr	r3, [pc, #244]	@ (80063dc <HAL_RCCEx_PeriphCLKConfig+0x1648>)
 80062e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d0ed      	beq.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x153a>
      }
    }

    if (ret == HAL_OK)
 80062f2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	f040 8093 	bne.w	8006422 <HAL_RCCEx_PeriphCLKConfig+0x168e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80062fc:	4b36      	ldr	r3, [pc, #216]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80062fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006302:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006306:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800630a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800630e:	2b00      	cmp	r3, #0
 8006310:	d023      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
 8006312:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006316:	f8d3 20f8 	ldr.w	r2, [r3, #248]	@ 0xf8
 800631a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800631e:	4293      	cmp	r3, r2
 8006320:	d01b      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x15c6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006322:	4b2d      	ldr	r3, [pc, #180]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006324:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006328:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800632c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006330:	4b29      	ldr	r3, [pc, #164]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006332:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006336:	4a28      	ldr	r2, [pc, #160]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006338:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800633c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006340:	4b25      	ldr	r3, [pc, #148]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006342:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006346:	4a24      	ldr	r2, [pc, #144]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006348:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800634c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006350:	4a21      	ldr	r2, [pc, #132]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8006352:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8006356:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800635a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800635e:	f003 0301 	and.w	r3, r3, #1
 8006362:	2b00      	cmp	r3, #0
 8006364:	d019      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x1606>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006366:	f7fb ff23 	bl	80021b0 <HAL_GetTick>
 800636a:	f8c7 0154 	str.w	r0, [r7, #340]	@ 0x154

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800636e:	e00d      	b.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x15f8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006370:	f7fb ff1e 	bl	80021b0 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800637a:	1ad2      	subs	r2, r2, r3
 800637c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006380:	429a      	cmp	r2, r3
 8006382:	d903      	bls.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x15f8>
          {
            ret = HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
            break;
 800638a:	e006      	b.n	800639a <HAL_RCCEx_PeriphCLKConfig+0x1606>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800638c:	4b12      	ldr	r3, [pc, #72]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800638e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006392:	f003 0302 	and.w	r3, r3, #2
 8006396:	2b00      	cmp	r3, #0
 8006398:	d0ea      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x15dc>
          }
        }
      }

      if (ret == HAL_OK)
 800639a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d13a      	bne.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x1684>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80063a2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063a6:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80063aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063b2:	d115      	bne.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x164c>
 80063b4:	4b08      	ldr	r3, [pc, #32]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80063b6:	69db      	ldr	r3, [r3, #28]
 80063b8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80063bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80063c0:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 80063c4:	091b      	lsrs	r3, r3, #4
 80063c6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80063ca:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80063ce:	4a02      	ldr	r2, [pc, #8]	@ (80063d8 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 80063d0:	430b      	orrs	r3, r1
 80063d2:	61d3      	str	r3, [r2, #28]
 80063d4:	e00a      	b.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x1658>
 80063d6:	bf00      	nop
 80063d8:	44020c00 	.word	0x44020c00
 80063dc:	44020800 	.word	0x44020800
 80063e0:	4b9f      	ldr	r3, [pc, #636]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80063e2:	69db      	ldr	r3, [r3, #28]
 80063e4:	4a9e      	ldr	r2, [pc, #632]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80063e6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80063ea:	61d3      	str	r3, [r2, #28]
 80063ec:	4b9c      	ldr	r3, [pc, #624]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80063ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80063f2:	4a9b      	ldr	r2, [pc, #620]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80063f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80063fc:	4b98      	ldr	r3, [pc, #608]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80063fe:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 8006402:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006406:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 800640a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800640e:	4a94      	ldr	r2, [pc, #592]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006410:	430b      	orrs	r3, r1
 8006412:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006416:	e008      	b.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006418:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800641c:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
 8006420:	e003      	b.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x1696>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006422:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006426:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800642a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800642e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006432:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006436:	663b      	str	r3, [r7, #96]	@ 0x60
 8006438:	2300      	movs	r3, #0
 800643a:	667b      	str	r3, [r7, #100]	@ 0x64
 800643c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006440:	460b      	mov	r3, r1
 8006442:	4313      	orrs	r3, r2
 8006444:	d035      	beq.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x171e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006446:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800644a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800644e:	2b30      	cmp	r3, #48	@ 0x30
 8006450:	d014      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 8006452:	2b30      	cmp	r3, #48	@ 0x30
 8006454:	d80e      	bhi.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 8006456:	2b20      	cmp	r3, #32
 8006458:	d012      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 800645a:	2b20      	cmp	r3, #32
 800645c:	d80a      	bhi.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
 800645e:	2b00      	cmp	r3, #0
 8006460:	d010      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x16f0>
 8006462:	2b10      	cmp	r3, #16
 8006464:	d106      	bne.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0x16e0>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006466:	4b7e      	ldr	r3, [pc, #504]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800646a:	4a7d      	ldr	r2, [pc, #500]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800646c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006470:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8006472:	e008      	b.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x16f2>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800647a:	e004      	b.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 800647c:	bf00      	nop
 800647e:	e002      	b.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006480:	bf00      	nop
 8006482:	e000      	b.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x16f2>
        break;
 8006484:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006486:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800648a:	2b00      	cmp	r3, #0
 800648c:	d10d      	bne.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x1716>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800648e:	4b74      	ldr	r3, [pc, #464]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006490:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006494:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006498:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800649c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80064a0:	4a6f      	ldr	r2, [pc, #444]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80064a2:	430b      	orrs	r3, r1
 80064a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80064a8:	e003      	b.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x171e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80064ae:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80064b2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ba:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80064be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80064c0:	2300      	movs	r3, #0
 80064c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80064c4:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80064c8:	460b      	mov	r3, r1
 80064ca:	4313      	orrs	r3, r2
 80064cc:	d033      	beq.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 80064ce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064d2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d002      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x174c>
 80064da:	2b40      	cmp	r3, #64	@ 0x40
 80064dc:	d007      	beq.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x175a>
 80064de:	e010      	b.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x176e>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064e0:	4b5f      	ldr	r3, [pc, #380]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80064e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064e4:	4a5e      	ldr	r2, [pc, #376]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80064e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064ea:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 80064ec:	e00d      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80064ee:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80064f2:	3308      	adds	r3, #8
 80064f4:	4618      	mov	r0, r3
 80064f6:	f003 fb75 	bl	8009be4 <RCCEx_PLL2_Config>
 80064fa:	4603      	mov	r3, r0
 80064fc:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8006500:	e003      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x1776>

      default:
        ret = HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006508:	bf00      	nop
    }

    if (ret == HAL_OK)
 800650a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800650e:	2b00      	cmp	r3, #0
 8006510:	d10d      	bne.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x179a>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 8006512:	4b53      	ldr	r3, [pc, #332]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006514:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006518:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800651c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006520:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006524:	4a4e      	ldr	r2, [pc, #312]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006526:	430b      	orrs	r3, r1
 8006528:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800652c:	e003      	b.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x17a2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800652e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006532:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SDMMC1 */

#if defined(SDMMC2)
  /*-------------------------- SDMMC2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006536:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800653a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800653e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006542:	653b      	str	r3, [r7, #80]	@ 0x50
 8006544:	2300      	movs	r3, #0
 8006546:	657b      	str	r3, [r7, #84]	@ 0x54
 8006548:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800654c:	460b      	mov	r3, r1
 800654e:	4313      	orrs	r3, r2
 8006550:	d033      	beq.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x1826>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(pPeriphClkInit->Sdmmc2ClockSelection));

    switch (pPeriphClkInit->Sdmmc2ClockSelection)
 8006552:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006556:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d002      	beq.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x17d0>
 800655e:	2b80      	cmp	r3, #128	@ 0x80
 8006560:	d007      	beq.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x17de>
 8006562:	e010      	b.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x17f2>
    {
      case RCC_SDMMC2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC2 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006564:	4b3e      	ldr	r3, [pc, #248]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006568:	4a3d      	ldr	r2, [pc, #244]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 800656a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800656e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8006570:	e00d      	b.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      case RCC_SDMMC2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC2 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006572:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006576:	3308      	adds	r3, #8
 8006578:	4618      	mov	r0, r3
 800657a:	f003 fb33 	bl	8009be4 <RCCEx_PLL2_Config>
 800657e:	4603      	mov	r3, r0
 8006580:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* SDMMC2 kernel clock source config set later after clock selection check */
        break;
 8006584:	e003      	b.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x17fa>

      default:
        ret = HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800658c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800658e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006592:	2b00      	cmp	r3, #0
 8006594:	d10d      	bne.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x181e>
    {
      /* Configure the SDMMC2 clock source */
      __HAL_RCC_SDMMC2_CONFIG(pPeriphClkInit->Sdmmc2ClockSelection);
 8006596:	4b32      	ldr	r3, [pc, #200]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006598:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800659c:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80065a0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065a4:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 80065a8:	4a2d      	ldr	r2, [pc, #180]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80065aa:	430b      	orrs	r3, r1
 80065ac:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80065b0:	e003      	b.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x1826>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065b2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80065b6:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80065ba:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c2:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80065c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065c8:	2300      	movs	r3, #0
 80065ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065cc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80065d0:	460b      	mov	r3, r1
 80065d2:	4313      	orrs	r3, r2
 80065d4:	d04a      	beq.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x18d8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80065d6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80065da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80065de:	2b04      	cmp	r3, #4
 80065e0:	d827      	bhi.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x189e>
 80065e2:	a201      	add	r2, pc, #4	@ (adr r2, 80065e8 <HAL_RCCEx_PeriphCLKConfig+0x1854>)
 80065e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065e8:	080065fd 	.word	0x080065fd
 80065ec:	0800660b 	.word	0x0800660b
 80065f0:	0800661f 	.word	0x0800661f
 80065f4:	0800663b 	.word	0x0800663b
 80065f8:	0800663b 	.word	0x0800663b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065fc:	4b18      	ldr	r3, [pc, #96]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 80065fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006600:	4a17      	ldr	r2, [pc, #92]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006602:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006606:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006608:	e018      	b.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800660a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800660e:	3308      	adds	r3, #8
 8006610:	4618      	mov	r0, r3
 8006612:	f003 fae7 	bl	8009be4 <RCCEx_PLL2_Config>
 8006616:	4603      	mov	r3, r0
 8006618:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800661c:	e00e      	b.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x18a8>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800661e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006622:	3330      	adds	r3, #48	@ 0x30
 8006624:	4618      	mov	r0, r3
 8006626:	f003 fb75 	bl	8009d14 <RCCEx_PLL3_Config>
 800662a:	4603      	mov	r3, r0
 800662c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8006630:	e004      	b.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006638:	e000      	b.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x18a8>
        break;
 800663a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800663c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006640:	2b00      	cmp	r3, #0
 8006642:	d10f      	bne.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x18d0>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006644:	4b06      	ldr	r3, [pc, #24]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006646:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800664a:	f023 0107 	bic.w	r1, r3, #7
 800664e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006652:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006656:	4a02      	ldr	r2, [pc, #8]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x18cc>)
 8006658:	430b      	orrs	r3, r1
 800665a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800665e:	e005      	b.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x18d8>
 8006660:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006664:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006668:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 800666c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006674:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8006678:	643b      	str	r3, [r7, #64]	@ 0x40
 800667a:	2300      	movs	r3, #0
 800667c:	647b      	str	r3, [r7, #68]	@ 0x44
 800667e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006682:	460b      	mov	r3, r1
 8006684:	4313      	orrs	r3, r2
 8006686:	f000 8081 	beq.w	800678c <HAL_RCCEx_PeriphCLKConfig+0x19f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 800668a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800668e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006692:	2b20      	cmp	r3, #32
 8006694:	d85f      	bhi.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x19c2>
 8006696:	a201      	add	r2, pc, #4	@ (adr r2, 800669c <HAL_RCCEx_PeriphCLKConfig+0x1908>)
 8006698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800669c:	08006721 	.word	0x08006721
 80066a0:	08006757 	.word	0x08006757
 80066a4:	08006757 	.word	0x08006757
 80066a8:	08006757 	.word	0x08006757
 80066ac:	08006757 	.word	0x08006757
 80066b0:	08006757 	.word	0x08006757
 80066b4:	08006757 	.word	0x08006757
 80066b8:	08006757 	.word	0x08006757
 80066bc:	0800672f 	.word	0x0800672f
 80066c0:	08006757 	.word	0x08006757
 80066c4:	08006757 	.word	0x08006757
 80066c8:	08006757 	.word	0x08006757
 80066cc:	08006757 	.word	0x08006757
 80066d0:	08006757 	.word	0x08006757
 80066d4:	08006757 	.word	0x08006757
 80066d8:	08006757 	.word	0x08006757
 80066dc:	08006743 	.word	0x08006743
 80066e0:	08006757 	.word	0x08006757
 80066e4:	08006757 	.word	0x08006757
 80066e8:	08006757 	.word	0x08006757
 80066ec:	08006757 	.word	0x08006757
 80066f0:	08006757 	.word	0x08006757
 80066f4:	08006757 	.word	0x08006757
 80066f8:	08006757 	.word	0x08006757
 80066fc:	0800675f 	.word	0x0800675f
 8006700:	08006757 	.word	0x08006757
 8006704:	08006757 	.word	0x08006757
 8006708:	08006757 	.word	0x08006757
 800670c:	08006757 	.word	0x08006757
 8006710:	08006757 	.word	0x08006757
 8006714:	08006757 	.word	0x08006757
 8006718:	08006757 	.word	0x08006757
 800671c:	0800675f 	.word	0x0800675f
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006720:	4bab      	ldr	r3, [pc, #684]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006724:	4aaa      	ldr	r2, [pc, #680]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006726:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800672a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800672c:	e018      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800672e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006732:	3308      	adds	r3, #8
 8006734:	4618      	mov	r0, r3
 8006736:	f003 fa55 	bl	8009be4 <RCCEx_PLL2_Config>
 800673a:	4603      	mov	r3, r0
 800673c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006740:	e00e      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x19cc>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006742:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006746:	3330      	adds	r3, #48	@ 0x30
 8006748:	4618      	mov	r0, r3
 800674a:	f003 fae3 	bl	8009d14 <RCCEx_PLL3_Config>
 800674e:	4603      	mov	r3, r0
 8006750:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8006754:	e004      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800675c:	e000      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x19cc>
        break;
 800675e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006760:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006764:	2b00      	cmp	r3, #0
 8006766:	d10d      	bne.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006768:	4b99      	ldr	r3, [pc, #612]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800676a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800676e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006772:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006776:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800677a:	4a95      	ldr	r2, [pc, #596]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 800677c:	430b      	orrs	r3, r1
 800677e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006782:	e003      	b.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x19f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006784:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006788:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 800678c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006794:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006798:	63bb      	str	r3, [r7, #56]	@ 0x38
 800679a:	2300      	movs	r3, #0
 800679c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800679e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80067a2:	460b      	mov	r3, r1
 80067a4:	4313      	orrs	r3, r2
 80067a6:	d04e      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 80067a8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067b4:	d02e      	beq.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x1a80>
 80067b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067ba:	d827      	bhi.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80067bc:	2bc0      	cmp	r3, #192	@ 0xc0
 80067be:	d02b      	beq.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x1a84>
 80067c0:	2bc0      	cmp	r3, #192	@ 0xc0
 80067c2:	d823      	bhi.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80067c4:	2b80      	cmp	r3, #128	@ 0x80
 80067c6:	d017      	beq.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x1a64>
 80067c8:	2b80      	cmp	r3, #128	@ 0x80
 80067ca:	d81f      	bhi.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d002      	beq.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x1a42>
 80067d0:	2b40      	cmp	r3, #64	@ 0x40
 80067d2:	d007      	beq.n	80067e4 <HAL_RCCEx_PeriphCLKConfig+0x1a50>
 80067d4:	e01a      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x1a78>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067d6:	4b7e      	ldr	r3, [pc, #504]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80067d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067da:	4a7d      	ldr	r2, [pc, #500]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80067dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067e0:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80067e2:	e01a      	b.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80067e4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067e8:	3308      	adds	r3, #8
 80067ea:	4618      	mov	r0, r3
 80067ec:	f003 f9fa 	bl	8009be4 <RCCEx_PLL2_Config>
 80067f0:	4603      	mov	r3, r0
 80067f2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 80067f6:	e010      	b.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x1a86>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80067f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80067fc:	3330      	adds	r3, #48	@ 0x30
 80067fe:	4618      	mov	r0, r3
 8006800:	f003 fa88 	bl	8009d14 <RCCEx_PLL3_Config>
 8006804:	4603      	mov	r3, r0
 8006806:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800680a:	e006      	b.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006812:	e002      	b.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8006814:	bf00      	nop
 8006816:	e000      	b.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x1a86>
        break;
 8006818:	bf00      	nop
    }

    if (ret == HAL_OK)
 800681a:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800681e:	2b00      	cmp	r3, #0
 8006820:	d10d      	bne.n	800683e <HAL_RCCEx_PeriphCLKConfig+0x1aaa>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006822:	4b6b      	ldr	r3, [pc, #428]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006824:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006828:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800682c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006830:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006834:	4a66      	ldr	r2, [pc, #408]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 8006836:	430b      	orrs	r3, r1
 8006838:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800683c:	e003      	b.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x1ab2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800683e:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006842:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8006846:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800684a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800684e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006852:	633b      	str	r3, [r7, #48]	@ 0x30
 8006854:	2300      	movs	r3, #0
 8006856:	637b      	str	r3, [r7, #52]	@ 0x34
 8006858:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800685c:	460b      	mov	r3, r1
 800685e:	4313      	orrs	r3, r2
 8006860:	d055      	beq.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8006862:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006866:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800686a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800686e:	d031      	beq.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x1b40>
 8006870:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006874:	d82a      	bhi.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8006876:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800687a:	d02d      	beq.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x1b44>
 800687c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006880:	d824      	bhi.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 8006882:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006886:	d029      	beq.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0x1b48>
 8006888:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800688c:	d81e      	bhi.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800688e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006892:	d011      	beq.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1b24>
 8006894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006898:	d818      	bhi.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1b38>
 800689a:	2b00      	cmp	r3, #0
 800689c:	d020      	beq.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4c>
 800689e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80068a2:	d113      	bne.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x1b38>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80068a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068a8:	3308      	adds	r3, #8
 80068aa:	4618      	mov	r0, r3
 80068ac:	f003 f99a 	bl	8009be4 <RCCEx_PLL2_Config>
 80068b0:	4603      	mov	r3, r0
 80068b2:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80068b6:	e014      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80068b8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068bc:	3330      	adds	r3, #48	@ 0x30
 80068be:	4618      	mov	r0, r3
 80068c0:	f003 fa28 	bl	8009d14 <RCCEx_PLL3_Config>
 80068c4:	4603      	mov	r3, r0
 80068c6:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 80068ca:	e00a      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 80068d2:	e006      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80068d4:	bf00      	nop
 80068d6:	e004      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80068d8:	bf00      	nop
 80068da:	e002      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80068dc:	bf00      	nop
 80068de:	e000      	b.n	80068e2 <HAL_RCCEx_PeriphCLKConfig+0x1b4e>
        break;
 80068e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068e2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d10d      	bne.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x1b72>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 80068ea:	4b39      	ldr	r3, [pc, #228]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80068ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068f0:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 80068f4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80068f8:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80068fc:	4a34      	ldr	r2, [pc, #208]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80068fe:	430b      	orrs	r3, r1
 8006900:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006904:	e003      	b.n	800690e <HAL_RCCEx_PeriphCLKConfig+0x1b7a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006906:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 800690a:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 800690e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006916:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800691a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800691c:	2300      	movs	r3, #0
 800691e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006920:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006924:	460b      	mov	r3, r1
 8006926:	4313      	orrs	r3, r2
 8006928:	d058      	beq.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x1c48>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 800692a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 800692e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006932:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006936:	d031      	beq.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x1c08>
 8006938:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800693c:	d82a      	bhi.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800693e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006942:	d02d      	beq.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0c>
 8006944:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006948:	d824      	bhi.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 800694a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800694e:	d029      	beq.n	80069a4 <HAL_RCCEx_PeriphCLKConfig+0x1c10>
 8006950:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006954:	d81e      	bhi.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8006956:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800695a:	d011      	beq.n	8006980 <HAL_RCCEx_PeriphCLKConfig+0x1bec>
 800695c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006960:	d818      	bhi.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
 8006962:	2b00      	cmp	r3, #0
 8006964:	d020      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x1c14>
 8006966:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800696a:	d113      	bne.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x1c00>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800696c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006970:	3308      	adds	r3, #8
 8006972:	4618      	mov	r0, r3
 8006974:	f003 f936 	bl	8009be4 <RCCEx_PLL2_Config>
 8006978:	4603      	mov	r3, r0
 800697a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 800697e:	e014      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x1c16>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006980:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006984:	3330      	adds	r3, #48	@ 0x30
 8006986:	4618      	mov	r0, r3
 8006988:	f003 f9c4 	bl	8009d14 <RCCEx_PLL3_Config>
 800698c:	4603      	mov	r3, r0
 800698e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8006992:	e00a      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 800699a:	e006      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 800699c:	bf00      	nop
 800699e:	e004      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80069a0:	bf00      	nop
 80069a2:	e002      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80069a4:	bf00      	nop
 80069a6:	e000      	b.n	80069aa <HAL_RCCEx_PeriphCLKConfig+0x1c16>
        break;
 80069a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069aa:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d110      	bne.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 80069b2:	4b07      	ldr	r3, [pc, #28]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80069b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069b8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80069bc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80069c4:	4902      	ldr	r1, [pc, #8]	@ (80069d0 <HAL_RCCEx_PeriphCLKConfig+0x1c3c>)
 80069c6:	4313      	orrs	r3, r2
 80069c8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80069cc:	e006      	b.n	80069dc <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 80069ce:	bf00      	nop
 80069d0:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069d4:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80069d8:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80069dc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e4:	2100      	movs	r1, #0
 80069e6:	6239      	str	r1, [r7, #32]
 80069e8:	f003 0301 	and.w	r3, r3, #1
 80069ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80069ee:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80069f2:	460b      	mov	r3, r1
 80069f4:	4313      	orrs	r3, r2
 80069f6:	d055      	beq.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 80069f8:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80069fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006a00:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006a04:	d031      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x1cd6>
 8006a06:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8006a0a:	d82a      	bhi.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006a0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a10:	d02d      	beq.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x1cda>
 8006a12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a16:	d824      	bhi.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006a18:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006a1c:	d029      	beq.n	8006a72 <HAL_RCCEx_PeriphCLKConfig+0x1cde>
 8006a1e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8006a22:	d81e      	bhi.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a28:	d011      	beq.n	8006a4e <HAL_RCCEx_PeriphCLKConfig+0x1cba>
 8006a2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a2e:	d818      	bhi.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d020      	beq.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x1ce2>
 8006a34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a38:	d113      	bne.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x1cce>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006a3a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a3e:	3308      	adds	r3, #8
 8006a40:	4618      	mov	r0, r3
 8006a42:	f003 f8cf 	bl	8009be4 <RCCEx_PLL2_Config>
 8006a46:	4603      	mov	r3, r0
 8006a48:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006a4c:	e014      	b.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006a4e:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a52:	3330      	adds	r3, #48	@ 0x30
 8006a54:	4618      	mov	r0, r3
 8006a56:	f003 f95d 	bl	8009d14 <RCCEx_PLL3_Config>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006a60:	e00a      	b.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006a68:	e006      	b.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006a6a:	bf00      	nop
 8006a6c:	e004      	b.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006a6e:	bf00      	nop
 8006a70:	e002      	b.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006a72:	bf00      	nop
 8006a74:	e000      	b.n	8006a78 <HAL_RCCEx_PeriphCLKConfig+0x1ce4>
        break;
 8006a76:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a78:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d10d      	bne.n	8006a9c <HAL_RCCEx_PeriphCLKConfig+0x1d08>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8006a80:	4b88      	ldr	r3, [pc, #544]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006a82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006a86:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8006a8a:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006a8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006a92:	4984      	ldr	r1, [pc, #528]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006a94:	4313      	orrs	r3, r2
 8006a96:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006a9a:	e003      	b.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x1d10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a9c:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006aa0:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006aa4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aac:	2100      	movs	r1, #0
 8006aae:	61b9      	str	r1, [r7, #24]
 8006ab0:	f003 0302 	and.w	r3, r3, #2
 8006ab4:	61fb      	str	r3, [r7, #28]
 8006ab6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006aba:	460b      	mov	r3, r1
 8006abc:	4313      	orrs	r3, r2
 8006abe:	d03d      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8006ac0:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006ac4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006ac8:	2b03      	cmp	r3, #3
 8006aca:	d81c      	bhi.n	8006b06 <HAL_RCCEx_PeriphCLKConfig+0x1d72>
 8006acc:	a201      	add	r2, pc, #4	@ (adr r2, 8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x1d40>)
 8006ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ad2:	bf00      	nop
 8006ad4:	08006b0f 	.word	0x08006b0f
 8006ad8:	08006ae5 	.word	0x08006ae5
 8006adc:	08006af3 	.word	0x08006af3
 8006ae0:	08006b0f 	.word	0x08006b0f
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ae4:	4b6f      	ldr	r3, [pc, #444]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae8:	4a6e      	ldr	r2, [pc, #440]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006aea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006aee:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006af0:	e00e      	b.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006af2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006af6:	3308      	adds	r3, #8
 8006af8:	4618      	mov	r0, r3
 8006afa:	f003 f873 	bl	8009be4 <RCCEx_PLL2_Config>
 8006afe:	4603      	mov	r3, r0
 8006b00:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8006b04:	e004      	b.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006b0c:	e000      	b.n	8006b10 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        break;
 8006b0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b10:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d10d      	bne.n	8006b34 <HAL_RCCEx_PeriphCLKConfig+0x1da0>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006b18:	4b62      	ldr	r3, [pc, #392]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006b1a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006b1e:	f023 0203 	bic.w	r2, r3, #3
 8006b22:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b26:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8006b2a:	495e      	ldr	r1, [pc, #376]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006b32:	e003      	b.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x1da8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b34:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006b38:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006b3c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b44:	2100      	movs	r1, #0
 8006b46:	6139      	str	r1, [r7, #16]
 8006b48:	f003 0304 	and.w	r3, r3, #4
 8006b4c:	617b      	str	r3, [r7, #20]
 8006b4e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006b52:	460b      	mov	r3, r1
 8006b54:	4313      	orrs	r3, r2
 8006b56:	d03a      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8006b58:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b5c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006b60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b64:	d00e      	beq.n	8006b84 <HAL_RCCEx_PeriphCLKConfig+0x1df0>
 8006b66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b6a:	d815      	bhi.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d017      	beq.n	8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x1e0c>
 8006b70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b74:	d110      	bne.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x1e04>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b76:	4b4b      	ldr	r3, [pc, #300]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b7a:	4a4a      	ldr	r2, [pc, #296]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006b7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006b80:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006b82:	e00e      	b.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006b84:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006b88:	3308      	adds	r3, #8
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	f003 f82a 	bl	8009be4 <RCCEx_PLL2_Config>
 8006b90:	4603      	mov	r3, r0
 8006b92:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8006b96:	e004      	b.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>

      default:
        ret = HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006b9e:	e000      	b.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x1e0e>
        break;
 8006ba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ba2:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d10d      	bne.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x1e32>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8006baa:	4b3e      	ldr	r3, [pc, #248]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006bac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006bb0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006bb4:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bb8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006bbc:	4939      	ldr	r1, [pc, #228]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006bbe:	4313      	orrs	r3, r2
 8006bc0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8006bc4:	e003      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x1e3a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bc6:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006bca:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006bce:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	f003 0310 	and.w	r3, r3, #16
 8006bde:	60fb      	str	r3, [r7, #12]
 8006be0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8006be4:	460b      	mov	r3, r1
 8006be6:	4313      	orrs	r3, r2
 8006be8:	d038      	beq.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8006bea:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006bee:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006bf2:	2b30      	cmp	r3, #48	@ 0x30
 8006bf4:	d01b      	beq.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0x1e9a>
 8006bf6:	2b30      	cmp	r3, #48	@ 0x30
 8006bf8:	d815      	bhi.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
 8006bfa:	2b10      	cmp	r3, #16
 8006bfc:	d002      	beq.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x1e70>
 8006bfe:	2b20      	cmp	r3, #32
 8006c00:	d007      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x1e7e>
 8006c02:	e010      	b.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x1e92>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c04:	4b27      	ldr	r3, [pc, #156]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c08:	4a26      	ldr	r2, [pc, #152]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006c0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c0e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8006c10:	e00e      	b.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006c12:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c16:	3330      	adds	r3, #48	@ 0x30
 8006c18:	4618      	mov	r0, r3
 8006c1a:	f003 f87b 	bl	8009d14 <RCCEx_PLL3_Config>
 8006c1e:	4603      	mov	r3, r0
 8006c20:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8006c24:	e004      	b.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c26:	2301      	movs	r3, #1
 8006c28:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
        break;
 8006c2c:	e000      	b.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0x1e9c>
        break;
 8006c2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c30:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d10d      	bne.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x1ec0>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8006c38:	4b1a      	ldr	r3, [pc, #104]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006c3a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006c3e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006c42:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c46:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006c4a:	4916      	ldr	r1, [pc, #88]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006c52:	e003      	b.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x1ec8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c54:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8006c58:	f887 315a 	strb.w	r3, [r7, #346]	@ 0x15a
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006c5c:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c64:	2100      	movs	r1, #0
 8006c66:	6039      	str	r1, [r7, #0]
 8006c68:	f003 0308 	and.w	r3, r3, #8
 8006c6c:	607b      	str	r3, [r7, #4]
 8006c6e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006c72:	460b      	mov	r3, r1
 8006c74:	4313      	orrs	r3, r2
 8006c76:	d00c      	beq.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x1efe>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8006c78:	4b0a      	ldr	r3, [pc, #40]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006c7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c7e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006c82:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8006c86:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8006c8a:	4906      	ldr	r1, [pc, #24]	@ (8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f10>)
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 8006c92:	f897 315a 	ldrb.w	r3, [r7, #346]	@ 0x15a
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8006c9c:	46bd      	mov	sp, r7
 8006c9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ca2:	bf00      	nop
 8006ca4:	44020c00 	.word	0x44020c00

08006ca8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b08b      	sub	sp, #44	@ 0x2c
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8006cb0:	4bae      	ldr	r3, [pc, #696]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006cb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb8:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006cba:	4bac      	ldr	r3, [pc, #688]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cbe:	f003 0303 	and.w	r3, r3, #3
 8006cc2:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8006cc4:	4ba9      	ldr	r3, [pc, #676]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc8:	0a1b      	lsrs	r3, r3, #8
 8006cca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cce:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006cd0:	4ba6      	ldr	r3, [pc, #664]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006cd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cd4:	091b      	lsrs	r3, r3, #4
 8006cd6:	f003 0301 	and.w	r3, r3, #1
 8006cda:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006cdc:	4ba3      	ldr	r3, [pc, #652]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ce0:	08db      	lsrs	r3, r3, #3
 8006ce2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	fb02 f303 	mul.w	r3, r2, r3
 8006cec:	ee07 3a90 	vmov	s15, r3
 8006cf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cf4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8006cf8:	69bb      	ldr	r3, [r7, #24]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	f000 8126 	beq.w	8006f4c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	2b03      	cmp	r3, #3
 8006d04:	d053      	beq.n	8006dae <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	2b03      	cmp	r3, #3
 8006d0a:	d86f      	bhi.n	8006dec <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 8006d0c:	69fb      	ldr	r3, [r7, #28]
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d003      	beq.n	8006d1a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8006d12:	69fb      	ldr	r3, [r7, #28]
 8006d14:	2b02      	cmp	r3, #2
 8006d16:	d02b      	beq.n	8006d70 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8006d18:	e068      	b.n	8006dec <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006d1a:	4b94      	ldr	r3, [pc, #592]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	08db      	lsrs	r3, r3, #3
 8006d20:	f003 0303 	and.w	r3, r3, #3
 8006d24:	4a92      	ldr	r2, [pc, #584]	@ (8006f70 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006d26:	fa22 f303 	lsr.w	r3, r2, r3
 8006d2a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	ee07 3a90 	vmov	s15, r3
 8006d32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	ee07 3a90 	vmov	s15, r3
 8006d3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d40:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d44:	6a3b      	ldr	r3, [r7, #32]
 8006d46:	ee07 3a90 	vmov	s15, r3
 8006d4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d4e:	ed97 6a04 	vldr	s12, [r7, #16]
 8006d52:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8006f74 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006d56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d6a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006d6e:	e068      	b.n	8006e42 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006d70:	69bb      	ldr	r3, [r7, #24]
 8006d72:	ee07 3a90 	vmov	s15, r3
 8006d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d7a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8006f78 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8006d7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d82:	6a3b      	ldr	r3, [r7, #32]
 8006d84:	ee07 3a90 	vmov	s15, r3
 8006d88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d8c:	ed97 6a04 	vldr	s12, [r7, #16]
 8006d90:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006f74 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006d94:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d98:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d9c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006da0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006da4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006da8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006dac:	e049      	b.n	8006e42 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	ee07 3a90 	vmov	s15, r3
 8006db4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006db8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8006f7c <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8006dbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dc0:	6a3b      	ldr	r3, [r7, #32]
 8006dc2:	ee07 3a90 	vmov	s15, r3
 8006dc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dca:	ed97 6a04 	vldr	s12, [r7, #16]
 8006dce:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8006f74 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006dd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006de6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8006dea:	e02a      	b.n	8006e42 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006dec:	4b5f      	ldr	r3, [pc, #380]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	08db      	lsrs	r3, r3, #3
 8006df2:	f003 0303 	and.w	r3, r3, #3
 8006df6:	4a5e      	ldr	r2, [pc, #376]	@ (8006f70 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8006df8:	fa22 f303 	lsr.w	r3, r2, r3
 8006dfc:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	ee07 3a90 	vmov	s15, r3
 8006e04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e08:	69bb      	ldr	r3, [r7, #24]
 8006e0a:	ee07 3a90 	vmov	s15, r3
 8006e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e16:	6a3b      	ldr	r3, [r7, #32]
 8006e18:	ee07 3a90 	vmov	s15, r3
 8006e1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e20:	ed97 6a04 	vldr	s12, [r7, #16]
 8006e24:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8006f74 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8006e28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e3c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8006e40:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006e42:	4b4a      	ldr	r3, [pc, #296]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006e4e:	d121      	bne.n	8006e94 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006e50:	4b46      	ldr	r3, [pc, #280]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d017      	beq.n	8006e8c <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006e5c:	4b43      	ldr	r3, [pc, #268]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006e5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e60:	0a5b      	lsrs	r3, r3, #9
 8006e62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e66:	ee07 3a90 	vmov	s15, r3
 8006e6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8006e6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e72:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006e76:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006e7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e82:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	601a      	str	r2, [r3, #0]
 8006e8a:	e006      	b.n	8006e9a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2200      	movs	r2, #0
 8006e90:	601a      	str	r2, [r3, #0]
 8006e92:	e002      	b.n	8006e9a <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2200      	movs	r2, #0
 8006e98:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006e9a:	4b34      	ldr	r3, [pc, #208]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ea2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ea6:	d121      	bne.n	8006eec <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8006ea8:	4b30      	ldr	r3, [pc, #192]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d017      	beq.n	8006ee4 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006eb4:	4b2d      	ldr	r3, [pc, #180]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006eb8:	0c1b      	lsrs	r3, r3, #16
 8006eba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ebe:	ee07 3a90 	vmov	s15, r3
 8006ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 8006ec6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006eca:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006ece:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006ed2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ed6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006eda:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	605a      	str	r2, [r3, #4]
 8006ee2:	e006      	b.n	8006ef2 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	605a      	str	r2, [r3, #4]
 8006eea:	e002      	b.n	8006ef2 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006ef2:	4b1e      	ldr	r3, [pc, #120]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006efa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006efe:	d121      	bne.n	8006f44 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8006f00:	4b1a      	ldr	r3, [pc, #104]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d017      	beq.n	8006f3c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006f0c:	4b17      	ldr	r3, [pc, #92]	@ (8006f6c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8006f0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f10:	0e1b      	lsrs	r3, r3, #24
 8006f12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f16:	ee07 3a90 	vmov	s15, r3
 8006f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 8006f1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f22:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8006f26:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8006f2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f2e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f32:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006f3a:	e010      	b.n	8006f5e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	609a      	str	r2, [r3, #8]
}
 8006f42:	e00c      	b.n	8006f5e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	609a      	str	r2, [r3, #8]
}
 8006f4a:	e008      	b.n	8006f5e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	609a      	str	r2, [r3, #8]
}
 8006f5e:	bf00      	nop
 8006f60:	372c      	adds	r7, #44	@ 0x2c
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	44020c00 	.word	0x44020c00
 8006f70:	03d09000 	.word	0x03d09000
 8006f74:	46000000 	.word	0x46000000
 8006f78:	4a742400 	.word	0x4a742400
 8006f7c:	4bbebc20 	.word	0x4bbebc20

08006f80 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b08b      	sub	sp, #44	@ 0x2c
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006f88:	4bae      	ldr	r3, [pc, #696]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f90:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8006f92:	4bac      	ldr	r3, [pc, #688]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f96:	f003 0303 	and.w	r3, r3, #3
 8006f9a:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8006f9c:	4ba9      	ldr	r3, [pc, #676]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006f9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fa0:	0a1b      	lsrs	r3, r3, #8
 8006fa2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006fa6:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006fa8:	4ba6      	ldr	r3, [pc, #664]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fac:	091b      	lsrs	r3, r3, #4
 8006fae:	f003 0301 	and.w	r3, r3, #1
 8006fb2:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8006fb4:	4ba3      	ldr	r3, [pc, #652]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fb8:	08db      	lsrs	r3, r3, #3
 8006fba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006fbe:	697a      	ldr	r2, [r7, #20]
 8006fc0:	fb02 f303 	mul.w	r3, r2, r3
 8006fc4:	ee07 3a90 	vmov	s15, r3
 8006fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fcc:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	f000 8126 	beq.w	8007224 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	2b03      	cmp	r3, #3
 8006fdc:	d053      	beq.n	8007086 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 8006fde:	69fb      	ldr	r3, [r7, #28]
 8006fe0:	2b03      	cmp	r3, #3
 8006fe2:	d86f      	bhi.n	80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 8006fe4:	69fb      	ldr	r3, [r7, #28]
 8006fe6:	2b01      	cmp	r3, #1
 8006fe8:	d003      	beq.n	8006ff2 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	2b02      	cmp	r3, #2
 8006fee:	d02b      	beq.n	8007048 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006ff0:	e068      	b.n	80070c4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006ff2:	4b94      	ldr	r3, [pc, #592]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	08db      	lsrs	r3, r3, #3
 8006ff8:	f003 0303 	and.w	r3, r3, #3
 8006ffc:	4a92      	ldr	r2, [pc, #584]	@ (8007248 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8006ffe:	fa22 f303 	lsr.w	r3, r2, r3
 8007002:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	ee07 3a90 	vmov	s15, r3
 800700a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800700e:	69bb      	ldr	r3, [r7, #24]
 8007010:	ee07 3a90 	vmov	s15, r3
 8007014:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007018:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800701c:	6a3b      	ldr	r3, [r7, #32]
 800701e:	ee07 3a90 	vmov	s15, r3
 8007022:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007026:	ed97 6a04 	vldr	s12, [r7, #16]
 800702a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800724c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800702e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007032:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007036:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800703a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800703e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007042:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007046:	e068      	b.n	800711a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007048:	69bb      	ldr	r3, [r7, #24]
 800704a:	ee07 3a90 	vmov	s15, r3
 800704e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007052:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007250 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8007056:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800705a:	6a3b      	ldr	r3, [r7, #32]
 800705c:	ee07 3a90 	vmov	s15, r3
 8007060:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007064:	ed97 6a04 	vldr	s12, [r7, #16]
 8007068:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800724c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 800706c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007070:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007074:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007078:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800707c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007080:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8007084:	e049      	b.n	800711a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	ee07 3a90 	vmov	s15, r3
 800708c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007090:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8007254 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8007094:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007098:	6a3b      	ldr	r3, [r7, #32]
 800709a:	ee07 3a90 	vmov	s15, r3
 800709e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070a2:	ed97 6a04 	vldr	s12, [r7, #16]
 80070a6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800724c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80070aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070be:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80070c2:	e02a      	b.n	800711a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80070c4:	4b5f      	ldr	r3, [pc, #380]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	08db      	lsrs	r3, r3, #3
 80070ca:	f003 0303 	and.w	r3, r3, #3
 80070ce:	4a5e      	ldr	r2, [pc, #376]	@ (8007248 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80070d0:	fa22 f303 	lsr.w	r3, r2, r3
 80070d4:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	ee07 3a90 	vmov	s15, r3
 80070dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070e0:	69bb      	ldr	r3, [r7, #24]
 80070e2:	ee07 3a90 	vmov	s15, r3
 80070e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070ee:	6a3b      	ldr	r3, [r7, #32]
 80070f0:	ee07 3a90 	vmov	s15, r3
 80070f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070f8:	ed97 6a04 	vldr	s12, [r7, #16]
 80070fc:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800724c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8007100:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007104:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007108:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800710c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007110:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007114:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8007118:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800711a:	4b4a      	ldr	r3, [pc, #296]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007122:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007126:	d121      	bne.n	800716c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8007128:	4b46      	ldr	r3, [pc, #280]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800712a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d017      	beq.n	8007164 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007134:	4b43      	ldr	r3, [pc, #268]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007138:	0a5b      	lsrs	r3, r3, #9
 800713a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800713e:	ee07 3a90 	vmov	s15, r3
 8007142:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8007146:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800714a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800714e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007152:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007156:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800715a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	601a      	str	r2, [r3, #0]
 8007162:	e006      	b.n	8007172 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2200      	movs	r2, #0
 8007168:	601a      	str	r2, [r3, #0]
 800716a:	e002      	b.n	8007172 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2200      	movs	r2, #0
 8007170:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007172:	4b34      	ldr	r3, [pc, #208]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800717a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800717e:	d121      	bne.n	80071c4 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8007180:	4b30      	ldr	r3, [pc, #192]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8007182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007184:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007188:	2b00      	cmp	r3, #0
 800718a:	d017      	beq.n	80071bc <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800718c:	4b2d      	ldr	r3, [pc, #180]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800718e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007190:	0c1b      	lsrs	r3, r3, #16
 8007192:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007196:	ee07 3a90 	vmov	s15, r3
 800719a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 800719e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80071a2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80071a6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80071aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071b2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	605a      	str	r2, [r3, #4]
 80071ba:	e006      	b.n	80071ca <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	605a      	str	r2, [r3, #4]
 80071c2:	e002      	b.n	80071ca <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2200      	movs	r2, #0
 80071c8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80071ca:	4b1e      	ldr	r3, [pc, #120]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071d6:	d121      	bne.n	800721c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80071d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80071da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d017      	beq.n	8007214 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80071e4:	4b17      	ldr	r3, [pc, #92]	@ (8007244 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80071e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071e8:	0e1b      	lsrs	r3, r3, #24
 80071ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80071ee:	ee07 3a90 	vmov	s15, r3
 80071f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80071f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80071fa:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80071fe:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007202:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007206:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800720a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007212:	e010      	b.n	8007236 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2200      	movs	r2, #0
 8007218:	609a      	str	r2, [r3, #8]
}
 800721a:	e00c      	b.n	8007236 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	609a      	str	r2, [r3, #8]
}
 8007222:	e008      	b.n	8007236 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2200      	movs	r2, #0
 8007228:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2200      	movs	r2, #0
 8007234:	609a      	str	r2, [r3, #8]
}
 8007236:	bf00      	nop
 8007238:	372c      	adds	r7, #44	@ 0x2c
 800723a:	46bd      	mov	sp, r7
 800723c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007240:	4770      	bx	lr
 8007242:	bf00      	nop
 8007244:	44020c00 	.word	0x44020c00
 8007248:	03d09000 	.word	0x03d09000
 800724c:	46000000 	.word	0x46000000
 8007250:	4a742400 	.word	0x4a742400
 8007254:	4bbebc20 	.word	0x4bbebc20

08007258 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8007258:	b480      	push	{r7}
 800725a:	b08b      	sub	sp, #44	@ 0x2c
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8007260:	4bae      	ldr	r3, [pc, #696]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007264:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007268:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800726a:	4bac      	ldr	r3, [pc, #688]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800726c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800726e:	f003 0303 	and.w	r3, r3, #3
 8007272:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 8007274:	4ba9      	ldr	r3, [pc, #676]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007278:	0a1b      	lsrs	r3, r3, #8
 800727a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800727e:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8007280:	4ba6      	ldr	r3, [pc, #664]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007282:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007284:	091b      	lsrs	r3, r3, #4
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800728c:	4ba3      	ldr	r3, [pc, #652]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800728e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007290:	08db      	lsrs	r3, r3, #3
 8007292:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007296:	697a      	ldr	r2, [r7, #20]
 8007298:	fb02 f303 	mul.w	r3, r2, r3
 800729c:	ee07 3a90 	vmov	s15, r3
 80072a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072a4:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 80072a8:	69bb      	ldr	r3, [r7, #24]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	f000 8126 	beq.w	80074fc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	2b03      	cmp	r3, #3
 80072b4:	d053      	beq.n	800735e <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 80072b6:	69fb      	ldr	r3, [r7, #28]
 80072b8:	2b03      	cmp	r3, #3
 80072ba:	d86f      	bhi.n	800739c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 80072bc:	69fb      	ldr	r3, [r7, #28]
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d003      	beq.n	80072ca <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	d02b      	beq.n	8007320 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80072c8:	e068      	b.n	800739c <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80072ca:	4b94      	ldr	r3, [pc, #592]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	08db      	lsrs	r3, r3, #3
 80072d0:	f003 0303 	and.w	r3, r3, #3
 80072d4:	4a92      	ldr	r2, [pc, #584]	@ (8007520 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80072d6:	fa22 f303 	lsr.w	r3, r2, r3
 80072da:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	ee07 3a90 	vmov	s15, r3
 80072e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	ee07 3a90 	vmov	s15, r3
 80072ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072f4:	6a3b      	ldr	r3, [r7, #32]
 80072f6:	ee07 3a90 	vmov	s15, r3
 80072fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072fe:	ed97 6a04 	vldr	s12, [r7, #16]
 8007302:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8007524 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007306:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800730a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800730e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007312:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007316:	ee67 7a27 	vmul.f32	s15, s14, s15
 800731a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800731e:	e068      	b.n	80073f2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	ee07 3a90 	vmov	s15, r3
 8007326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800732a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8007528 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 800732e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007332:	6a3b      	ldr	r3, [r7, #32]
 8007334:	ee07 3a90 	vmov	s15, r3
 8007338:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800733c:	ed97 6a04 	vldr	s12, [r7, #16]
 8007340:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007524 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007344:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007348:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800734c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007350:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007354:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007358:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800735c:	e049      	b.n	80073f2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	ee07 3a90 	vmov	s15, r3
 8007364:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007368:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800752c <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 800736c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007370:	6a3b      	ldr	r3, [r7, #32]
 8007372:	ee07 3a90 	vmov	s15, r3
 8007376:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800737a:	ed97 6a04 	vldr	s12, [r7, #16]
 800737e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8007524 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 8007382:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007386:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800738a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800738e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007392:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007396:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800739a:	e02a      	b.n	80073f2 <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800739c:	4b5f      	ldr	r3, [pc, #380]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	08db      	lsrs	r3, r3, #3
 80073a2:	f003 0303 	and.w	r3, r3, #3
 80073a6:	4a5e      	ldr	r2, [pc, #376]	@ (8007520 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 80073a8:	fa22 f303 	lsr.w	r3, r2, r3
 80073ac:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	ee07 3a90 	vmov	s15, r3
 80073b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073b8:	69bb      	ldr	r3, [r7, #24]
 80073ba:	ee07 3a90 	vmov	s15, r3
 80073be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073c6:	6a3b      	ldr	r3, [r7, #32]
 80073c8:	ee07 3a90 	vmov	s15, r3
 80073cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073d0:	ed97 6a04 	vldr	s12, [r7, #16]
 80073d4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8007524 <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80073d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80073dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80073e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80073e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80073e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80073ec:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80073f0:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80073f2:	4b4a      	ldr	r3, [pc, #296]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073fe:	d121      	bne.n	8007444 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8007400:	4b46      	ldr	r3, [pc, #280]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007408:	2b00      	cmp	r3, #0
 800740a:	d017      	beq.n	800743c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800740c:	4b43      	ldr	r3, [pc, #268]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800740e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007410:	0a5b      	lsrs	r3, r3, #9
 8007412:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007416:	ee07 3a90 	vmov	s15, r3
 800741a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 800741e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007422:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8007426:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800742a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800742e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007432:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	601a      	str	r2, [r3, #0]
 800743a:	e006      	b.n	800744a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	601a      	str	r2, [r3, #0]
 8007442:	e002      	b.n	800744a <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800744a:	4b34      	ldr	r3, [pc, #208]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007452:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007456:	d121      	bne.n	800749c <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007458:	4b30      	ldr	r3, [pc, #192]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800745a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800745c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007460:	2b00      	cmp	r3, #0
 8007462:	d017      	beq.n	8007494 <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007464:	4b2d      	ldr	r3, [pc, #180]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8007466:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007468:	0c1b      	lsrs	r3, r3, #16
 800746a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800746e:	ee07 3a90 	vmov	s15, r3
 8007472:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 8007476:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800747a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800747e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8007482:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007486:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800748a:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	605a      	str	r2, [r3, #4]
 8007492:	e006      	b.n	80074a2 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	2200      	movs	r2, #0
 8007498:	605a      	str	r2, [r3, #4]
 800749a:	e002      	b.n	80074a2 <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80074a2:	4b1e      	ldr	r3, [pc, #120]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80074aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80074ae:	d121      	bne.n	80074f4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80074b0:	4b1a      	ldr	r3, [pc, #104]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80074b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d017      	beq.n	80074ec <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80074bc:	4b17      	ldr	r3, [pc, #92]	@ (800751c <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80074be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074c0:	0e1b      	lsrs	r3, r3, #24
 80074c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074c6:	ee07 3a90 	vmov	s15, r3
 80074ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 80074ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80074d2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80074d6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80074da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80074de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80074e2:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 80074ea:	e010      	b.n	800750e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2200      	movs	r2, #0
 80074f0:	609a      	str	r2, [r3, #8]
}
 80074f2:	e00c      	b.n	800750e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	609a      	str	r2, [r3, #8]
}
 80074fa:	e008      	b.n	800750e <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2200      	movs	r2, #0
 8007500:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	609a      	str	r2, [r3, #8]
}
 800750e:	bf00      	nop
 8007510:	372c      	adds	r7, #44	@ 0x2c
 8007512:	46bd      	mov	sp, r7
 8007514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007518:	4770      	bx	lr
 800751a:	bf00      	nop
 800751c:	44020c00 	.word	0x44020c00
 8007520:	03d09000 	.word	0x03d09000
 8007524:	46000000 	.word	0x46000000
 8007528:	4a742400 	.word	0x4a742400
 800752c:	4bbebc20 	.word	0x4bbebc20

08007530 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007530:	b590      	push	{r4, r7, lr}
 8007532:	b08f      	sub	sp, #60	@ 0x3c
 8007534:	af00      	add	r7, sp, #0
 8007536:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800753a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800753e:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 8007542:	4321      	orrs	r1, r4
 8007544:	d150      	bne.n	80075e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8007546:	4b26      	ldr	r3, [pc, #152]	@ (80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007548:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800754c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007550:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8007552:	4b23      	ldr	r3, [pc, #140]	@ (80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007554:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007558:	f003 0302 	and.w	r3, r3, #2
 800755c:	2b02      	cmp	r3, #2
 800755e:	d108      	bne.n	8007572 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8007560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007562:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007566:	d104      	bne.n	8007572 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8007568:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800756c:	637b      	str	r3, [r7, #52]	@ 0x34
 800756e:	f002 bb2a 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8007572:	4b1b      	ldr	r3, [pc, #108]	@ (80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007574:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007578:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800757c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007580:	d108      	bne.n	8007594 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8007582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007584:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007588:	d104      	bne.n	8007594 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 800758a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800758e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007590:	f002 bb19 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8007594:	4b12      	ldr	r3, [pc, #72]	@ (80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800759c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075a0:	d119      	bne.n	80075d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 80075a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80075a8:	d115      	bne.n	80075d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80075aa:	4b0d      	ldr	r3, [pc, #52]	@ (80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80075ac:	69db      	ldr	r3, [r3, #28]
 80075ae:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 80075b2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80075b6:	d30a      	bcc.n	80075ce <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 80075b8:	4b09      	ldr	r3, [pc, #36]	@ (80075e0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80075ba:	69db      	ldr	r3, [r3, #28]
 80075bc:	0a1b      	lsrs	r3, r3, #8
 80075be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80075c2:	4a08      	ldr	r2, [pc, #32]	@ (80075e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80075c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80075c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80075ca:	f002 bafc 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
      }
      else
      {
        frequency = 0U;
 80075ce:	2300      	movs	r3, #0
 80075d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 80075d2:	f002 baf8 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80075d6:	2300      	movs	r3, #0
 80075d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80075da:	f002 baf4 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80075de:	bf00      	nop
 80075e0:	44020c00 	.word	0x44020c00
 80075e4:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80075e8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075ec:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 80075f0:	ea50 0104 	orrs.w	r1, r0, r4
 80075f4:	f001 8275 	beq.w	8008ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x15b2>
 80075f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80075fc:	2801      	cmp	r0, #1
 80075fe:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 8007602:	f082 82dd 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007606:	e9d7 0100 	ldrd	r0, r1, [r7]
 800760a:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 800760e:	ea50 0104 	orrs.w	r1, r0, r4
 8007612:	f001 816c 	beq.w	80088ee <HAL_RCCEx_GetPeriphCLKFreq+0x13be>
 8007616:	e9d7 0100 	ldrd	r0, r1, [r7]
 800761a:	2801      	cmp	r0, #1
 800761c:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 8007620:	f082 82ce 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007624:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007628:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 800762c:	ea50 0104 	orrs.w	r1, r0, r4
 8007630:	f001 8602 	beq.w	8009238 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 8007634:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007638:	2801      	cmp	r0, #1
 800763a:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 800763e:	f082 82bf 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007642:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007646:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 800764a:	ea50 0104 	orrs.w	r1, r0, r4
 800764e:	f001 854c 	beq.w	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 8007652:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007656:	2801      	cmp	r0, #1
 8007658:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 800765c:	f082 82b0 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007660:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007664:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8007668:	ea50 0104 	orrs.w	r1, r0, r4
 800766c:	f001 849e 	beq.w	8008fac <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 8007670:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007674:	2801      	cmp	r0, #1
 8007676:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 800767a:	f082 82a1 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800767e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007682:	f1a1 0420 	sub.w	r4, r1, #32
 8007686:	ea50 0104 	orrs.w	r1, r0, r4
 800768a:	f001 83e8 	beq.w	8008e5e <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 800768e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007692:	2801      	cmp	r0, #1
 8007694:	f171 0120 	sbcs.w	r1, r1, #32
 8007698:	f082 8292 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800769c:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076a0:	f1a1 0410 	sub.w	r4, r1, #16
 80076a4:	ea50 0104 	orrs.w	r1, r0, r4
 80076a8:	f002 8256 	beq.w	8009b58 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80076ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076b0:	2801      	cmp	r0, #1
 80076b2:	f171 0110 	sbcs.w	r1, r1, #16
 80076b6:	f082 8283 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80076ba:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076be:	f1a1 0408 	sub.w	r4, r1, #8
 80076c2:	ea50 0104 	orrs.w	r1, r0, r4
 80076c6:	f002 81cc 	beq.w	8009a62 <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
 80076ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076ce:	2801      	cmp	r0, #1
 80076d0:	f171 0108 	sbcs.w	r1, r1, #8
 80076d4:	f082 8274 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80076d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076dc:	1f0c      	subs	r4, r1, #4
 80076de:	ea50 0104 	orrs.w	r1, r0, r4
 80076e2:	f001 8648 	beq.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x1e46>
 80076e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076ea:	2801      	cmp	r0, #1
 80076ec:	f171 0104 	sbcs.w	r1, r1, #4
 80076f0:	f082 8266 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80076f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076f8:	1e8c      	subs	r4, r1, #2
 80076fa:	ea50 0104 	orrs.w	r1, r0, r4
 80076fe:	f002 8143 	beq.w	8009988 <HAL_RCCEx_GetPeriphCLKFreq+0x2458>
 8007702:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007706:	2801      	cmp	r0, #1
 8007708:	f171 0102 	sbcs.w	r1, r1, #2
 800770c:	f082 8258 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007710:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007714:	1e4c      	subs	r4, r1, #1
 8007716:	ea50 0104 	orrs.w	r1, r0, r4
 800771a:	f002 80ce 	beq.w	80098ba <HAL_RCCEx_GetPeriphCLKFreq+0x238a>
 800771e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007722:	2801      	cmp	r0, #1
 8007724:	f171 0101 	sbcs.w	r1, r1, #1
 8007728:	f082 824a 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800772c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007730:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8007734:	4321      	orrs	r1, r4
 8007736:	f002 8059 	beq.w	80097ec <HAL_RCCEx_GetPeriphCLKFreq+0x22bc>
 800773a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800773e:	4cd9      	ldr	r4, [pc, #868]	@ (8007aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8007740:	42a0      	cmp	r0, r4
 8007742:	f171 0100 	sbcs.w	r1, r1, #0
 8007746:	f082 823b 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800774a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800774e:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8007752:	4321      	orrs	r1, r4
 8007754:	f001 87d9 	beq.w	800970a <HAL_RCCEx_GetPeriphCLKFreq+0x21da>
 8007758:	e9d7 0100 	ldrd	r0, r1, [r7]
 800775c:	4cd2      	ldr	r4, [pc, #840]	@ (8007aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 800775e:	42a0      	cmp	r0, r4
 8007760:	f171 0100 	sbcs.w	r1, r1, #0
 8007764:	f082 822c 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007768:	e9d7 0100 	ldrd	r0, r1, [r7]
 800776c:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8007770:	4321      	orrs	r1, r4
 8007772:	f001 8751 	beq.w	8009618 <HAL_RCCEx_GetPeriphCLKFreq+0x20e8>
 8007776:	e9d7 0100 	ldrd	r0, r1, [r7]
 800777a:	4ccc      	ldr	r4, [pc, #816]	@ (8007aac <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 800777c:	42a0      	cmp	r0, r4
 800777e:	f171 0100 	sbcs.w	r1, r1, #0
 8007782:	f082 821d 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007786:	e9d7 0100 	ldrd	r0, r1, [r7]
 800778a:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 800778e:	4321      	orrs	r1, r4
 8007790:	f001 869a 	beq.w	80094c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f98>
 8007794:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007798:	4cc5      	ldr	r4, [pc, #788]	@ (8007ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 800779a:	42a0      	cmp	r0, r4
 800779c:	f171 0100 	sbcs.w	r1, r1, #0
 80077a0:	f082 820e 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80077a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077a8:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 80077ac:	4321      	orrs	r1, r4
 80077ae:	f001 8612 	beq.w	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea6>
 80077b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077b6:	4cbf      	ldr	r4, [pc, #764]	@ (8007ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 80077b8:	42a0      	cmp	r0, r4
 80077ba:	f171 0100 	sbcs.w	r1, r1, #0
 80077be:	f082 81ff 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80077c2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077c6:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 80077ca:	4321      	orrs	r1, r4
 80077cc:	f002 817e 	beq.w	8009acc <HAL_RCCEx_GetPeriphCLKFreq+0x259c>
 80077d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077d4:	4cb8      	ldr	r4, [pc, #736]	@ (8007ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80077d6:	42a0      	cmp	r0, r4
 80077d8:	f171 0100 	sbcs.w	r1, r1, #0
 80077dc:	f082 81f0 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80077e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077e4:	f5a0 0400 	sub.w	r4, r0, #8388608	@ 0x800000
 80077e8:	4321      	orrs	r1, r4
 80077ea:	f000 829e 	beq.w	8007d2a <HAL_RCCEx_GetPeriphCLKFreq+0x7fa>
 80077ee:	e9d7 0100 	ldrd	r0, r1, [r7]
 80077f2:	4cb2      	ldr	r4, [pc, #712]	@ (8007abc <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80077f4:	42a0      	cmp	r0, r4
 80077f6:	f171 0100 	sbcs.w	r1, r1, #0
 80077fa:	f082 81e1 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80077fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007802:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8007806:	4321      	orrs	r1, r4
 8007808:	f000 826d 	beq.w	8007ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
 800780c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007810:	4cab      	ldr	r4, [pc, #684]	@ (8007ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007812:	42a0      	cmp	r0, r4
 8007814:	f171 0100 	sbcs.w	r1, r1, #0
 8007818:	f082 81d2 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800781c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007820:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8007824:	4321      	orrs	r1, r4
 8007826:	f001 800d 	beq.w	8008844 <HAL_RCCEx_GetPeriphCLKFreq+0x1314>
 800782a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800782e:	4ca5      	ldr	r4, [pc, #660]	@ (8007ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007830:	42a0      	cmp	r0, r4
 8007832:	f171 0100 	sbcs.w	r1, r1, #0
 8007836:	f082 81c3 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 800783a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800783e:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8007842:	4321      	orrs	r1, r4
 8007844:	f000 81d0 	beq.w	8007be8 <HAL_RCCEx_GetPeriphCLKFreq+0x6b8>
 8007848:	e9d7 0100 	ldrd	r0, r1, [r7]
 800784c:	4c9e      	ldr	r4, [pc, #632]	@ (8007ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>)
 800784e:	42a0      	cmp	r0, r4
 8007850:	f171 0100 	sbcs.w	r1, r1, #0
 8007854:	f082 81b4 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007858:	e9d7 0100 	ldrd	r0, r1, [r7]
 800785c:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8007860:	4321      	orrs	r1, r4
 8007862:	f000 8142 	beq.w	8007aea <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
 8007866:	e9d7 0100 	ldrd	r0, r1, [r7]
 800786a:	4c98      	ldr	r4, [pc, #608]	@ (8007acc <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 800786c:	42a0      	cmp	r0, r4
 800786e:	f171 0100 	sbcs.w	r1, r1, #0
 8007872:	f082 81a5 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007876:	e9d7 0100 	ldrd	r0, r1, [r7]
 800787a:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 800787e:	4321      	orrs	r1, r4
 8007880:	f001 824e 	beq.w	8008d20 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 8007884:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007888:	4c91      	ldr	r4, [pc, #580]	@ (8007ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 800788a:	42a0      	cmp	r0, r4
 800788c:	f171 0100 	sbcs.w	r1, r1, #0
 8007890:	f082 8196 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007894:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007898:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 800789c:	4321      	orrs	r1, r4
 800789e:	f001 8197 	beq.w	8008bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x16a0>
 80078a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80078a6:	4c8b      	ldr	r4, [pc, #556]	@ (8007ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 80078a8:	42a0      	cmp	r0, r4
 80078aa:	f171 0100 	sbcs.w	r1, r1, #0
 80078ae:	f082 8187 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80078b2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80078b6:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 80078ba:	4321      	orrs	r1, r4
 80078bc:	f001 8154 	beq.w	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x1638>
 80078c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80078c4:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 80078c8:	f171 0100 	sbcs.w	r1, r1, #0
 80078cc:	f082 8178 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80078d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80078d4:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 80078d8:	4321      	orrs	r1, r4
 80078da:	f001 80b7 	beq.w	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x151c>
 80078de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80078e2:	f248 0401 	movw	r4, #32769	@ 0x8001
 80078e6:	42a0      	cmp	r0, r4
 80078e8:	f171 0100 	sbcs.w	r1, r1, #0
 80078ec:	f082 8168 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80078f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80078f4:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 80078f8:	4321      	orrs	r1, r4
 80078fa:	f001 8064 	beq.w	80089c6 <HAL_RCCEx_GetPeriphCLKFreq+0x1496>
 80078fe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007902:	f244 0401 	movw	r4, #16385	@ 0x4001
 8007906:	42a0      	cmp	r0, r4
 8007908:	f171 0100 	sbcs.w	r1, r1, #0
 800790c:	f082 8158 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007910:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007914:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8007918:	4321      	orrs	r1, r4
 800791a:	f001 8011 	beq.w	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x1410>
 800791e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007922:	f242 0401 	movw	r4, #8193	@ 0x2001
 8007926:	42a0      	cmp	r0, r4
 8007928:	f171 0100 	sbcs.w	r1, r1, #0
 800792c:	f082 8148 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007930:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007934:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8007938:	4321      	orrs	r1, r4
 800793a:	f000 871e 	beq.w	800877a <HAL_RCCEx_GetPeriphCLKFreq+0x124a>
 800793e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007942:	f241 0401 	movw	r4, #4097	@ 0x1001
 8007946:	42a0      	cmp	r0, r4
 8007948:	f171 0100 	sbcs.w	r1, r1, #0
 800794c:	f082 8138 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007950:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007954:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8007958:	4321      	orrs	r1, r4
 800795a:	f000 86a8 	beq.w	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0x117e>
 800795e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007962:	f640 0401 	movw	r4, #2049	@ 0x801
 8007966:	42a0      	cmp	r0, r4
 8007968:	f171 0100 	sbcs.w	r1, r1, #0
 800796c:	f082 8128 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007970:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007974:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8007978:	4321      	orrs	r1, r4
 800797a:	f000 8632 	beq.w	80085e2 <HAL_RCCEx_GetPeriphCLKFreq+0x10b2>
 800797e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007982:	f240 4401 	movw	r4, #1025	@ 0x401
 8007986:	42a0      	cmp	r0, r4
 8007988:	f171 0100 	sbcs.w	r1, r1, #0
 800798c:	f082 8118 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007990:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007994:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8007998:	4321      	orrs	r1, r4
 800799a:	f000 85b0 	beq.w	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0xfce>
 800799e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80079a2:	f240 2401 	movw	r4, #513	@ 0x201
 80079a6:	42a0      	cmp	r0, r4
 80079a8:	f171 0100 	sbcs.w	r1, r1, #0
 80079ac:	f082 8108 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80079b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80079b4:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 80079b8:	4321      	orrs	r1, r4
 80079ba:	f000 8535 	beq.w	8008428 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 80079be:	e9d7 0100 	ldrd	r0, r1, [r7]
 80079c2:	f240 1401 	movw	r4, #257	@ 0x101
 80079c6:	42a0      	cmp	r0, r4
 80079c8:	f171 0100 	sbcs.w	r1, r1, #0
 80079cc:	f082 80f8 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80079d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80079d4:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 80079d8:	4321      	orrs	r1, r4
 80079da:	f000 84ba 	beq.w	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 80079de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80079e2:	2881      	cmp	r0, #129	@ 0x81
 80079e4:	f171 0100 	sbcs.w	r1, r1, #0
 80079e8:	f082 80ea 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 80079ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80079f0:	2821      	cmp	r0, #33	@ 0x21
 80079f2:	f171 0100 	sbcs.w	r1, r1, #0
 80079f6:	d26f      	bcs.n	8007ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 80079f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80079fc:	4301      	orrs	r1, r0
 80079fe:	f002 80df 	beq.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007a02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007a06:	1e42      	subs	r2, r0, #1
 8007a08:	f141 33ff 	adc.w	r3, r1, #4294967295
 8007a0c:	2a20      	cmp	r2, #32
 8007a0e:	f173 0100 	sbcs.w	r1, r3, #0
 8007a12:	f082 80d5 	bcs.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007a16:	2a1f      	cmp	r2, #31
 8007a18:	f202 80d2 	bhi.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
 8007a1c:	a101      	add	r1, pc, #4	@ (adr r1, 8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>)
 8007a1e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007a22:	bf00      	nop
 8007a24:	08007d85 	.word	0x08007d85
 8007a28:	08007e51 	.word	0x08007e51
 8007a2c:	08009bc1 	.word	0x08009bc1
 8007a30:	08007f11 	.word	0x08007f11
 8007a34:	08009bc1 	.word	0x08009bc1
 8007a38:	08009bc1 	.word	0x08009bc1
 8007a3c:	08009bc1 	.word	0x08009bc1
 8007a40:	08007fe1 	.word	0x08007fe1
 8007a44:	08009bc1 	.word	0x08009bc1
 8007a48:	08009bc1 	.word	0x08009bc1
 8007a4c:	08009bc1 	.word	0x08009bc1
 8007a50:	08009bc1 	.word	0x08009bc1
 8007a54:	08009bc1 	.word	0x08009bc1
 8007a58:	08009bc1 	.word	0x08009bc1
 8007a5c:	08009bc1 	.word	0x08009bc1
 8007a60:	080080c3 	.word	0x080080c3
 8007a64:	08009bc1 	.word	0x08009bc1
 8007a68:	08009bc1 	.word	0x08009bc1
 8007a6c:	08009bc1 	.word	0x08009bc1
 8007a70:	08009bc1 	.word	0x08009bc1
 8007a74:	08009bc1 	.word	0x08009bc1
 8007a78:	08009bc1 	.word	0x08009bc1
 8007a7c:	08009bc1 	.word	0x08009bc1
 8007a80:	08009bc1 	.word	0x08009bc1
 8007a84:	08009bc1 	.word	0x08009bc1
 8007a88:	08009bc1 	.word	0x08009bc1
 8007a8c:	08009bc1 	.word	0x08009bc1
 8007a90:	08009bc1 	.word	0x08009bc1
 8007a94:	08009bc1 	.word	0x08009bc1
 8007a98:	08009bc1 	.word	0x08009bc1
 8007a9c:	08009bc1 	.word	0x08009bc1
 8007aa0:	08008199 	.word	0x08008199
 8007aa4:	80000001 	.word	0x80000001
 8007aa8:	40000001 	.word	0x40000001
 8007aac:	20000001 	.word	0x20000001
 8007ab0:	10000001 	.word	0x10000001
 8007ab4:	08000001 	.word	0x08000001
 8007ab8:	04000001 	.word	0x04000001
 8007abc:	00800001 	.word	0x00800001
 8007ac0:	00400001 	.word	0x00400001
 8007ac4:	00200001 	.word	0x00200001
 8007ac8:	00100001 	.word	0x00100001
 8007acc:	00080001 	.word	0x00080001
 8007ad0:	00040001 	.word	0x00040001
 8007ad4:	00020001 	.word	0x00020001
 8007ad8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007adc:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8007ae0:	430b      	orrs	r3, r1
 8007ae2:	f000 83c4 	beq.w	800826e <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
 8007ae6:	f002 b86b 	b.w	8009bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x2690>
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007aea:	4ba1      	ldr	r3, [pc, #644]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007aec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007af0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8007af4:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007af8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007afc:	d036      	beq.n	8007b6c <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8007afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b00:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007b04:	d86b      	bhi.n	8007bde <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007b06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b08:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007b0c:	d02b      	beq.n	8007b66 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8007b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b10:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007b14:	d863      	bhi.n	8007bde <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b18:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b1c:	d01b      	beq.n	8007b56 <HAL_RCCEx_GetPeriphCLKFreq+0x626>
 8007b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b24:	d85b      	bhi.n	8007bde <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
 8007b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d004      	beq.n	8007b36 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
 8007b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b32:	d008      	beq.n	8007b46 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
 8007b34:	e053      	b.n	8007bde <HAL_RCCEx_GetPeriphCLKFreq+0x6ae>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b36:	f107 0320 	add.w	r3, r7, #32
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7ff f8b4 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b42:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b44:	e04e      	b.n	8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b46:	f107 0314 	add.w	r3, r7, #20
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7ff fa18 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b54:	e046      	b.n	8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b56:	f107 0308 	add.w	r3, r7, #8
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f7ff fb7c 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b64:	e03e      	b.n	8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007b66:	4b83      	ldr	r3, [pc, #524]	@ (8007d74 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007b68:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007b6a:	e03b      	b.n	8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007b6c:	4b80      	ldr	r3, [pc, #512]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007b6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007b72:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007b76:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007b78:	4b7d      	ldr	r3, [pc, #500]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 0302 	and.w	r3, r3, #2
 8007b80:	2b02      	cmp	r3, #2
 8007b82:	d10c      	bne.n	8007b9e <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
 8007b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d109      	bne.n	8007b9e <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007b8a:	4b79      	ldr	r3, [pc, #484]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	08db      	lsrs	r3, r3, #3
 8007b90:	f003 0303 	and.w	r3, r3, #3
 8007b94:	4a78      	ldr	r2, [pc, #480]	@ (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8007b96:	fa22 f303 	lsr.w	r3, r2, r3
 8007b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b9c:	e01e      	b.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007b9e:	4b74      	ldr	r3, [pc, #464]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ba6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007baa:	d106      	bne.n	8007bba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8007bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007bb2:	d102      	bne.n	8007bba <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007bb4:	4b71      	ldr	r3, [pc, #452]	@ (8007d7c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8007bb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bb8:	e010      	b.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007bba:	4b6d      	ldr	r3, [pc, #436]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bc2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007bc6:	d106      	bne.n	8007bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
 8007bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007bce:	d102      	bne.n	8007bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x6a6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007bd0:	4b6b      	ldr	r3, [pc, #428]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007bd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bd4:	e002      	b.n	8007bdc <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007bda:	e003      	b.n	8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
 8007bdc:	e002      	b.n	8007be4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          }
          default :
          {
            frequency = 0U;
 8007bde:	2300      	movs	r3, #0
 8007be0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007be2:	bf00      	nop
          }
        }
        break;
 8007be4:	f001 bfef 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007be8:	4b61      	ldr	r3, [pc, #388]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007bea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007bee:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8007bf2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8007bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bf6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007bfa:	d036      	beq.n	8007c6a <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
 8007bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007c02:	d86b      	bhi.n	8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c06:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007c0a:	d02b      	beq.n	8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x734>
 8007c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8007c12:	d863      	bhi.n	8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c1a:	d01b      	beq.n	8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8007c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007c22:	d85b      	bhi.n	8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 8007c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d004      	beq.n	8007c34 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8007c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c2c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007c30:	d008      	beq.n	8007c44 <HAL_RCCEx_GetPeriphCLKFreq+0x714>
 8007c32:	e053      	b.n	8007cdc <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c34:	f107 0320 	add.w	r3, r7, #32
 8007c38:	4618      	mov	r0, r3
 8007c3a:	f7ff f835 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8007c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c40:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007c42:	e04e      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c44:	f107 0314 	add.w	r3, r7, #20
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f7ff f999 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007c52:	e046      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c54:	f107 0308 	add.w	r3, r7, #8
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f7ff fafd 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007c62:	e03e      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8007c64:	4b43      	ldr	r3, [pc, #268]	@ (8007d74 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8007c66:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007c68:	e03b      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8007c6a:	4b41      	ldr	r3, [pc, #260]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007c6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007c70:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8007c74:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8007c76:	4b3e      	ldr	r3, [pc, #248]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f003 0302 	and.w	r3, r3, #2
 8007c7e:	2b02      	cmp	r3, #2
 8007c80:	d10c      	bne.n	8007c9c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
 8007c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d109      	bne.n	8007c9c <HAL_RCCEx_GetPeriphCLKFreq+0x76c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007c88:	4b39      	ldr	r3, [pc, #228]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	08db      	lsrs	r3, r3, #3
 8007c8e:	f003 0303 	and.w	r3, r3, #3
 8007c92:	4a39      	ldr	r2, [pc, #228]	@ (8007d78 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 8007c94:	fa22 f303 	lsr.w	r3, r2, r3
 8007c98:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c9a:	e01e      	b.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8007c9c:	4b34      	ldr	r3, [pc, #208]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ca4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ca8:	d106      	bne.n	8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8007caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cb0:	d102      	bne.n	8007cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8007cb2:	4b32      	ldr	r3, [pc, #200]	@ (8007d7c <HAL_RCCEx_GetPeriphCLKFreq+0x84c>)
 8007cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cb6:	e010      	b.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8007cb8:	4b2d      	ldr	r3, [pc, #180]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007cc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007cc4:	d106      	bne.n	8007cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
 8007cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cc8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ccc:	d102      	bne.n	8007cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8007cce:	4b2c      	ldr	r3, [pc, #176]	@ (8007d80 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8007cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cd2:	e002      	b.n	8007cda <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8007cd8:	e003      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
 8007cda:	e002      	b.n	8007ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          }
          default :
          {
            frequency = 0U;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8007ce0:	bf00      	nop
          }
        }
        break;
 8007ce2:	f001 bf70 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 8007ce6:	4b22      	ldr	r3, [pc, #136]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007ce8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cf0:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 8007cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d108      	bne.n	8007d0a <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007cf8:	f107 0320 	add.w	r3, r7, #32
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f7fe ffd3 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d04:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d06:	f001 bf5e 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 8007d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d0c:	2b40      	cmp	r3, #64	@ 0x40
 8007d0e:	d108      	bne.n	8007d22 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d10:	f107 0314 	add.w	r3, r7, #20
 8007d14:	4618      	mov	r0, r3
 8007d16:	f7ff f933 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d1e:	f001 bf52 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007d22:	2300      	movs	r3, #0
 8007d24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d26:	f001 bf4e 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SDMMC1 */

#if defined(SDMMC2)
      case RCC_PERIPHCLK_SDMMC2:
        srcclk = __HAL_RCC_GET_SDMMC2_SOURCE();
 8007d2a:	4b11      	ldr	r3, [pc, #68]	@ (8007d70 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8007d2c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007d30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d34:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC2CLKSOURCE_PLL1Q)
 8007d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d108      	bne.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007d3c:	f107 0320 	add.w	r3, r7, #32
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7fe ffb1 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d48:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007d4a:	f001 bf3c 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_SDMMC2CLKSOURCE_PLL2R)
 8007d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d50:	2b80      	cmp	r3, #128	@ 0x80
 8007d52:	d108      	bne.n	8007d66 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d54:	f107 0314 	add.w	r3, r7, #20
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f7ff f911 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8007d5e:	69fb      	ldr	r3, [r7, #28]
 8007d60:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d62:	f001 bf30 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8007d66:	2300      	movs	r3, #0
 8007d68:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007d6a:	f001 bf2c 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007d6e:	bf00      	nop
 8007d70:	44020c00 	.word	0x44020c00
 8007d74:	00bb8000 	.word	0x00bb8000
 8007d78:	03d09000 	.word	0x03d09000
 8007d7c:	003d0900 	.word	0x003d0900
 8007d80:	017d7840 	.word	0x017d7840
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007d84:	4b9d      	ldr	r3, [pc, #628]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007d86:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007d8a:	f003 0307 	and.w	r3, r3, #7
 8007d8e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d104      	bne.n	8007da0 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8007d96:	f7fc ffd1 	bl	8004d3c <HAL_RCC_GetPCLK2Freq>
 8007d9a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8007d9c:	f001 bf13 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8007da0:	4b96      	ldr	r3, [pc, #600]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007da8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007dac:	d10a      	bne.n	8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 8007dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d107      	bne.n	8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007db4:	f107 0314 	add.w	r3, r7, #20
 8007db8:	4618      	mov	r0, r3
 8007dba:	f7ff f8e1 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007dbe:	69bb      	ldr	r3, [r7, #24]
 8007dc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dc2:	e043      	b.n	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 8007dc4:	4b8d      	ldr	r3, [pc, #564]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007dcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007dd0:	d10a      	bne.n	8007de8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
 8007dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd4:	2b02      	cmp	r3, #2
 8007dd6:	d107      	bne.n	8007de8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007dd8:	f107 0308 	add.w	r3, r7, #8
 8007ddc:	4618      	mov	r0, r3
 8007dde:	f7ff fa3b 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007de6:	e031      	b.n	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007de8:	4b84      	ldr	r3, [pc, #528]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 0302 	and.w	r3, r3, #2
 8007df0:	2b02      	cmp	r3, #2
 8007df2:	d10c      	bne.n	8007e0e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8007df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007df6:	2b03      	cmp	r3, #3
 8007df8:	d109      	bne.n	8007e0e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007dfa:	4b80      	ldr	r3, [pc, #512]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	08db      	lsrs	r3, r3, #3
 8007e00:	f003 0303 	and.w	r3, r3, #3
 8007e04:	4a7e      	ldr	r2, [pc, #504]	@ (8008000 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007e06:	fa22 f303 	lsr.w	r3, r2, r3
 8007e0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e0c:	e01e      	b.n	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8007e0e:	4b7b      	ldr	r3, [pc, #492]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e1a:	d105      	bne.n	8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 8007e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1e:	2b04      	cmp	r3, #4
 8007e20:	d102      	bne.n	8007e28 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          frequency = CSI_VALUE;
 8007e22:	4b78      	ldr	r3, [pc, #480]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007e24:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e26:	e011      	b.n	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007e28:	4b74      	ldr	r3, [pc, #464]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007e2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e2e:	f003 0302 	and.w	r3, r3, #2
 8007e32:	2b02      	cmp	r3, #2
 8007e34:	d106      	bne.n	8007e44 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
 8007e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e38:	2b05      	cmp	r3, #5
 8007e3a:	d103      	bne.n	8007e44 <HAL_RCCEx_GetPeriphCLKFreq+0x914>
          frequency = LSE_VALUE;
 8007e3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e40:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e42:	e003      	b.n	8007e4c <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
          frequency = 0U;
 8007e44:	2300      	movs	r3, #0
 8007e46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007e48:	f001 bebd 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007e4c:	f001 bebb 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007e50:	4b6a      	ldr	r3, [pc, #424]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007e52:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007e56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007e5a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d104      	bne.n	8007e6c <HAL_RCCEx_GetPeriphCLKFreq+0x93c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007e62:	f7fc ff55 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8007e66:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8007e68:	f001 bead 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8007e6c:	4b63      	ldr	r3, [pc, #396]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007e74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007e78:	d10a      	bne.n	8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8007e7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e7c:	2b08      	cmp	r3, #8
 8007e7e:	d107      	bne.n	8007e90 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e80:	f107 0314 	add.w	r3, r7, #20
 8007e84:	4618      	mov	r0, r3
 8007e86:	f7ff f87b 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e8e:	e03d      	b.n	8007f0c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 8007e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e92:	2b10      	cmp	r3, #16
 8007e94:	d108      	bne.n	8007ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e96:	f107 0308 	add.w	r3, r7, #8
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f7ff f9dc 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ea4:	f001 be8f 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007ea8:	4b54      	ldr	r3, [pc, #336]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	f003 0302 	and.w	r3, r3, #2
 8007eb0:	2b02      	cmp	r3, #2
 8007eb2:	d10c      	bne.n	8007ece <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 8007eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb6:	2b18      	cmp	r3, #24
 8007eb8:	d109      	bne.n	8007ece <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007eba:	4b50      	ldr	r3, [pc, #320]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	08db      	lsrs	r3, r3, #3
 8007ec0:	f003 0303 	and.w	r3, r3, #3
 8007ec4:	4a4e      	ldr	r2, [pc, #312]	@ (8008000 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007ec6:	fa22 f303 	lsr.w	r3, r2, r3
 8007eca:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ecc:	e01e      	b.n	8007f0c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 8007ece:	4b4b      	ldr	r3, [pc, #300]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007ed6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007eda:	d105      	bne.n	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8007edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ede:	2b20      	cmp	r3, #32
 8007ee0:	d102      	bne.n	8007ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          frequency = CSI_VALUE;
 8007ee2:	4b48      	ldr	r3, [pc, #288]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007ee4:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ee6:	e011      	b.n	8007f0c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007ee8:	4b44      	ldr	r3, [pc, #272]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007eea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007eee:	f003 0302 	and.w	r3, r3, #2
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	d106      	bne.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
 8007ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef8:	2b28      	cmp	r3, #40	@ 0x28
 8007efa:	d103      	bne.n	8007f04 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>
          frequency = LSE_VALUE;
 8007efc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f00:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f02:	e003      	b.n	8007f0c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          frequency = 0U;
 8007f04:	2300      	movs	r3, #0
 8007f06:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007f08:	f001 be5d 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007f0c:	f001 be5b 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007f10:	4b3a      	ldr	r3, [pc, #232]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007f12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007f16:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8007f1a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d104      	bne.n	8007f2c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007f22:	f7fc fef5 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8007f26:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 8007f28:	f001 be4d 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 8007f2c:	4b33      	ldr	r3, [pc, #204]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007f34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f38:	d10a      	bne.n	8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3c:	2b40      	cmp	r3, #64	@ 0x40
 8007f3e:	d107      	bne.n	8007f50 <HAL_RCCEx_GetPeriphCLKFreq+0xa20>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f40:	f107 0314 	add.w	r3, r7, #20
 8007f44:	4618      	mov	r0, r3
 8007f46:	f7ff f81b 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f4e:	e045      	b.n	8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 8007f50:	4b2a      	ldr	r3, [pc, #168]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007f5c:	d10a      	bne.n	8007f74 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
 8007f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f60:	2b80      	cmp	r3, #128	@ 0x80
 8007f62:	d107      	bne.n	8007f74 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f64:	f107 0308 	add.w	r3, r7, #8
 8007f68:	4618      	mov	r0, r3
 8007f6a:	f7ff f975 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f72:	e033      	b.n	8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007f74:	4b21      	ldr	r3, [pc, #132]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f003 0302 	and.w	r3, r3, #2
 8007f7c:	2b02      	cmp	r3, #2
 8007f7e:	d10c      	bne.n	8007f9a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
 8007f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f82:	2bc0      	cmp	r3, #192	@ 0xc0
 8007f84:	d109      	bne.n	8007f9a <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8007f86:	4b1d      	ldr	r3, [pc, #116]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	08db      	lsrs	r3, r3, #3
 8007f8c:	f003 0303 	and.w	r3, r3, #3
 8007f90:	4a1b      	ldr	r2, [pc, #108]	@ (8008000 <HAL_RCCEx_GetPeriphCLKFreq+0xad0>)
 8007f92:	fa22 f303 	lsr.w	r3, r2, r3
 8007f96:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f98:	e020      	b.n	8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 8007f9a:	4b18      	ldr	r3, [pc, #96]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007fa6:	d106      	bne.n	8007fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
 8007fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007faa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fae:	d102      	bne.n	8007fb6 <HAL_RCCEx_GetPeriphCLKFreq+0xa86>
          frequency = CSI_VALUE;
 8007fb0:	4b14      	ldr	r3, [pc, #80]	@ (8008004 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 8007fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fb4:	e012      	b.n	8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007fb6:	4b11      	ldr	r3, [pc, #68]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007fb8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fbc:	f003 0302 	and.w	r3, r3, #2
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	d107      	bne.n	8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
 8007fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fc6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8007fca:	d103      	bne.n	8007fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          frequency = LSE_VALUE;
 8007fcc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fd2:	e003      	b.n	8007fdc <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          frequency = 0U;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007fd8:	f001 bdf5 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007fdc:	f001 bdf3 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007fe0:	4b06      	ldr	r3, [pc, #24]	@ (8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0xacc>)
 8007fe2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007fe6:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8007fea:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d10a      	bne.n	8008008 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8007ff2:	f7fc fe8d 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8007ff6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 8007ff8:	f001 bde5 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8007ffc:	44020c00 	.word	0x44020c00
 8008000:	03d09000 	.word	0x03d09000
 8008004:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 8008008:	4ba0      	ldr	r3, [pc, #640]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008010:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008014:	d10b      	bne.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
 8008016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800801c:	d107      	bne.n	800802e <HAL_RCCEx_GetPeriphCLKFreq+0xafe>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800801e:	f107 0314 	add.w	r3, r7, #20
 8008022:	4618      	mov	r0, r3
 8008024:	f7fe ffac 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	637b      	str	r3, [r7, #52]	@ 0x34
 800802c:	e047      	b.n	80080be <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800802e:	4b97      	ldr	r3, [pc, #604]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008036:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800803a:	d10b      	bne.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
 800803c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800803e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008042:	d107      	bne.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0xb24>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008044:	f107 0308 	add.w	r3, r7, #8
 8008048:	4618      	mov	r0, r3
 800804a:	f7ff f905 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	637b      	str	r3, [r7, #52]	@ 0x34
 8008052:	e034      	b.n	80080be <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8008054:	4b8d      	ldr	r3, [pc, #564]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f003 0302 	and.w	r3, r3, #2
 800805c:	2b02      	cmp	r3, #2
 800805e:	d10d      	bne.n	800807c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8008060:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008062:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008066:	d109      	bne.n	800807c <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008068:	4b88      	ldr	r3, [pc, #544]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	08db      	lsrs	r3, r3, #3
 800806e:	f003 0303 	and.w	r3, r3, #3
 8008072:	4a87      	ldr	r2, [pc, #540]	@ (8008290 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008074:	fa22 f303 	lsr.w	r3, r2, r3
 8008078:	637b      	str	r3, [r7, #52]	@ 0x34
 800807a:	e020      	b.n	80080be <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800807c:	4b83      	ldr	r3, [pc, #524]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008084:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008088:	d106      	bne.n	8008098 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 800808a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008090:	d102      	bne.n	8008098 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
          frequency = CSI_VALUE;
 8008092:	4b80      	ldr	r3, [pc, #512]	@ (8008294 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008094:	637b      	str	r3, [r7, #52]	@ 0x34
 8008096:	e012      	b.n	80080be <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8008098:	4b7c      	ldr	r3, [pc, #496]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800809a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800809e:	f003 0302 	and.w	r3, r3, #2
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d107      	bne.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 80080a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80080ac:	d103      	bne.n	80080b6 <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
          frequency = LSE_VALUE;
 80080ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80080b4:	e003      	b.n	80080be <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
          frequency = 0U;
 80080b6:	2300      	movs	r3, #0
 80080b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80080ba:	f001 bd84 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80080be:	f001 bd82 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80080c2:	4b72      	ldr	r3, [pc, #456]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80080c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80080c8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80080cc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80080ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d104      	bne.n	80080de <HAL_RCCEx_GetPeriphCLKFreq+0xbae>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80080d4:	f7fc fe1c 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 80080d8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 80080da:	f001 bd74 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 80080de:	4b6b      	ldr	r3, [pc, #428]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80080ea:	d10b      	bne.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
 80080ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080f2:	d107      	bne.n	8008104 <HAL_RCCEx_GetPeriphCLKFreq+0xbd4>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80080f4:	f107 0314 	add.w	r3, r7, #20
 80080f8:	4618      	mov	r0, r3
 80080fa:	f7fe ff41 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80080fe:	69bb      	ldr	r3, [r7, #24]
 8008100:	637b      	str	r3, [r7, #52]	@ 0x34
 8008102:	e047      	b.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 8008104:	4b61      	ldr	r3, [pc, #388]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800810c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008110:	d10b      	bne.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
 8008112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008114:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008118:	d107      	bne.n	800812a <HAL_RCCEx_GetPeriphCLKFreq+0xbfa>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800811a:	f107 0308 	add.w	r3, r7, #8
 800811e:	4618      	mov	r0, r3
 8008120:	f7ff f89a 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	637b      	str	r3, [r7, #52]	@ 0x34
 8008128:	e034      	b.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800812a:	4b58      	ldr	r3, [pc, #352]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f003 0302 	and.w	r3, r3, #2
 8008132:	2b02      	cmp	r3, #2
 8008134:	d10d      	bne.n	8008152 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8008136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008138:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800813c:	d109      	bne.n	8008152 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800813e:	4b53      	ldr	r3, [pc, #332]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	08db      	lsrs	r3, r3, #3
 8008144:	f003 0303 	and.w	r3, r3, #3
 8008148:	4a51      	ldr	r2, [pc, #324]	@ (8008290 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800814a:	fa22 f303 	lsr.w	r3, r2, r3
 800814e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008150:	e020      	b.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 8008152:	4b4e      	ldr	r3, [pc, #312]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800815a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800815e:	d106      	bne.n	800816e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 8008160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008162:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008166:	d102      	bne.n	800816e <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
          frequency = CSI_VALUE;
 8008168:	4b4a      	ldr	r3, [pc, #296]	@ (8008294 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800816a:	637b      	str	r3, [r7, #52]	@ 0x34
 800816c:	e012      	b.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800816e:	4b47      	ldr	r3, [pc, #284]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008170:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008174:	f003 0302 	and.w	r3, r3, #2
 8008178:	2b02      	cmp	r3, #2
 800817a:	d107      	bne.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
 800817c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008182:	d103      	bne.n	800818c <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>
          frequency = LSE_VALUE;
 8008184:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008188:	637b      	str	r3, [r7, #52]	@ 0x34
 800818a:	e003      	b.n	8008194 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
          frequency = 0U;
 800818c:	2300      	movs	r3, #0
 800818e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008190:	f001 bd19 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008194:	f001 bd17 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 8008198:	4b3c      	ldr	r3, [pc, #240]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800819a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800819e:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80081a2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 80081a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d104      	bne.n	80081b4 <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80081aa:	f7fc fdb1 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 80081ae:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 80081b0:	f001 bd09 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 80081b4:	4b35      	ldr	r3, [pc, #212]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081c0:	d10b      	bne.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
 80081c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081c8:	d107      	bne.n	80081da <HAL_RCCEx_GetPeriphCLKFreq+0xcaa>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081ca:	f107 0314 	add.w	r3, r7, #20
 80081ce:	4618      	mov	r0, r3
 80081d0:	f7fe fed6 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80081d8:	e047      	b.n	800826a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 80081da:	4b2c      	ldr	r3, [pc, #176]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081e6:	d10b      	bne.n	8008200 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
 80081e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081ee:	d107      	bne.n	8008200 <HAL_RCCEx_GetPeriphCLKFreq+0xcd0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081f0:	f107 0308 	add.w	r3, r7, #8
 80081f4:	4618      	mov	r0, r3
 80081f6:	f7ff f82f 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80081fe:	e034      	b.n	800826a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 8008200:	4b22      	ldr	r3, [pc, #136]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f003 0302 	and.w	r3, r3, #2
 8008208:	2b02      	cmp	r3, #2
 800820a:	d10d      	bne.n	8008228 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
 800820c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800820e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008212:	d109      	bne.n	8008228 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008214:	4b1d      	ldr	r3, [pc, #116]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	08db      	lsrs	r3, r3, #3
 800821a:	f003 0303 	and.w	r3, r3, #3
 800821e:	4a1c      	ldr	r2, [pc, #112]	@ (8008290 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8008220:	fa22 f303 	lsr.w	r3, r2, r3
 8008224:	637b      	str	r3, [r7, #52]	@ 0x34
 8008226:	e020      	b.n	800826a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 8008228:	4b18      	ldr	r3, [pc, #96]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008230:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008234:	d106      	bne.n	8008244 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8008236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008238:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800823c:	d102      	bne.n	8008244 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
          frequency = CSI_VALUE;
 800823e:	4b15      	ldr	r3, [pc, #84]	@ (8008294 <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8008240:	637b      	str	r3, [r7, #52]	@ 0x34
 8008242:	e012      	b.n	800826a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 8008244:	4b11      	ldr	r3, [pc, #68]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008246:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800824a:	f003 0302 	and.w	r3, r3, #2
 800824e:	2b02      	cmp	r3, #2
 8008250:	d107      	bne.n	8008262 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8008252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008254:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008258:	d103      	bne.n	8008262 <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = LSE_VALUE;
 800825a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800825e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008260:	e003      	b.n	800826a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
          frequency = 0U;
 8008262:	2300      	movs	r3, #0
 8008264:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008266:	f001 bcae 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800826a:	f001 bcac 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800826e:	4b07      	ldr	r3, [pc, #28]	@ (800828c <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8008270:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008274:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 8008278:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800827a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827c:	2b00      	cmp	r3, #0
 800827e:	d10b      	bne.n	8008298 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008280:	f7fc fd46 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8008284:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 8008286:	f001 bc9e 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800828a:	bf00      	nop
 800828c:	44020c00 	.word	0x44020c00
 8008290:	03d09000 	.word	0x03d09000
 8008294:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 8008298:	4ba0      	ldr	r3, [pc, #640]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80082a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80082a4:	d10b      	bne.n	80082be <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80082a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80082ac:	d107      	bne.n	80082be <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80082ae:	f107 0314 	add.w	r3, r7, #20
 80082b2:	4618      	mov	r0, r3
 80082b4:	f7fe fe64 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80082b8:	69bb      	ldr	r3, [r7, #24]
 80082ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80082bc:	e047      	b.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 80082be:	4b97      	ldr	r3, [pc, #604]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80082c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80082ca:	d10b      	bne.n	80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 80082cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80082d2:	d107      	bne.n	80082e4 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80082d4:	f107 0308 	add.w	r3, r7, #8
 80082d8:	4618      	mov	r0, r3
 80082da:	f7fe ffbd 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80082e2:	e034      	b.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 80082e4:	4b8d      	ldr	r3, [pc, #564]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f003 0302 	and.w	r3, r3, #2
 80082ec:	2b02      	cmp	r3, #2
 80082ee:	d10d      	bne.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
 80082f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082f2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80082f6:	d109      	bne.n	800830c <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80082f8:	4b88      	ldr	r3, [pc, #544]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	08db      	lsrs	r3, r3, #3
 80082fe:	f003 0303 	and.w	r3, r3, #3
 8008302:	4a87      	ldr	r2, [pc, #540]	@ (8008520 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 8008304:	fa22 f303 	lsr.w	r3, r2, r3
 8008308:	637b      	str	r3, [r7, #52]	@ 0x34
 800830a:	e020      	b.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800830c:	4b83      	ldr	r3, [pc, #524]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008314:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008318:	d106      	bne.n	8008328 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
 800831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008320:	d102      	bne.n	8008328 <HAL_RCCEx_GetPeriphCLKFreq+0xdf8>
          frequency = CSI_VALUE;
 8008322:	4b80      	ldr	r3, [pc, #512]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8008324:	637b      	str	r3, [r7, #52]	@ 0x34
 8008326:	e012      	b.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 8008328:	4b7c      	ldr	r3, [pc, #496]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800832a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800832e:	f003 0302 	and.w	r3, r3, #2
 8008332:	2b02      	cmp	r3, #2
 8008334:	d107      	bne.n	8008346 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 8008336:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008338:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800833c:	d103      	bne.n	8008346 <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
          frequency = LSE_VALUE;
 800833e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008342:	637b      	str	r3, [r7, #52]	@ 0x34
 8008344:	e003      	b.n	800834e <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = 0U;
 8008346:	2300      	movs	r3, #0
 8008348:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800834a:	f001 bc3c 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800834e:	f001 bc3a 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 8008352:	4b72      	ldr	r3, [pc, #456]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008354:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008358:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800835c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800835e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008360:	2b00      	cmp	r3, #0
 8008362:	d104      	bne.n	800836e <HAL_RCCEx_GetPeriphCLKFreq+0xe3e>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008364:	f7fc fcd4 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8008368:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800836a:	f001 bc2c 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800836e:	4b6b      	ldr	r3, [pc, #428]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008376:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800837a:	d10b      	bne.n	8008394 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 800837c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800837e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008382:	d107      	bne.n	8008394 <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008384:	f107 0314 	add.w	r3, r7, #20
 8008388:	4618      	mov	r0, r3
 800838a:	f7fe fdf9 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800838e:	69bb      	ldr	r3, [r7, #24]
 8008390:	637b      	str	r3, [r7, #52]	@ 0x34
 8008392:	e047      	b.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 8008394:	4b61      	ldr	r3, [pc, #388]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800839c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083a0:	d10b      	bne.n	80083ba <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
 80083a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80083a8:	d107      	bne.n	80083ba <HAL_RCCEx_GetPeriphCLKFreq+0xe8a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083aa:	f107 0308 	add.w	r3, r7, #8
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7fe ff52 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80083b8:	e034      	b.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 80083ba:	4b58      	ldr	r3, [pc, #352]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 0302 	and.w	r3, r3, #2
 80083c2:	2b02      	cmp	r3, #2
 80083c4:	d10d      	bne.n	80083e2 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
 80083c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80083cc:	d109      	bne.n	80083e2 <HAL_RCCEx_GetPeriphCLKFreq+0xeb2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80083ce:	4b53      	ldr	r3, [pc, #332]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	08db      	lsrs	r3, r3, #3
 80083d4:	f003 0303 	and.w	r3, r3, #3
 80083d8:	4a51      	ldr	r2, [pc, #324]	@ (8008520 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80083da:	fa22 f303 	lsr.w	r3, r2, r3
 80083de:	637b      	str	r3, [r7, #52]	@ 0x34
 80083e0:	e020      	b.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 80083e2:	4b4e      	ldr	r3, [pc, #312]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083ee:	d106      	bne.n	80083fe <HAL_RCCEx_GetPeriphCLKFreq+0xece>
 80083f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80083f6:	d102      	bne.n	80083fe <HAL_RCCEx_GetPeriphCLKFreq+0xece>
          frequency = CSI_VALUE;
 80083f8:	4b4a      	ldr	r3, [pc, #296]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80083fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80083fc:	e012      	b.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 80083fe:	4b47      	ldr	r3, [pc, #284]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008400:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008404:	f003 0302 	and.w	r3, r3, #2
 8008408:	2b02      	cmp	r3, #2
 800840a:	d107      	bne.n	800841c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
 800840c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8008412:	d103      	bne.n	800841c <HAL_RCCEx_GetPeriphCLKFreq+0xeec>
          frequency = LSE_VALUE;
 8008414:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008418:	637b      	str	r3, [r7, #52]	@ 0x34
 800841a:	e003      	b.n	8008424 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
          frequency = 0U;
 800841c:	2300      	movs	r3, #0
 800841e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008420:	f001 bbd1 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008424:	f001 bbcf 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 8008428:	4b3c      	ldr	r3, [pc, #240]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800842a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800842e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008432:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 8008434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008436:	2b00      	cmp	r3, #0
 8008438:	d104      	bne.n	8008444 <HAL_RCCEx_GetPeriphCLKFreq+0xf14>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800843a:	f7fc fc69 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 800843e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 8008440:	f001 bbc1 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 8008444:	4b35      	ldr	r3, [pc, #212]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800844c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008450:	d10b      	bne.n	800846a <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
 8008452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008454:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008458:	d107      	bne.n	800846a <HAL_RCCEx_GetPeriphCLKFreq+0xf3a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800845a:	f107 0314 	add.w	r3, r7, #20
 800845e:	4618      	mov	r0, r3
 8008460:	f7fe fd8e 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008464:	69bb      	ldr	r3, [r7, #24]
 8008466:	637b      	str	r3, [r7, #52]	@ 0x34
 8008468:	e047      	b.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800846a:	4b2c      	ldr	r3, [pc, #176]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008472:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008476:	d10b      	bne.n	8008490 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
 8008478:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800847a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800847e:	d107      	bne.n	8008490 <HAL_RCCEx_GetPeriphCLKFreq+0xf60>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008480:	f107 0308 	add.w	r3, r7, #8
 8008484:	4618      	mov	r0, r3
 8008486:	f7fe fee7 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	637b      	str	r3, [r7, #52]	@ 0x34
 800848e:	e034      	b.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 8008490:	4b22      	ldr	r3, [pc, #136]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f003 0302 	and.w	r3, r3, #2
 8008498:	2b02      	cmp	r3, #2
 800849a:	d10d      	bne.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
 800849c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800849e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80084a2:	d109      	bne.n	80084b8 <HAL_RCCEx_GetPeriphCLKFreq+0xf88>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80084a4:	4b1d      	ldr	r3, [pc, #116]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	08db      	lsrs	r3, r3, #3
 80084aa:	f003 0303 	and.w	r3, r3, #3
 80084ae:	4a1c      	ldr	r2, [pc, #112]	@ (8008520 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>)
 80084b0:	fa22 f303 	lsr.w	r3, r2, r3
 80084b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80084b6:	e020      	b.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 80084b8:	4b18      	ldr	r3, [pc, #96]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80084c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084c4:	d106      	bne.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
 80084c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80084cc:	d102      	bne.n	80084d4 <HAL_RCCEx_GetPeriphCLKFreq+0xfa4>
          frequency = CSI_VALUE;
 80084ce:	4b15      	ldr	r3, [pc, #84]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 80084d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80084d2:	e012      	b.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 80084d4:	4b11      	ldr	r3, [pc, #68]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80084d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80084da:	f003 0302 	and.w	r3, r3, #2
 80084de:	2b02      	cmp	r3, #2
 80084e0:	d107      	bne.n	80084f2 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
 80084e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e4:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80084e8:	d103      	bne.n	80084f2 <HAL_RCCEx_GetPeriphCLKFreq+0xfc2>
          frequency = LSE_VALUE;
 80084ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80084f0:	e003      	b.n	80084fa <HAL_RCCEx_GetPeriphCLKFreq+0xfca>
          frequency = 0U;
 80084f2:	2300      	movs	r3, #0
 80084f4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80084f6:	f001 bb66 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80084fa:	f001 bb64 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 80084fe:	4b07      	ldr	r3, [pc, #28]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8008500:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008504:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8008508:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800850a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10b      	bne.n	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0xff8>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008510:	f7fc fbfe 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8008514:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 8008516:	f001 bb56 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800851a:	bf00      	nop
 800851c:	44020c00 	.word	0x44020c00
 8008520:	03d09000 	.word	0x03d09000
 8008524:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 8008528:	4ba1      	ldr	r3, [pc, #644]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008530:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008534:	d10b      	bne.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
 8008536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008538:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800853c:	d107      	bne.n	800854e <HAL_RCCEx_GetPeriphCLKFreq+0x101e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800853e:	f107 0314 	add.w	r3, r7, #20
 8008542:	4618      	mov	r0, r3
 8008544:	f7fe fd1c 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008548:	69bb      	ldr	r3, [r7, #24]
 800854a:	637b      	str	r3, [r7, #52]	@ 0x34
 800854c:	e047      	b.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800854e:	4b98      	ldr	r3, [pc, #608]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008556:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800855a:	d10b      	bne.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
 800855c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800855e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008562:	d107      	bne.n	8008574 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008564:	f107 0308 	add.w	r3, r7, #8
 8008568:	4618      	mov	r0, r3
 800856a:	f7fe fe75 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	637b      	str	r3, [r7, #52]	@ 0x34
 8008572:	e034      	b.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 8008574:	4b8e      	ldr	r3, [pc, #568]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f003 0302 	and.w	r3, r3, #2
 800857c:	2b02      	cmp	r3, #2
 800857e:	d10d      	bne.n	800859c <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
 8008580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008582:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8008586:	d109      	bne.n	800859c <HAL_RCCEx_GetPeriphCLKFreq+0x106c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008588:	4b89      	ldr	r3, [pc, #548]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	08db      	lsrs	r3, r3, #3
 800858e:	f003 0303 	and.w	r3, r3, #3
 8008592:	4a88      	ldr	r2, [pc, #544]	@ (80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008594:	fa22 f303 	lsr.w	r3, r2, r3
 8008598:	637b      	str	r3, [r7, #52]	@ 0x34
 800859a:	e020      	b.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800859c:	4b84      	ldr	r3, [pc, #528]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80085a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80085a8:	d106      	bne.n	80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
 80085aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085b0:	d102      	bne.n	80085b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1088>
          frequency = CSI_VALUE;
 80085b2:	4b81      	ldr	r3, [pc, #516]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 80085b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80085b6:	e012      	b.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 80085b8:	4b7d      	ldr	r3, [pc, #500]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80085ba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80085be:	f003 0302 	and.w	r3, r3, #2
 80085c2:	2b02      	cmp	r3, #2
 80085c4:	d107      	bne.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 80085cc:	d103      	bne.n	80085d6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
          frequency = LSE_VALUE;
 80085ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80085d4:	e003      	b.n	80085de <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          frequency = 0U;
 80085d6:	2300      	movs	r3, #0
 80085d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085da:	f001 baf4 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80085de:	f001 baf2 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 80085e2:	4b73      	ldr	r3, [pc, #460]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80085e4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80085e8:	f003 0307 	and.w	r3, r3, #7
 80085ec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 80085ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d104      	bne.n	80085fe <HAL_RCCEx_GetPeriphCLKFreq+0x10ce>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80085f4:	f7fc fb8c 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 80085f8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 80085fa:	f001 bae4 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 80085fe:	4b6c      	ldr	r3, [pc, #432]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008606:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800860a:	d10a      	bne.n	8008622 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
 800860c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800860e:	2b01      	cmp	r3, #1
 8008610:	d107      	bne.n	8008622 <HAL_RCCEx_GetPeriphCLKFreq+0x10f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008612:	f107 0314 	add.w	r3, r7, #20
 8008616:	4618      	mov	r0, r3
 8008618:	f7fe fcb2 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800861c:	69bb      	ldr	r3, [r7, #24]
 800861e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008620:	e043      	b.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 8008622:	4b63      	ldr	r3, [pc, #396]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800862a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800862e:	d10a      	bne.n	8008646 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8008630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008632:	2b02      	cmp	r3, #2
 8008634:	d107      	bne.n	8008646 <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008636:	f107 0308 	add.w	r3, r7, #8
 800863a:	4618      	mov	r0, r3
 800863c:	f7fe fe0c 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	637b      	str	r3, [r7, #52]	@ 0x34
 8008644:	e031      	b.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 8008646:	4b5a      	ldr	r3, [pc, #360]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f003 0302 	and.w	r3, r3, #2
 800864e:	2b02      	cmp	r3, #2
 8008650:	d10c      	bne.n	800866c <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
 8008652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008654:	2b03      	cmp	r3, #3
 8008656:	d109      	bne.n	800866c <HAL_RCCEx_GetPeriphCLKFreq+0x113c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008658:	4b55      	ldr	r3, [pc, #340]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	08db      	lsrs	r3, r3, #3
 800865e:	f003 0303 	and.w	r3, r3, #3
 8008662:	4a54      	ldr	r2, [pc, #336]	@ (80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008664:	fa22 f303 	lsr.w	r3, r2, r3
 8008668:	637b      	str	r3, [r7, #52]	@ 0x34
 800866a:	e01e      	b.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 800866c:	4b50      	ldr	r3, [pc, #320]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008678:	d105      	bne.n	8008686 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 800867a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867c:	2b04      	cmp	r3, #4
 800867e:	d102      	bne.n	8008686 <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          frequency = CSI_VALUE;
 8008680:	4b4d      	ldr	r3, [pc, #308]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 8008682:	637b      	str	r3, [r7, #52]	@ 0x34
 8008684:	e011      	b.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 8008686:	4b4a      	ldr	r3, [pc, #296]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008688:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800868c:	f003 0302 	and.w	r3, r3, #2
 8008690:	2b02      	cmp	r3, #2
 8008692:	d106      	bne.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
 8008694:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008696:	2b05      	cmp	r3, #5
 8008698:	d103      	bne.n	80086a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1172>
          frequency = LSE_VALUE;
 800869a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800869e:	637b      	str	r3, [r7, #52]	@ 0x34
 80086a0:	e003      	b.n	80086aa <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          frequency = 0U;
 80086a2:	2300      	movs	r3, #0
 80086a4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80086a6:	f001 ba8e 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80086aa:	f001 ba8c 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 80086ae:	4b40      	ldr	r3, [pc, #256]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80086b0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80086b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80086b8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 80086ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d104      	bne.n	80086ca <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80086c0:	f7fc fb26 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 80086c4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 80086c6:	f001 ba7e 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 80086ca:	4b39      	ldr	r3, [pc, #228]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086d6:	d10a      	bne.n	80086ee <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
 80086d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086da:	2b10      	cmp	r3, #16
 80086dc:	d107      	bne.n	80086ee <HAL_RCCEx_GetPeriphCLKFreq+0x11be>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086de:	f107 0314 	add.w	r3, r7, #20
 80086e2:	4618      	mov	r0, r3
 80086e4:	f7fe fc4c 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80086e8:	69bb      	ldr	r3, [r7, #24]
 80086ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ec:	e043      	b.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 80086ee:	4b30      	ldr	r3, [pc, #192]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80086f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086fa:	d10a      	bne.n	8008712 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 80086fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fe:	2b20      	cmp	r3, #32
 8008700:	d107      	bne.n	8008712 <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008702:	f107 0308 	add.w	r3, r7, #8
 8008706:	4618      	mov	r0, r3
 8008708:	f7fe fda6 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008710:	e031      	b.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 8008712:	4b27      	ldr	r3, [pc, #156]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	f003 0302 	and.w	r3, r3, #2
 800871a:	2b02      	cmp	r3, #2
 800871c:	d10c      	bne.n	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
 800871e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008720:	2b30      	cmp	r3, #48	@ 0x30
 8008722:	d109      	bne.n	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x1208>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008724:	4b22      	ldr	r3, [pc, #136]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	08db      	lsrs	r3, r3, #3
 800872a:	f003 0303 	and.w	r3, r3, #3
 800872e:	4a21      	ldr	r2, [pc, #132]	@ (80087b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1284>)
 8008730:	fa22 f303 	lsr.w	r3, r2, r3
 8008734:	637b      	str	r3, [r7, #52]	@ 0x34
 8008736:	e01e      	b.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 8008738:	4b1d      	ldr	r3, [pc, #116]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008740:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008744:	d105      	bne.n	8008752 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
 8008746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008748:	2b40      	cmp	r3, #64	@ 0x40
 800874a:	d102      	bne.n	8008752 <HAL_RCCEx_GetPeriphCLKFreq+0x1222>
          frequency = CSI_VALUE;
 800874c:	4b1a      	ldr	r3, [pc, #104]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1288>)
 800874e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008750:	e011      	b.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 8008752:	4b17      	ldr	r3, [pc, #92]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 8008754:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008758:	f003 0302 	and.w	r3, r3, #2
 800875c:	2b02      	cmp	r3, #2
 800875e:	d106      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
 8008760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008762:	2b50      	cmp	r3, #80	@ 0x50
 8008764:	d103      	bne.n	800876e <HAL_RCCEx_GetPeriphCLKFreq+0x123e>
          frequency = LSE_VALUE;
 8008766:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800876a:	637b      	str	r3, [r7, #52]	@ 0x34
 800876c:	e003      	b.n	8008776 <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
          frequency = 0U;
 800876e:	2300      	movs	r3, #0
 8008770:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008772:	f001 ba28 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008776:	f001 ba26 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800877a:	4b0d      	ldr	r3, [pc, #52]	@ (80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800877c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008780:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008784:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8008786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008788:	2b00      	cmp	r3, #0
 800878a:	d104      	bne.n	8008796 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800878c:	f7fc faec 	bl	8004d68 <HAL_RCC_GetPCLK3Freq>
 8008790:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008792:	f001 ba18 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8008796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008798:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800879c:	d10e      	bne.n	80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x128c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800879e:	f107 0314 	add.w	r3, r7, #20
 80087a2:	4618      	mov	r0, r3
 80087a4:	f7fe fbec 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80087a8:	69bb      	ldr	r3, [r7, #24]
 80087aa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087ac:	f001 ba0b 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80087b0:	44020c00 	.word	0x44020c00
 80087b4:	03d09000 	.word	0x03d09000
 80087b8:	003d0900 	.word	0x003d0900
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 80087bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087be:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80087c2:	d108      	bne.n	80087d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a6>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80087c4:	f107 0308 	add.w	r3, r7, #8
 80087c8:	4618      	mov	r0, r3
 80087ca:	f7fe fd45 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80087d2:	f001 b9f8 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80087d6:	4ba4      	ldr	r3, [pc, #656]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f003 0302 	and.w	r3, r3, #2
 80087de:	2b02      	cmp	r3, #2
 80087e0:	d10d      	bne.n	80087fe <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
 80087e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80087e8:	d109      	bne.n	80087fe <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80087ea:	4b9f      	ldr	r3, [pc, #636]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	08db      	lsrs	r3, r3, #3
 80087f0:	f003 0303 	and.w	r3, r3, #3
 80087f4:	4a9d      	ldr	r2, [pc, #628]	@ (8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80087f6:	fa22 f303 	lsr.w	r3, r2, r3
 80087fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80087fc:	e020      	b.n	8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 80087fe:	4b9a      	ldr	r3, [pc, #616]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008806:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800880a:	d106      	bne.n	800881a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
 800880c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008812:	d102      	bne.n	800881a <HAL_RCCEx_GetPeriphCLKFreq+0x12ea>
          frequency = CSI_VALUE;
 8008814:	4b96      	ldr	r3, [pc, #600]	@ (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008816:	637b      	str	r3, [r7, #52]	@ 0x34
 8008818:	e012      	b.n	8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800881a:	4b93      	ldr	r3, [pc, #588]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800881c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008820:	f003 0302 	and.w	r3, r3, #2
 8008824:	2b02      	cmp	r3, #2
 8008826:	d107      	bne.n	8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
 8008828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800882a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800882e:	d103      	bne.n	8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x1308>
          frequency = LSE_VALUE;
 8008830:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008834:	637b      	str	r3, [r7, #52]	@ 0x34
 8008836:	e003      	b.n	8008840 <HAL_RCCEx_GetPeriphCLKFreq+0x1310>
          frequency = 0U;
 8008838:	2300      	movs	r3, #0
 800883a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800883c:	f001 b9c3 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008840:	f001 b9c1 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8008844:	4b88      	ldr	r3, [pc, #544]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008846:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800884a:	f003 0307 	and.w	r3, r3, #7
 800884e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8008850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008852:	2b00      	cmp	r3, #0
 8008854:	d104      	bne.n	8008860 <HAL_RCCEx_GetPeriphCLKFreq+0x1330>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 8008856:	f7fc fa3f 	bl	8004cd8 <HAL_RCC_GetHCLKFreq>
 800885a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800885c:	f001 b9b3 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8008860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008862:	2b01      	cmp	r3, #1
 8008864:	d104      	bne.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x1340>
          frequency = HAL_RCC_GetSysClockFreq();
 8008866:	f7fc f90b 	bl	8004a80 <HAL_RCC_GetSysClockFreq>
 800886a:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800886c:	f001 b9ab 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8008870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008872:	2b02      	cmp	r3, #2
 8008874:	d108      	bne.n	8008888 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008876:	f107 0314 	add.w	r3, r7, #20
 800887a:	4618      	mov	r0, r3
 800887c:	f7fe fb80 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008884:	f001 b99f 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8008888:	4b77      	ldr	r3, [pc, #476]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008890:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008894:	d105      	bne.n	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
 8008896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008898:	2b03      	cmp	r3, #3
 800889a:	d102      	bne.n	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1372>
          frequency = HSE_VALUE;
 800889c:	4b75      	ldr	r3, [pc, #468]	@ (8008a74 <HAL_RCCEx_GetPeriphCLKFreq+0x1544>)
 800889e:	637b      	str	r3, [r7, #52]	@ 0x34
 80088a0:	e023      	b.n	80088ea <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80088a2:	4b71      	ldr	r3, [pc, #452]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f003 0302 	and.w	r3, r3, #2
 80088aa:	2b02      	cmp	r3, #2
 80088ac:	d10c      	bne.n	80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
 80088ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b0:	2b04      	cmp	r3, #4
 80088b2:	d109      	bne.n	80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1398>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80088b4:	4b6c      	ldr	r3, [pc, #432]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	08db      	lsrs	r3, r3, #3
 80088ba:	f003 0303 	and.w	r3, r3, #3
 80088be:	4a6b      	ldr	r2, [pc, #428]	@ (8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 80088c0:	fa22 f303 	lsr.w	r3, r2, r3
 80088c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80088c6:	e010      	b.n	80088ea <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 80088c8:	4b67      	ldr	r3, [pc, #412]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80088d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80088d4:	d105      	bne.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
 80088d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d8:	2b05      	cmp	r3, #5
 80088da:	d102      	bne.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x13b2>
          frequency = CSI_VALUE;
 80088dc:	4b64      	ldr	r3, [pc, #400]	@ (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80088de:	637b      	str	r3, [r7, #52]	@ 0x34
 80088e0:	e003      	b.n	80088ea <HAL_RCCEx_GetPeriphCLKFreq+0x13ba>
          frequency = 0U;
 80088e2:	2300      	movs	r3, #0
 80088e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80088e6:	f001 b96e 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80088ea:	f001 b96c 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 80088ee:	4b5e      	ldr	r3, [pc, #376]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80088f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80088f4:	f003 0308 	and.w	r3, r3, #8
 80088f8:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80088fa:	4b5b      	ldr	r3, [pc, #364]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80088fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008900:	f003 0302 	and.w	r3, r3, #2
 8008904:	2b02      	cmp	r3, #2
 8008906:	d106      	bne.n	8008916 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
 8008908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890a:	2b00      	cmp	r3, #0
 800890c:	d103      	bne.n	8008916 <HAL_RCCEx_GetPeriphCLKFreq+0x13e6>
        {
          frequency = LSE_VALUE;
 800890e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008912:	637b      	str	r3, [r7, #52]	@ 0x34
 8008914:	e012      	b.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 8008916:	4b54      	ldr	r3, [pc, #336]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008918:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800891c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008920:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008924:	d106      	bne.n	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
 8008926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008928:	2b08      	cmp	r3, #8
 800892a:	d103      	bne.n	8008934 <HAL_RCCEx_GetPeriphCLKFreq+0x1404>
        {
          frequency = LSI_VALUE;
 800892c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008930:	637b      	str	r3, [r7, #52]	@ 0x34
 8008932:	e003      	b.n	800893c <HAL_RCCEx_GetPeriphCLKFreq+0x140c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 8008934:	2300      	movs	r3, #0
 8008936:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8008938:	f001 b945 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 800893c:	f001 b943 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008940:	4b49      	ldr	r3, [pc, #292]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008942:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008946:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800894a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800894c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894e:	2b00      	cmp	r3, #0
 8008950:	d104      	bne.n	800895c <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008952:	f7fc f9dd 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8008956:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008958:	f001 b935 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800895c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008962:	d108      	bne.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x1446>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008964:	f107 0308 	add.w	r3, r7, #8
 8008968:	4618      	mov	r0, r3
 800896a:	f7fe fc75 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800896e:	693b      	ldr	r3, [r7, #16]
 8008970:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008972:	f001 b928 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008976:	4b3c      	ldr	r3, [pc, #240]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f003 0302 	and.w	r3, r3, #2
 800897e:	2b02      	cmp	r3, #2
 8008980:	d10d      	bne.n	800899e <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
 8008982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008984:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008988:	d109      	bne.n	800899e <HAL_RCCEx_GetPeriphCLKFreq+0x146e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800898a:	4b37      	ldr	r3, [pc, #220]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	08db      	lsrs	r3, r3, #3
 8008990:	f003 0303 	and.w	r3, r3, #3
 8008994:	4a35      	ldr	r2, [pc, #212]	@ (8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008996:	fa22 f303 	lsr.w	r3, r2, r3
 800899a:	637b      	str	r3, [r7, #52]	@ 0x34
 800899c:	e011      	b.n	80089c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800899e:	4b32      	ldr	r3, [pc, #200]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80089a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089aa:	d106      	bne.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
 80089ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80089b2:	d102      	bne.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          frequency = CSI_VALUE;
 80089b4:	4b2e      	ldr	r3, [pc, #184]	@ (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 80089b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80089b8:	e003      	b.n	80089c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
          frequency = 0U;
 80089ba:	2300      	movs	r3, #0
 80089bc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089be:	f001 b902 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80089c2:	f001 b900 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 80089c6:	4b28      	ldr	r3, [pc, #160]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80089c8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80089cc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80089d0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 80089d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d104      	bne.n	80089e2 <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80089d8:	f7fc f99a 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 80089dc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 80089de:	f001 b8f2 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 80089e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089e4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80089e8:	d108      	bne.n	80089fc <HAL_RCCEx_GetPeriphCLKFreq+0x14cc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089ea:	f107 0308 	add.w	r3, r7, #8
 80089ee:	4618      	mov	r0, r3
 80089f0:	f7fe fc32 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80089f4:	693b      	ldr	r3, [r7, #16]
 80089f6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089f8:	f001 b8e5 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80089fc:	4b1a      	ldr	r3, [pc, #104]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f003 0302 	and.w	r3, r3, #2
 8008a04:	2b02      	cmp	r3, #2
 8008a06:	d10d      	bne.n	8008a24 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
 8008a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008a0e:	d109      	bne.n	8008a24 <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008a10:	4b15      	ldr	r3, [pc, #84]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	08db      	lsrs	r3, r3, #3
 8008a16:	f003 0303 	and.w	r3, r3, #3
 8008a1a:	4a14      	ldr	r2, [pc, #80]	@ (8008a6c <HAL_RCCEx_GetPeriphCLKFreq+0x153c>)
 8008a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8008a20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a22:	e011      	b.n	8008a48 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 8008a24:	4b10      	ldr	r3, [pc, #64]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008a2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a30:	d106      	bne.n	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
 8008a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a34:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8008a38:	d102      	bne.n	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x1510>
          frequency = CSI_VALUE;
 8008a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8008a70 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>)
 8008a3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a3e:	e003      	b.n	8008a48 <HAL_RCCEx_GetPeriphCLKFreq+0x1518>
          frequency = 0U;
 8008a40:	2300      	movs	r3, #0
 8008a42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a44:	f001 b8bf 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008a48:	f001 b8bd 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008a4c:	4b06      	ldr	r3, [pc, #24]	@ (8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x1538>)
 8008a4e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008a52:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008a56:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 8008a58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d10c      	bne.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008a5e:	f7fc f983 	bl	8004d68 <HAL_RCC_GetPCLK3Freq>
 8008a62:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 8008a64:	f001 b8af 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008a68:	44020c00 	.word	0x44020c00
 8008a6c:	03d09000 	.word	0x03d09000
 8008a70:	003d0900 	.word	0x003d0900
 8008a74:	017d7840 	.word	0x017d7840
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 8008a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a7e:	d108      	bne.n	8008a92 <HAL_RCCEx_GetPeriphCLKFreq+0x1562>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a80:	f107 0308 	add.w	r3, r7, #8
 8008a84:	4618      	mov	r0, r3
 8008a86:	f7fe fbe7 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008a8a:	693b      	ldr	r3, [r7, #16]
 8008a8c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a8e:	f001 b89a 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 8008a92:	4b9f      	ldr	r3, [pc, #636]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f003 0302 	and.w	r3, r3, #2
 8008a9a:	2b02      	cmp	r3, #2
 8008a9c:	d10d      	bne.n	8008aba <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
 8008a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008aa4:	d109      	bne.n	8008aba <HAL_RCCEx_GetPeriphCLKFreq+0x158a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008aa6:	4b9a      	ldr	r3, [pc, #616]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	08db      	lsrs	r3, r3, #3
 8008aac:	f003 0303 	and.w	r3, r3, #3
 8008ab0:	4a98      	ldr	r2, [pc, #608]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8008ab6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ab8:	e011      	b.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 8008aba:	4b95      	ldr	r3, [pc, #596]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ac2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ac6:	d106      	bne.n	8008ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
 8008ac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008ace:	d102      	bne.n	8008ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x15a6>
          frequency = CSI_VALUE;
 8008ad0:	4b91      	ldr	r3, [pc, #580]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008ad2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ad4:	e003      	b.n	8008ade <HAL_RCCEx_GetPeriphCLKFreq+0x15ae>
          frequency = 0U;
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ada:	f001 b874 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008ade:	f001 b872 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8008ae2:	4b8b      	ldr	r3, [pc, #556]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008ae4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008ae8:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8008aec:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 8008aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d104      	bne.n	8008afe <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8008af4:	f7fc f938 	bl	8004d68 <HAL_RCC_GetPCLK3Freq>
 8008af8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 8008afa:	f001 b864 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 8008afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b04:	d108      	bne.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x15e8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b06:	f107 0308 	add.w	r3, r7, #8
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f7fe fba4 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008b10:	693b      	ldr	r3, [r7, #16]
 8008b12:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b14:	f001 b857 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008b18:	4b7d      	ldr	r3, [pc, #500]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f003 0302 	and.w	r3, r3, #2
 8008b20:	2b02      	cmp	r3, #2
 8008b22:	d10d      	bne.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
 8008b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b26:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008b2a:	d109      	bne.n	8008b40 <HAL_RCCEx_GetPeriphCLKFreq+0x1610>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008b2c:	4b78      	ldr	r3, [pc, #480]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	08db      	lsrs	r3, r3, #3
 8008b32:	f003 0303 	and.w	r3, r3, #3
 8008b36:	4a77      	ldr	r2, [pc, #476]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008b38:	fa22 f303 	lsr.w	r3, r2, r3
 8008b3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b3e:	e011      	b.n	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 8008b40:	4b73      	ldr	r3, [pc, #460]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b4c:	d106      	bne.n	8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8008b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b50:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008b54:	d102      	bne.n	8008b5c <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
          frequency = CSI_VALUE;
 8008b56:	4b70      	ldr	r3, [pc, #448]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008b58:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b5a:	e003      	b.n	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1634>
          frequency = 0U;
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b60:	f001 b831 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008b64:	f001 b82f 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 8008b68:	4b69      	ldr	r3, [pc, #420]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008b6a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008b6e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8008b72:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 8008b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d104      	bne.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b7a:	f7fc f8c9 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8008b7e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 8008b80:	f001 b821 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 8008b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b8a:	d108      	bne.n	8008b9e <HAL_RCCEx_GetPeriphCLKFreq+0x166e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b8c:	f107 0308 	add.w	r3, r7, #8
 8008b90:	4618      	mov	r0, r3
 8008b92:	f7fe fb61 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008b96:	693b      	ldr	r3, [r7, #16]
 8008b98:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b9a:	f001 b814 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8008b9e:	4b5c      	ldr	r3, [pc, #368]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f003 0302 	and.w	r3, r3, #2
 8008ba6:	2b02      	cmp	r3, #2
 8008ba8:	d10e      	bne.n	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
 8008baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008bb0:	d10a      	bne.n	8008bc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1698>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008bb2:	4b57      	ldr	r3, [pc, #348]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	08db      	lsrs	r3, r3, #3
 8008bb8:	f003 0303 	and.w	r3, r3, #3
 8008bbc:	4a55      	ldr	r2, [pc, #340]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8008bc2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bc4:	f000 bfff 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 8008bc8:	2300      	movs	r3, #0
 8008bca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bcc:	f000 bffb 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008bd0:	4b4f      	ldr	r3, [pc, #316]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008bd2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008bd6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008bda:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bde:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008be2:	d056      	beq.n	8008c92 <HAL_RCCEx_GetPeriphCLKFreq+0x1762>
 8008be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8008bea:	f200 808b 	bhi.w	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bf4:	d03e      	beq.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1744>
 8008bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bfc:	f200 8082 	bhi.w	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008c00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008c06:	d027      	beq.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x1728>
 8008c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008c0e:	d879      	bhi.n	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c16:	d017      	beq.n	8008c48 <HAL_RCCEx_GetPeriphCLKFreq+0x1718>
 8008c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c1e:	d871      	bhi.n	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
 8008c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d004      	beq.n	8008c30 <HAL_RCCEx_GetPeriphCLKFreq+0x1700>
 8008c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c2c:	d004      	beq.n	8008c38 <HAL_RCCEx_GetPeriphCLKFreq+0x1708>
 8008c2e:	e069      	b.n	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0x17d4>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008c30:	f7fc f89a 	bl	8004d68 <HAL_RCC_GetPCLK3Freq>
 8008c34:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008c36:	e068      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c38:	f107 0314 	add.w	r3, r7, #20
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	f7fe f99f 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008c42:	697b      	ldr	r3, [r7, #20]
 8008c44:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c46:	e060      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c48:	f107 0308 	add.w	r3, r7, #8
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	f7fe fb03 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c56:	e058      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008c58:	4b2d      	ldr	r3, [pc, #180]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008c5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c5e:	f003 0302 	and.w	r3, r3, #2
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	d103      	bne.n	8008c6e <HAL_RCCEx_GetPeriphCLKFreq+0x173e>
            {
              frequency = LSE_VALUE;
 8008c66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c6a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008c6c:	e04d      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c72:	e04a      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008c74:	4b26      	ldr	r3, [pc, #152]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008c76:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c7a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c7e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c82:	d103      	bne.n	8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x175c>
            {
              frequency = LSI_VALUE;
 8008c84:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008c88:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008c8a:	e03e      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
              frequency = 0;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008c90:	e03b      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008c92:	4b1f      	ldr	r3, [pc, #124]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008c94:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c98:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008c9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f003 0302 	and.w	r3, r3, #2
 8008ca6:	2b02      	cmp	r3, #2
 8008ca8:	d10c      	bne.n	8008cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
 8008caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d109      	bne.n	8008cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1794>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008cb0:	4b17      	ldr	r3, [pc, #92]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	08db      	lsrs	r3, r3, #3
 8008cb6:	f003 0303 	and.w	r3, r3, #3
 8008cba:	4a16      	ldr	r2, [pc, #88]	@ (8008d14 <HAL_RCCEx_GetPeriphCLKFreq+0x17e4>)
 8008cbc:	fa22 f303 	lsr.w	r3, r2, r3
 8008cc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cc2:	e01e      	b.n	8008d02 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008cc4:	4b12      	ldr	r3, [pc, #72]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ccc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008cd0:	d106      	bne.n	8008ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
 8008cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008cd8:	d102      	bne.n	8008ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x17b0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008cda:	4b0f      	ldr	r3, [pc, #60]	@ (8008d18 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>)
 8008cdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cde:	e010      	b.n	8008d02 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8008d10 <HAL_RCCEx_GetPeriphCLKFreq+0x17e0>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ce8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cec:	d106      	bne.n	8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
 8008cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cf0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cf4:	d102      	bne.n	8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0x17cc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008cf6:	4b09      	ldr	r3, [pc, #36]	@ (8008d1c <HAL_RCCEx_GetPeriphCLKFreq+0x17ec>)
 8008cf8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cfa:	e002      	b.n	8008d02 <HAL_RCCEx_GetPeriphCLKFreq+0x17d2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008d00:	e003      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
 8008d02:	e002      	b.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x17da>
          }
          default :
          {
            frequency = 0U;
 8008d04:	2300      	movs	r3, #0
 8008d06:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d08:	bf00      	nop
          }
        }
        break;
 8008d0a:	f000 bf5c 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008d0e:	bf00      	nop
 8008d10:	44020c00 	.word	0x44020c00
 8008d14:	03d09000 	.word	0x03d09000
 8008d18:	003d0900 	.word	0x003d0900
 8008d1c:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008d20:	4b9e      	ldr	r3, [pc, #632]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008d22:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008d26:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008d2a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d2e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008d32:	d056      	beq.n	8008de2 <HAL_RCCEx_GetPeriphCLKFreq+0x18b2>
 8008d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d36:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008d3a:	f200 808b 	bhi.w	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008d44:	d03e      	beq.n	8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1894>
 8008d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d48:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008d4c:	f200 8082 	bhi.w	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d52:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008d56:	d027      	beq.n	8008da8 <HAL_RCCEx_GetPeriphCLKFreq+0x1878>
 8008d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d5a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008d5e:	d879      	bhi.n	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d66:	d017      	beq.n	8008d98 <HAL_RCCEx_GetPeriphCLKFreq+0x1868>
 8008d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d6e:	d871      	bhi.n	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
 8008d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d004      	beq.n	8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1850>
 8008d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d7c:	d004      	beq.n	8008d88 <HAL_RCCEx_GetPeriphCLKFreq+0x1858>
 8008d7e:	e069      	b.n	8008e54 <HAL_RCCEx_GetPeriphCLKFreq+0x1924>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8008d80:	f7fb ffc6 	bl	8004d10 <HAL_RCC_GetPCLK1Freq>
 8008d84:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008d86:	e068      	b.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d88:	f107 0314 	add.w	r3, r7, #20
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f7fe f8f7 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008d96:	e060      	b.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d98:	f107 0308 	add.w	r3, r7, #8
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	f7fe fa5b 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008da6:	e058      	b.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008da8:	4b7c      	ldr	r3, [pc, #496]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008daa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008dae:	f003 0302 	and.w	r3, r3, #2
 8008db2:	2b02      	cmp	r3, #2
 8008db4:	d103      	bne.n	8008dbe <HAL_RCCEx_GetPeriphCLKFreq+0x188e>
            {
              frequency = LSE_VALUE;
 8008db6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008dba:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008dbc:	e04d      	b.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008dc2:	e04a      	b.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008dc4:	4b75      	ldr	r3, [pc, #468]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008dc6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008dca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008dd2:	d103      	bne.n	8008ddc <HAL_RCCEx_GetPeriphCLKFreq+0x18ac>
            {
              frequency = LSI_VALUE;
 8008dd4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008dd8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008dda:	e03e      	b.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
              frequency = 0;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008de0:	e03b      	b.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008de2:	4b6e      	ldr	r3, [pc, #440]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008de4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008de8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008dec:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008dee:	4b6b      	ldr	r3, [pc, #428]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f003 0302 	and.w	r3, r3, #2
 8008df6:	2b02      	cmp	r3, #2
 8008df8:	d10c      	bne.n	8008e14 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
 8008dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d109      	bne.n	8008e14 <HAL_RCCEx_GetPeriphCLKFreq+0x18e4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008e00:	4b66      	ldr	r3, [pc, #408]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	08db      	lsrs	r3, r3, #3
 8008e06:	f003 0303 	and.w	r3, r3, #3
 8008e0a:	4a65      	ldr	r2, [pc, #404]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8008e10:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e12:	e01e      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008e14:	4b61      	ldr	r3, [pc, #388]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008e1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e20:	d106      	bne.n	8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
 8008e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e24:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e28:	d102      	bne.n	8008e30 <HAL_RCCEx_GetPeriphCLKFreq+0x1900>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008e2a:	4b5e      	ldr	r3, [pc, #376]	@ (8008fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8008e2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e2e:	e010      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008e30:	4b5a      	ldr	r3, [pc, #360]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e3c:	d106      	bne.n	8008e4c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
 8008e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e44:	d102      	bne.n	8008e4c <HAL_RCCEx_GetPeriphCLKFreq+0x191c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008e46:	4b58      	ldr	r3, [pc, #352]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008e48:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e4a:	e002      	b.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x1922>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008e50:	e003      	b.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
 8008e52:	e002      	b.n	8008e5a <HAL_RCCEx_GetPeriphCLKFreq+0x192a>
          }
          default :
          {
            frequency = 0U;
 8008e54:	2300      	movs	r3, #0
 8008e56:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008e58:	bf00      	nop
          }
        }
        break;
 8008e5a:	f000 beb4 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 8008e5e:	4b4f      	ldr	r3, [pc, #316]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008e60:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008e64:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008e68:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008e70:	d056      	beq.n	8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x19f0>
 8008e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008e78:	f200 808b 	bhi.w	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e7e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008e82:	d03e      	beq.n	8008f02 <HAL_RCCEx_GetPeriphCLKFreq+0x19d2>
 8008e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008e8a:	f200 8082 	bhi.w	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e90:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008e94:	d027      	beq.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x19b6>
 8008e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e98:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008e9c:	d879      	bhi.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ea4:	d017      	beq.n	8008ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x19a6>
 8008ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ea8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008eac:	d871      	bhi.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
 8008eae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d004      	beq.n	8008ebe <HAL_RCCEx_GetPeriphCLKFreq+0x198e>
 8008eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008eba:	d004      	beq.n	8008ec6 <HAL_RCCEx_GetPeriphCLKFreq+0x1996>
 8008ebc:	e069      	b.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x1a62>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8008ebe:	f7fb ff53 	bl	8004d68 <HAL_RCC_GetPCLK3Freq>
 8008ec2:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8008ec4:	e068      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ec6:	f107 0314 	add.w	r3, r7, #20
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f7fe f858 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ed4:	e060      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ed6:	f107 0308 	add.w	r3, r7, #8
 8008eda:	4618      	mov	r0, r3
 8008edc:	f7fe f9bc 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008ee4:	e058      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008ee6:	4b2d      	ldr	r3, [pc, #180]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008ee8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008eec:	f003 0302 	and.w	r3, r3, #2
 8008ef0:	2b02      	cmp	r3, #2
 8008ef2:	d103      	bne.n	8008efc <HAL_RCCEx_GetPeriphCLKFreq+0x19cc>
            {
              frequency = LSE_VALUE;
 8008ef4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ef8:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008efa:	e04d      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008efc:	2300      	movs	r3, #0
 8008efe:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f00:	e04a      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8008f02:	4b26      	ldr	r3, [pc, #152]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008f04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008f08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f10:	d103      	bne.n	8008f1a <HAL_RCCEx_GetPeriphCLKFreq+0x19ea>
            {
              frequency = LSI_VALUE;
 8008f12:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008f16:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8008f18:	e03e      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
              frequency = 0;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f1e:	e03b      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008f20:	4b1e      	ldr	r3, [pc, #120]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008f22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f26:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8008f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008f2c:	4b1b      	ldr	r3, [pc, #108]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f003 0302 	and.w	r3, r3, #2
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	d10c      	bne.n	8008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
 8008f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d109      	bne.n	8008f52 <HAL_RCCEx_GetPeriphCLKFreq+0x1a22>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8008f3e:	4b17      	ldr	r3, [pc, #92]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	08db      	lsrs	r3, r3, #3
 8008f44:	f003 0303 	and.w	r3, r3, #3
 8008f48:	4a15      	ldr	r2, [pc, #84]	@ (8008fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a70>)
 8008f4a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f50:	e01e      	b.n	8008f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008f52:	4b12      	ldr	r3, [pc, #72]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008f5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f5e:	d106      	bne.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
 8008f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f66:	d102      	bne.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x1a3e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8008f68:	4b0e      	ldr	r3, [pc, #56]	@ (8008fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>)
 8008f6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f6c:	e010      	b.n	8008f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x1a6c>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f7a:	d106      	bne.n	8008f8a <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
 8008f7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008f82:	d102      	bne.n	8008f8a <HAL_RCCEx_GetPeriphCLKFreq+0x1a5a>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8008f84:	4b08      	ldr	r3, [pc, #32]	@ (8008fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a78>)
 8008f86:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f88:	e002      	b.n	8008f90 <HAL_RCCEx_GetPeriphCLKFreq+0x1a60>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8008f8e:	e003      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
 8008f90:	e002      	b.n	8008f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1a68>
          }
          default :
          {
            frequency = 0U;
 8008f92:	2300      	movs	r3, #0
 8008f94:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8008f96:	bf00      	nop
          }
        }
        break;
 8008f98:	f000 be15 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8008f9c:	44020c00 	.word	0x44020c00
 8008fa0:	03d09000 	.word	0x03d09000
 8008fa4:	003d0900 	.word	0x003d0900
 8008fa8:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 8008fac:	4b9e      	ldr	r3, [pc, #632]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8008fae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008fb2:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8008fb6:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8008fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fba:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008fbe:	d056      	beq.n	800906e <HAL_RCCEx_GetPeriphCLKFreq+0x1b3e>
 8008fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008fc6:	f200 808b 	bhi.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fcc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008fd0:	d03e      	beq.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1b20>
 8008fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008fd8:	f200 8082 	bhi.w	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fde:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008fe2:	d027      	beq.n	8009034 <HAL_RCCEx_GetPeriphCLKFreq+0x1b04>
 8008fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008fea:	d879      	bhi.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008ff2:	d017      	beq.n	8009024 <HAL_RCCEx_GetPeriphCLKFreq+0x1af4>
 8008ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008ffa:	d871      	bhi.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
 8008ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d004      	beq.n	800900c <HAL_RCCEx_GetPeriphCLKFreq+0x1adc>
 8009002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009004:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009008:	d004      	beq.n	8009014 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae4>
 800900a:	e069      	b.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb0>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800900c:	f7fb feac 	bl	8004d68 <HAL_RCC_GetPCLK3Freq>
 8009010:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009012:	e068      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009014:	f107 0314 	add.w	r3, r7, #20
 8009018:	4618      	mov	r0, r3
 800901a:	f7fd ffb1 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009022:	e060      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009024:	f107 0308 	add.w	r3, r7, #8
 8009028:	4618      	mov	r0, r3
 800902a:	f7fe f915 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009032:	e058      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009034:	4b7c      	ldr	r3, [pc, #496]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009036:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800903a:	f003 0302 	and.w	r3, r3, #2
 800903e:	2b02      	cmp	r3, #2
 8009040:	d103      	bne.n	800904a <HAL_RCCEx_GetPeriphCLKFreq+0x1b1a>
            {
              frequency = LSE_VALUE;
 8009042:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009046:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009048:	e04d      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 800904a:	2300      	movs	r3, #0
 800904c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800904e:	e04a      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8009050:	4b75      	ldr	r3, [pc, #468]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009052:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009056:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800905a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800905e:	d103      	bne.n	8009068 <HAL_RCCEx_GetPeriphCLKFreq+0x1b38>
            {
              frequency = LSI_VALUE;
 8009060:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009064:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009066:	e03e      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
              frequency = 0;
 8009068:	2300      	movs	r3, #0
 800906a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800906c:	e03b      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800906e:	4b6e      	ldr	r3, [pc, #440]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009070:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009074:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009078:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800907a:	4b6b      	ldr	r3, [pc, #428]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f003 0302 	and.w	r3, r3, #2
 8009082:	2b02      	cmp	r3, #2
 8009084:	d10c      	bne.n	80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
 8009086:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009088:	2b00      	cmp	r3, #0
 800908a:	d109      	bne.n	80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b70>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800908c:	4b66      	ldr	r3, [pc, #408]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	08db      	lsrs	r3, r3, #3
 8009092:	f003 0303 	and.w	r3, r3, #3
 8009096:	4a65      	ldr	r2, [pc, #404]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 8009098:	fa22 f303 	lsr.w	r3, r2, r3
 800909c:	637b      	str	r3, [r7, #52]	@ 0x34
 800909e:	e01e      	b.n	80090de <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80090a0:	4b61      	ldr	r3, [pc, #388]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80090a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090ac:	d106      	bne.n	80090bc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
 80090ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80090b4:	d102      	bne.n	80090bc <HAL_RCCEx_GetPeriphCLKFreq+0x1b8c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80090b6:	4b5e      	ldr	r3, [pc, #376]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80090b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80090ba:	e010      	b.n	80090de <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80090bc:	4b5a      	ldr	r3, [pc, #360]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090c8:	d106      	bne.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
 80090ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090d0:	d102      	bne.n	80090d8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ba8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80090d2:	4b58      	ldr	r3, [pc, #352]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 80090d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80090d6:	e002      	b.n	80090de <HAL_RCCEx_GetPeriphCLKFreq+0x1bae>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80090d8:	2300      	movs	r3, #0
 80090da:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80090dc:	e003      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
 80090de:	e002      	b.n	80090e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1bb6>
          }
          default :
          {
            frequency = 0U;
 80090e0:	2300      	movs	r3, #0
 80090e2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80090e4:	bf00      	nop
          }
        }
        break;
 80090e6:	f000 bd6e 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 80090ea:	4b4f      	ldr	r3, [pc, #316]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80090ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80090f0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80090f4:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 80090f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80090fc:	d056      	beq.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x1c7c>
 80090fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009100:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8009104:	f200 808b 	bhi.w	800921e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 8009108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800910e:	d03e      	beq.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0x1c5e>
 8009110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009112:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009116:	f200 8082 	bhi.w	800921e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800911a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800911c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009120:	d027      	beq.n	8009172 <HAL_RCCEx_GetPeriphCLKFreq+0x1c42>
 8009122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009124:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009128:	d879      	bhi.n	800921e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800912a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800912c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009130:	d017      	beq.n	8009162 <HAL_RCCEx_GetPeriphCLKFreq+0x1c32>
 8009132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009134:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009138:	d871      	bhi.n	800921e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
 800913a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800913c:	2b00      	cmp	r3, #0
 800913e:	d004      	beq.n	800914a <HAL_RCCEx_GetPeriphCLKFreq+0x1c1a>
 8009140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009142:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009146:	d004      	beq.n	8009152 <HAL_RCCEx_GetPeriphCLKFreq+0x1c22>
 8009148:	e069      	b.n	800921e <HAL_RCCEx_GetPeriphCLKFreq+0x1cee>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800914a:	f7fb fe0d 	bl	8004d68 <HAL_RCC_GetPCLK3Freq>
 800914e:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 8009150:	e068      	b.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009152:	f107 0314 	add.w	r3, r7, #20
 8009156:	4618      	mov	r0, r3
 8009158:	f7fd ff12 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009160:	e060      	b.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009162:	f107 0308 	add.w	r3, r7, #8
 8009166:	4618      	mov	r0, r3
 8009168:	f7fe f876 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800916c:	693b      	ldr	r3, [r7, #16]
 800916e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009170:	e058      	b.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8009172:	4b2d      	ldr	r3, [pc, #180]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009174:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009178:	f003 0302 	and.w	r3, r3, #2
 800917c:	2b02      	cmp	r3, #2
 800917e:	d103      	bne.n	8009188 <HAL_RCCEx_GetPeriphCLKFreq+0x1c58>
            {
              frequency = LSE_VALUE;
 8009180:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009184:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 8009186:	e04d      	b.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 8009188:	2300      	movs	r3, #0
 800918a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800918c:	e04a      	b.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800918e:	4b26      	ldr	r3, [pc, #152]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 8009190:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009194:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009198:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800919c:	d103      	bne.n	80091a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c76>
            {
              frequency = LSI_VALUE;
 800919e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80091a2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80091a4:	e03e      	b.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
              frequency = 0;
 80091a6:	2300      	movs	r3, #0
 80091a8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80091aa:	e03b      	b.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80091ac:	4b1e      	ldr	r3, [pc, #120]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80091ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80091b2:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80091b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80091b8:	4b1b      	ldr	r3, [pc, #108]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f003 0302 	and.w	r3, r3, #2
 80091c0:	2b02      	cmp	r3, #2
 80091c2:	d10c      	bne.n	80091de <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
 80091c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d109      	bne.n	80091de <HAL_RCCEx_GetPeriphCLKFreq+0x1cae>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80091ca:	4b17      	ldr	r3, [pc, #92]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	08db      	lsrs	r3, r3, #3
 80091d0:	f003 0303 	and.w	r3, r3, #3
 80091d4:	4a15      	ldr	r2, [pc, #84]	@ (800922c <HAL_RCCEx_GetPeriphCLKFreq+0x1cfc>)
 80091d6:	fa22 f303 	lsr.w	r3, r2, r3
 80091da:	637b      	str	r3, [r7, #52]	@ 0x34
 80091dc:	e01e      	b.n	800921c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80091de:	4b12      	ldr	r3, [pc, #72]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091ea:	d106      	bne.n	80091fa <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
 80091ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091f2:	d102      	bne.n	80091fa <HAL_RCCEx_GetPeriphCLKFreq+0x1cca>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80091f4:	4b0e      	ldr	r3, [pc, #56]	@ (8009230 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>)
 80091f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80091f8:	e010      	b.n	800921c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80091fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009228 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf8>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009202:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009206:	d106      	bne.n	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
 8009208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800920a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800920e:	d102      	bne.n	8009216 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce6>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009210:	4b08      	ldr	r3, [pc, #32]	@ (8009234 <HAL_RCCEx_GetPeriphCLKFreq+0x1d04>)
 8009212:	637b      	str	r3, [r7, #52]	@ 0x34
 8009214:	e002      	b.n	800921c <HAL_RCCEx_GetPeriphCLKFreq+0x1cec>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009216:	2300      	movs	r3, #0
 8009218:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800921a:	e003      	b.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
 800921c:	e002      	b.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x1cf4>
          }
          default :
          {
            frequency = 0U;
 800921e:	2300      	movs	r3, #0
 8009220:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009222:	bf00      	nop
          }
        }
        break;
 8009224:	f000 bccf 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009228:	44020c00 	.word	0x44020c00
 800922c:	03d09000 	.word	0x03d09000
 8009230:	003d0900 	.word	0x003d0900
 8009234:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 8009238:	4b9e      	ldr	r3, [pc, #632]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800923a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800923e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8009242:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009246:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800924a:	d056      	beq.n	80092fa <HAL_RCCEx_GetPeriphCLKFreq+0x1dca>
 800924c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009252:	f200 808b 	bhi.w	800936c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009258:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800925c:	d03e      	beq.n	80092dc <HAL_RCCEx_GetPeriphCLKFreq+0x1dac>
 800925e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009260:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009264:	f200 8082 	bhi.w	800936c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009268:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800926e:	d027      	beq.n	80092c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d90>
 8009270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009272:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009276:	d879      	bhi.n	800936c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800927e:	d017      	beq.n	80092b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d80>
 8009280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009286:	d871      	bhi.n	800936c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
 8009288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928a:	2b00      	cmp	r3, #0
 800928c:	d004      	beq.n	8009298 <HAL_RCCEx_GetPeriphCLKFreq+0x1d68>
 800928e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009290:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009294:	d004      	beq.n	80092a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1d70>
 8009296:	e069      	b.n	800936c <HAL_RCCEx_GetPeriphCLKFreq+0x1e3c>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 8009298:	f7fb fd66 	bl	8004d68 <HAL_RCC_GetPCLK3Freq>
 800929c:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800929e:	e068      	b.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80092a0:	f107 0314 	add.w	r3, r7, #20
 80092a4:	4618      	mov	r0, r3
 80092a6:	f7fd fe6b 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092ae:	e060      	b.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092b0:	f107 0308 	add.w	r3, r7, #8
 80092b4:	4618      	mov	r0, r3
 80092b6:	f7fd ffcf 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092be:	e058      	b.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80092c0:	4b7c      	ldr	r3, [pc, #496]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80092c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80092c6:	f003 0302 	and.w	r3, r3, #2
 80092ca:	2b02      	cmp	r3, #2
 80092cc:	d103      	bne.n	80092d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1da6>
            {
              frequency = LSE_VALUE;
 80092ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092d2:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80092d4:	e04d      	b.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80092d6:	2300      	movs	r3, #0
 80092d8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092da:	e04a      	b.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 80092dc:	4b75      	ldr	r3, [pc, #468]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80092de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80092e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80092e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80092ea:	d103      	bne.n	80092f4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc4>
            {
              frequency = LSI_VALUE;
 80092ec:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80092f0:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 80092f2:	e03e      	b.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
              frequency = 0;
 80092f4:	2300      	movs	r3, #0
 80092f6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80092f8:	e03b      	b.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80092fa:	4b6e      	ldr	r3, [pc, #440]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80092fc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009300:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009304:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009306:	4b6b      	ldr	r3, [pc, #428]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f003 0302 	and.w	r3, r3, #2
 800930e:	2b02      	cmp	r3, #2
 8009310:	d10c      	bne.n	800932c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
 8009312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009314:	2b00      	cmp	r3, #0
 8009316:	d109      	bne.n	800932c <HAL_RCCEx_GetPeriphCLKFreq+0x1dfc>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009318:	4b66      	ldr	r3, [pc, #408]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	08db      	lsrs	r3, r3, #3
 800931e:	f003 0303 	and.w	r3, r3, #3
 8009322:	4a65      	ldr	r2, [pc, #404]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8009324:	fa22 f303 	lsr.w	r3, r2, r3
 8009328:	637b      	str	r3, [r7, #52]	@ 0x34
 800932a:	e01e      	b.n	800936a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800932c:	4b61      	ldr	r3, [pc, #388]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009334:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009338:	d106      	bne.n	8009348 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
 800933a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800933c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009340:	d102      	bne.n	8009348 <HAL_RCCEx_GetPeriphCLKFreq+0x1e18>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009342:	4b5e      	ldr	r3, [pc, #376]	@ (80094bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8009344:	637b      	str	r3, [r7, #52]	@ 0x34
 8009346:	e010      	b.n	800936a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009348:	4b5a      	ldr	r3, [pc, #360]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009350:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009354:	d106      	bne.n	8009364 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
 8009356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009358:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800935c:	d102      	bne.n	8009364 <HAL_RCCEx_GetPeriphCLKFreq+0x1e34>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800935e:	4b58      	ldr	r3, [pc, #352]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009360:	637b      	str	r3, [r7, #52]	@ 0x34
 8009362:	e002      	b.n	800936a <HAL_RCCEx_GetPeriphCLKFreq+0x1e3a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009364:	2300      	movs	r3, #0
 8009366:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009368:	e003      	b.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
 800936a:	e002      	b.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x1e42>
          }
          default :
          {
            frequency = 0U;
 800936c:	2300      	movs	r3, #0
 800936e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009370:	bf00      	nop
          }
        }
        break;
 8009372:	f000 bc28 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009376:	4b4f      	ldr	r3, [pc, #316]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009378:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800937c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009380:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 8009382:	4b4c      	ldr	r3, [pc, #304]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800938a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800938e:	d106      	bne.n	800939e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
 8009390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009392:	2b00      	cmp	r3, #0
 8009394:	d103      	bne.n	800939e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6e>
        {
          frequency = HSE_VALUE;
 8009396:	4b4a      	ldr	r3, [pc, #296]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 8009398:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800939a:	f000 bc14 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800939e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80093a4:	d108      	bne.n	80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1e88>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80093a6:	f107 0320 	add.w	r3, r7, #32
 80093aa:	4618      	mov	r0, r3
 80093ac:	f7fd fc7c 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80093b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093b4:	f000 bc07 	b.w	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 80093b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80093be:	d107      	bne.n	80093d0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80093c0:	f107 0314 	add.w	r3, r7, #20
 80093c4:	4618      	mov	r0, r3
 80093c6:	f7fd fddb 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80093ca:	69bb      	ldr	r3, [r7, #24]
 80093cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093ce:	e3fa      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
          frequency = 0U;
 80093d0:	2300      	movs	r3, #0
 80093d2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80093d4:	e3f7      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80093d6:	4b37      	ldr	r3, [pc, #220]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 80093d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80093dc:	f003 0307 	and.w	r3, r3, #7
 80093e0:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80093e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093e4:	2b04      	cmp	r3, #4
 80093e6:	d861      	bhi.n	80094ac <HAL_RCCEx_GetPeriphCLKFreq+0x1f7c>
 80093e8:	a201      	add	r2, pc, #4	@ (adr r2, 80093f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec0>)
 80093ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093ee:	bf00      	nop
 80093f0:	08009405 	.word	0x08009405
 80093f4:	08009415 	.word	0x08009415
 80093f8:	08009425 	.word	0x08009425
 80093fc:	08009435 	.word	0x08009435
 8009400:	0800943b 	.word	0x0800943b
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009404:	f107 0320 	add.w	r3, r7, #32
 8009408:	4618      	mov	r0, r3
 800940a:	f7fd fc4d 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800940e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009410:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009412:	e04e      	b.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009414:	f107 0314 	add.w	r3, r7, #20
 8009418:	4618      	mov	r0, r3
 800941a:	f7fd fdb1 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009422:	e046      	b.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009424:	f107 0308 	add.w	r3, r7, #8
 8009428:	4618      	mov	r0, r3
 800942a:	f7fd ff15 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800942e:	68bb      	ldr	r3, [r7, #8]
 8009430:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009432:	e03e      	b.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009434:	4b23      	ldr	r3, [pc, #140]	@ (80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f94>)
 8009436:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009438:	e03b      	b.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800943a:	4b1e      	ldr	r3, [pc, #120]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800943c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009440:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009444:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009446:	4b1b      	ldr	r3, [pc, #108]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f003 0302 	and.w	r3, r3, #2
 800944e:	2b02      	cmp	r3, #2
 8009450:	d10c      	bne.n	800946c <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
 8009452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009454:	2b00      	cmp	r3, #0
 8009456:	d109      	bne.n	800946c <HAL_RCCEx_GetPeriphCLKFreq+0x1f3c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009458:	4b16      	ldr	r3, [pc, #88]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	08db      	lsrs	r3, r3, #3
 800945e:	f003 0303 	and.w	r3, r3, #3
 8009462:	4a15      	ldr	r2, [pc, #84]	@ (80094b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f88>)
 8009464:	fa22 f303 	lsr.w	r3, r2, r3
 8009468:	637b      	str	r3, [r7, #52]	@ 0x34
 800946a:	e01e      	b.n	80094aa <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800946c:	4b11      	ldr	r3, [pc, #68]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009474:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009478:	d106      	bne.n	8009488 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
 800947a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800947c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009480:	d102      	bne.n	8009488 <HAL_RCCEx_GetPeriphCLKFreq+0x1f58>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009482:	4b0e      	ldr	r3, [pc, #56]	@ (80094bc <HAL_RCCEx_GetPeriphCLKFreq+0x1f8c>)
 8009484:	637b      	str	r3, [r7, #52]	@ 0x34
 8009486:	e010      	b.n	80094aa <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009488:	4b0a      	ldr	r3, [pc, #40]	@ (80094b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f84>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009490:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009494:	d106      	bne.n	80094a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
 8009496:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009498:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800949c:	d102      	bne.n	80094a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f74>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800949e:	4b08      	ldr	r3, [pc, #32]	@ (80094c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1f90>)
 80094a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80094a2:	e002      	b.n	80094aa <HAL_RCCEx_GetPeriphCLKFreq+0x1f7a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80094a4:	2300      	movs	r3, #0
 80094a6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80094a8:	e003      	b.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
 80094aa:	e002      	b.n	80094b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1f82>
          }
          default:
          {
            frequency = 0;
 80094ac:	2300      	movs	r3, #0
 80094ae:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80094b0:	bf00      	nop
          }
        }
        break;
 80094b2:	e388      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80094b4:	44020c00 	.word	0x44020c00
 80094b8:	03d09000 	.word	0x03d09000
 80094bc:	003d0900 	.word	0x003d0900
 80094c0:	017d7840 	.word	0x017d7840
 80094c4:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80094c8:	4ba9      	ldr	r3, [pc, #676]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80094ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80094ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80094d2:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 80094d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094d6:	2b20      	cmp	r3, #32
 80094d8:	f200 809a 	bhi.w	8009610 <HAL_RCCEx_GetPeriphCLKFreq+0x20e0>
 80094dc:	a201      	add	r2, pc, #4	@ (adr r2, 80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1fb4>)
 80094de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094e2:	bf00      	nop
 80094e4:	08009569 	.word	0x08009569
 80094e8:	08009611 	.word	0x08009611
 80094ec:	08009611 	.word	0x08009611
 80094f0:	08009611 	.word	0x08009611
 80094f4:	08009611 	.word	0x08009611
 80094f8:	08009611 	.word	0x08009611
 80094fc:	08009611 	.word	0x08009611
 8009500:	08009611 	.word	0x08009611
 8009504:	08009579 	.word	0x08009579
 8009508:	08009611 	.word	0x08009611
 800950c:	08009611 	.word	0x08009611
 8009510:	08009611 	.word	0x08009611
 8009514:	08009611 	.word	0x08009611
 8009518:	08009611 	.word	0x08009611
 800951c:	08009611 	.word	0x08009611
 8009520:	08009611 	.word	0x08009611
 8009524:	08009589 	.word	0x08009589
 8009528:	08009611 	.word	0x08009611
 800952c:	08009611 	.word	0x08009611
 8009530:	08009611 	.word	0x08009611
 8009534:	08009611 	.word	0x08009611
 8009538:	08009611 	.word	0x08009611
 800953c:	08009611 	.word	0x08009611
 8009540:	08009611 	.word	0x08009611
 8009544:	08009599 	.word	0x08009599
 8009548:	08009611 	.word	0x08009611
 800954c:	08009611 	.word	0x08009611
 8009550:	08009611 	.word	0x08009611
 8009554:	08009611 	.word	0x08009611
 8009558:	08009611 	.word	0x08009611
 800955c:	08009611 	.word	0x08009611
 8009560:	08009611 	.word	0x08009611
 8009564:	0800959f 	.word	0x0800959f
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009568:	f107 0320 	add.w	r3, r7, #32
 800956c:	4618      	mov	r0, r3
 800956e:	f7fd fb9b 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009574:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009576:	e04e      	b.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009578:	f107 0314 	add.w	r3, r7, #20
 800957c:	4618      	mov	r0, r3
 800957e:	f7fd fcff 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009582:	697b      	ldr	r3, [r7, #20]
 8009584:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009586:	e046      	b.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009588:	f107 0308 	add.w	r3, r7, #8
 800958c:	4618      	mov	r0, r3
 800958e:	f7fd fe63 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009596:	e03e      	b.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009598:	4b76      	ldr	r3, [pc, #472]	@ (8009774 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800959a:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800959c:	e03b      	b.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800959e:	4b74      	ldr	r3, [pc, #464]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80095a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80095a4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80095a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80095aa:	4b71      	ldr	r3, [pc, #452]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f003 0302 	and.w	r3, r3, #2
 80095b2:	2b02      	cmp	r3, #2
 80095b4:	d10c      	bne.n	80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
 80095b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d109      	bne.n	80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0x20a0>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80095bc:	4b6c      	ldr	r3, [pc, #432]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	08db      	lsrs	r3, r3, #3
 80095c2:	f003 0303 	and.w	r3, r3, #3
 80095c6:	4a6c      	ldr	r2, [pc, #432]	@ (8009778 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 80095c8:	fa22 f303 	lsr.w	r3, r2, r3
 80095cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80095ce:	e01e      	b.n	800960e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80095d0:	4b67      	ldr	r3, [pc, #412]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80095d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80095dc:	d106      	bne.n	80095ec <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
 80095de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80095e4:	d102      	bne.n	80095ec <HAL_RCCEx_GetPeriphCLKFreq+0x20bc>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80095e6:	4b65      	ldr	r3, [pc, #404]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 80095e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80095ea:	e010      	b.n	800960e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095ec:	4b60      	ldr	r3, [pc, #384]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095f8:	d106      	bne.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
 80095fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095fc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009600:	d102      	bne.n	8009608 <HAL_RCCEx_GetPeriphCLKFreq+0x20d8>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009602:	4b5f      	ldr	r3, [pc, #380]	@ (8009780 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 8009604:	637b      	str	r3, [r7, #52]	@ 0x34
 8009606:	e002      	b.n	800960e <HAL_RCCEx_GetPeriphCLKFreq+0x20de>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 8009608:	2300      	movs	r3, #0
 800960a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800960c:	e003      	b.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
 800960e:	e002      	b.n	8009616 <HAL_RCCEx_GetPeriphCLKFreq+0x20e6>
          }
          default:
          {
            frequency = 0;
 8009610:	2300      	movs	r3, #0
 8009612:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009614:	bf00      	nop
          }
        }
        break;
 8009616:	e2d6      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8009618:	4b55      	ldr	r3, [pc, #340]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800961a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800961e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8009622:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 8009624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009626:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800962a:	d031      	beq.n	8009690 <HAL_RCCEx_GetPeriphCLKFreq+0x2160>
 800962c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009632:	d866      	bhi.n	8009702 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009636:	2bc0      	cmp	r3, #192	@ 0xc0
 8009638:	d027      	beq.n	800968a <HAL_RCCEx_GetPeriphCLKFreq+0x215a>
 800963a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800963c:	2bc0      	cmp	r3, #192	@ 0xc0
 800963e:	d860      	bhi.n	8009702 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 8009640:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009642:	2b80      	cmp	r3, #128	@ 0x80
 8009644:	d019      	beq.n	800967a <HAL_RCCEx_GetPeriphCLKFreq+0x214a>
 8009646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009648:	2b80      	cmp	r3, #128	@ 0x80
 800964a:	d85a      	bhi.n	8009702 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
 800964c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800964e:	2b00      	cmp	r3, #0
 8009650:	d003      	beq.n	800965a <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 8009652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009654:	2b40      	cmp	r3, #64	@ 0x40
 8009656:	d008      	beq.n	800966a <HAL_RCCEx_GetPeriphCLKFreq+0x213a>
 8009658:	e053      	b.n	8009702 <HAL_RCCEx_GetPeriphCLKFreq+0x21d2>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800965a:	f107 0320 	add.w	r3, r7, #32
 800965e:	4618      	mov	r0, r3
 8009660:	f7fd fb22 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009666:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009668:	e04e      	b.n	8009708 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800966a:	f107 0314 	add.w	r3, r7, #20
 800966e:	4618      	mov	r0, r3
 8009670:	f7fd fc86 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009678:	e046      	b.n	8009708 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800967a:	f107 0308 	add.w	r3, r7, #8
 800967e:	4618      	mov	r0, r3
 8009680:	f7fd fdea 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009684:	68bb      	ldr	r3, [r7, #8]
 8009686:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009688:	e03e      	b.n	8009708 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800968a:	4b3a      	ldr	r3, [pc, #232]	@ (8009774 <HAL_RCCEx_GetPeriphCLKFreq+0x2244>)
 800968c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800968e:	e03b      	b.n	8009708 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009690:	4b37      	ldr	r3, [pc, #220]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009692:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009696:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800969a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800969c:	4b34      	ldr	r3, [pc, #208]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f003 0302 	and.w	r3, r3, #2
 80096a4:	2b02      	cmp	r3, #2
 80096a6:	d10c      	bne.n	80096c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
 80096a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d109      	bne.n	80096c2 <HAL_RCCEx_GetPeriphCLKFreq+0x2192>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80096ae:	4b30      	ldr	r3, [pc, #192]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	08db      	lsrs	r3, r3, #3
 80096b4:	f003 0303 	and.w	r3, r3, #3
 80096b8:	4a2f      	ldr	r2, [pc, #188]	@ (8009778 <HAL_RCCEx_GetPeriphCLKFreq+0x2248>)
 80096ba:	fa22 f303 	lsr.w	r3, r2, r3
 80096be:	637b      	str	r3, [r7, #52]	@ 0x34
 80096c0:	e01e      	b.n	8009700 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80096c2:	4b2b      	ldr	r3, [pc, #172]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80096ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80096ce:	d106      	bne.n	80096de <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
 80096d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80096d6:	d102      	bne.n	80096de <HAL_RCCEx_GetPeriphCLKFreq+0x21ae>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80096d8:	4b28      	ldr	r3, [pc, #160]	@ (800977c <HAL_RCCEx_GetPeriphCLKFreq+0x224c>)
 80096da:	637b      	str	r3, [r7, #52]	@ 0x34
 80096dc:	e010      	b.n	8009700 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80096de:	4b24      	ldr	r3, [pc, #144]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80096ea:	d106      	bne.n	80096fa <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
 80096ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80096f2:	d102      	bne.n	80096fa <HAL_RCCEx_GetPeriphCLKFreq+0x21ca>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80096f4:	4b22      	ldr	r3, [pc, #136]	@ (8009780 <HAL_RCCEx_GetPeriphCLKFreq+0x2250>)
 80096f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80096f8:	e002      	b.n	8009700 <HAL_RCCEx_GetPeriphCLKFreq+0x21d0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80096fa:	2300      	movs	r3, #0
 80096fc:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 80096fe:	e003      	b.n	8009708 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
 8009700:	e002      	b.n	8009708 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>
          }
          default:
          {
            frequency = 0;
 8009702:	2300      	movs	r3, #0
 8009704:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009706:	bf00      	nop
          }
        }
        break;
 8009708:	e25d      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800970a:	4b19      	ldr	r3, [pc, #100]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800970c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009710:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 8009714:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 8009716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009718:	2b00      	cmp	r3, #0
 800971a:	d103      	bne.n	8009724 <HAL_RCCEx_GetPeriphCLKFreq+0x21f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800971c:	f7fb fb0e 	bl	8004d3c <HAL_RCC_GetPCLK2Freq>
 8009720:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009722:	e250      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 8009724:	4b12      	ldr	r3, [pc, #72]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800972c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009730:	d10b      	bne.n	800974a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
 8009732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009734:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009738:	d107      	bne.n	800974a <HAL_RCCEx_GetPeriphCLKFreq+0x221a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800973a:	f107 0314 	add.w	r3, r7, #20
 800973e:	4618      	mov	r0, r3
 8009740:	f7fd fc1e 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009744:	69bb      	ldr	r3, [r7, #24]
 8009746:	637b      	str	r3, [r7, #52]	@ 0x34
 8009748:	e04f      	b.n	80097ea <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800974a:	4b09      	ldr	r3, [pc, #36]	@ (8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x2240>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009752:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009756:	d115      	bne.n	8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8009758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800975a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800975e:	d111      	bne.n	8009784 <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009760:	f107 0308 	add.w	r3, r7, #8
 8009764:	4618      	mov	r0, r3
 8009766:	f7fd fd77 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	637b      	str	r3, [r7, #52]	@ 0x34
 800976e:	e03c      	b.n	80097ea <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 8009770:	44020c00 	.word	0x44020c00
 8009774:	00bb8000 	.word	0x00bb8000
 8009778:	03d09000 	.word	0x03d09000
 800977c:	003d0900 	.word	0x003d0900
 8009780:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 8009784:	4b94      	ldr	r3, [pc, #592]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f003 0302 	and.w	r3, r3, #2
 800978c:	2b02      	cmp	r3, #2
 800978e:	d10d      	bne.n	80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
 8009790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009792:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009796:	d109      	bne.n	80097ac <HAL_RCCEx_GetPeriphCLKFreq+0x227c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009798:	4b8f      	ldr	r3, [pc, #572]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	08db      	lsrs	r3, r3, #3
 800979e:	f003 0303 	and.w	r3, r3, #3
 80097a2:	4a8e      	ldr	r2, [pc, #568]	@ (80099dc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 80097a4:	fa22 f303 	lsr.w	r3, r2, r3
 80097a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80097aa:	e01e      	b.n	80097ea <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 80097ac:	4b8a      	ldr	r3, [pc, #552]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097b8:	d106      	bne.n	80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
 80097ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097c0:	d102      	bne.n	80097c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2298>
          frequency = CSI_VALUE;
 80097c2:	4b87      	ldr	r3, [pc, #540]	@ (80099e0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 80097c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80097c6:	e010      	b.n	80097ea <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 80097c8:	4b83      	ldr	r3, [pc, #524]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80097d4:	d106      	bne.n	80097e4 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
 80097d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097d8:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80097dc:	d102      	bne.n	80097e4 <HAL_RCCEx_GetPeriphCLKFreq+0x22b4>
          frequency = HSE_VALUE;
 80097de:	4b81      	ldr	r3, [pc, #516]	@ (80099e4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80097e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80097e2:	e002      	b.n	80097ea <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          frequency = 0U;
 80097e4:	2300      	movs	r3, #0
 80097e6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80097e8:	e1ed      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80097ea:	e1ec      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 80097ec:	4b7a      	ldr	r3, [pc, #488]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80097ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80097f2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80097f6:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 80097f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d103      	bne.n	8009806 <HAL_RCCEx_GetPeriphCLKFreq+0x22d6>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 80097fe:	f7fb fab3 	bl	8004d68 <HAL_RCC_GetPCLK3Freq>
 8009802:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 8009804:	e1df      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 8009806:	4b74      	ldr	r3, [pc, #464]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800980e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009812:	d10b      	bne.n	800982c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
 8009814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009816:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800981a:	d107      	bne.n	800982c <HAL_RCCEx_GetPeriphCLKFreq+0x22fc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800981c:	f107 0314 	add.w	r3, r7, #20
 8009820:	4618      	mov	r0, r3
 8009822:	f7fd fbad 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009826:	69bb      	ldr	r3, [r7, #24]
 8009828:	637b      	str	r3, [r7, #52]	@ 0x34
 800982a:	e045      	b.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800982c:	4b6a      	ldr	r3, [pc, #424]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009834:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009838:	d10b      	bne.n	8009852 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 800983a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800983c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009840:	d107      	bne.n	8009852 <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009842:	f107 0308 	add.w	r3, r7, #8
 8009846:	4618      	mov	r0, r3
 8009848:	f7fd fd06 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009850:	e032      	b.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 8009852:	4b61      	ldr	r3, [pc, #388]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f003 0302 	and.w	r3, r3, #2
 800985a:	2b02      	cmp	r3, #2
 800985c:	d10d      	bne.n	800987a <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
 800985e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009860:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009864:	d109      	bne.n	800987a <HAL_RCCEx_GetPeriphCLKFreq+0x234a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009866:	4b5c      	ldr	r3, [pc, #368]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	08db      	lsrs	r3, r3, #3
 800986c:	f003 0303 	and.w	r3, r3, #3
 8009870:	4a5a      	ldr	r2, [pc, #360]	@ (80099dc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8009872:	fa22 f303 	lsr.w	r3, r2, r3
 8009876:	637b      	str	r3, [r7, #52]	@ 0x34
 8009878:	e01e      	b.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800987a:	4b57      	ldr	r3, [pc, #348]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009882:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009886:	d106      	bne.n	8009896 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
 8009888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800988a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800988e:	d102      	bne.n	8009896 <HAL_RCCEx_GetPeriphCLKFreq+0x2366>
          frequency = CSI_VALUE;
 8009890:	4b53      	ldr	r3, [pc, #332]	@ (80099e0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8009892:	637b      	str	r3, [r7, #52]	@ 0x34
 8009894:	e010      	b.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 8009896:	4b50      	ldr	r3, [pc, #320]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800989e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80098a2:	d106      	bne.n	80098b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
 80098a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80098aa:	d102      	bne.n	80098b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2382>
          frequency = HSE_VALUE;
 80098ac:	4b4d      	ldr	r3, [pc, #308]	@ (80099e4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 80098ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80098b0:	e002      	b.n	80098b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          frequency = 0U;
 80098b2:	2300      	movs	r3, #0
 80098b4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80098b6:	e186      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 80098b8:	e185      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80098ba:	4b47      	ldr	r3, [pc, #284]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80098bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80098c0:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 80098c4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 80098c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d103      	bne.n	80098d4 <HAL_RCCEx_GetPeriphCLKFreq+0x23a4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 80098cc:	f7fb fa36 	bl	8004d3c <HAL_RCC_GetPCLK2Freq>
 80098d0:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 80098d2:	e178      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 80098d4:	4b40      	ldr	r3, [pc, #256]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80098dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80098e0:	d10b      	bne.n	80098fa <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
 80098e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80098e8:	d107      	bne.n	80098fa <HAL_RCCEx_GetPeriphCLKFreq+0x23ca>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80098ea:	f107 0314 	add.w	r3, r7, #20
 80098ee:	4618      	mov	r0, r3
 80098f0:	f7fd fb46 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80098f4:	69bb      	ldr	r3, [r7, #24]
 80098f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80098f8:	e045      	b.n	8009986 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 80098fa:	4b37      	ldr	r3, [pc, #220]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009902:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009906:	d10b      	bne.n	8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8009908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800990a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800990e:	d107      	bne.n	8009920 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009910:	f107 0308 	add.w	r3, r7, #8
 8009914:	4618      	mov	r0, r3
 8009916:	f7fd fc9f 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	637b      	str	r3, [r7, #52]	@ 0x34
 800991e:	e032      	b.n	8009986 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 8009920:	4b2d      	ldr	r3, [pc, #180]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	f003 0302 	and.w	r3, r3, #2
 8009928:	2b02      	cmp	r3, #2
 800992a:	d10d      	bne.n	8009948 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
 800992c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800992e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8009932:	d109      	bne.n	8009948 <HAL_RCCEx_GetPeriphCLKFreq+0x2418>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009934:	4b28      	ldr	r3, [pc, #160]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	08db      	lsrs	r3, r3, #3
 800993a:	f003 0303 	and.w	r3, r3, #3
 800993e:	4a27      	ldr	r2, [pc, #156]	@ (80099dc <HAL_RCCEx_GetPeriphCLKFreq+0x24ac>)
 8009940:	fa22 f303 	lsr.w	r3, r2, r3
 8009944:	637b      	str	r3, [r7, #52]	@ 0x34
 8009946:	e01e      	b.n	8009986 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 8009948:	4b23      	ldr	r3, [pc, #140]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009954:	d106      	bne.n	8009964 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
 8009956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009958:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800995c:	d102      	bne.n	8009964 <HAL_RCCEx_GetPeriphCLKFreq+0x2434>
          frequency = CSI_VALUE;
 800995e:	4b20      	ldr	r3, [pc, #128]	@ (80099e0 <HAL_RCCEx_GetPeriphCLKFreq+0x24b0>)
 8009960:	637b      	str	r3, [r7, #52]	@ 0x34
 8009962:	e010      	b.n	8009986 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 8009964:	4b1c      	ldr	r3, [pc, #112]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800996c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009970:	d106      	bne.n	8009980 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
 8009972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009974:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8009978:	d102      	bne.n	8009980 <HAL_RCCEx_GetPeriphCLKFreq+0x2450>
          frequency = HSE_VALUE;
 800997a:	4b1a      	ldr	r3, [pc, #104]	@ (80099e4 <HAL_RCCEx_GetPeriphCLKFreq+0x24b4>)
 800997c:	637b      	str	r3, [r7, #52]	@ 0x34
 800997e:	e002      	b.n	8009986 <HAL_RCCEx_GetPeriphCLKFreq+0x2456>
          frequency = 0U;
 8009980:	2300      	movs	r3, #0
 8009982:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009984:	e11f      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009986:	e11e      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8009988:	4b13      	ldr	r3, [pc, #76]	@ (80099d8 <HAL_RCCEx_GetPeriphCLKFreq+0x24a8>)
 800998a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800998e:	f003 0303 	and.w	r3, r3, #3
 8009992:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009996:	2b03      	cmp	r3, #3
 8009998:	d85f      	bhi.n	8009a5a <HAL_RCCEx_GetPeriphCLKFreq+0x252a>
 800999a:	a201      	add	r2, pc, #4	@ (adr r2, 80099a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2470>)
 800999c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099a0:	080099b1 	.word	0x080099b1
 80099a4:	080099b9 	.word	0x080099b9
 80099a8:	080099c9 	.word	0x080099c9
 80099ac:	080099e9 	.word	0x080099e9
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 80099b0:	f7fb f992 	bl	8004cd8 <HAL_RCC_GetHCLKFreq>
 80099b4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 80099b6:	e053      	b.n	8009a60 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80099b8:	f107 0320 	add.w	r3, r7, #32
 80099bc:	4618      	mov	r0, r3
 80099be:	f7fd f973 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 80099c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80099c6:	e04b      	b.n	8009a60 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80099c8:	f107 0314 	add.w	r3, r7, #20
 80099cc:	4618      	mov	r0, r3
 80099ce:	f7fd fad7 	bl	8006f80 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 80099d6:	e043      	b.n	8009a60 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 80099d8:	44020c00 	.word	0x44020c00
 80099dc:	03d09000 	.word	0x03d09000
 80099e0:	003d0900 	.word	0x003d0900
 80099e4:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80099e8:	4b79      	ldr	r3, [pc, #484]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80099ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80099ee:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80099f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80099f4:	4b76      	ldr	r3, [pc, #472]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	f003 0302 	and.w	r3, r3, #2
 80099fc:	2b02      	cmp	r3, #2
 80099fe:	d10c      	bne.n	8009a1a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
 8009a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d109      	bne.n	8009a1a <HAL_RCCEx_GetPeriphCLKFreq+0x24ea>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009a06:	4b72      	ldr	r3, [pc, #456]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	08db      	lsrs	r3, r3, #3
 8009a0c:	f003 0303 	and.w	r3, r3, #3
 8009a10:	4a70      	ldr	r2, [pc, #448]	@ (8009bd4 <HAL_RCCEx_GetPeriphCLKFreq+0x26a4>)
 8009a12:	fa22 f303 	lsr.w	r3, r2, r3
 8009a16:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a18:	e01e      	b.n	8009a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009a1a:	4b6d      	ldr	r3, [pc, #436]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009a22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a26:	d106      	bne.n	8009a36 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
 8009a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a2e:	d102      	bne.n	8009a36 <HAL_RCCEx_GetPeriphCLKFreq+0x2506>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009a30:	4b69      	ldr	r3, [pc, #420]	@ (8009bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x26a8>)
 8009a32:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a34:	e010      	b.n	8009a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009a36:	4b66      	ldr	r3, [pc, #408]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a3e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a42:	d106      	bne.n	8009a52 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
 8009a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a4a:	d102      	bne.n	8009a52 <HAL_RCCEx_GetPeriphCLKFreq+0x2522>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009a4c:	4b63      	ldr	r3, [pc, #396]	@ (8009bdc <HAL_RCCEx_GetPeriphCLKFreq+0x26ac>)
 8009a4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a50:	e002      	b.n	8009a58 <HAL_RCCEx_GetPeriphCLKFreq+0x2528>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8009a52:	2300      	movs	r3, #0
 8009a54:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009a56:	e003      	b.n	8009a60 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
 8009a58:	e002      	b.n	8009a60 <HAL_RCCEx_GetPeriphCLKFreq+0x2530>
          }
          default:
          {
            frequency = 0U;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009a5e:	bf00      	nop
          }
        }
        break;
 8009a60:	e0b1      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8009a62:	4b5b      	ldr	r3, [pc, #364]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009a64:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009a68:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009a6c:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8009a6e:	4b58      	ldr	r3, [pc, #352]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009a70:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a74:	f003 0302 	and.w	r3, r3, #2
 8009a78:	2b02      	cmp	r3, #2
 8009a7a:	d106      	bne.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 8009a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d103      	bne.n	8009a8a <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = LSE_VALUE;
 8009a82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a86:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a88:	e01f      	b.n	8009aca <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 8009a8a:	4b51      	ldr	r3, [pc, #324]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009a8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009a90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009a98:	d106      	bne.n	8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
 8009a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a9c:	2b40      	cmp	r3, #64	@ 0x40
 8009a9e:	d103      	bne.n	8009aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2578>
        {
          frequency = LSI_VALUE;
 8009aa0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009aa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009aa6:	e010      	b.n	8009aca <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 8009aa8:	4b49      	ldr	r3, [pc, #292]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009ab0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ab4:	d106      	bne.n	8009ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
 8009ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab8:	2b80      	cmp	r3, #128	@ 0x80
 8009aba:	d103      	bne.n	8009ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x2594>
        {
          frequency = CSI_VALUE / 122U;
 8009abc:	f248 0312 	movw	r3, #32786	@ 0x8012
 8009ac0:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ac2:	e002      	b.n	8009aca <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009ac8:	e07d      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009aca:	e07c      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8009acc:	4b40      	ldr	r3, [pc, #256]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009ace:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009ad2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009ad6:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8009ad8:	4b3d      	ldr	r3, [pc, #244]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009ae0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ae4:	d105      	bne.n	8009af2 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
 8009ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d102      	bne.n	8009af2 <HAL_RCCEx_GetPeriphCLKFreq+0x25c2>
        {
          frequency = HSI48_VALUE;
 8009aec:	4b3c      	ldr	r3, [pc, #240]	@ (8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8009aee:	637b      	str	r3, [r7, #52]	@ 0x34
 8009af0:	e031      	b.n	8009b56 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 8009af2:	4b37      	ldr	r3, [pc, #220]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009afa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009afe:	d10a      	bne.n	8009b16 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
 8009b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b02:	2b10      	cmp	r3, #16
 8009b04:	d107      	bne.n	8009b16 <HAL_RCCEx_GetPeriphCLKFreq+0x25e6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009b06:	f107 0320 	add.w	r3, r7, #32
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	f7fd f8cc 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b12:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b14:	e01f      	b.n	8009b56 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8009b16:	4b2e      	ldr	r3, [pc, #184]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009b18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b1c:	f003 0302 	and.w	r3, r3, #2
 8009b20:	2b02      	cmp	r3, #2
 8009b22:	d106      	bne.n	8009b32 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
 8009b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b26:	2b20      	cmp	r3, #32
 8009b28:	d103      	bne.n	8009b32 <HAL_RCCEx_GetPeriphCLKFreq+0x2602>
        {
          frequency = LSE_VALUE;
 8009b2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009b2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b30:	e011      	b.n	8009b56 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8009b32:	4b27      	ldr	r3, [pc, #156]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009b34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009b38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009b40:	d106      	bne.n	8009b50 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 8009b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b44:	2b30      	cmp	r3, #48	@ 0x30
 8009b46:	d103      	bne.n	8009b50 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = LSI_VALUE;
 8009b48:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009b4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b4e:	e002      	b.n	8009b56 <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8009b50:	2300      	movs	r3, #0
 8009b52:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 8009b54:	e037      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009b56:	e036      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8009b58:	4b1d      	ldr	r3, [pc, #116]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009b5a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009b5e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009b62:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8009b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b66:	2b10      	cmp	r3, #16
 8009b68:	d107      	bne.n	8009b7a <HAL_RCCEx_GetPeriphCLKFreq+0x264a>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009b6a:	f107 0320 	add.w	r3, r7, #32
 8009b6e:	4618      	mov	r0, r3
 8009b70:	f7fd f89a 	bl	8006ca8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b76:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8009b78:	e025      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 8009b7a:	4b15      	ldr	r3, [pc, #84]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009b82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b86:	d10a      	bne.n	8009b9e <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
 8009b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8a:	2b20      	cmp	r3, #32
 8009b8c:	d107      	bne.n	8009b9e <HAL_RCCEx_GetPeriphCLKFreq+0x266e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009b8e:	f107 0308 	add.w	r3, r7, #8
 8009b92:	4618      	mov	r0, r3
 8009b94:	f7fd fb60 	bl	8007258 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b9c:	e00f      	b.n	8009bbe <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8009b9e:	4b0c      	ldr	r3, [pc, #48]	@ (8009bd0 <HAL_RCCEx_GetPeriphCLKFreq+0x26a0>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009ba6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009baa:	d105      	bne.n	8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
 8009bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bae:	2b30      	cmp	r3, #48	@ 0x30
 8009bb0:	d102      	bne.n	8009bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2688>
        {
          frequency = HSI48_VALUE;
 8009bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8009be0 <HAL_RCCEx_GetPeriphCLKFreq+0x26b0>)
 8009bb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bb6:	e002      	b.n	8009bbe <HAL_RCCEx_GetPeriphCLKFreq+0x268e>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 8009bbc:	e003      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>
 8009bbe:	e002      	b.n	8009bc6 <HAL_RCCEx_GetPeriphCLKFreq+0x2696>


      default:
        frequency = 0U;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8009bc4:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8009bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	373c      	adds	r7, #60	@ 0x3c
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd90      	pop	{r4, r7, pc}
 8009bd0:	44020c00 	.word	0x44020c00
 8009bd4:	03d09000 	.word	0x03d09000
 8009bd8:	003d0900 	.word	0x003d0900
 8009bdc:	017d7840 	.word	0x017d7840
 8009be0:	02dc6c00 	.word	0x02dc6c00

08009be4 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b084      	sub	sp, #16
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8009bec:	4b48      	ldr	r3, [pc, #288]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	4a47      	ldr	r2, [pc, #284]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009bf2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009bf6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009bf8:	f7f8 fada 	bl	80021b0 <HAL_GetTick>
 8009bfc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009bfe:	e008      	b.n	8009c12 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009c00:	f7f8 fad6 	bl	80021b0 <HAL_GetTick>
 8009c04:	4602      	mov	r2, r0
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	1ad3      	subs	r3, r2, r3
 8009c0a:	2b02      	cmp	r3, #2
 8009c0c:	d901      	bls.n	8009c12 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009c0e:	2303      	movs	r3, #3
 8009c10:	e07a      	b.n	8009d08 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009c12:	4b3f      	ldr	r3, [pc, #252]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d1f0      	bne.n	8009c00 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8009c1e:	4b3c      	ldr	r3, [pc, #240]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c22:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009c26:	f023 0303 	bic.w	r3, r3, #3
 8009c2a:	687a      	ldr	r2, [r7, #4]
 8009c2c:	6811      	ldr	r1, [r2, #0]
 8009c2e:	687a      	ldr	r2, [r7, #4]
 8009c30:	6852      	ldr	r2, [r2, #4]
 8009c32:	0212      	lsls	r2, r2, #8
 8009c34:	430a      	orrs	r2, r1
 8009c36:	4936      	ldr	r1, [pc, #216]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009c38:	4313      	orrs	r3, r2
 8009c3a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	689b      	ldr	r3, [r3, #8]
 8009c40:	3b01      	subs	r3, #1
 8009c42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	3b01      	subs	r3, #1
 8009c4c:	025b      	lsls	r3, r3, #9
 8009c4e:	b29b      	uxth	r3, r3
 8009c50:	431a      	orrs	r2, r3
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	691b      	ldr	r3, [r3, #16]
 8009c56:	3b01      	subs	r3, #1
 8009c58:	041b      	lsls	r3, r3, #16
 8009c5a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009c5e:	431a      	orrs	r2, r3
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	695b      	ldr	r3, [r3, #20]
 8009c64:	3b01      	subs	r3, #1
 8009c66:	061b      	lsls	r3, r3, #24
 8009c68:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009c6c:	4928      	ldr	r1, [pc, #160]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009c6e:	4313      	orrs	r3, r2
 8009c70:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8009c72:	4b27      	ldr	r3, [pc, #156]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009c74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c76:	f023 020c 	bic.w	r2, r3, #12
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	699b      	ldr	r3, [r3, #24]
 8009c7e:	4924      	ldr	r1, [pc, #144]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009c80:	4313      	orrs	r3, r2
 8009c82:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8009c84:	4b22      	ldr	r3, [pc, #136]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009c86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c88:	f023 0220 	bic.w	r2, r3, #32
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	69db      	ldr	r3, [r3, #28]
 8009c90:	491f      	ldr	r1, [pc, #124]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009c92:	4313      	orrs	r3, r2
 8009c94:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8009c96:	4b1e      	ldr	r3, [pc, #120]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009c98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c9e:	491c      	ldr	r1, [pc, #112]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009ca0:	4313      	orrs	r3, r2
 8009ca2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8009ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009ca6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca8:	4a19      	ldr	r2, [pc, #100]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009caa:	f023 0310 	bic.w	r3, r3, #16
 8009cae:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8009cb0:	4b17      	ldr	r3, [pc, #92]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cb4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009cb8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	6a12      	ldr	r2, [r2, #32]
 8009cc0:	00d2      	lsls	r2, r2, #3
 8009cc2:	4913      	ldr	r1, [pc, #76]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009cc4:	4313      	orrs	r3, r2
 8009cc6:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8009cc8:	4b11      	ldr	r3, [pc, #68]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009cca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ccc:	4a10      	ldr	r2, [pc, #64]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009cce:	f043 0310 	orr.w	r3, r3, #16
 8009cd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8009cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4a0d      	ldr	r2, [pc, #52]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009cda:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009cde:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009ce0:	f7f8 fa66 	bl	80021b0 <HAL_GetTick>
 8009ce4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009ce6:	e008      	b.n	8009cfa <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009ce8:	f7f8 fa62 	bl	80021b0 <HAL_GetTick>
 8009cec:	4602      	mov	r2, r0
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	1ad3      	subs	r3, r2, r3
 8009cf2:	2b02      	cmp	r3, #2
 8009cf4:	d901      	bls.n	8009cfa <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009cf6:	2303      	movs	r3, #3
 8009cf8:	e006      	b.n	8009d08 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009cfa:	4b05      	ldr	r3, [pc, #20]	@ (8009d10 <RCCEx_PLL2_Config+0x12c>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d0f0      	beq.n	8009ce8 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8009d06:	2300      	movs	r3, #0

}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	3710      	adds	r7, #16
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}
 8009d10:	44020c00 	.word	0x44020c00

08009d14 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b084      	sub	sp, #16
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 8009d1c:	4b48      	ldr	r3, [pc, #288]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4a47      	ldr	r2, [pc, #284]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009d22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d26:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009d28:	f7f8 fa42 	bl	80021b0 <HAL_GetTick>
 8009d2c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009d2e:	e008      	b.n	8009d42 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009d30:	f7f8 fa3e 	bl	80021b0 <HAL_GetTick>
 8009d34:	4602      	mov	r2, r0
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	1ad3      	subs	r3, r2, r3
 8009d3a:	2b02      	cmp	r3, #2
 8009d3c:	d901      	bls.n	8009d42 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8009d3e:	2303      	movs	r3, #3
 8009d40:	e07a      	b.n	8009e38 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009d42:	4b3f      	ldr	r3, [pc, #252]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d1f0      	bne.n	8009d30 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8009d4e:	4b3c      	ldr	r3, [pc, #240]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d52:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009d56:	f023 0303 	bic.w	r3, r3, #3
 8009d5a:	687a      	ldr	r2, [r7, #4]
 8009d5c:	6811      	ldr	r1, [r2, #0]
 8009d5e:	687a      	ldr	r2, [r7, #4]
 8009d60:	6852      	ldr	r2, [r2, #4]
 8009d62:	0212      	lsls	r2, r2, #8
 8009d64:	430a      	orrs	r2, r1
 8009d66:	4936      	ldr	r1, [pc, #216]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009d68:	4313      	orrs	r3, r2
 8009d6a:	630b      	str	r3, [r1, #48]	@ 0x30
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	689b      	ldr	r3, [r3, #8]
 8009d70:	3b01      	subs	r3, #1
 8009d72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	68db      	ldr	r3, [r3, #12]
 8009d7a:	3b01      	subs	r3, #1
 8009d7c:	025b      	lsls	r3, r3, #9
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	431a      	orrs	r2, r3
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	691b      	ldr	r3, [r3, #16]
 8009d86:	3b01      	subs	r3, #1
 8009d88:	041b      	lsls	r3, r3, #16
 8009d8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009d8e:	431a      	orrs	r2, r3
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	695b      	ldr	r3, [r3, #20]
 8009d94:	3b01      	subs	r3, #1
 8009d96:	061b      	lsls	r3, r3, #24
 8009d98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009d9c:	4928      	ldr	r1, [pc, #160]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009d9e:	4313      	orrs	r3, r2
 8009da0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009da2:	4b27      	ldr	r3, [pc, #156]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009da6:	f023 020c 	bic.w	r2, r3, #12
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	699b      	ldr	r3, [r3, #24]
 8009dae:	4924      	ldr	r1, [pc, #144]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009db0:	4313      	orrs	r3, r2
 8009db2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 8009db4:	4b22      	ldr	r3, [pc, #136]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009db8:	f023 0220 	bic.w	r2, r3, #32
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	69db      	ldr	r3, [r3, #28]
 8009dc0:	491f      	ldr	r1, [pc, #124]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8009dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009dc8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dce:	491c      	ldr	r1, [pc, #112]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 8009dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dd8:	4a19      	ldr	r2, [pc, #100]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009dda:	f023 0310 	bic.w	r3, r3, #16
 8009dde:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 8009de0:	4b17      	ldr	r3, [pc, #92]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009de2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009de4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009de8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	6a12      	ldr	r2, [r2, #32]
 8009df0:	00d2      	lsls	r2, r2, #3
 8009df2:	4913      	ldr	r1, [pc, #76]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009df4:	4313      	orrs	r3, r2
 8009df6:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 8009df8:	4b11      	ldr	r3, [pc, #68]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dfc:	4a10      	ldr	r2, [pc, #64]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009dfe:	f043 0310 	orr.w	r3, r3, #16
 8009e02:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 8009e04:	4b0e      	ldr	r3, [pc, #56]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	4a0d      	ldr	r2, [pc, #52]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009e0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e0e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009e10:	f7f8 f9ce 	bl	80021b0 <HAL_GetTick>
 8009e14:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009e16:	e008      	b.n	8009e2a <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009e18:	f7f8 f9ca 	bl	80021b0 <HAL_GetTick>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	1ad3      	subs	r3, r2, r3
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	d901      	bls.n	8009e2a <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 8009e26:	2303      	movs	r3, #3
 8009e28:	e006      	b.n	8009e38 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009e2a:	4b05      	ldr	r3, [pc, #20]	@ (8009e40 <RCCEx_PLL3_Config+0x12c>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d0f0      	beq.n	8009e18 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 8009e36:	2300      	movs	r3, #0
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3710      	adds	r7, #16
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}
 8009e40:	44020c00 	.word	0x44020c00

08009e44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b082      	sub	sp, #8
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d101      	bne.n	8009e56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009e52:	2301      	movs	r3, #1
 8009e54:	e049      	b.n	8009eea <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d106      	bne.n	8009e70 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	2200      	movs	r2, #0
 8009e66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009e6a:	6878      	ldr	r0, [r7, #4]
 8009e6c:	f7f7 ff4c 	bl	8001d08 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2202      	movs	r2, #2
 8009e74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681a      	ldr	r2, [r3, #0]
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	3304      	adds	r3, #4
 8009e80:	4619      	mov	r1, r3
 8009e82:	4610      	mov	r0, r2
 8009e84:	f000 faaa 	bl	800a3dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2201      	movs	r2, #1
 8009e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2201      	movs	r2, #1
 8009e9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	2201      	movs	r2, #1
 8009eac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2201      	movs	r2, #1
 8009ebc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2201      	movs	r2, #1
 8009ec4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2201      	movs	r2, #1
 8009ecc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2201      	movs	r2, #1
 8009edc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009ee8:	2300      	movs	r3, #0
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3708      	adds	r7, #8
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}
	...

08009ef4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
 8009efc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d109      	bne.n	8009f18 <HAL_TIM_PWM_Start+0x24>
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009f0a:	b2db      	uxtb	r3, r3
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	bf14      	ite	ne
 8009f10:	2301      	movne	r3, #1
 8009f12:	2300      	moveq	r3, #0
 8009f14:	b2db      	uxtb	r3, r3
 8009f16:	e03c      	b.n	8009f92 <HAL_TIM_PWM_Start+0x9e>
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	2b04      	cmp	r3, #4
 8009f1c:	d109      	bne.n	8009f32 <HAL_TIM_PWM_Start+0x3e>
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009f24:	b2db      	uxtb	r3, r3
 8009f26:	2b01      	cmp	r3, #1
 8009f28:	bf14      	ite	ne
 8009f2a:	2301      	movne	r3, #1
 8009f2c:	2300      	moveq	r3, #0
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	e02f      	b.n	8009f92 <HAL_TIM_PWM_Start+0x9e>
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	2b08      	cmp	r3, #8
 8009f36:	d109      	bne.n	8009f4c <HAL_TIM_PWM_Start+0x58>
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009f3e:	b2db      	uxtb	r3, r3
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	bf14      	ite	ne
 8009f44:	2301      	movne	r3, #1
 8009f46:	2300      	moveq	r3, #0
 8009f48:	b2db      	uxtb	r3, r3
 8009f4a:	e022      	b.n	8009f92 <HAL_TIM_PWM_Start+0x9e>
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	2b0c      	cmp	r3, #12
 8009f50:	d109      	bne.n	8009f66 <HAL_TIM_PWM_Start+0x72>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	2b01      	cmp	r3, #1
 8009f5c:	bf14      	ite	ne
 8009f5e:	2301      	movne	r3, #1
 8009f60:	2300      	moveq	r3, #0
 8009f62:	b2db      	uxtb	r3, r3
 8009f64:	e015      	b.n	8009f92 <HAL_TIM_PWM_Start+0x9e>
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	2b10      	cmp	r3, #16
 8009f6a:	d109      	bne.n	8009f80 <HAL_TIM_PWM_Start+0x8c>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009f72:	b2db      	uxtb	r3, r3
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	bf14      	ite	ne
 8009f78:	2301      	movne	r3, #1
 8009f7a:	2300      	moveq	r3, #0
 8009f7c:	b2db      	uxtb	r3, r3
 8009f7e:	e008      	b.n	8009f92 <HAL_TIM_PWM_Start+0x9e>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009f86:	b2db      	uxtb	r3, r3
 8009f88:	2b01      	cmp	r3, #1
 8009f8a:	bf14      	ite	ne
 8009f8c:	2301      	movne	r3, #1
 8009f8e:	2300      	moveq	r3, #0
 8009f90:	b2db      	uxtb	r3, r3
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d001      	beq.n	8009f9a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009f96:	2301      	movs	r3, #1
 8009f98:	e0e2      	b.n	800a160 <HAL_TIM_PWM_Start+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f9a:	683b      	ldr	r3, [r7, #0]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d104      	bne.n	8009faa <HAL_TIM_PWM_Start+0xb6>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2202      	movs	r2, #2
 8009fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009fa8:	e023      	b.n	8009ff2 <HAL_TIM_PWM_Start+0xfe>
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	2b04      	cmp	r3, #4
 8009fae:	d104      	bne.n	8009fba <HAL_TIM_PWM_Start+0xc6>
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2202      	movs	r2, #2
 8009fb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009fb8:	e01b      	b.n	8009ff2 <HAL_TIM_PWM_Start+0xfe>
 8009fba:	683b      	ldr	r3, [r7, #0]
 8009fbc:	2b08      	cmp	r3, #8
 8009fbe:	d104      	bne.n	8009fca <HAL_TIM_PWM_Start+0xd6>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2202      	movs	r2, #2
 8009fc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009fc8:	e013      	b.n	8009ff2 <HAL_TIM_PWM_Start+0xfe>
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	2b0c      	cmp	r3, #12
 8009fce:	d104      	bne.n	8009fda <HAL_TIM_PWM_Start+0xe6>
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2202      	movs	r2, #2
 8009fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009fd8:	e00b      	b.n	8009ff2 <HAL_TIM_PWM_Start+0xfe>
 8009fda:	683b      	ldr	r3, [r7, #0]
 8009fdc:	2b10      	cmp	r3, #16
 8009fde:	d104      	bne.n	8009fea <HAL_TIM_PWM_Start+0xf6>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2202      	movs	r2, #2
 8009fe4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009fe8:	e003      	b.n	8009ff2 <HAL_TIM_PWM_Start+0xfe>
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2202      	movs	r2, #2
 8009fee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	2201      	movs	r2, #1
 8009ff8:	6839      	ldr	r1, [r7, #0]
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f000 feee 	bl	800addc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a58      	ldr	r2, [pc, #352]	@ (800a168 <HAL_TIM_PWM_Start+0x274>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d02c      	beq.n	800a064 <HAL_TIM_PWM_Start+0x170>
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	4a57      	ldr	r2, [pc, #348]	@ (800a16c <HAL_TIM_PWM_Start+0x278>)
 800a010:	4293      	cmp	r3, r2
 800a012:	d027      	beq.n	800a064 <HAL_TIM_PWM_Start+0x170>
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	4a55      	ldr	r2, [pc, #340]	@ (800a170 <HAL_TIM_PWM_Start+0x27c>)
 800a01a:	4293      	cmp	r3, r2
 800a01c:	d022      	beq.n	800a064 <HAL_TIM_PWM_Start+0x170>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4a54      	ldr	r2, [pc, #336]	@ (800a174 <HAL_TIM_PWM_Start+0x280>)
 800a024:	4293      	cmp	r3, r2
 800a026:	d01d      	beq.n	800a064 <HAL_TIM_PWM_Start+0x170>
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	4a52      	ldr	r2, [pc, #328]	@ (800a178 <HAL_TIM_PWM_Start+0x284>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d018      	beq.n	800a064 <HAL_TIM_PWM_Start+0x170>
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	4a51      	ldr	r2, [pc, #324]	@ (800a17c <HAL_TIM_PWM_Start+0x288>)
 800a038:	4293      	cmp	r3, r2
 800a03a:	d013      	beq.n	800a064 <HAL_TIM_PWM_Start+0x170>
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a4f      	ldr	r2, [pc, #316]	@ (800a180 <HAL_TIM_PWM_Start+0x28c>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d00e      	beq.n	800a064 <HAL_TIM_PWM_Start+0x170>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	4a4e      	ldr	r2, [pc, #312]	@ (800a184 <HAL_TIM_PWM_Start+0x290>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d009      	beq.n	800a064 <HAL_TIM_PWM_Start+0x170>
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4a4c      	ldr	r2, [pc, #304]	@ (800a188 <HAL_TIM_PWM_Start+0x294>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d004      	beq.n	800a064 <HAL_TIM_PWM_Start+0x170>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a4b      	ldr	r2, [pc, #300]	@ (800a18c <HAL_TIM_PWM_Start+0x298>)
 800a060:	4293      	cmp	r3, r2
 800a062:	d101      	bne.n	800a068 <HAL_TIM_PWM_Start+0x174>
 800a064:	2301      	movs	r3, #1
 800a066:	e000      	b.n	800a06a <HAL_TIM_PWM_Start+0x176>
 800a068:	2300      	movs	r3, #0
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d007      	beq.n	800a07e <HAL_TIM_PWM_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a07c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	4a39      	ldr	r2, [pc, #228]	@ (800a168 <HAL_TIM_PWM_Start+0x274>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d04a      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4a37      	ldr	r2, [pc, #220]	@ (800a16c <HAL_TIM_PWM_Start+0x278>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d045      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a09a:	d040      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0a4:	d03b      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	4a39      	ldr	r2, [pc, #228]	@ (800a190 <HAL_TIM_PWM_Start+0x29c>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d036      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	4a37      	ldr	r2, [pc, #220]	@ (800a194 <HAL_TIM_PWM_Start+0x2a0>)
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	d031      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4a36      	ldr	r2, [pc, #216]	@ (800a198 <HAL_TIM_PWM_Start+0x2a4>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d02c      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	4a34      	ldr	r2, [pc, #208]	@ (800a19c <HAL_TIM_PWM_Start+0x2a8>)
 800a0ca:	4293      	cmp	r3, r2
 800a0cc:	d027      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	4a33      	ldr	r2, [pc, #204]	@ (800a1a0 <HAL_TIM_PWM_Start+0x2ac>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d022      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4a31      	ldr	r2, [pc, #196]	@ (800a1a4 <HAL_TIM_PWM_Start+0x2b0>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d01d      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	4a22      	ldr	r2, [pc, #136]	@ (800a170 <HAL_TIM_PWM_Start+0x27c>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d018      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	4a20      	ldr	r2, [pc, #128]	@ (800a174 <HAL_TIM_PWM_Start+0x280>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d013      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a2b      	ldr	r2, [pc, #172]	@ (800a1a8 <HAL_TIM_PWM_Start+0x2b4>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d00e      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	4a29      	ldr	r2, [pc, #164]	@ (800a1ac <HAL_TIM_PWM_Start+0x2b8>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d009      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	4a1a      	ldr	r2, [pc, #104]	@ (800a178 <HAL_TIM_PWM_Start+0x284>)
 800a110:	4293      	cmp	r3, r2
 800a112:	d004      	beq.n	800a11e <HAL_TIM_PWM_Start+0x22a>
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	4a18      	ldr	r2, [pc, #96]	@ (800a17c <HAL_TIM_PWM_Start+0x288>)
 800a11a:	4293      	cmp	r3, r2
 800a11c:	d115      	bne.n	800a14a <HAL_TIM_PWM_Start+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	689a      	ldr	r2, [r3, #8]
 800a124:	4b22      	ldr	r3, [pc, #136]	@ (800a1b0 <HAL_TIM_PWM_Start+0x2bc>)
 800a126:	4013      	ands	r3, r2
 800a128:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	2b06      	cmp	r3, #6
 800a12e:	d015      	beq.n	800a15c <HAL_TIM_PWM_Start+0x268>
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a136:	d011      	beq.n	800a15c <HAL_TIM_PWM_Start+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	681a      	ldr	r2, [r3, #0]
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	f042 0201 	orr.w	r2, r2, #1
 800a146:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a148:	e008      	b.n	800a15c <HAL_TIM_PWM_Start+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	681a      	ldr	r2, [r3, #0]
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f042 0201 	orr.w	r2, r2, #1
 800a158:	601a      	str	r2, [r3, #0]
 800a15a:	e000      	b.n	800a15e <HAL_TIM_PWM_Start+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a15c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a15e:	2300      	movs	r3, #0
}
 800a160:	4618      	mov	r0, r3
 800a162:	3710      	adds	r7, #16
 800a164:	46bd      	mov	sp, r7
 800a166:	bd80      	pop	{r7, pc}
 800a168:	40012c00 	.word	0x40012c00
 800a16c:	50012c00 	.word	0x50012c00
 800a170:	40013400 	.word	0x40013400
 800a174:	50013400 	.word	0x50013400
 800a178:	40014000 	.word	0x40014000
 800a17c:	50014000 	.word	0x50014000
 800a180:	40014400 	.word	0x40014400
 800a184:	50014400 	.word	0x50014400
 800a188:	40014800 	.word	0x40014800
 800a18c:	50014800 	.word	0x50014800
 800a190:	40000400 	.word	0x40000400
 800a194:	50000400 	.word	0x50000400
 800a198:	40000800 	.word	0x40000800
 800a19c:	50000800 	.word	0x50000800
 800a1a0:	40000c00 	.word	0x40000c00
 800a1a4:	50000c00 	.word	0x50000c00
 800a1a8:	40001800 	.word	0x40001800
 800a1ac:	50001800 	.word	0x50001800
 800a1b0:	00010007 	.word	0x00010007

0800a1b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b086      	sub	sp, #24
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	60b9      	str	r1, [r7, #8]
 800a1be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a1ca:	2b01      	cmp	r3, #1
 800a1cc:	d101      	bne.n	800a1d2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a1ce:	2302      	movs	r3, #2
 800a1d0:	e0ff      	b.n	800a3d2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	2201      	movs	r2, #1
 800a1d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	2b14      	cmp	r3, #20
 800a1de:	f200 80f0 	bhi.w	800a3c2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a1e2:	a201      	add	r2, pc, #4	@ (adr r2, 800a1e8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a1e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e8:	0800a23d 	.word	0x0800a23d
 800a1ec:	0800a3c3 	.word	0x0800a3c3
 800a1f0:	0800a3c3 	.word	0x0800a3c3
 800a1f4:	0800a3c3 	.word	0x0800a3c3
 800a1f8:	0800a27d 	.word	0x0800a27d
 800a1fc:	0800a3c3 	.word	0x0800a3c3
 800a200:	0800a3c3 	.word	0x0800a3c3
 800a204:	0800a3c3 	.word	0x0800a3c3
 800a208:	0800a2bf 	.word	0x0800a2bf
 800a20c:	0800a3c3 	.word	0x0800a3c3
 800a210:	0800a3c3 	.word	0x0800a3c3
 800a214:	0800a3c3 	.word	0x0800a3c3
 800a218:	0800a2ff 	.word	0x0800a2ff
 800a21c:	0800a3c3 	.word	0x0800a3c3
 800a220:	0800a3c3 	.word	0x0800a3c3
 800a224:	0800a3c3 	.word	0x0800a3c3
 800a228:	0800a341 	.word	0x0800a341
 800a22c:	0800a3c3 	.word	0x0800a3c3
 800a230:	0800a3c3 	.word	0x0800a3c3
 800a234:	0800a3c3 	.word	0x0800a3c3
 800a238:	0800a381 	.word	0x0800a381
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	68b9      	ldr	r1, [r7, #8]
 800a242:	4618      	mov	r0, r3
 800a244:	f000 f9f4 	bl	800a630 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	699a      	ldr	r2, [r3, #24]
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f042 0208 	orr.w	r2, r2, #8
 800a256:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	699a      	ldr	r2, [r3, #24]
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	f022 0204 	bic.w	r2, r2, #4
 800a266:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	6999      	ldr	r1, [r3, #24]
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	691a      	ldr	r2, [r3, #16]
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	430a      	orrs	r2, r1
 800a278:	619a      	str	r2, [r3, #24]
      break;
 800a27a:	e0a5      	b.n	800a3c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	68b9      	ldr	r1, [r7, #8]
 800a282:	4618      	mov	r0, r3
 800a284:	f000 fa96 	bl	800a7b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	699a      	ldr	r2, [r3, #24]
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a296:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	699a      	ldr	r2, [r3, #24]
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a2a6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	6999      	ldr	r1, [r3, #24]
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	691b      	ldr	r3, [r3, #16]
 800a2b2:	021a      	lsls	r2, r3, #8
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	430a      	orrs	r2, r1
 800a2ba:	619a      	str	r2, [r3, #24]
      break;
 800a2bc:	e084      	b.n	800a3c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	68b9      	ldr	r1, [r7, #8]
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	f000 fb25 	bl	800a914 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	69da      	ldr	r2, [r3, #28]
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f042 0208 	orr.w	r2, r2, #8
 800a2d8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	69da      	ldr	r2, [r3, #28]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f022 0204 	bic.w	r2, r2, #4
 800a2e8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	69d9      	ldr	r1, [r3, #28]
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	691a      	ldr	r2, [r3, #16]
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	430a      	orrs	r2, r1
 800a2fa:	61da      	str	r2, [r3, #28]
      break;
 800a2fc:	e064      	b.n	800a3c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	68b9      	ldr	r1, [r7, #8]
 800a304:	4618      	mov	r0, r3
 800a306:	f000 fbb3 	bl	800aa70 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	69da      	ldr	r2, [r3, #28]
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a318:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	69da      	ldr	r2, [r3, #28]
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a328:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	69d9      	ldr	r1, [r3, #28]
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	691b      	ldr	r3, [r3, #16]
 800a334:	021a      	lsls	r2, r3, #8
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	430a      	orrs	r2, r1
 800a33c:	61da      	str	r2, [r3, #28]
      break;
 800a33e:	e043      	b.n	800a3c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	68b9      	ldr	r1, [r7, #8]
 800a346:	4618      	mov	r0, r3
 800a348:	f000 fc42 	bl	800abd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f042 0208 	orr.w	r2, r2, #8
 800a35a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f022 0204 	bic.w	r2, r2, #4
 800a36a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	691a      	ldr	r2, [r3, #16]
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	430a      	orrs	r2, r1
 800a37c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a37e:	e023      	b.n	800a3c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	68b9      	ldr	r1, [r7, #8]
 800a386:	4618      	mov	r0, r3
 800a388:	f000 fca4 	bl	800acd4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a39a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a3aa:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	691b      	ldr	r3, [r3, #16]
 800a3b6:	021a      	lsls	r2, r3, #8
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	430a      	orrs	r2, r1
 800a3be:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a3c0:	e002      	b.n	800a3c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a3c2:	2301      	movs	r3, #1
 800a3c4:	75fb      	strb	r3, [r7, #23]
      break;
 800a3c6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a3d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	3718      	adds	r7, #24
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}
 800a3da:	bf00      	nop

0800a3dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b085      	sub	sp, #20
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	6078      	str	r0, [r7, #4]
 800a3e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	4a7a      	ldr	r2, [pc, #488]	@ (800a5d8 <TIM_Base_SetConfig+0x1fc>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d02b      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	4a79      	ldr	r2, [pc, #484]	@ (800a5dc <TIM_Base_SetConfig+0x200>)
 800a3f8:	4293      	cmp	r3, r2
 800a3fa:	d027      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a402:	d023      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a40a:	d01f      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	4a74      	ldr	r2, [pc, #464]	@ (800a5e0 <TIM_Base_SetConfig+0x204>)
 800a410:	4293      	cmp	r3, r2
 800a412:	d01b      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	4a73      	ldr	r2, [pc, #460]	@ (800a5e4 <TIM_Base_SetConfig+0x208>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d017      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	4a72      	ldr	r2, [pc, #456]	@ (800a5e8 <TIM_Base_SetConfig+0x20c>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d013      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	4a71      	ldr	r2, [pc, #452]	@ (800a5ec <TIM_Base_SetConfig+0x210>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	d00f      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	4a70      	ldr	r2, [pc, #448]	@ (800a5f0 <TIM_Base_SetConfig+0x214>)
 800a430:	4293      	cmp	r3, r2
 800a432:	d00b      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	4a6f      	ldr	r2, [pc, #444]	@ (800a5f4 <TIM_Base_SetConfig+0x218>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	d007      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	4a6e      	ldr	r2, [pc, #440]	@ (800a5f8 <TIM_Base_SetConfig+0x21c>)
 800a440:	4293      	cmp	r3, r2
 800a442:	d003      	beq.n	800a44c <TIM_Base_SetConfig+0x70>
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	4a6d      	ldr	r2, [pc, #436]	@ (800a5fc <TIM_Base_SetConfig+0x220>)
 800a448:	4293      	cmp	r3, r2
 800a44a:	d108      	bne.n	800a45e <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a452:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	685b      	ldr	r3, [r3, #4]
 800a458:	68fa      	ldr	r2, [r7, #12]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	4a5d      	ldr	r2, [pc, #372]	@ (800a5d8 <TIM_Base_SetConfig+0x1fc>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d05b      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	4a5c      	ldr	r2, [pc, #368]	@ (800a5dc <TIM_Base_SetConfig+0x200>)
 800a46a:	4293      	cmp	r3, r2
 800a46c:	d057      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a474:	d053      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a47c:	d04f      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	4a57      	ldr	r2, [pc, #348]	@ (800a5e0 <TIM_Base_SetConfig+0x204>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d04b      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	4a56      	ldr	r2, [pc, #344]	@ (800a5e4 <TIM_Base_SetConfig+0x208>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d047      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	4a55      	ldr	r2, [pc, #340]	@ (800a5e8 <TIM_Base_SetConfig+0x20c>)
 800a492:	4293      	cmp	r3, r2
 800a494:	d043      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	4a54      	ldr	r2, [pc, #336]	@ (800a5ec <TIM_Base_SetConfig+0x210>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d03f      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	4a53      	ldr	r2, [pc, #332]	@ (800a5f0 <TIM_Base_SetConfig+0x214>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d03b      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	4a52      	ldr	r2, [pc, #328]	@ (800a5f4 <TIM_Base_SetConfig+0x218>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d037      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	4a51      	ldr	r2, [pc, #324]	@ (800a5f8 <TIM_Base_SetConfig+0x21c>)
 800a4b2:	4293      	cmp	r3, r2
 800a4b4:	d033      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	4a50      	ldr	r2, [pc, #320]	@ (800a5fc <TIM_Base_SetConfig+0x220>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d02f      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	4a4f      	ldr	r2, [pc, #316]	@ (800a600 <TIM_Base_SetConfig+0x224>)
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d02b      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	4a4e      	ldr	r2, [pc, #312]	@ (800a604 <TIM_Base_SetConfig+0x228>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d027      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	4a4d      	ldr	r2, [pc, #308]	@ (800a608 <TIM_Base_SetConfig+0x22c>)
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d023      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	4a4c      	ldr	r2, [pc, #304]	@ (800a60c <TIM_Base_SetConfig+0x230>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d01f      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	4a4b      	ldr	r2, [pc, #300]	@ (800a610 <TIM_Base_SetConfig+0x234>)
 800a4e2:	4293      	cmp	r3, r2
 800a4e4:	d01b      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	4a4a      	ldr	r2, [pc, #296]	@ (800a614 <TIM_Base_SetConfig+0x238>)
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d017      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	4a49      	ldr	r2, [pc, #292]	@ (800a618 <TIM_Base_SetConfig+0x23c>)
 800a4f2:	4293      	cmp	r3, r2
 800a4f4:	d013      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	4a48      	ldr	r2, [pc, #288]	@ (800a61c <TIM_Base_SetConfig+0x240>)
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	d00f      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	4a47      	ldr	r2, [pc, #284]	@ (800a620 <TIM_Base_SetConfig+0x244>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d00b      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	4a46      	ldr	r2, [pc, #280]	@ (800a624 <TIM_Base_SetConfig+0x248>)
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d007      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	4a45      	ldr	r2, [pc, #276]	@ (800a628 <TIM_Base_SetConfig+0x24c>)
 800a512:	4293      	cmp	r3, r2
 800a514:	d003      	beq.n	800a51e <TIM_Base_SetConfig+0x142>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	4a44      	ldr	r2, [pc, #272]	@ (800a62c <TIM_Base_SetConfig+0x250>)
 800a51a:	4293      	cmp	r3, r2
 800a51c:	d108      	bne.n	800a530 <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a524:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	68db      	ldr	r3, [r3, #12]
 800a52a:	68fa      	ldr	r2, [r7, #12]
 800a52c:	4313      	orrs	r3, r2
 800a52e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	695b      	ldr	r3, [r3, #20]
 800a53a:	4313      	orrs	r3, r2
 800a53c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	68fa      	ldr	r2, [r7, #12]
 800a542:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	689a      	ldr	r2, [r3, #8]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	681a      	ldr	r2, [r3, #0]
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	4a20      	ldr	r2, [pc, #128]	@ (800a5d8 <TIM_Base_SetConfig+0x1fc>)
 800a558:	4293      	cmp	r3, r2
 800a55a:	d023      	beq.n	800a5a4 <TIM_Base_SetConfig+0x1c8>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	4a1f      	ldr	r2, [pc, #124]	@ (800a5dc <TIM_Base_SetConfig+0x200>)
 800a560:	4293      	cmp	r3, r2
 800a562:	d01f      	beq.n	800a5a4 <TIM_Base_SetConfig+0x1c8>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a24      	ldr	r2, [pc, #144]	@ (800a5f8 <TIM_Base_SetConfig+0x21c>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d01b      	beq.n	800a5a4 <TIM_Base_SetConfig+0x1c8>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	4a23      	ldr	r2, [pc, #140]	@ (800a5fc <TIM_Base_SetConfig+0x220>)
 800a570:	4293      	cmp	r3, r2
 800a572:	d017      	beq.n	800a5a4 <TIM_Base_SetConfig+0x1c8>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	4a28      	ldr	r2, [pc, #160]	@ (800a618 <TIM_Base_SetConfig+0x23c>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	d013      	beq.n	800a5a4 <TIM_Base_SetConfig+0x1c8>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	4a27      	ldr	r2, [pc, #156]	@ (800a61c <TIM_Base_SetConfig+0x240>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d00f      	beq.n	800a5a4 <TIM_Base_SetConfig+0x1c8>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	4a26      	ldr	r2, [pc, #152]	@ (800a620 <TIM_Base_SetConfig+0x244>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d00b      	beq.n	800a5a4 <TIM_Base_SetConfig+0x1c8>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	4a25      	ldr	r2, [pc, #148]	@ (800a624 <TIM_Base_SetConfig+0x248>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d007      	beq.n	800a5a4 <TIM_Base_SetConfig+0x1c8>
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	4a24      	ldr	r2, [pc, #144]	@ (800a628 <TIM_Base_SetConfig+0x24c>)
 800a598:	4293      	cmp	r3, r2
 800a59a:	d003      	beq.n	800a5a4 <TIM_Base_SetConfig+0x1c8>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	4a23      	ldr	r2, [pc, #140]	@ (800a62c <TIM_Base_SetConfig+0x250>)
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	d103      	bne.n	800a5ac <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	691a      	ldr	r2, [r3, #16]
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	691b      	ldr	r3, [r3, #16]
 800a5b6:	f003 0301 	and.w	r3, r3, #1
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d105      	bne.n	800a5ca <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	691b      	ldr	r3, [r3, #16]
 800a5c2:	f023 0201 	bic.w	r2, r3, #1
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	611a      	str	r2, [r3, #16]
  }
}
 800a5ca:	bf00      	nop
 800a5cc:	3714      	adds	r7, #20
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d4:	4770      	bx	lr
 800a5d6:	bf00      	nop
 800a5d8:	40012c00 	.word	0x40012c00
 800a5dc:	50012c00 	.word	0x50012c00
 800a5e0:	40000400 	.word	0x40000400
 800a5e4:	50000400 	.word	0x50000400
 800a5e8:	40000800 	.word	0x40000800
 800a5ec:	50000800 	.word	0x50000800
 800a5f0:	40000c00 	.word	0x40000c00
 800a5f4:	50000c00 	.word	0x50000c00
 800a5f8:	40013400 	.word	0x40013400
 800a5fc:	50013400 	.word	0x50013400
 800a600:	40001800 	.word	0x40001800
 800a604:	50001800 	.word	0x50001800
 800a608:	40001c00 	.word	0x40001c00
 800a60c:	50001c00 	.word	0x50001c00
 800a610:	40002000 	.word	0x40002000
 800a614:	50002000 	.word	0x50002000
 800a618:	40014000 	.word	0x40014000
 800a61c:	50014000 	.word	0x50014000
 800a620:	40014400 	.word	0x40014400
 800a624:	50014400 	.word	0x50014400
 800a628:	40014800 	.word	0x40014800
 800a62c:	50014800 	.word	0x50014800

0800a630 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a630:	b480      	push	{r7}
 800a632:	b087      	sub	sp, #28
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
 800a638:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6a1b      	ldr	r3, [r3, #32]
 800a63e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	6a1b      	ldr	r3, [r3, #32]
 800a644:	f023 0201 	bic.w	r2, r3, #1
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	685b      	ldr	r3, [r3, #4]
 800a650:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	699b      	ldr	r3, [r3, #24]
 800a656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a65e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a662:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	f023 0303 	bic.w	r3, r3, #3
 800a66a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	68fa      	ldr	r2, [r7, #12]
 800a672:	4313      	orrs	r3, r2
 800a674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	f023 0302 	bic.w	r3, r3, #2
 800a67c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	689b      	ldr	r3, [r3, #8]
 800a682:	697a      	ldr	r2, [r7, #20]
 800a684:	4313      	orrs	r3, r2
 800a686:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	4a40      	ldr	r2, [pc, #256]	@ (800a78c <TIM_OC1_SetConfig+0x15c>)
 800a68c:	4293      	cmp	r3, r2
 800a68e:	d023      	beq.n	800a6d8 <TIM_OC1_SetConfig+0xa8>
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	4a3f      	ldr	r2, [pc, #252]	@ (800a790 <TIM_OC1_SetConfig+0x160>)
 800a694:	4293      	cmp	r3, r2
 800a696:	d01f      	beq.n	800a6d8 <TIM_OC1_SetConfig+0xa8>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	4a3e      	ldr	r2, [pc, #248]	@ (800a794 <TIM_OC1_SetConfig+0x164>)
 800a69c:	4293      	cmp	r3, r2
 800a69e:	d01b      	beq.n	800a6d8 <TIM_OC1_SetConfig+0xa8>
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	4a3d      	ldr	r2, [pc, #244]	@ (800a798 <TIM_OC1_SetConfig+0x168>)
 800a6a4:	4293      	cmp	r3, r2
 800a6a6:	d017      	beq.n	800a6d8 <TIM_OC1_SetConfig+0xa8>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	4a3c      	ldr	r2, [pc, #240]	@ (800a79c <TIM_OC1_SetConfig+0x16c>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d013      	beq.n	800a6d8 <TIM_OC1_SetConfig+0xa8>
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	4a3b      	ldr	r2, [pc, #236]	@ (800a7a0 <TIM_OC1_SetConfig+0x170>)
 800a6b4:	4293      	cmp	r3, r2
 800a6b6:	d00f      	beq.n	800a6d8 <TIM_OC1_SetConfig+0xa8>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	4a3a      	ldr	r2, [pc, #232]	@ (800a7a4 <TIM_OC1_SetConfig+0x174>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d00b      	beq.n	800a6d8 <TIM_OC1_SetConfig+0xa8>
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	4a39      	ldr	r2, [pc, #228]	@ (800a7a8 <TIM_OC1_SetConfig+0x178>)
 800a6c4:	4293      	cmp	r3, r2
 800a6c6:	d007      	beq.n	800a6d8 <TIM_OC1_SetConfig+0xa8>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	4a38      	ldr	r2, [pc, #224]	@ (800a7ac <TIM_OC1_SetConfig+0x17c>)
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d003      	beq.n	800a6d8 <TIM_OC1_SetConfig+0xa8>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	4a37      	ldr	r2, [pc, #220]	@ (800a7b0 <TIM_OC1_SetConfig+0x180>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d10c      	bne.n	800a6f2 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a6d8:	697b      	ldr	r3, [r7, #20]
 800a6da:	f023 0308 	bic.w	r3, r3, #8
 800a6de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	68db      	ldr	r3, [r3, #12]
 800a6e4:	697a      	ldr	r2, [r7, #20]
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	f023 0304 	bic.w	r3, r3, #4
 800a6f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	4a25      	ldr	r2, [pc, #148]	@ (800a78c <TIM_OC1_SetConfig+0x15c>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d023      	beq.n	800a742 <TIM_OC1_SetConfig+0x112>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	4a24      	ldr	r2, [pc, #144]	@ (800a790 <TIM_OC1_SetConfig+0x160>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d01f      	beq.n	800a742 <TIM_OC1_SetConfig+0x112>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	4a23      	ldr	r2, [pc, #140]	@ (800a794 <TIM_OC1_SetConfig+0x164>)
 800a706:	4293      	cmp	r3, r2
 800a708:	d01b      	beq.n	800a742 <TIM_OC1_SetConfig+0x112>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	4a22      	ldr	r2, [pc, #136]	@ (800a798 <TIM_OC1_SetConfig+0x168>)
 800a70e:	4293      	cmp	r3, r2
 800a710:	d017      	beq.n	800a742 <TIM_OC1_SetConfig+0x112>
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	4a21      	ldr	r2, [pc, #132]	@ (800a79c <TIM_OC1_SetConfig+0x16c>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d013      	beq.n	800a742 <TIM_OC1_SetConfig+0x112>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	4a20      	ldr	r2, [pc, #128]	@ (800a7a0 <TIM_OC1_SetConfig+0x170>)
 800a71e:	4293      	cmp	r3, r2
 800a720:	d00f      	beq.n	800a742 <TIM_OC1_SetConfig+0x112>
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	4a1f      	ldr	r2, [pc, #124]	@ (800a7a4 <TIM_OC1_SetConfig+0x174>)
 800a726:	4293      	cmp	r3, r2
 800a728:	d00b      	beq.n	800a742 <TIM_OC1_SetConfig+0x112>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	4a1e      	ldr	r2, [pc, #120]	@ (800a7a8 <TIM_OC1_SetConfig+0x178>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d007      	beq.n	800a742 <TIM_OC1_SetConfig+0x112>
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	4a1d      	ldr	r2, [pc, #116]	@ (800a7ac <TIM_OC1_SetConfig+0x17c>)
 800a736:	4293      	cmp	r3, r2
 800a738:	d003      	beq.n	800a742 <TIM_OC1_SetConfig+0x112>
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	4a1c      	ldr	r2, [pc, #112]	@ (800a7b0 <TIM_OC1_SetConfig+0x180>)
 800a73e:	4293      	cmp	r3, r2
 800a740:	d111      	bne.n	800a766 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a748:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a74a:	693b      	ldr	r3, [r7, #16]
 800a74c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a750:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	695b      	ldr	r3, [r3, #20]
 800a756:	693a      	ldr	r2, [r7, #16]
 800a758:	4313      	orrs	r3, r2
 800a75a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	699b      	ldr	r3, [r3, #24]
 800a760:	693a      	ldr	r2, [r7, #16]
 800a762:	4313      	orrs	r3, r2
 800a764:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	693a      	ldr	r2, [r7, #16]
 800a76a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	68fa      	ldr	r2, [r7, #12]
 800a770:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a772:	683b      	ldr	r3, [r7, #0]
 800a774:	685a      	ldr	r2, [r3, #4]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	697a      	ldr	r2, [r7, #20]
 800a77e:	621a      	str	r2, [r3, #32]
}
 800a780:	bf00      	nop
 800a782:	371c      	adds	r7, #28
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr
 800a78c:	40012c00 	.word	0x40012c00
 800a790:	50012c00 	.word	0x50012c00
 800a794:	40013400 	.word	0x40013400
 800a798:	50013400 	.word	0x50013400
 800a79c:	40014000 	.word	0x40014000
 800a7a0:	50014000 	.word	0x50014000
 800a7a4:	40014400 	.word	0x40014400
 800a7a8:	50014400 	.word	0x50014400
 800a7ac:	40014800 	.word	0x40014800
 800a7b0:	50014800 	.word	0x50014800

0800a7b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b087      	sub	sp, #28
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
 800a7bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6a1b      	ldr	r3, [r3, #32]
 800a7c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6a1b      	ldr	r3, [r3, #32]
 800a7c8:	f023 0210 	bic.w	r2, r3, #16
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	685b      	ldr	r3, [r3, #4]
 800a7d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	699b      	ldr	r3, [r3, #24]
 800a7da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a7e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a7e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a7ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	021b      	lsls	r3, r3, #8
 800a7f6:	68fa      	ldr	r2, [r7, #12]
 800a7f8:	4313      	orrs	r3, r2
 800a7fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a7fc:	697b      	ldr	r3, [r7, #20]
 800a7fe:	f023 0320 	bic.w	r3, r3, #32
 800a802:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	689b      	ldr	r3, [r3, #8]
 800a808:	011b      	lsls	r3, r3, #4
 800a80a:	697a      	ldr	r2, [r7, #20]
 800a80c:	4313      	orrs	r3, r2
 800a80e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	4a36      	ldr	r2, [pc, #216]	@ (800a8ec <TIM_OC2_SetConfig+0x138>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d00b      	beq.n	800a830 <TIM_OC2_SetConfig+0x7c>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	4a35      	ldr	r2, [pc, #212]	@ (800a8f0 <TIM_OC2_SetConfig+0x13c>)
 800a81c:	4293      	cmp	r3, r2
 800a81e:	d007      	beq.n	800a830 <TIM_OC2_SetConfig+0x7c>
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	4a34      	ldr	r2, [pc, #208]	@ (800a8f4 <TIM_OC2_SetConfig+0x140>)
 800a824:	4293      	cmp	r3, r2
 800a826:	d003      	beq.n	800a830 <TIM_OC2_SetConfig+0x7c>
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	4a33      	ldr	r2, [pc, #204]	@ (800a8f8 <TIM_OC2_SetConfig+0x144>)
 800a82c:	4293      	cmp	r3, r2
 800a82e:	d10d      	bne.n	800a84c <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a830:	697b      	ldr	r3, [r7, #20]
 800a832:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a836:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	68db      	ldr	r3, [r3, #12]
 800a83c:	011b      	lsls	r3, r3, #4
 800a83e:	697a      	ldr	r2, [r7, #20]
 800a840:	4313      	orrs	r3, r2
 800a842:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a844:	697b      	ldr	r3, [r7, #20]
 800a846:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a84a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	4a27      	ldr	r2, [pc, #156]	@ (800a8ec <TIM_OC2_SetConfig+0x138>)
 800a850:	4293      	cmp	r3, r2
 800a852:	d023      	beq.n	800a89c <TIM_OC2_SetConfig+0xe8>
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	4a26      	ldr	r2, [pc, #152]	@ (800a8f0 <TIM_OC2_SetConfig+0x13c>)
 800a858:	4293      	cmp	r3, r2
 800a85a:	d01f      	beq.n	800a89c <TIM_OC2_SetConfig+0xe8>
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	4a25      	ldr	r2, [pc, #148]	@ (800a8f4 <TIM_OC2_SetConfig+0x140>)
 800a860:	4293      	cmp	r3, r2
 800a862:	d01b      	beq.n	800a89c <TIM_OC2_SetConfig+0xe8>
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	4a24      	ldr	r2, [pc, #144]	@ (800a8f8 <TIM_OC2_SetConfig+0x144>)
 800a868:	4293      	cmp	r3, r2
 800a86a:	d017      	beq.n	800a89c <TIM_OC2_SetConfig+0xe8>
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	4a23      	ldr	r2, [pc, #140]	@ (800a8fc <TIM_OC2_SetConfig+0x148>)
 800a870:	4293      	cmp	r3, r2
 800a872:	d013      	beq.n	800a89c <TIM_OC2_SetConfig+0xe8>
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	4a22      	ldr	r2, [pc, #136]	@ (800a900 <TIM_OC2_SetConfig+0x14c>)
 800a878:	4293      	cmp	r3, r2
 800a87a:	d00f      	beq.n	800a89c <TIM_OC2_SetConfig+0xe8>
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	4a21      	ldr	r2, [pc, #132]	@ (800a904 <TIM_OC2_SetConfig+0x150>)
 800a880:	4293      	cmp	r3, r2
 800a882:	d00b      	beq.n	800a89c <TIM_OC2_SetConfig+0xe8>
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	4a20      	ldr	r2, [pc, #128]	@ (800a908 <TIM_OC2_SetConfig+0x154>)
 800a888:	4293      	cmp	r3, r2
 800a88a:	d007      	beq.n	800a89c <TIM_OC2_SetConfig+0xe8>
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	4a1f      	ldr	r2, [pc, #124]	@ (800a90c <TIM_OC2_SetConfig+0x158>)
 800a890:	4293      	cmp	r3, r2
 800a892:	d003      	beq.n	800a89c <TIM_OC2_SetConfig+0xe8>
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	4a1e      	ldr	r2, [pc, #120]	@ (800a910 <TIM_OC2_SetConfig+0x15c>)
 800a898:	4293      	cmp	r3, r2
 800a89a:	d113      	bne.n	800a8c4 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a89c:	693b      	ldr	r3, [r7, #16]
 800a89e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a8a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a8aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	695b      	ldr	r3, [r3, #20]
 800a8b0:	009b      	lsls	r3, r3, #2
 800a8b2:	693a      	ldr	r2, [r7, #16]
 800a8b4:	4313      	orrs	r3, r2
 800a8b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	699b      	ldr	r3, [r3, #24]
 800a8bc:	009b      	lsls	r3, r3, #2
 800a8be:	693a      	ldr	r2, [r7, #16]
 800a8c0:	4313      	orrs	r3, r2
 800a8c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	693a      	ldr	r2, [r7, #16]
 800a8c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	68fa      	ldr	r2, [r7, #12]
 800a8ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	685a      	ldr	r2, [r3, #4]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	697a      	ldr	r2, [r7, #20]
 800a8dc:	621a      	str	r2, [r3, #32]
}
 800a8de:	bf00      	nop
 800a8e0:	371c      	adds	r7, #28
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e8:	4770      	bx	lr
 800a8ea:	bf00      	nop
 800a8ec:	40012c00 	.word	0x40012c00
 800a8f0:	50012c00 	.word	0x50012c00
 800a8f4:	40013400 	.word	0x40013400
 800a8f8:	50013400 	.word	0x50013400
 800a8fc:	40014000 	.word	0x40014000
 800a900:	50014000 	.word	0x50014000
 800a904:	40014400 	.word	0x40014400
 800a908:	50014400 	.word	0x50014400
 800a90c:	40014800 	.word	0x40014800
 800a910:	50014800 	.word	0x50014800

0800a914 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a914:	b480      	push	{r7}
 800a916:	b087      	sub	sp, #28
 800a918:	af00      	add	r7, sp, #0
 800a91a:	6078      	str	r0, [r7, #4]
 800a91c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	6a1b      	ldr	r3, [r3, #32]
 800a922:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6a1b      	ldr	r3, [r3, #32]
 800a928:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	685b      	ldr	r3, [r3, #4]
 800a934:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	69db      	ldr	r3, [r3, #28]
 800a93a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a942:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a946:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	f023 0303 	bic.w	r3, r3, #3
 800a94e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	68fa      	ldr	r2, [r7, #12]
 800a956:	4313      	orrs	r3, r2
 800a958:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a95a:	697b      	ldr	r3, [r7, #20]
 800a95c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a960:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	689b      	ldr	r3, [r3, #8]
 800a966:	021b      	lsls	r3, r3, #8
 800a968:	697a      	ldr	r2, [r7, #20]
 800a96a:	4313      	orrs	r3, r2
 800a96c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	4a35      	ldr	r2, [pc, #212]	@ (800aa48 <TIM_OC3_SetConfig+0x134>)
 800a972:	4293      	cmp	r3, r2
 800a974:	d00b      	beq.n	800a98e <TIM_OC3_SetConfig+0x7a>
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	4a34      	ldr	r2, [pc, #208]	@ (800aa4c <TIM_OC3_SetConfig+0x138>)
 800a97a:	4293      	cmp	r3, r2
 800a97c:	d007      	beq.n	800a98e <TIM_OC3_SetConfig+0x7a>
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	4a33      	ldr	r2, [pc, #204]	@ (800aa50 <TIM_OC3_SetConfig+0x13c>)
 800a982:	4293      	cmp	r3, r2
 800a984:	d003      	beq.n	800a98e <TIM_OC3_SetConfig+0x7a>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	4a32      	ldr	r2, [pc, #200]	@ (800aa54 <TIM_OC3_SetConfig+0x140>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d10d      	bne.n	800a9aa <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a994:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	68db      	ldr	r3, [r3, #12]
 800a99a:	021b      	lsls	r3, r3, #8
 800a99c:	697a      	ldr	r2, [r7, #20]
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a9a2:	697b      	ldr	r3, [r7, #20]
 800a9a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a9a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	4a26      	ldr	r2, [pc, #152]	@ (800aa48 <TIM_OC3_SetConfig+0x134>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d023      	beq.n	800a9fa <TIM_OC3_SetConfig+0xe6>
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	4a25      	ldr	r2, [pc, #148]	@ (800aa4c <TIM_OC3_SetConfig+0x138>)
 800a9b6:	4293      	cmp	r3, r2
 800a9b8:	d01f      	beq.n	800a9fa <TIM_OC3_SetConfig+0xe6>
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	4a24      	ldr	r2, [pc, #144]	@ (800aa50 <TIM_OC3_SetConfig+0x13c>)
 800a9be:	4293      	cmp	r3, r2
 800a9c0:	d01b      	beq.n	800a9fa <TIM_OC3_SetConfig+0xe6>
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	4a23      	ldr	r2, [pc, #140]	@ (800aa54 <TIM_OC3_SetConfig+0x140>)
 800a9c6:	4293      	cmp	r3, r2
 800a9c8:	d017      	beq.n	800a9fa <TIM_OC3_SetConfig+0xe6>
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	4a22      	ldr	r2, [pc, #136]	@ (800aa58 <TIM_OC3_SetConfig+0x144>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d013      	beq.n	800a9fa <TIM_OC3_SetConfig+0xe6>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	4a21      	ldr	r2, [pc, #132]	@ (800aa5c <TIM_OC3_SetConfig+0x148>)
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	d00f      	beq.n	800a9fa <TIM_OC3_SetConfig+0xe6>
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	4a20      	ldr	r2, [pc, #128]	@ (800aa60 <TIM_OC3_SetConfig+0x14c>)
 800a9de:	4293      	cmp	r3, r2
 800a9e0:	d00b      	beq.n	800a9fa <TIM_OC3_SetConfig+0xe6>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	4a1f      	ldr	r2, [pc, #124]	@ (800aa64 <TIM_OC3_SetConfig+0x150>)
 800a9e6:	4293      	cmp	r3, r2
 800a9e8:	d007      	beq.n	800a9fa <TIM_OC3_SetConfig+0xe6>
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	4a1e      	ldr	r2, [pc, #120]	@ (800aa68 <TIM_OC3_SetConfig+0x154>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d003      	beq.n	800a9fa <TIM_OC3_SetConfig+0xe6>
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	4a1d      	ldr	r2, [pc, #116]	@ (800aa6c <TIM_OC3_SetConfig+0x158>)
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d113      	bne.n	800aa22 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aa00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800aa08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	695b      	ldr	r3, [r3, #20]
 800aa0e:	011b      	lsls	r3, r3, #4
 800aa10:	693a      	ldr	r2, [r7, #16]
 800aa12:	4313      	orrs	r3, r2
 800aa14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	699b      	ldr	r3, [r3, #24]
 800aa1a:	011b      	lsls	r3, r3, #4
 800aa1c:	693a      	ldr	r2, [r7, #16]
 800aa1e:	4313      	orrs	r3, r2
 800aa20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	693a      	ldr	r2, [r7, #16]
 800aa26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	68fa      	ldr	r2, [r7, #12]
 800aa2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	685a      	ldr	r2, [r3, #4]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	697a      	ldr	r2, [r7, #20]
 800aa3a:	621a      	str	r2, [r3, #32]
}
 800aa3c:	bf00      	nop
 800aa3e:	371c      	adds	r7, #28
 800aa40:	46bd      	mov	sp, r7
 800aa42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa46:	4770      	bx	lr
 800aa48:	40012c00 	.word	0x40012c00
 800aa4c:	50012c00 	.word	0x50012c00
 800aa50:	40013400 	.word	0x40013400
 800aa54:	50013400 	.word	0x50013400
 800aa58:	40014000 	.word	0x40014000
 800aa5c:	50014000 	.word	0x50014000
 800aa60:	40014400 	.word	0x40014400
 800aa64:	50014400 	.word	0x50014400
 800aa68:	40014800 	.word	0x40014800
 800aa6c:	50014800 	.word	0x50014800

0800aa70 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa70:	b480      	push	{r7}
 800aa72:	b087      	sub	sp, #28
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6a1b      	ldr	r3, [r3, #32]
 800aa7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	6a1b      	ldr	r3, [r3, #32]
 800aa84:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	685b      	ldr	r3, [r3, #4]
 800aa90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	69db      	ldr	r3, [r3, #28]
 800aa96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aa9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aaa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aaaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	021b      	lsls	r3, r3, #8
 800aab2:	68fa      	ldr	r2, [r7, #12]
 800aab4:	4313      	orrs	r3, r2
 800aab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aab8:	697b      	ldr	r3, [r7, #20]
 800aaba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800aabe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	689b      	ldr	r3, [r3, #8]
 800aac4:	031b      	lsls	r3, r3, #12
 800aac6:	697a      	ldr	r2, [r7, #20]
 800aac8:	4313      	orrs	r3, r2
 800aaca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	4a36      	ldr	r2, [pc, #216]	@ (800aba8 <TIM_OC4_SetConfig+0x138>)
 800aad0:	4293      	cmp	r3, r2
 800aad2:	d00b      	beq.n	800aaec <TIM_OC4_SetConfig+0x7c>
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	4a35      	ldr	r2, [pc, #212]	@ (800abac <TIM_OC4_SetConfig+0x13c>)
 800aad8:	4293      	cmp	r3, r2
 800aada:	d007      	beq.n	800aaec <TIM_OC4_SetConfig+0x7c>
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	4a34      	ldr	r2, [pc, #208]	@ (800abb0 <TIM_OC4_SetConfig+0x140>)
 800aae0:	4293      	cmp	r3, r2
 800aae2:	d003      	beq.n	800aaec <TIM_OC4_SetConfig+0x7c>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	4a33      	ldr	r2, [pc, #204]	@ (800abb4 <TIM_OC4_SetConfig+0x144>)
 800aae8:	4293      	cmp	r3, r2
 800aaea:	d10d      	bne.n	800ab08 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800aaec:	697b      	ldr	r3, [r7, #20]
 800aaee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800aaf2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	68db      	ldr	r3, [r3, #12]
 800aaf8:	031b      	lsls	r3, r3, #12
 800aafa:	697a      	ldr	r2, [r7, #20]
 800aafc:	4313      	orrs	r3, r2
 800aafe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ab00:	697b      	ldr	r3, [r7, #20]
 800ab02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ab06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	4a27      	ldr	r2, [pc, #156]	@ (800aba8 <TIM_OC4_SetConfig+0x138>)
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d023      	beq.n	800ab58 <TIM_OC4_SetConfig+0xe8>
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	4a26      	ldr	r2, [pc, #152]	@ (800abac <TIM_OC4_SetConfig+0x13c>)
 800ab14:	4293      	cmp	r3, r2
 800ab16:	d01f      	beq.n	800ab58 <TIM_OC4_SetConfig+0xe8>
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	4a25      	ldr	r2, [pc, #148]	@ (800abb0 <TIM_OC4_SetConfig+0x140>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d01b      	beq.n	800ab58 <TIM_OC4_SetConfig+0xe8>
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	4a24      	ldr	r2, [pc, #144]	@ (800abb4 <TIM_OC4_SetConfig+0x144>)
 800ab24:	4293      	cmp	r3, r2
 800ab26:	d017      	beq.n	800ab58 <TIM_OC4_SetConfig+0xe8>
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	4a23      	ldr	r2, [pc, #140]	@ (800abb8 <TIM_OC4_SetConfig+0x148>)
 800ab2c:	4293      	cmp	r3, r2
 800ab2e:	d013      	beq.n	800ab58 <TIM_OC4_SetConfig+0xe8>
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	4a22      	ldr	r2, [pc, #136]	@ (800abbc <TIM_OC4_SetConfig+0x14c>)
 800ab34:	4293      	cmp	r3, r2
 800ab36:	d00f      	beq.n	800ab58 <TIM_OC4_SetConfig+0xe8>
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	4a21      	ldr	r2, [pc, #132]	@ (800abc0 <TIM_OC4_SetConfig+0x150>)
 800ab3c:	4293      	cmp	r3, r2
 800ab3e:	d00b      	beq.n	800ab58 <TIM_OC4_SetConfig+0xe8>
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	4a20      	ldr	r2, [pc, #128]	@ (800abc4 <TIM_OC4_SetConfig+0x154>)
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d007      	beq.n	800ab58 <TIM_OC4_SetConfig+0xe8>
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	4a1f      	ldr	r2, [pc, #124]	@ (800abc8 <TIM_OC4_SetConfig+0x158>)
 800ab4c:	4293      	cmp	r3, r2
 800ab4e:	d003      	beq.n	800ab58 <TIM_OC4_SetConfig+0xe8>
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	4a1e      	ldr	r2, [pc, #120]	@ (800abcc <TIM_OC4_SetConfig+0x15c>)
 800ab54:	4293      	cmp	r3, r2
 800ab56:	d113      	bne.n	800ab80 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ab5e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800ab60:	693b      	ldr	r3, [r7, #16]
 800ab62:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ab66:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	695b      	ldr	r3, [r3, #20]
 800ab6c:	019b      	lsls	r3, r3, #6
 800ab6e:	693a      	ldr	r2, [r7, #16]
 800ab70:	4313      	orrs	r3, r2
 800ab72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	699b      	ldr	r3, [r3, #24]
 800ab78:	019b      	lsls	r3, r3, #6
 800ab7a:	693a      	ldr	r2, [r7, #16]
 800ab7c:	4313      	orrs	r3, r2
 800ab7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	693a      	ldr	r2, [r7, #16]
 800ab84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	68fa      	ldr	r2, [r7, #12]
 800ab8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ab8c:	683b      	ldr	r3, [r7, #0]
 800ab8e:	685a      	ldr	r2, [r3, #4]
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	697a      	ldr	r2, [r7, #20]
 800ab98:	621a      	str	r2, [r3, #32]
}
 800ab9a:	bf00      	nop
 800ab9c:	371c      	adds	r7, #28
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aba4:	4770      	bx	lr
 800aba6:	bf00      	nop
 800aba8:	40012c00 	.word	0x40012c00
 800abac:	50012c00 	.word	0x50012c00
 800abb0:	40013400 	.word	0x40013400
 800abb4:	50013400 	.word	0x50013400
 800abb8:	40014000 	.word	0x40014000
 800abbc:	50014000 	.word	0x50014000
 800abc0:	40014400 	.word	0x40014400
 800abc4:	50014400 	.word	0x50014400
 800abc8:	40014800 	.word	0x40014800
 800abcc:	50014800 	.word	0x50014800

0800abd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800abd0:	b480      	push	{r7}
 800abd2:	b087      	sub	sp, #28
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	6a1b      	ldr	r3, [r3, #32]
 800abde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6a1b      	ldr	r3, [r3, #32]
 800abe4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800abf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800abfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	68fa      	ldr	r2, [r7, #12]
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ac14:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	689b      	ldr	r3, [r3, #8]
 800ac1a:	041b      	lsls	r3, r3, #16
 800ac1c:	693a      	ldr	r2, [r7, #16]
 800ac1e:	4313      	orrs	r3, r2
 800ac20:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	4a21      	ldr	r2, [pc, #132]	@ (800acac <TIM_OC5_SetConfig+0xdc>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d023      	beq.n	800ac72 <TIM_OC5_SetConfig+0xa2>
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	4a20      	ldr	r2, [pc, #128]	@ (800acb0 <TIM_OC5_SetConfig+0xe0>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d01f      	beq.n	800ac72 <TIM_OC5_SetConfig+0xa2>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	4a1f      	ldr	r2, [pc, #124]	@ (800acb4 <TIM_OC5_SetConfig+0xe4>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d01b      	beq.n	800ac72 <TIM_OC5_SetConfig+0xa2>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	4a1e      	ldr	r2, [pc, #120]	@ (800acb8 <TIM_OC5_SetConfig+0xe8>)
 800ac3e:	4293      	cmp	r3, r2
 800ac40:	d017      	beq.n	800ac72 <TIM_OC5_SetConfig+0xa2>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	4a1d      	ldr	r2, [pc, #116]	@ (800acbc <TIM_OC5_SetConfig+0xec>)
 800ac46:	4293      	cmp	r3, r2
 800ac48:	d013      	beq.n	800ac72 <TIM_OC5_SetConfig+0xa2>
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	4a1c      	ldr	r2, [pc, #112]	@ (800acc0 <TIM_OC5_SetConfig+0xf0>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d00f      	beq.n	800ac72 <TIM_OC5_SetConfig+0xa2>
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	4a1b      	ldr	r2, [pc, #108]	@ (800acc4 <TIM_OC5_SetConfig+0xf4>)
 800ac56:	4293      	cmp	r3, r2
 800ac58:	d00b      	beq.n	800ac72 <TIM_OC5_SetConfig+0xa2>
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	4a1a      	ldr	r2, [pc, #104]	@ (800acc8 <TIM_OC5_SetConfig+0xf8>)
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d007      	beq.n	800ac72 <TIM_OC5_SetConfig+0xa2>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	4a19      	ldr	r2, [pc, #100]	@ (800accc <TIM_OC5_SetConfig+0xfc>)
 800ac66:	4293      	cmp	r3, r2
 800ac68:	d003      	beq.n	800ac72 <TIM_OC5_SetConfig+0xa2>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	4a18      	ldr	r2, [pc, #96]	@ (800acd0 <TIM_OC5_SetConfig+0x100>)
 800ac6e:	4293      	cmp	r3, r2
 800ac70:	d109      	bne.n	800ac86 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ac72:	697b      	ldr	r3, [r7, #20]
 800ac74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ac78:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	695b      	ldr	r3, [r3, #20]
 800ac7e:	021b      	lsls	r3, r3, #8
 800ac80:	697a      	ldr	r2, [r7, #20]
 800ac82:	4313      	orrs	r3, r2
 800ac84:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	697a      	ldr	r2, [r7, #20]
 800ac8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	68fa      	ldr	r2, [r7, #12]
 800ac90:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ac92:	683b      	ldr	r3, [r7, #0]
 800ac94:	685a      	ldr	r2, [r3, #4]
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	693a      	ldr	r2, [r7, #16]
 800ac9e:	621a      	str	r2, [r3, #32]
}
 800aca0:	bf00      	nop
 800aca2:	371c      	adds	r7, #28
 800aca4:	46bd      	mov	sp, r7
 800aca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acaa:	4770      	bx	lr
 800acac:	40012c00 	.word	0x40012c00
 800acb0:	50012c00 	.word	0x50012c00
 800acb4:	40013400 	.word	0x40013400
 800acb8:	50013400 	.word	0x50013400
 800acbc:	40014000 	.word	0x40014000
 800acc0:	50014000 	.word	0x50014000
 800acc4:	40014400 	.word	0x40014400
 800acc8:	50014400 	.word	0x50014400
 800accc:	40014800 	.word	0x40014800
 800acd0:	50014800 	.word	0x50014800

0800acd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b087      	sub	sp, #28
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
 800acdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	6a1b      	ldr	r3, [r3, #32]
 800ace2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	6a1b      	ldr	r3, [r3, #32]
 800ace8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	685b      	ldr	r3, [r3, #4]
 800acf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800acfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ad02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ad06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	021b      	lsls	r3, r3, #8
 800ad0e:	68fa      	ldr	r2, [r7, #12]
 800ad10:	4313      	orrs	r3, r2
 800ad12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ad14:	693b      	ldr	r3, [r7, #16]
 800ad16:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ad1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	689b      	ldr	r3, [r3, #8]
 800ad20:	051b      	lsls	r3, r3, #20
 800ad22:	693a      	ldr	r2, [r7, #16]
 800ad24:	4313      	orrs	r3, r2
 800ad26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	4a22      	ldr	r2, [pc, #136]	@ (800adb4 <TIM_OC6_SetConfig+0xe0>)
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	d023      	beq.n	800ad78 <TIM_OC6_SetConfig+0xa4>
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	4a21      	ldr	r2, [pc, #132]	@ (800adb8 <TIM_OC6_SetConfig+0xe4>)
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d01f      	beq.n	800ad78 <TIM_OC6_SetConfig+0xa4>
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	4a20      	ldr	r2, [pc, #128]	@ (800adbc <TIM_OC6_SetConfig+0xe8>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d01b      	beq.n	800ad78 <TIM_OC6_SetConfig+0xa4>
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	4a1f      	ldr	r2, [pc, #124]	@ (800adc0 <TIM_OC6_SetConfig+0xec>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d017      	beq.n	800ad78 <TIM_OC6_SetConfig+0xa4>
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	4a1e      	ldr	r2, [pc, #120]	@ (800adc4 <TIM_OC6_SetConfig+0xf0>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d013      	beq.n	800ad78 <TIM_OC6_SetConfig+0xa4>
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	4a1d      	ldr	r2, [pc, #116]	@ (800adc8 <TIM_OC6_SetConfig+0xf4>)
 800ad54:	4293      	cmp	r3, r2
 800ad56:	d00f      	beq.n	800ad78 <TIM_OC6_SetConfig+0xa4>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	4a1c      	ldr	r2, [pc, #112]	@ (800adcc <TIM_OC6_SetConfig+0xf8>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d00b      	beq.n	800ad78 <TIM_OC6_SetConfig+0xa4>
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	4a1b      	ldr	r2, [pc, #108]	@ (800add0 <TIM_OC6_SetConfig+0xfc>)
 800ad64:	4293      	cmp	r3, r2
 800ad66:	d007      	beq.n	800ad78 <TIM_OC6_SetConfig+0xa4>
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	4a1a      	ldr	r2, [pc, #104]	@ (800add4 <TIM_OC6_SetConfig+0x100>)
 800ad6c:	4293      	cmp	r3, r2
 800ad6e:	d003      	beq.n	800ad78 <TIM_OC6_SetConfig+0xa4>
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	4a19      	ldr	r2, [pc, #100]	@ (800add8 <TIM_OC6_SetConfig+0x104>)
 800ad74:	4293      	cmp	r3, r2
 800ad76:	d109      	bne.n	800ad8c <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800ad7e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	695b      	ldr	r3, [r3, #20]
 800ad84:	029b      	lsls	r3, r3, #10
 800ad86:	697a      	ldr	r2, [r7, #20]
 800ad88:	4313      	orrs	r3, r2
 800ad8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	697a      	ldr	r2, [r7, #20]
 800ad90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	68fa      	ldr	r2, [r7, #12]
 800ad96:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	685a      	ldr	r2, [r3, #4]
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	693a      	ldr	r2, [r7, #16]
 800ada4:	621a      	str	r2, [r3, #32]
}
 800ada6:	bf00      	nop
 800ada8:	371c      	adds	r7, #28
 800adaa:	46bd      	mov	sp, r7
 800adac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb0:	4770      	bx	lr
 800adb2:	bf00      	nop
 800adb4:	40012c00 	.word	0x40012c00
 800adb8:	50012c00 	.word	0x50012c00
 800adbc:	40013400 	.word	0x40013400
 800adc0:	50013400 	.word	0x50013400
 800adc4:	40014000 	.word	0x40014000
 800adc8:	50014000 	.word	0x50014000
 800adcc:	40014400 	.word	0x40014400
 800add0:	50014400 	.word	0x50014400
 800add4:	40014800 	.word	0x40014800
 800add8:	50014800 	.word	0x50014800

0800addc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800addc:	b480      	push	{r7}
 800adde:	b087      	sub	sp, #28
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	60f8      	str	r0, [r7, #12]
 800ade4:	60b9      	str	r1, [r7, #8]
 800ade6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ade8:	68bb      	ldr	r3, [r7, #8]
 800adea:	f003 031f 	and.w	r3, r3, #31
 800adee:	2201      	movs	r2, #1
 800adf0:	fa02 f303 	lsl.w	r3, r2, r3
 800adf4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	6a1a      	ldr	r2, [r3, #32]
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	43db      	mvns	r3, r3
 800adfe:	401a      	ands	r2, r3
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	6a1a      	ldr	r2, [r3, #32]
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	f003 031f 	and.w	r3, r3, #31
 800ae0e:	6879      	ldr	r1, [r7, #4]
 800ae10:	fa01 f303 	lsl.w	r3, r1, r3
 800ae14:	431a      	orrs	r2, r3
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	621a      	str	r2, [r3, #32]
}
 800ae1a:	bf00      	nop
 800ae1c:	371c      	adds	r7, #28
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae24:	4770      	bx	lr
	...

0800ae28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ae28:	b480      	push	{r7}
 800ae2a:	b085      	sub	sp, #20
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	d101      	bne.n	800ae40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ae3c:	2302      	movs	r3, #2
 800ae3e:	e0a1      	b.n	800af84 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	2201      	movs	r2, #1
 800ae44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2202      	movs	r2, #2
 800ae4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	685b      	ldr	r3, [r3, #4]
 800ae56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	689b      	ldr	r3, [r3, #8]
 800ae5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	4a4a      	ldr	r2, [pc, #296]	@ (800af90 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800ae66:	4293      	cmp	r3, r2
 800ae68:	d00e      	beq.n	800ae88 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	4a49      	ldr	r2, [pc, #292]	@ (800af94 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800ae70:	4293      	cmp	r3, r2
 800ae72:	d009      	beq.n	800ae88 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a47      	ldr	r2, [pc, #284]	@ (800af98 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d004      	beq.n	800ae88 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	4a46      	ldr	r2, [pc, #280]	@ (800af9c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800ae84:	4293      	cmp	r3, r2
 800ae86:	d108      	bne.n	800ae9a <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ae8e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	68fa      	ldr	r2, [r7, #12]
 800ae96:	4313      	orrs	r3, r2
 800ae98:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800aea0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aea4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aea6:	683b      	ldr	r3, [r7, #0]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	68fa      	ldr	r2, [r7, #12]
 800aeac:	4313      	orrs	r3, r2
 800aeae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	68fa      	ldr	r2, [r7, #12]
 800aeb6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	4a34      	ldr	r2, [pc, #208]	@ (800af90 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800aebe:	4293      	cmp	r3, r2
 800aec0:	d04a      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	4a33      	ldr	r2, [pc, #204]	@ (800af94 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800aec8:	4293      	cmp	r3, r2
 800aeca:	d045      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aed4:	d040      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aede:	d03b      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a2e      	ldr	r2, [pc, #184]	@ (800afa0 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800aee6:	4293      	cmp	r3, r2
 800aee8:	d036      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	4a2d      	ldr	r2, [pc, #180]	@ (800afa4 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800aef0:	4293      	cmp	r3, r2
 800aef2:	d031      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	4a2b      	ldr	r2, [pc, #172]	@ (800afa8 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d02c      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	4a2a      	ldr	r2, [pc, #168]	@ (800afac <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800af04:	4293      	cmp	r3, r2
 800af06:	d027      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	4a28      	ldr	r2, [pc, #160]	@ (800afb0 <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800af0e:	4293      	cmp	r3, r2
 800af10:	d022      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	4a27      	ldr	r2, [pc, #156]	@ (800afb4 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800af18:	4293      	cmp	r3, r2
 800af1a:	d01d      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	4a1d      	ldr	r2, [pc, #116]	@ (800af98 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800af22:	4293      	cmp	r3, r2
 800af24:	d018      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	4a1c      	ldr	r2, [pc, #112]	@ (800af9c <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d013      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	4a20      	ldr	r2, [pc, #128]	@ (800afb8 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800af36:	4293      	cmp	r3, r2
 800af38:	d00e      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	4a1f      	ldr	r2, [pc, #124]	@ (800afbc <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800af40:	4293      	cmp	r3, r2
 800af42:	d009      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	4a1d      	ldr	r2, [pc, #116]	@ (800afc0 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d004      	beq.n	800af58 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	4a1c      	ldr	r2, [pc, #112]	@ (800afc4 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800af54:	4293      	cmp	r3, r2
 800af56:	d10c      	bne.n	800af72 <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af5e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	689b      	ldr	r3, [r3, #8]
 800af64:	68ba      	ldr	r2, [r7, #8]
 800af66:	4313      	orrs	r3, r2
 800af68:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	68ba      	ldr	r2, [r7, #8]
 800af70:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2201      	movs	r2, #1
 800af76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	2200      	movs	r2, #0
 800af7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800af82:	2300      	movs	r3, #0
}
 800af84:	4618      	mov	r0, r3
 800af86:	3714      	adds	r7, #20
 800af88:	46bd      	mov	sp, r7
 800af8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8e:	4770      	bx	lr
 800af90:	40012c00 	.word	0x40012c00
 800af94:	50012c00 	.word	0x50012c00
 800af98:	40013400 	.word	0x40013400
 800af9c:	50013400 	.word	0x50013400
 800afa0:	40000400 	.word	0x40000400
 800afa4:	50000400 	.word	0x50000400
 800afa8:	40000800 	.word	0x40000800
 800afac:	50000800 	.word	0x50000800
 800afb0:	40000c00 	.word	0x40000c00
 800afb4:	50000c00 	.word	0x50000c00
 800afb8:	40001800 	.word	0x40001800
 800afbc:	50001800 	.word	0x50001800
 800afc0:	40014000 	.word	0x40014000
 800afc4:	50014000 	.word	0x50014000

0800afc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b082      	sub	sp, #8
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d101      	bne.n	800afda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800afd6:	2301      	movs	r3, #1
 800afd8:	e042      	b.n	800b060 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d106      	bne.n	800aff2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2200      	movs	r2, #0
 800afe8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	f7f6 ff75 	bl	8001edc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	2224      	movs	r2, #36	@ 0x24
 800aff6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	681a      	ldr	r2, [r3, #0]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f022 0201 	bic.w	r2, r2, #1
 800b008:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d002      	beq.n	800b018 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b012:	6878      	ldr	r0, [r7, #4]
 800b014:	f000 fac8 	bl	800b5a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b018:	6878      	ldr	r0, [r7, #4]
 800b01a:	f000 f8d7 	bl	800b1cc <UART_SetConfig>
 800b01e:	4603      	mov	r3, r0
 800b020:	2b01      	cmp	r3, #1
 800b022:	d101      	bne.n	800b028 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b024:	2301      	movs	r3, #1
 800b026:	e01b      	b.n	800b060 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	685a      	ldr	r2, [r3, #4]
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b036:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	689a      	ldr	r2, [r3, #8]
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b046:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	681a      	ldr	r2, [r3, #0]
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	f042 0201 	orr.w	r2, r2, #1
 800b056:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b058:	6878      	ldr	r0, [r7, #4]
 800b05a:	f000 fb47 	bl	800b6ec <UART_CheckIdleState>
 800b05e:	4603      	mov	r3, r0
}
 800b060:	4618      	mov	r0, r3
 800b062:	3708      	adds	r7, #8
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}

0800b068 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b068:	b580      	push	{r7, lr}
 800b06a:	b08a      	sub	sp, #40	@ 0x28
 800b06c:	af02      	add	r7, sp, #8
 800b06e:	60f8      	str	r0, [r7, #12]
 800b070:	60b9      	str	r1, [r7, #8]
 800b072:	603b      	str	r3, [r7, #0]
 800b074:	4613      	mov	r3, r2
 800b076:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b07e:	2b20      	cmp	r3, #32
 800b080:	f040 808b 	bne.w	800b19a <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800b084:	68bb      	ldr	r3, [r7, #8]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d002      	beq.n	800b090 <HAL_UART_Transmit+0x28>
 800b08a:	88fb      	ldrh	r3, [r7, #6]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d101      	bne.n	800b094 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b090:	2301      	movs	r3, #1
 800b092:	e083      	b.n	800b19c <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	689b      	ldr	r3, [r3, #8]
 800b09a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b09e:	2b80      	cmp	r3, #128	@ 0x80
 800b0a0:	d107      	bne.n	800b0b2 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	689a      	ldr	r2, [r3, #8]
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b0b0:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	2200      	movs	r2, #0
 800b0b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2221      	movs	r2, #33	@ 0x21
 800b0be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b0c2:	f7f7 f875 	bl	80021b0 <HAL_GetTick>
 800b0c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	88fa      	ldrh	r2, [r7, #6]
 800b0cc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	88fa      	ldrh	r2, [r7, #6]
 800b0d4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	689b      	ldr	r3, [r3, #8]
 800b0dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0e0:	d108      	bne.n	800b0f4 <HAL_UART_Transmit+0x8c>
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	691b      	ldr	r3, [r3, #16]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d104      	bne.n	800b0f4 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	61bb      	str	r3, [r7, #24]
 800b0f2:	e003      	b.n	800b0fc <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b0fc:	e030      	b.n	800b160 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b0fe:	683b      	ldr	r3, [r7, #0]
 800b100:	9300      	str	r3, [sp, #0]
 800b102:	697b      	ldr	r3, [r7, #20]
 800b104:	2200      	movs	r2, #0
 800b106:	2180      	movs	r1, #128	@ 0x80
 800b108:	68f8      	ldr	r0, [r7, #12]
 800b10a:	f000 fb99 	bl	800b840 <UART_WaitOnFlagUntilTimeout>
 800b10e:	4603      	mov	r3, r0
 800b110:	2b00      	cmp	r3, #0
 800b112:	d005      	beq.n	800b120 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	2220      	movs	r2, #32
 800b118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b11c:	2303      	movs	r3, #3
 800b11e:	e03d      	b.n	800b19c <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800b120:	69fb      	ldr	r3, [r7, #28]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d10b      	bne.n	800b13e <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b126:	69bb      	ldr	r3, [r7, #24]
 800b128:	881b      	ldrh	r3, [r3, #0]
 800b12a:	461a      	mov	r2, r3
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b134:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b136:	69bb      	ldr	r3, [r7, #24]
 800b138:	3302      	adds	r3, #2
 800b13a:	61bb      	str	r3, [r7, #24]
 800b13c:	e007      	b.n	800b14e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b13e:	69fb      	ldr	r3, [r7, #28]
 800b140:	781a      	ldrb	r2, [r3, #0]
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b148:	69fb      	ldr	r3, [r7, #28]
 800b14a:	3301      	adds	r3, #1
 800b14c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b154:	b29b      	uxth	r3, r3
 800b156:	3b01      	subs	r3, #1
 800b158:	b29a      	uxth	r2, r3
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b166:	b29b      	uxth	r3, r3
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d1c8      	bne.n	800b0fe <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	9300      	str	r3, [sp, #0]
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	2200      	movs	r2, #0
 800b174:	2140      	movs	r1, #64	@ 0x40
 800b176:	68f8      	ldr	r0, [r7, #12]
 800b178:	f000 fb62 	bl	800b840 <UART_WaitOnFlagUntilTimeout>
 800b17c:	4603      	mov	r3, r0
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d005      	beq.n	800b18e <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	2220      	movs	r2, #32
 800b186:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b18a:	2303      	movs	r3, #3
 800b18c:	e006      	b.n	800b19c <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	2220      	movs	r2, #32
 800b192:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b196:	2300      	movs	r3, #0
 800b198:	e000      	b.n	800b19c <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800b19a:	2302      	movs	r3, #2
  }
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3720      	adds	r7, #32
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}

0800b1a4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b1a4:	b480      	push	{r7}
 800b1a6:	b083      	sub	sp, #12
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800b1ac:	bf00      	nop
 800b1ae:	370c      	adds	r7, #12
 800b1b0:	46bd      	mov	sp, r7
 800b1b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b6:	4770      	bx	lr

0800b1b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b083      	sub	sp, #12
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b1c0:	bf00      	nop
 800b1c2:	370c      	adds	r7, #12
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1ca:	4770      	bx	lr

0800b1cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b1cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b1d0:	b094      	sub	sp, #80	@ 0x50
 800b1d2:	af00      	add	r7, sp, #0
 800b1d4:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800b1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1de:	681a      	ldr	r2, [r3, #0]
 800b1e0:	4b78      	ldr	r3, [pc, #480]	@ (800b3c4 <UART_SetConfig+0x1f8>)
 800b1e2:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b1e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1e6:	689a      	ldr	r2, [r3, #8]
 800b1e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1ea:	691b      	ldr	r3, [r3, #16]
 800b1ec:	431a      	orrs	r2, r3
 800b1ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1f0:	695b      	ldr	r3, [r3, #20]
 800b1f2:	431a      	orrs	r2, r3
 800b1f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1f6:	69db      	ldr	r3, [r3, #28]
 800b1f8:	4313      	orrs	r3, r2
 800b1fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b1fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	4971      	ldr	r1, [pc, #452]	@ (800b3c8 <UART_SetConfig+0x1fc>)
 800b204:	4019      	ands	r1, r3
 800b206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b208:	681a      	ldr	r2, [r3, #0]
 800b20a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b20c:	430b      	orrs	r3, r1
 800b20e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b210:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	685b      	ldr	r3, [r3, #4]
 800b216:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b21a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b21c:	68d9      	ldr	r1, [r3, #12]
 800b21e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b220:	681a      	ldr	r2, [r3, #0]
 800b222:	ea40 0301 	orr.w	r3, r0, r1
 800b226:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b22a:	699b      	ldr	r3, [r3, #24]
 800b22c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b22e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b230:	681a      	ldr	r2, [r3, #0]
 800b232:	4b64      	ldr	r3, [pc, #400]	@ (800b3c4 <UART_SetConfig+0x1f8>)
 800b234:	429a      	cmp	r2, r3
 800b236:	d009      	beq.n	800b24c <UART_SetConfig+0x80>
 800b238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b23a:	681a      	ldr	r2, [r3, #0]
 800b23c:	4b63      	ldr	r3, [pc, #396]	@ (800b3cc <UART_SetConfig+0x200>)
 800b23e:	429a      	cmp	r2, r3
 800b240:	d004      	beq.n	800b24c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b244:	6a1a      	ldr	r2, [r3, #32]
 800b246:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b248:	4313      	orrs	r3, r2
 800b24a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b24c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	689b      	ldr	r3, [r3, #8]
 800b252:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800b256:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800b25a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b25c:	681a      	ldr	r2, [r3, #0]
 800b25e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b260:	430b      	orrs	r3, r1
 800b262:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b26a:	f023 000f 	bic.w	r0, r3, #15
 800b26e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b270:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b274:	681a      	ldr	r2, [r3, #0]
 800b276:	ea40 0301 	orr.w	r3, r0, r1
 800b27a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b27c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b27e:	681a      	ldr	r2, [r3, #0]
 800b280:	4b53      	ldr	r3, [pc, #332]	@ (800b3d0 <UART_SetConfig+0x204>)
 800b282:	429a      	cmp	r2, r3
 800b284:	d102      	bne.n	800b28c <UART_SetConfig+0xc0>
 800b286:	2301      	movs	r3, #1
 800b288:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b28a:	e066      	b.n	800b35a <UART_SetConfig+0x18e>
 800b28c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b28e:	681a      	ldr	r2, [r3, #0]
 800b290:	4b50      	ldr	r3, [pc, #320]	@ (800b3d4 <UART_SetConfig+0x208>)
 800b292:	429a      	cmp	r2, r3
 800b294:	d102      	bne.n	800b29c <UART_SetConfig+0xd0>
 800b296:	2302      	movs	r3, #2
 800b298:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b29a:	e05e      	b.n	800b35a <UART_SetConfig+0x18e>
 800b29c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b29e:	681a      	ldr	r2, [r3, #0]
 800b2a0:	4b4d      	ldr	r3, [pc, #308]	@ (800b3d8 <UART_SetConfig+0x20c>)
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d102      	bne.n	800b2ac <UART_SetConfig+0xe0>
 800b2a6:	2304      	movs	r3, #4
 800b2a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2aa:	e056      	b.n	800b35a <UART_SetConfig+0x18e>
 800b2ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ae:	681a      	ldr	r2, [r3, #0]
 800b2b0:	4b4a      	ldr	r3, [pc, #296]	@ (800b3dc <UART_SetConfig+0x210>)
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	d102      	bne.n	800b2bc <UART_SetConfig+0xf0>
 800b2b6:	2308      	movs	r3, #8
 800b2b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2ba:	e04e      	b.n	800b35a <UART_SetConfig+0x18e>
 800b2bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2be:	681a      	ldr	r2, [r3, #0]
 800b2c0:	4b47      	ldr	r3, [pc, #284]	@ (800b3e0 <UART_SetConfig+0x214>)
 800b2c2:	429a      	cmp	r2, r3
 800b2c4:	d102      	bne.n	800b2cc <UART_SetConfig+0x100>
 800b2c6:	2310      	movs	r3, #16
 800b2c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2ca:	e046      	b.n	800b35a <UART_SetConfig+0x18e>
 800b2cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ce:	681a      	ldr	r2, [r3, #0]
 800b2d0:	4b44      	ldr	r3, [pc, #272]	@ (800b3e4 <UART_SetConfig+0x218>)
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	d102      	bne.n	800b2dc <UART_SetConfig+0x110>
 800b2d6:	2320      	movs	r3, #32
 800b2d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2da:	e03e      	b.n	800b35a <UART_SetConfig+0x18e>
 800b2dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2de:	681a      	ldr	r2, [r3, #0]
 800b2e0:	4b41      	ldr	r3, [pc, #260]	@ (800b3e8 <UART_SetConfig+0x21c>)
 800b2e2:	429a      	cmp	r2, r3
 800b2e4:	d102      	bne.n	800b2ec <UART_SetConfig+0x120>
 800b2e6:	2340      	movs	r3, #64	@ 0x40
 800b2e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2ea:	e036      	b.n	800b35a <UART_SetConfig+0x18e>
 800b2ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	4b3e      	ldr	r3, [pc, #248]	@ (800b3ec <UART_SetConfig+0x220>)
 800b2f2:	429a      	cmp	r2, r3
 800b2f4:	d102      	bne.n	800b2fc <UART_SetConfig+0x130>
 800b2f6:	2380      	movs	r3, #128	@ 0x80
 800b2f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b2fa:	e02e      	b.n	800b35a <UART_SetConfig+0x18e>
 800b2fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2fe:	681a      	ldr	r2, [r3, #0]
 800b300:	4b3b      	ldr	r3, [pc, #236]	@ (800b3f0 <UART_SetConfig+0x224>)
 800b302:	429a      	cmp	r2, r3
 800b304:	d103      	bne.n	800b30e <UART_SetConfig+0x142>
 800b306:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800b30a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b30c:	e025      	b.n	800b35a <UART_SetConfig+0x18e>
 800b30e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b310:	681a      	ldr	r2, [r3, #0]
 800b312:	4b38      	ldr	r3, [pc, #224]	@ (800b3f4 <UART_SetConfig+0x228>)
 800b314:	429a      	cmp	r2, r3
 800b316:	d103      	bne.n	800b320 <UART_SetConfig+0x154>
 800b318:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b31c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b31e:	e01c      	b.n	800b35a <UART_SetConfig+0x18e>
 800b320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b322:	681a      	ldr	r2, [r3, #0]
 800b324:	4b34      	ldr	r3, [pc, #208]	@ (800b3f8 <UART_SetConfig+0x22c>)
 800b326:	429a      	cmp	r2, r3
 800b328:	d103      	bne.n	800b332 <UART_SetConfig+0x166>
 800b32a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b32e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b330:	e013      	b.n	800b35a <UART_SetConfig+0x18e>
 800b332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b334:	681a      	ldr	r2, [r3, #0]
 800b336:	4b31      	ldr	r3, [pc, #196]	@ (800b3fc <UART_SetConfig+0x230>)
 800b338:	429a      	cmp	r2, r3
 800b33a:	d103      	bne.n	800b344 <UART_SetConfig+0x178>
 800b33c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b340:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b342:	e00a      	b.n	800b35a <UART_SetConfig+0x18e>
 800b344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b346:	681a      	ldr	r2, [r3, #0]
 800b348:	4b1e      	ldr	r3, [pc, #120]	@ (800b3c4 <UART_SetConfig+0x1f8>)
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d103      	bne.n	800b356 <UART_SetConfig+0x18a>
 800b34e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800b352:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b354:	e001      	b.n	800b35a <UART_SetConfig+0x18e>
 800b356:	2300      	movs	r3, #0
 800b358:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b35a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b35c:	681a      	ldr	r2, [r3, #0]
 800b35e:	4b19      	ldr	r3, [pc, #100]	@ (800b3c4 <UART_SetConfig+0x1f8>)
 800b360:	429a      	cmp	r2, r3
 800b362:	d005      	beq.n	800b370 <UART_SetConfig+0x1a4>
 800b364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b366:	681a      	ldr	r2, [r3, #0]
 800b368:	4b18      	ldr	r3, [pc, #96]	@ (800b3cc <UART_SetConfig+0x200>)
 800b36a:	429a      	cmp	r2, r3
 800b36c:	f040 8094 	bne.w	800b498 <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b370:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b372:	2200      	movs	r2, #0
 800b374:	623b      	str	r3, [r7, #32]
 800b376:	627a      	str	r2, [r7, #36]	@ 0x24
 800b378:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800b37c:	f7fc f8d8 	bl	8007530 <HAL_RCCEx_GetPeriphCLKFreq>
 800b380:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800b382:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b384:	2b00      	cmp	r3, #0
 800b386:	f000 80f7 	beq.w	800b578 <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b38a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b38c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b38e:	4a1c      	ldr	r2, [pc, #112]	@ (800b400 <UART_SetConfig+0x234>)
 800b390:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b394:	461a      	mov	r2, r3
 800b396:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b398:	fbb3 f3f2 	udiv	r3, r3, r2
 800b39c:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b39e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3a0:	685a      	ldr	r2, [r3, #4]
 800b3a2:	4613      	mov	r3, r2
 800b3a4:	005b      	lsls	r3, r3, #1
 800b3a6:	4413      	add	r3, r2
 800b3a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b3aa:	429a      	cmp	r2, r3
 800b3ac:	d305      	bcc.n	800b3ba <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b3ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3b0:	685b      	ldr	r3, [r3, #4]
 800b3b2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b3b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b3b6:	429a      	cmp	r2, r3
 800b3b8:	d924      	bls.n	800b404 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800b3ba:	2301      	movs	r3, #1
 800b3bc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b3c0:	e069      	b.n	800b496 <UART_SetConfig+0x2ca>
 800b3c2:	bf00      	nop
 800b3c4:	44002400 	.word	0x44002400
 800b3c8:	cfff69f3 	.word	0xcfff69f3
 800b3cc:	54002400 	.word	0x54002400
 800b3d0:	40013800 	.word	0x40013800
 800b3d4:	40004400 	.word	0x40004400
 800b3d8:	40004800 	.word	0x40004800
 800b3dc:	40004c00 	.word	0x40004c00
 800b3e0:	40005000 	.word	0x40005000
 800b3e4:	40006400 	.word	0x40006400
 800b3e8:	40007800 	.word	0x40007800
 800b3ec:	40007c00 	.word	0x40007c00
 800b3f0:	40008000 	.word	0x40008000
 800b3f4:	40006800 	.word	0x40006800
 800b3f8:	40006c00 	.word	0x40006c00
 800b3fc:	40008400 	.word	0x40008400
 800b400:	08011170 	.word	0x08011170
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b404:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b406:	2200      	movs	r2, #0
 800b408:	61bb      	str	r3, [r7, #24]
 800b40a:	61fa      	str	r2, [r7, #28]
 800b40c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b40e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b410:	4a64      	ldr	r2, [pc, #400]	@ (800b5a4 <UART_SetConfig+0x3d8>)
 800b412:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b416:	b29b      	uxth	r3, r3
 800b418:	2200      	movs	r2, #0
 800b41a:	613b      	str	r3, [r7, #16]
 800b41c:	617a      	str	r2, [r7, #20]
 800b41e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b422:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800b426:	f7f5 fc3f 	bl	8000ca8 <__aeabi_uldivmod>
 800b42a:	4602      	mov	r2, r0
 800b42c:	460b      	mov	r3, r1
 800b42e:	4610      	mov	r0, r2
 800b430:	4619      	mov	r1, r3
 800b432:	f04f 0200 	mov.w	r2, #0
 800b436:	f04f 0300 	mov.w	r3, #0
 800b43a:	020b      	lsls	r3, r1, #8
 800b43c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b440:	0202      	lsls	r2, r0, #8
 800b442:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b444:	6849      	ldr	r1, [r1, #4]
 800b446:	0849      	lsrs	r1, r1, #1
 800b448:	2000      	movs	r0, #0
 800b44a:	460c      	mov	r4, r1
 800b44c:	4605      	mov	r5, r0
 800b44e:	eb12 0804 	adds.w	r8, r2, r4
 800b452:	eb43 0905 	adc.w	r9, r3, r5
 800b456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b458:	685b      	ldr	r3, [r3, #4]
 800b45a:	2200      	movs	r2, #0
 800b45c:	60bb      	str	r3, [r7, #8]
 800b45e:	60fa      	str	r2, [r7, #12]
 800b460:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b464:	4640      	mov	r0, r8
 800b466:	4649      	mov	r1, r9
 800b468:	f7f5 fc1e 	bl	8000ca8 <__aeabi_uldivmod>
 800b46c:	4602      	mov	r2, r0
 800b46e:	460b      	mov	r3, r1
 800b470:	4613      	mov	r3, r2
 800b472:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b476:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b47a:	d308      	bcc.n	800b48e <UART_SetConfig+0x2c2>
 800b47c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b47e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b482:	d204      	bcs.n	800b48e <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800b484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b48a:	60da      	str	r2, [r3, #12]
 800b48c:	e003      	b.n	800b496 <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800b48e:	2301      	movs	r3, #1
 800b490:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800b494:	e070      	b.n	800b578 <UART_SetConfig+0x3ac>
 800b496:	e06f      	b.n	800b578 <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b49a:	69db      	ldr	r3, [r3, #28]
 800b49c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b4a0:	d13c      	bne.n	800b51c <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b4a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	603b      	str	r3, [r7, #0]
 800b4a8:	607a      	str	r2, [r7, #4]
 800b4aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b4ae:	f7fc f83f 	bl	8007530 <HAL_RCCEx_GetPeriphCLKFreq>
 800b4b2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b4b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d05e      	beq.n	800b578 <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b4ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4be:	4a39      	ldr	r2, [pc, #228]	@ (800b5a4 <UART_SetConfig+0x3d8>)
 800b4c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b4c4:	461a      	mov	r2, r3
 800b4c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b4c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4cc:	005a      	lsls	r2, r3, #1
 800b4ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	085b      	lsrs	r3, r3, #1
 800b4d4:	441a      	add	r2, r3
 800b4d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b4d8:	685b      	ldr	r3, [r3, #4]
 800b4da:	fbb2 f3f3 	udiv	r3, r2, r3
 800b4de:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b4e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4e2:	2b0f      	cmp	r3, #15
 800b4e4:	d916      	bls.n	800b514 <UART_SetConfig+0x348>
 800b4e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b4ec:	d212      	bcs.n	800b514 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b4ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4f0:	b29b      	uxth	r3, r3
 800b4f2:	f023 030f 	bic.w	r3, r3, #15
 800b4f6:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b4f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4fa:	085b      	lsrs	r3, r3, #1
 800b4fc:	b29b      	uxth	r3, r3
 800b4fe:	f003 0307 	and.w	r3, r3, #7
 800b502:	b29a      	uxth	r2, r3
 800b504:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b506:	4313      	orrs	r3, r2
 800b508:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800b50a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800b510:	60da      	str	r2, [r3, #12]
 800b512:	e031      	b.n	800b578 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b514:	2301      	movs	r3, #1
 800b516:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b51a:	e02d      	b.n	800b578 <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800b51c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b51e:	2200      	movs	r2, #0
 800b520:	469a      	mov	sl, r3
 800b522:	4693      	mov	fp, r2
 800b524:	4650      	mov	r0, sl
 800b526:	4659      	mov	r1, fp
 800b528:	f7fc f802 	bl	8007530 <HAL_RCCEx_GetPeriphCLKFreq>
 800b52c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800b52e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b530:	2b00      	cmp	r3, #0
 800b532:	d021      	beq.n	800b578 <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b536:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b538:	4a1a      	ldr	r2, [pc, #104]	@ (800b5a4 <UART_SetConfig+0x3d8>)
 800b53a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b53e:	461a      	mov	r2, r3
 800b540:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b542:	fbb3 f2f2 	udiv	r2, r3, r2
 800b546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b548:	685b      	ldr	r3, [r3, #4]
 800b54a:	085b      	lsrs	r3, r3, #1
 800b54c:	441a      	add	r2, r3
 800b54e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b550:	685b      	ldr	r3, [r3, #4]
 800b552:	fbb2 f3f3 	udiv	r3, r2, r3
 800b556:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b558:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b55a:	2b0f      	cmp	r3, #15
 800b55c:	d909      	bls.n	800b572 <UART_SetConfig+0x3a6>
 800b55e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b560:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b564:	d205      	bcs.n	800b572 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b568:	b29a      	uxth	r2, r3
 800b56a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	60da      	str	r2, [r3, #12]
 800b570:	e002      	b.n	800b578 <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800b572:	2301      	movs	r3, #1
 800b574:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b578:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b57a:	2201      	movs	r2, #1
 800b57c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b582:	2201      	movs	r2, #1
 800b584:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b588:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b58a:	2200      	movs	r2, #0
 800b58c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b58e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b590:	2200      	movs	r2, #0
 800b592:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b594:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b598:	4618      	mov	r0, r3
 800b59a:	3750      	adds	r7, #80	@ 0x50
 800b59c:	46bd      	mov	sp, r7
 800b59e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b5a2:	bf00      	nop
 800b5a4:	08011170 	.word	0x08011170

0800b5a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b5a8:	b480      	push	{r7}
 800b5aa:	b083      	sub	sp, #12
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5b4:	f003 0308 	and.w	r3, r3, #8
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d00a      	beq.n	800b5d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	685b      	ldr	r3, [r3, #4]
 800b5c2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	430a      	orrs	r2, r1
 800b5d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5d6:	f003 0301 	and.w	r3, r3, #1
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d00a      	beq.n	800b5f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	685b      	ldr	r3, [r3, #4]
 800b5e4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	430a      	orrs	r2, r1
 800b5f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5f8:	f003 0302 	and.w	r3, r3, #2
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d00a      	beq.n	800b616 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	685b      	ldr	r3, [r3, #4]
 800b606:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	430a      	orrs	r2, r1
 800b614:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b61a:	f003 0304 	and.w	r3, r3, #4
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d00a      	beq.n	800b638 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	685b      	ldr	r3, [r3, #4]
 800b628:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	430a      	orrs	r2, r1
 800b636:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b63c:	f003 0310 	and.w	r3, r3, #16
 800b640:	2b00      	cmp	r3, #0
 800b642:	d00a      	beq.n	800b65a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	689b      	ldr	r3, [r3, #8]
 800b64a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	430a      	orrs	r2, r1
 800b658:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b65e:	f003 0320 	and.w	r3, r3, #32
 800b662:	2b00      	cmp	r3, #0
 800b664:	d00a      	beq.n	800b67c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	689b      	ldr	r3, [r3, #8]
 800b66c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	430a      	orrs	r2, r1
 800b67a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b680:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b684:	2b00      	cmp	r3, #0
 800b686:	d01a      	beq.n	800b6be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	685b      	ldr	r3, [r3, #4]
 800b68e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	430a      	orrs	r2, r1
 800b69c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b6a6:	d10a      	bne.n	800b6be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	685b      	ldr	r3, [r3, #4]
 800b6ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	430a      	orrs	r2, r1
 800b6bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d00a      	beq.n	800b6e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	685b      	ldr	r3, [r3, #4]
 800b6d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	681b      	ldr	r3, [r3, #0]
 800b6dc:	430a      	orrs	r2, r1
 800b6de:	605a      	str	r2, [r3, #4]
  }
}
 800b6e0:	bf00      	nop
 800b6e2:	370c      	adds	r7, #12
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ea:	4770      	bx	lr

0800b6ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	b098      	sub	sp, #96	@ 0x60
 800b6f0:	af02      	add	r7, sp, #8
 800b6f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b6fc:	f7f6 fd58 	bl	80021b0 <HAL_GetTick>
 800b700:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	f003 0308 	and.w	r3, r3, #8
 800b70c:	2b08      	cmp	r3, #8
 800b70e:	d12f      	bne.n	800b770 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b710:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b714:	9300      	str	r3, [sp, #0]
 800b716:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b718:	2200      	movs	r2, #0
 800b71a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b71e:	6878      	ldr	r0, [r7, #4]
 800b720:	f000 f88e 	bl	800b840 <UART_WaitOnFlagUntilTimeout>
 800b724:	4603      	mov	r3, r0
 800b726:	2b00      	cmp	r3, #0
 800b728:	d022      	beq.n	800b770 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b730:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b732:	e853 3f00 	ldrex	r3, [r3]
 800b736:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b738:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b73a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b73e:	653b      	str	r3, [r7, #80]	@ 0x50
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	461a      	mov	r2, r3
 800b746:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b748:	647b      	str	r3, [r7, #68]	@ 0x44
 800b74a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b74c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b74e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b750:	e841 2300 	strex	r3, r2, [r1]
 800b754:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b756:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d1e6      	bne.n	800b72a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2220      	movs	r2, #32
 800b760:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2200      	movs	r2, #0
 800b768:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b76c:	2303      	movs	r3, #3
 800b76e:	e063      	b.n	800b838 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f003 0304 	and.w	r3, r3, #4
 800b77a:	2b04      	cmp	r3, #4
 800b77c:	d149      	bne.n	800b812 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b77e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b782:	9300      	str	r3, [sp, #0]
 800b784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b786:	2200      	movs	r2, #0
 800b788:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b78c:	6878      	ldr	r0, [r7, #4]
 800b78e:	f000 f857 	bl	800b840 <UART_WaitOnFlagUntilTimeout>
 800b792:	4603      	mov	r3, r0
 800b794:	2b00      	cmp	r3, #0
 800b796:	d03c      	beq.n	800b812 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b79e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7a0:	e853 3f00 	ldrex	r3, [r3]
 800b7a4:	623b      	str	r3, [r7, #32]
   return(result);
 800b7a6:	6a3b      	ldr	r3, [r7, #32]
 800b7a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b7ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	461a      	mov	r2, r3
 800b7b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7b6:	633b      	str	r3, [r7, #48]	@ 0x30
 800b7b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b7bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b7be:	e841 2300 	strex	r3, r2, [r1]
 800b7c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b7c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d1e6      	bne.n	800b798 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	3308      	adds	r3, #8
 800b7d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7d2:	693b      	ldr	r3, [r7, #16]
 800b7d4:	e853 3f00 	ldrex	r3, [r3]
 800b7d8:	60fb      	str	r3, [r7, #12]
   return(result);
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	f023 0301 	bic.w	r3, r3, #1
 800b7e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	681b      	ldr	r3, [r3, #0]
 800b7e6:	3308      	adds	r3, #8
 800b7e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b7ea:	61fa      	str	r2, [r7, #28]
 800b7ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ee:	69b9      	ldr	r1, [r7, #24]
 800b7f0:	69fa      	ldr	r2, [r7, #28]
 800b7f2:	e841 2300 	strex	r3, r2, [r1]
 800b7f6:	617b      	str	r3, [r7, #20]
   return(result);
 800b7f8:	697b      	ldr	r3, [r7, #20]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d1e5      	bne.n	800b7ca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2220      	movs	r2, #32
 800b802:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	2200      	movs	r2, #0
 800b80a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b80e:	2303      	movs	r3, #3
 800b810:	e012      	b.n	800b838 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2220      	movs	r2, #32
 800b816:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2220      	movs	r2, #32
 800b81e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2200      	movs	r2, #0
 800b826:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	2200      	movs	r2, #0
 800b82c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	2200      	movs	r2, #0
 800b832:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b836:	2300      	movs	r3, #0
}
 800b838:	4618      	mov	r0, r3
 800b83a:	3758      	adds	r7, #88	@ 0x58
 800b83c:	46bd      	mov	sp, r7
 800b83e:	bd80      	pop	{r7, pc}

0800b840 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b840:	b580      	push	{r7, lr}
 800b842:	b084      	sub	sp, #16
 800b844:	af00      	add	r7, sp, #0
 800b846:	60f8      	str	r0, [r7, #12]
 800b848:	60b9      	str	r1, [r7, #8]
 800b84a:	603b      	str	r3, [r7, #0]
 800b84c:	4613      	mov	r3, r2
 800b84e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b850:	e04f      	b.n	800b8f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b852:	69bb      	ldr	r3, [r7, #24]
 800b854:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b858:	d04b      	beq.n	800b8f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b85a:	f7f6 fca9 	bl	80021b0 <HAL_GetTick>
 800b85e:	4602      	mov	r2, r0
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	1ad3      	subs	r3, r2, r3
 800b864:	69ba      	ldr	r2, [r7, #24]
 800b866:	429a      	cmp	r2, r3
 800b868:	d302      	bcc.n	800b870 <UART_WaitOnFlagUntilTimeout+0x30>
 800b86a:	69bb      	ldr	r3, [r7, #24]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d101      	bne.n	800b874 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b870:	2303      	movs	r3, #3
 800b872:	e04e      	b.n	800b912 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b874:	68fb      	ldr	r3, [r7, #12]
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	f003 0304 	and.w	r3, r3, #4
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d037      	beq.n	800b8f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	2b80      	cmp	r3, #128	@ 0x80
 800b886:	d034      	beq.n	800b8f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	2b40      	cmp	r3, #64	@ 0x40
 800b88c:	d031      	beq.n	800b8f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	69db      	ldr	r3, [r3, #28]
 800b894:	f003 0308 	and.w	r3, r3, #8
 800b898:	2b08      	cmp	r3, #8
 800b89a:	d110      	bne.n	800b8be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	2208      	movs	r2, #8
 800b8a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b8a4:	68f8      	ldr	r0, [r7, #12]
 800b8a6:	f000 f95b 	bl	800bb60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	2208      	movs	r2, #8
 800b8ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	2200      	movs	r2, #0
 800b8b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b8ba:	2301      	movs	r3, #1
 800b8bc:	e029      	b.n	800b912 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	69db      	ldr	r3, [r3, #28]
 800b8c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b8c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b8cc:	d111      	bne.n	800b8f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b8d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b8d8:	68f8      	ldr	r0, [r7, #12]
 800b8da:	f000 f941 	bl	800bb60 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	2220      	movs	r2, #32
 800b8e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b8ee:	2303      	movs	r3, #3
 800b8f0:	e00f      	b.n	800b912 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	69da      	ldr	r2, [r3, #28]
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	4013      	ands	r3, r2
 800b8fc:	68ba      	ldr	r2, [r7, #8]
 800b8fe:	429a      	cmp	r2, r3
 800b900:	bf0c      	ite	eq
 800b902:	2301      	moveq	r3, #1
 800b904:	2300      	movne	r3, #0
 800b906:	b2db      	uxtb	r3, r3
 800b908:	461a      	mov	r2, r3
 800b90a:	79fb      	ldrb	r3, [r7, #7]
 800b90c:	429a      	cmp	r2, r3
 800b90e:	d0a0      	beq.n	800b852 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b910:	2300      	movs	r3, #0
}
 800b912:	4618      	mov	r0, r3
 800b914:	3710      	adds	r7, #16
 800b916:	46bd      	mov	sp, r7
 800b918:	bd80      	pop	{r7, pc}
	...

0800b91c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b91c:	b480      	push	{r7}
 800b91e:	b0a3      	sub	sp, #140	@ 0x8c
 800b920:	af00      	add	r7, sp, #0
 800b922:	60f8      	str	r0, [r7, #12]
 800b924:	60b9      	str	r1, [r7, #8]
 800b926:	4613      	mov	r3, r2
 800b928:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	68ba      	ldr	r2, [r7, #8]
 800b92e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	88fa      	ldrh	r2, [r7, #6]
 800b934:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	88fa      	ldrh	r2, [r7, #6]
 800b93c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2200      	movs	r2, #0
 800b944:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	689b      	ldr	r3, [r3, #8]
 800b94a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b94e:	d10e      	bne.n	800b96e <UART_Start_Receive_IT+0x52>
 800b950:	68fb      	ldr	r3, [r7, #12]
 800b952:	691b      	ldr	r3, [r3, #16]
 800b954:	2b00      	cmp	r3, #0
 800b956:	d105      	bne.n	800b964 <UART_Start_Receive_IT+0x48>
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800b95e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b962:	e02d      	b.n	800b9c0 <UART_Start_Receive_IT+0xa4>
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	22ff      	movs	r2, #255	@ 0xff
 800b968:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b96c:	e028      	b.n	800b9c0 <UART_Start_Receive_IT+0xa4>
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	689b      	ldr	r3, [r3, #8]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d10d      	bne.n	800b992 <UART_Start_Receive_IT+0x76>
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	691b      	ldr	r3, [r3, #16]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d104      	bne.n	800b988 <UART_Start_Receive_IT+0x6c>
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	22ff      	movs	r2, #255	@ 0xff
 800b982:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b986:	e01b      	b.n	800b9c0 <UART_Start_Receive_IT+0xa4>
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	227f      	movs	r2, #127	@ 0x7f
 800b98c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b990:	e016      	b.n	800b9c0 <UART_Start_Receive_IT+0xa4>
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	689b      	ldr	r3, [r3, #8]
 800b996:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b99a:	d10d      	bne.n	800b9b8 <UART_Start_Receive_IT+0x9c>
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	691b      	ldr	r3, [r3, #16]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d104      	bne.n	800b9ae <UART_Start_Receive_IT+0x92>
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	227f      	movs	r2, #127	@ 0x7f
 800b9a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b9ac:	e008      	b.n	800b9c0 <UART_Start_Receive_IT+0xa4>
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	223f      	movs	r2, #63	@ 0x3f
 800b9b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800b9b6:	e003      	b.n	800b9c0 <UART_Start_Receive_IT+0xa4>
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	2200      	movs	r2, #0
 800b9bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	2222      	movs	r2, #34	@ 0x22
 800b9cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	3308      	adds	r3, #8
 800b9d6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b9da:	e853 3f00 	ldrex	r3, [r3]
 800b9de:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800b9e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b9e2:	f043 0301 	orr.w	r3, r3, #1
 800b9e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	3308      	adds	r3, #8
 800b9f0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800b9f4:	673a      	str	r2, [r7, #112]	@ 0x70
 800b9f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9f8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800b9fa:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b9fc:	e841 2300 	strex	r3, r2, [r1]
 800ba00:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800ba02:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d1e3      	bne.n	800b9d0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ba0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba10:	d14f      	bne.n	800bab2 <UART_Start_Receive_IT+0x196>
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ba18:	88fa      	ldrh	r2, [r7, #6]
 800ba1a:	429a      	cmp	r2, r3
 800ba1c:	d349      	bcc.n	800bab2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	689b      	ldr	r3, [r3, #8]
 800ba22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ba26:	d107      	bne.n	800ba38 <UART_Start_Receive_IT+0x11c>
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	691b      	ldr	r3, [r3, #16]
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d103      	bne.n	800ba38 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	4a47      	ldr	r2, [pc, #284]	@ (800bb50 <UART_Start_Receive_IT+0x234>)
 800ba34:	675a      	str	r2, [r3, #116]	@ 0x74
 800ba36:	e002      	b.n	800ba3e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	4a46      	ldr	r2, [pc, #280]	@ (800bb54 <UART_Start_Receive_IT+0x238>)
 800ba3c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	691b      	ldr	r3, [r3, #16]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d01a      	beq.n	800ba7c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ba4e:	e853 3f00 	ldrex	r3, [r3]
 800ba52:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ba54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ba56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ba5a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	461a      	mov	r2, r3
 800ba64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ba68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ba6a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba6c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ba6e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ba70:	e841 2300 	strex	r3, r2, [r1]
 800ba74:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800ba76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d1e4      	bne.n	800ba46 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	3308      	adds	r3, #8
 800ba82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba86:	e853 3f00 	ldrex	r3, [r3]
 800ba8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ba8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	3308      	adds	r3, #8
 800ba9a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ba9c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ba9e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800baa0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800baa2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800baa4:	e841 2300 	strex	r3, r2, [r1]
 800baa8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800baaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800baac:	2b00      	cmp	r3, #0
 800baae:	d1e5      	bne.n	800ba7c <UART_Start_Receive_IT+0x160>
 800bab0:	e046      	b.n	800bb40 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	689b      	ldr	r3, [r3, #8]
 800bab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800baba:	d107      	bne.n	800bacc <UART_Start_Receive_IT+0x1b0>
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	691b      	ldr	r3, [r3, #16]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d103      	bne.n	800bacc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	4a24      	ldr	r2, [pc, #144]	@ (800bb58 <UART_Start_Receive_IT+0x23c>)
 800bac8:	675a      	str	r2, [r3, #116]	@ 0x74
 800baca:	e002      	b.n	800bad2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	4a23      	ldr	r2, [pc, #140]	@ (800bb5c <UART_Start_Receive_IT+0x240>)
 800bad0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	691b      	ldr	r3, [r3, #16]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d019      	beq.n	800bb0e <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bae2:	e853 3f00 	ldrex	r3, [r3]
 800bae6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baea:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800baee:	677b      	str	r3, [r7, #116]	@ 0x74
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	461a      	mov	r2, r3
 800baf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800baf8:	637b      	str	r3, [r7, #52]	@ 0x34
 800bafa:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bafc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bafe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bb00:	e841 2300 	strex	r3, r2, [r1]
 800bb04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bb06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d1e6      	bne.n	800bada <UART_Start_Receive_IT+0x1be>
 800bb0c:	e018      	b.n	800bb40 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb14:	697b      	ldr	r3, [r7, #20]
 800bb16:	e853 3f00 	ldrex	r3, [r3]
 800bb1a:	613b      	str	r3, [r7, #16]
   return(result);
 800bb1c:	693b      	ldr	r3, [r7, #16]
 800bb1e:	f043 0320 	orr.w	r3, r3, #32
 800bb22:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	461a      	mov	r2, r3
 800bb2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb2c:	623b      	str	r3, [r7, #32]
 800bb2e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb30:	69f9      	ldr	r1, [r7, #28]
 800bb32:	6a3a      	ldr	r2, [r7, #32]
 800bb34:	e841 2300 	strex	r3, r2, [r1]
 800bb38:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb3a:	69bb      	ldr	r3, [r7, #24]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d1e6      	bne.n	800bb0e <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800bb40:	2300      	movs	r3, #0
}
 800bb42:	4618      	mov	r0, r3
 800bb44:	378c      	adds	r7, #140	@ 0x8c
 800bb46:	46bd      	mov	sp, r7
 800bb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4c:	4770      	bx	lr
 800bb4e:	bf00      	nop
 800bb50:	0800c325 	.word	0x0800c325
 800bb54:	0800bfb5 	.word	0x0800bfb5
 800bb58:	0800bdf1 	.word	0x0800bdf1
 800bb5c:	0800bc2d 	.word	0x0800bc2d

0800bb60 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bb60:	b480      	push	{r7}
 800bb62:	b095      	sub	sp, #84	@ 0x54
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb70:	e853 3f00 	ldrex	r3, [r3]
 800bb74:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bb76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bb7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	461a      	mov	r2, r3
 800bb84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb86:	643b      	str	r3, [r7, #64]	@ 0x40
 800bb88:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb8a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bb8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bb8e:	e841 2300 	strex	r3, r2, [r1]
 800bb92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bb94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d1e6      	bne.n	800bb68 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	3308      	adds	r3, #8
 800bba0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bba2:	6a3b      	ldr	r3, [r7, #32]
 800bba4:	e853 3f00 	ldrex	r3, [r3]
 800bba8:	61fb      	str	r3, [r7, #28]
   return(result);
 800bbaa:	69fb      	ldr	r3, [r7, #28]
 800bbac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bbb0:	f023 0301 	bic.w	r3, r3, #1
 800bbb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	3308      	adds	r3, #8
 800bbbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bbbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bbc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbc2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bbc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bbc6:	e841 2300 	strex	r3, r2, [r1]
 800bbca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bbcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d1e3      	bne.n	800bb9a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bbd6:	2b01      	cmp	r3, #1
 800bbd8:	d118      	bne.n	800bc0c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	e853 3f00 	ldrex	r3, [r3]
 800bbe6:	60bb      	str	r3, [r7, #8]
   return(result);
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	f023 0310 	bic.w	r3, r3, #16
 800bbee:	647b      	str	r3, [r7, #68]	@ 0x44
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	461a      	mov	r2, r3
 800bbf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bbf8:	61bb      	str	r3, [r7, #24]
 800bbfa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbfc:	6979      	ldr	r1, [r7, #20]
 800bbfe:	69ba      	ldr	r2, [r7, #24]
 800bc00:	e841 2300 	strex	r3, r2, [r1]
 800bc04:	613b      	str	r3, [r7, #16]
   return(result);
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d1e6      	bne.n	800bbda <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2220      	movs	r2, #32
 800bc10:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2200      	movs	r2, #0
 800bc18:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800bc20:	bf00      	nop
 800bc22:	3754      	adds	r7, #84	@ 0x54
 800bc24:	46bd      	mov	sp, r7
 800bc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2a:	4770      	bx	lr

0800bc2c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b09c      	sub	sp, #112	@ 0x70
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bc3a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bc44:	2b22      	cmp	r3, #34	@ 0x22
 800bc46:	f040 80c3 	bne.w	800bdd0 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc50:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800bc54:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800bc58:	b2d9      	uxtb	r1, r3
 800bc5a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800bc5e:	b2da      	uxtb	r2, r3
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc64:	400a      	ands	r2, r1
 800bc66:	b2d2      	uxtb	r2, r2
 800bc68:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bc6e:	1c5a      	adds	r2, r3, #1
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bc7a:	b29b      	uxth	r3, r3
 800bc7c:	3b01      	subs	r3, #1
 800bc7e:	b29a      	uxth	r2, r3
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800bc8c:	b29b      	uxth	r3, r3
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	f040 80a6 	bne.w	800bde0 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bc9c:	e853 3f00 	ldrex	r3, [r3]
 800bca0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800bca2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bca4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bca8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	461a      	mov	r2, r3
 800bcb0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bcb2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bcb4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcb6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800bcb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800bcba:	e841 2300 	strex	r3, r2, [r1]
 800bcbe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800bcc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d1e6      	bne.n	800bc94 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	3308      	adds	r3, #8
 800bccc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcd0:	e853 3f00 	ldrex	r3, [r3]
 800bcd4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800bcd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bcd8:	f023 0301 	bic.w	r3, r3, #1
 800bcdc:	667b      	str	r3, [r7, #100]	@ 0x64
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	3308      	adds	r3, #8
 800bce4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800bce6:	647a      	str	r2, [r7, #68]	@ 0x44
 800bce8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bcec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bcee:	e841 2300 	strex	r3, r2, [r1]
 800bcf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800bcf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d1e5      	bne.n	800bcc6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2220      	movs	r2, #32
 800bcfe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	2200      	movs	r2, #0
 800bd06:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	4a35      	ldr	r2, [pc, #212]	@ (800bde8 <UART_RxISR_8BIT+0x1bc>)
 800bd14:	4293      	cmp	r3, r2
 800bd16:	d024      	beq.n	800bd62 <UART_RxISR_8BIT+0x136>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	4a33      	ldr	r2, [pc, #204]	@ (800bdec <UART_RxISR_8BIT+0x1c0>)
 800bd1e:	4293      	cmp	r3, r2
 800bd20:	d01f      	beq.n	800bd62 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	685b      	ldr	r3, [r3, #4]
 800bd28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d018      	beq.n	800bd62 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd38:	e853 3f00 	ldrex	r3, [r3]
 800bd3c:	623b      	str	r3, [r7, #32]
   return(result);
 800bd3e:	6a3b      	ldr	r3, [r7, #32]
 800bd40:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bd44:	663b      	str	r3, [r7, #96]	@ 0x60
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	461a      	mov	r2, r3
 800bd4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800bd4e:	633b      	str	r3, [r7, #48]	@ 0x30
 800bd50:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bd54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd56:	e841 2300 	strex	r3, r2, [r1]
 800bd5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800bd5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d1e6      	bne.n	800bd30 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd66:	2b01      	cmp	r3, #1
 800bd68:	d12e      	bne.n	800bdc8 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd76:	693b      	ldr	r3, [r7, #16]
 800bd78:	e853 3f00 	ldrex	r3, [r3]
 800bd7c:	60fb      	str	r3, [r7, #12]
   return(result);
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	f023 0310 	bic.w	r3, r3, #16
 800bd84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	461a      	mov	r2, r3
 800bd8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bd8e:	61fb      	str	r3, [r7, #28]
 800bd90:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd92:	69b9      	ldr	r1, [r7, #24]
 800bd94:	69fa      	ldr	r2, [r7, #28]
 800bd96:	e841 2300 	strex	r3, r2, [r1]
 800bd9a:	617b      	str	r3, [r7, #20]
   return(result);
 800bd9c:	697b      	ldr	r3, [r7, #20]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d1e6      	bne.n	800bd70 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	69db      	ldr	r3, [r3, #28]
 800bda8:	f003 0310 	and.w	r3, r3, #16
 800bdac:	2b10      	cmp	r3, #16
 800bdae:	d103      	bne.n	800bdb8 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	2210      	movs	r2, #16
 800bdb6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bdbe:	4619      	mov	r1, r3
 800bdc0:	6878      	ldr	r0, [r7, #4]
 800bdc2:	f7f5 fc23 	bl	800160c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bdc6:	e00b      	b.n	800bde0 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800bdc8:	6878      	ldr	r0, [r7, #4]
 800bdca:	f7ff f9eb 	bl	800b1a4 <HAL_UART_RxCpltCallback>
}
 800bdce:	e007      	b.n	800bde0 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	699a      	ldr	r2, [r3, #24]
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	f042 0208 	orr.w	r2, r2, #8
 800bdde:	619a      	str	r2, [r3, #24]
}
 800bde0:	bf00      	nop
 800bde2:	3770      	adds	r7, #112	@ 0x70
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd80      	pop	{r7, pc}
 800bde8:	44002400 	.word	0x44002400
 800bdec:	54002400 	.word	0x54002400

0800bdf0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b09c      	sub	sp, #112	@ 0x70
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bdfe:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800be08:	2b22      	cmp	r3, #34	@ 0x22
 800be0a:	f040 80c3 	bne.w	800bf94 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be14:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800be1e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800be22:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800be26:	4013      	ands	r3, r2
 800be28:	b29a      	uxth	r2, r3
 800be2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800be2c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be32:	1c9a      	adds	r2, r3, #2
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be3e:	b29b      	uxth	r3, r3
 800be40:	3b01      	subs	r3, #1
 800be42:	b29a      	uxth	r2, r3
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be50:	b29b      	uxth	r3, r3
 800be52:	2b00      	cmp	r3, #0
 800be54:	f040 80a6 	bne.w	800bfa4 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800be60:	e853 3f00 	ldrex	r3, [r3]
 800be64:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800be66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800be68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800be6c:	667b      	str	r3, [r7, #100]	@ 0x64
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	461a      	mov	r2, r3
 800be74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800be76:	657b      	str	r3, [r7, #84]	@ 0x54
 800be78:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800be7a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800be7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800be7e:	e841 2300 	strex	r3, r2, [r1]
 800be82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800be84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800be86:	2b00      	cmp	r3, #0
 800be88:	d1e6      	bne.n	800be58 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	3308      	adds	r3, #8
 800be90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800be92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800be94:	e853 3f00 	ldrex	r3, [r3]
 800be98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800be9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be9c:	f023 0301 	bic.w	r3, r3, #1
 800bea0:	663b      	str	r3, [r7, #96]	@ 0x60
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	3308      	adds	r3, #8
 800bea8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800beaa:	643a      	str	r2, [r7, #64]	@ 0x40
 800beac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800beae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800beb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800beb2:	e841 2300 	strex	r3, r2, [r1]
 800beb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800beb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d1e5      	bne.n	800be8a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	2220      	movs	r2, #32
 800bec2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	2200      	movs	r2, #0
 800beca:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	2200      	movs	r2, #0
 800bed0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	4a35      	ldr	r2, [pc, #212]	@ (800bfac <UART_RxISR_16BIT+0x1bc>)
 800bed8:	4293      	cmp	r3, r2
 800beda:	d024      	beq.n	800bf26 <UART_RxISR_16BIT+0x136>
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	4a33      	ldr	r2, [pc, #204]	@ (800bfb0 <UART_RxISR_16BIT+0x1c0>)
 800bee2:	4293      	cmp	r3, r2
 800bee4:	d01f      	beq.n	800bf26 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	685b      	ldr	r3, [r3, #4]
 800beec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d018      	beq.n	800bf26 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800befa:	6a3b      	ldr	r3, [r7, #32]
 800befc:	e853 3f00 	ldrex	r3, [r3]
 800bf00:	61fb      	str	r3, [r7, #28]
   return(result);
 800bf02:	69fb      	ldr	r3, [r7, #28]
 800bf04:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bf08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	461a      	mov	r2, r3
 800bf10:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bf12:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf14:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bf18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bf1a:	e841 2300 	strex	r3, r2, [r1]
 800bf1e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bf20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d1e6      	bne.n	800bef4 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf2a:	2b01      	cmp	r3, #1
 800bf2c:	d12e      	bne.n	800bf8c <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	2200      	movs	r2, #0
 800bf32:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	e853 3f00 	ldrex	r3, [r3]
 800bf40:	60bb      	str	r3, [r7, #8]
   return(result);
 800bf42:	68bb      	ldr	r3, [r7, #8]
 800bf44:	f023 0310 	bic.w	r3, r3, #16
 800bf48:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	461a      	mov	r2, r3
 800bf50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bf52:	61bb      	str	r3, [r7, #24]
 800bf54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf56:	6979      	ldr	r1, [r7, #20]
 800bf58:	69ba      	ldr	r2, [r7, #24]
 800bf5a:	e841 2300 	strex	r3, r2, [r1]
 800bf5e:	613b      	str	r3, [r7, #16]
   return(result);
 800bf60:	693b      	ldr	r3, [r7, #16]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	d1e6      	bne.n	800bf34 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	69db      	ldr	r3, [r3, #28]
 800bf6c:	f003 0310 	and.w	r3, r3, #16
 800bf70:	2b10      	cmp	r3, #16
 800bf72:	d103      	bne.n	800bf7c <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	2210      	movs	r2, #16
 800bf7a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800bf82:	4619      	mov	r1, r3
 800bf84:	6878      	ldr	r0, [r7, #4]
 800bf86:	f7f5 fb41 	bl	800160c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800bf8a:	e00b      	b.n	800bfa4 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	f7ff f909 	bl	800b1a4 <HAL_UART_RxCpltCallback>
}
 800bf92:	e007      	b.n	800bfa4 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	699a      	ldr	r2, [r3, #24]
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	f042 0208 	orr.w	r2, r2, #8
 800bfa2:	619a      	str	r2, [r3, #24]
}
 800bfa4:	bf00      	nop
 800bfa6:	3770      	adds	r7, #112	@ 0x70
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	bd80      	pop	{r7, pc}
 800bfac:	44002400 	.word	0x44002400
 800bfb0:	54002400 	.word	0x54002400

0800bfb4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b0ac      	sub	sp, #176	@ 0xb0
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bfc2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	69db      	ldr	r3, [r3, #28]
 800bfcc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	681b      	ldr	r3, [r3, #0]
 800bfd6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	689b      	ldr	r3, [r3, #8]
 800bfe0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bfea:	2b22      	cmp	r3, #34	@ 0x22
 800bfec:	f040 8188 	bne.w	800c300 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800bff6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800bffa:	e12b      	b.n	800c254 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c002:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c006:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800c00a:	b2d9      	uxtb	r1, r3
 800c00c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800c010:	b2da      	uxtb	r2, r3
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c016:	400a      	ands	r2, r1
 800c018:	b2d2      	uxtb	r2, r2
 800c01a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c020:	1c5a      	adds	r2, r3, #1
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	3b01      	subs	r3, #1
 800c030:	b29a      	uxth	r2, r3
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	69db      	ldr	r3, [r3, #28]
 800c03e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c042:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c046:	f003 0307 	and.w	r3, r3, #7
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d053      	beq.n	800c0f6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c04e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c052:	f003 0301 	and.w	r3, r3, #1
 800c056:	2b00      	cmp	r3, #0
 800c058:	d011      	beq.n	800c07e <UART_RxISR_8BIT_FIFOEN+0xca>
 800c05a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c05e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c062:	2b00      	cmp	r3, #0
 800c064:	d00b      	beq.n	800c07e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	2201      	movs	r2, #1
 800c06c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c074:	f043 0201 	orr.w	r2, r3, #1
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c07e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c082:	f003 0302 	and.w	r3, r3, #2
 800c086:	2b00      	cmp	r3, #0
 800c088:	d011      	beq.n	800c0ae <UART_RxISR_8BIT_FIFOEN+0xfa>
 800c08a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c08e:	f003 0301 	and.w	r3, r3, #1
 800c092:	2b00      	cmp	r3, #0
 800c094:	d00b      	beq.n	800c0ae <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	2202      	movs	r2, #2
 800c09c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0a4:	f043 0204 	orr.w	r2, r3, #4
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c0ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c0b2:	f003 0304 	and.w	r3, r3, #4
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d011      	beq.n	800c0de <UART_RxISR_8BIT_FIFOEN+0x12a>
 800c0ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c0be:	f003 0301 	and.w	r3, r3, #1
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d00b      	beq.n	800c0de <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	2204      	movs	r2, #4
 800c0cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0d4:	f043 0202 	orr.w	r2, r3, #2
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d006      	beq.n	800c0f6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f7ff f865 	bl	800b1b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	2200      	movs	r2, #0
 800c0f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c0fc:	b29b      	uxth	r3, r3
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	f040 80a8 	bne.w	800c254 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c10a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c10c:	e853 3f00 	ldrex	r3, [r3]
 800c110:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800c112:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c114:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c118:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	461a      	mov	r2, r3
 800c122:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800c126:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c128:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c12a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800c12c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c12e:	e841 2300 	strex	r3, r2, [r1]
 800c132:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800c134:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c136:	2b00      	cmp	r3, #0
 800c138:	d1e4      	bne.n	800c104 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	3308      	adds	r3, #8
 800c140:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c142:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c144:	e853 3f00 	ldrex	r3, [r3]
 800c148:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800c14a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c14c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c150:	f023 0301 	bic.w	r3, r3, #1
 800c154:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	681b      	ldr	r3, [r3, #0]
 800c15c:	3308      	adds	r3, #8
 800c15e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c162:	66ba      	str	r2, [r7, #104]	@ 0x68
 800c164:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c166:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800c168:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800c16a:	e841 2300 	strex	r3, r2, [r1]
 800c16e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c170:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c172:	2b00      	cmp	r3, #0
 800c174:	d1e1      	bne.n	800c13a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	2220      	movs	r2, #32
 800c17a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	2200      	movs	r2, #0
 800c182:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2200      	movs	r2, #0
 800c188:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	4a62      	ldr	r2, [pc, #392]	@ (800c318 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800c190:	4293      	cmp	r3, r2
 800c192:	d026      	beq.n	800c1e2 <UART_RxISR_8BIT_FIFOEN+0x22e>
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	4a60      	ldr	r2, [pc, #384]	@ (800c31c <UART_RxISR_8BIT_FIFOEN+0x368>)
 800c19a:	4293      	cmp	r3, r2
 800c19c:	d021      	beq.n	800c1e2 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	685b      	ldr	r3, [r3, #4]
 800c1a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d01a      	beq.n	800c1e2 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c1b4:	e853 3f00 	ldrex	r3, [r3]
 800c1b8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800c1ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c1bc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c1c0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	461a      	mov	r2, r3
 800c1ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c1ce:	657b      	str	r3, [r7, #84]	@ 0x54
 800c1d0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1d2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c1d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800c1d6:	e841 2300 	strex	r3, r2, [r1]
 800c1da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c1dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d1e4      	bne.n	800c1ac <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c1e6:	2b01      	cmp	r3, #1
 800c1e8:	d130      	bne.n	800c24c <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2200      	movs	r2, #0
 800c1ee:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c1f8:	e853 3f00 	ldrex	r3, [r3]
 800c1fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c200:	f023 0310 	bic.w	r3, r3, #16
 800c204:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	461a      	mov	r2, r3
 800c20e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c212:	643b      	str	r3, [r7, #64]	@ 0x40
 800c214:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c216:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c218:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c21a:	e841 2300 	strex	r3, r2, [r1]
 800c21e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c222:	2b00      	cmp	r3, #0
 800c224:	d1e4      	bne.n	800c1f0 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	69db      	ldr	r3, [r3, #28]
 800c22c:	f003 0310 	and.w	r3, r3, #16
 800c230:	2b10      	cmp	r3, #16
 800c232:	d103      	bne.n	800c23c <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	2210      	movs	r2, #16
 800c23a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c242:	4619      	mov	r1, r3
 800c244:	6878      	ldr	r0, [r7, #4]
 800c246:	f7f5 f9e1 	bl	800160c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c24a:	e00e      	b.n	800c26a <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800c24c:	6878      	ldr	r0, [r7, #4]
 800c24e:	f7fe ffa9 	bl	800b1a4 <HAL_UART_RxCpltCallback>
        break;
 800c252:	e00a      	b.n	800c26a <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c254:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d006      	beq.n	800c26a <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800c25c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c260:	f003 0320 	and.w	r3, r3, #32
 800c264:	2b00      	cmp	r3, #0
 800c266:	f47f aec9 	bne.w	800bffc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c270:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c274:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800c278:	2b00      	cmp	r3, #0
 800c27a:	d049      	beq.n	800c310 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c282:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800c286:	429a      	cmp	r2, r3
 800c288:	d242      	bcs.n	800c310 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	3308      	adds	r3, #8
 800c290:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c292:	6a3b      	ldr	r3, [r7, #32]
 800c294:	e853 3f00 	ldrex	r3, [r3]
 800c298:	61fb      	str	r3, [r7, #28]
   return(result);
 800c29a:	69fb      	ldr	r3, [r7, #28]
 800c29c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c2a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	3308      	adds	r3, #8
 800c2aa:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c2ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c2b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2b6:	e841 2300 	strex	r3, r2, [r1]
 800c2ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d1e3      	bne.n	800c28a <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	4a16      	ldr	r2, [pc, #88]	@ (800c320 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800c2c6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	e853 3f00 	ldrex	r3, [r3]
 800c2d4:	60bb      	str	r3, [r7, #8]
   return(result);
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	f043 0320 	orr.w	r3, r3, #32
 800c2dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	461a      	mov	r2, r3
 800c2e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c2ea:	61bb      	str	r3, [r7, #24]
 800c2ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2ee:	6979      	ldr	r1, [r7, #20]
 800c2f0:	69ba      	ldr	r2, [r7, #24]
 800c2f2:	e841 2300 	strex	r3, r2, [r1]
 800c2f6:	613b      	str	r3, [r7, #16]
   return(result);
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d1e4      	bne.n	800c2c8 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c2fe:	e007      	b.n	800c310 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	699a      	ldr	r2, [r3, #24]
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	f042 0208 	orr.w	r2, r2, #8
 800c30e:	619a      	str	r2, [r3, #24]
}
 800c310:	bf00      	nop
 800c312:	37b0      	adds	r7, #176	@ 0xb0
 800c314:	46bd      	mov	sp, r7
 800c316:	bd80      	pop	{r7, pc}
 800c318:	44002400 	.word	0x44002400
 800c31c:	54002400 	.word	0x54002400
 800c320:	0800bc2d 	.word	0x0800bc2d

0800c324 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b0ae      	sub	sp, #184	@ 0xb8
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c332:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	69db      	ldr	r3, [r3, #28]
 800c33c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	681b      	ldr	r3, [r3, #0]
 800c346:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	689b      	ldr	r3, [r3, #8]
 800c350:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c35a:	2b22      	cmp	r3, #34	@ 0x22
 800c35c:	f040 818c 	bne.w	800c678 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c366:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c36a:	e12f      	b.n	800c5cc <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c372:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c37a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800c37e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800c382:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800c386:	4013      	ands	r3, r2
 800c388:	b29a      	uxth	r2, r3
 800c38a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800c38e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c394:	1c9a      	adds	r2, r3, #2
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c3a0:	b29b      	uxth	r3, r3
 800c3a2:	3b01      	subs	r3, #1
 800c3a4:	b29a      	uxth	r2, r3
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	681b      	ldr	r3, [r3, #0]
 800c3b0:	69db      	ldr	r3, [r3, #28]
 800c3b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800c3b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c3ba:	f003 0307 	and.w	r3, r3, #7
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d053      	beq.n	800c46a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c3c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c3c6:	f003 0301 	and.w	r3, r3, #1
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d011      	beq.n	800c3f2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800c3ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d00b      	beq.n	800c3f2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	2201      	movs	r2, #1
 800c3e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c3e8:	f043 0201 	orr.w	r2, r3, #1
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c3f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c3f6:	f003 0302 	and.w	r3, r3, #2
 800c3fa:	2b00      	cmp	r3, #0
 800c3fc:	d011      	beq.n	800c422 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800c3fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c402:	f003 0301 	and.w	r3, r3, #1
 800c406:	2b00      	cmp	r3, #0
 800c408:	d00b      	beq.n	800c422 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	2202      	movs	r2, #2
 800c410:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c418:	f043 0204 	orr.w	r2, r3, #4
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c422:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c426:	f003 0304 	and.w	r3, r3, #4
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d011      	beq.n	800c452 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800c42e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800c432:	f003 0301 	and.w	r3, r3, #1
 800c436:	2b00      	cmp	r3, #0
 800c438:	d00b      	beq.n	800c452 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	2204      	movs	r2, #4
 800c440:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c448:	f043 0202 	orr.w	r2, r3, #2
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d006      	beq.n	800c46a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c45c:	6878      	ldr	r0, [r7, #4]
 800c45e:	f7fe feab 	bl	800b1b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	2200      	movs	r2, #0
 800c466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c470:	b29b      	uxth	r3, r3
 800c472:	2b00      	cmp	r3, #0
 800c474:	f040 80aa 	bne.w	800c5cc <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c47e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c480:	e853 3f00 	ldrex	r3, [r3]
 800c484:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c486:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c488:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c48c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	461a      	mov	r2, r3
 800c496:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800c49a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c49e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c4a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c4a6:	e841 2300 	strex	r3, r2, [r1]
 800c4aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c4ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d1e2      	bne.n	800c478 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	3308      	adds	r3, #8
 800c4b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c4bc:	e853 3f00 	ldrex	r3, [r3]
 800c4c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c4c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c4c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c4c8:	f023 0301 	bic.w	r3, r3, #1
 800c4cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	3308      	adds	r3, #8
 800c4d6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800c4da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c4dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4de:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c4e0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c4e2:	e841 2300 	strex	r3, r2, [r1]
 800c4e6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c4e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d1e1      	bne.n	800c4b2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	2220      	movs	r2, #32
 800c4f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2200      	movs	r2, #0
 800c500:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	4a62      	ldr	r2, [pc, #392]	@ (800c690 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800c508:	4293      	cmp	r3, r2
 800c50a:	d026      	beq.n	800c55a <UART_RxISR_16BIT_FIFOEN+0x236>
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	4a60      	ldr	r2, [pc, #384]	@ (800c694 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800c512:	4293      	cmp	r3, r2
 800c514:	d021      	beq.n	800c55a <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	685b      	ldr	r3, [r3, #4]
 800c51c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c520:	2b00      	cmp	r3, #0
 800c522:	d01a      	beq.n	800c55a <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c52a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c52c:	e853 3f00 	ldrex	r3, [r3]
 800c530:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c532:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c534:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c538:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	461a      	mov	r2, r3
 800c542:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800c546:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c548:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c54a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c54c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c54e:	e841 2300 	strex	r3, r2, [r1]
 800c552:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c554:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c556:	2b00      	cmp	r3, #0
 800c558:	d1e4      	bne.n	800c524 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c55e:	2b01      	cmp	r3, #1
 800c560:	d130      	bne.n	800c5c4 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2200      	movs	r2, #0
 800c566:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c56e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c570:	e853 3f00 	ldrex	r3, [r3]
 800c574:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c578:	f023 0310 	bic.w	r3, r3, #16
 800c57c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	461a      	mov	r2, r3
 800c586:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800c58a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c58c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c58e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c590:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c592:	e841 2300 	strex	r3, r2, [r1]
 800c596:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c598:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d1e4      	bne.n	800c568 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	69db      	ldr	r3, [r3, #28]
 800c5a4:	f003 0310 	and.w	r3, r3, #16
 800c5a8:	2b10      	cmp	r3, #16
 800c5aa:	d103      	bne.n	800c5b4 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	2210      	movs	r2, #16
 800c5b2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c5ba:	4619      	mov	r1, r3
 800c5bc:	6878      	ldr	r0, [r7, #4]
 800c5be:	f7f5 f825 	bl	800160c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800c5c2:	e00e      	b.n	800c5e2 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800c5c4:	6878      	ldr	r0, [r7, #4]
 800c5c6:	f7fe fded 	bl	800b1a4 <HAL_UART_RxCpltCallback>
        break;
 800c5ca:	e00a      	b.n	800c5e2 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800c5cc:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d006      	beq.n	800c5e2 <UART_RxISR_16BIT_FIFOEN+0x2be>
 800c5d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800c5d8:	f003 0320 	and.w	r3, r3, #32
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	f47f aec5 	bne.w	800c36c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c5e8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800c5ec:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d049      	beq.n	800c688 <UART_RxISR_16BIT_FIFOEN+0x364>
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c5fa:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800c5fe:	429a      	cmp	r2, r3
 800c600:	d242      	bcs.n	800c688 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	3308      	adds	r3, #8
 800c608:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c60c:	e853 3f00 	ldrex	r3, [r3]
 800c610:	623b      	str	r3, [r7, #32]
   return(result);
 800c612:	6a3b      	ldr	r3, [r7, #32]
 800c614:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c618:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	3308      	adds	r3, #8
 800c622:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800c626:	633a      	str	r2, [r7, #48]	@ 0x30
 800c628:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c62a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c62c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c62e:	e841 2300 	strex	r3, r2, [r1]
 800c632:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c634:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c636:	2b00      	cmp	r3, #0
 800c638:	d1e3      	bne.n	800c602 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	4a16      	ldr	r2, [pc, #88]	@ (800c698 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800c63e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c646:	693b      	ldr	r3, [r7, #16]
 800c648:	e853 3f00 	ldrex	r3, [r3]
 800c64c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	f043 0320 	orr.w	r3, r3, #32
 800c654:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	461a      	mov	r2, r3
 800c65e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c662:	61fb      	str	r3, [r7, #28]
 800c664:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c666:	69b9      	ldr	r1, [r7, #24]
 800c668:	69fa      	ldr	r2, [r7, #28]
 800c66a:	e841 2300 	strex	r3, r2, [r1]
 800c66e:	617b      	str	r3, [r7, #20]
   return(result);
 800c670:	697b      	ldr	r3, [r7, #20]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d1e4      	bne.n	800c640 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800c676:	e007      	b.n	800c688 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	699a      	ldr	r2, [r3, #24]
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	f042 0208 	orr.w	r2, r2, #8
 800c686:	619a      	str	r2, [r3, #24]
}
 800c688:	bf00      	nop
 800c68a:	37b8      	adds	r7, #184	@ 0xb8
 800c68c:	46bd      	mov	sp, r7
 800c68e:	bd80      	pop	{r7, pc}
 800c690:	44002400 	.word	0x44002400
 800c694:	54002400 	.word	0x54002400
 800c698:	0800bdf1 	.word	0x0800bdf1

0800c69c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c69c:	b480      	push	{r7}
 800c69e:	b085      	sub	sp, #20
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d101      	bne.n	800c6b2 <HAL_UARTEx_DisableFifoMode+0x16>
 800c6ae:	2302      	movs	r3, #2
 800c6b0:	e027      	b.n	800c702 <HAL_UARTEx_DisableFifoMode+0x66>
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2201      	movs	r2, #1
 800c6b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2224      	movs	r2, #36	@ 0x24
 800c6be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	681a      	ldr	r2, [r3, #0]
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	f022 0201 	bic.w	r2, r2, #1
 800c6d8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c6e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2200      	movs	r2, #0
 800c6e6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	68fa      	ldr	r2, [r7, #12]
 800c6ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2220      	movs	r2, #32
 800c6f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c700:	2300      	movs	r3, #0
}
 800c702:	4618      	mov	r0, r3
 800c704:	3714      	adds	r7, #20
 800c706:	46bd      	mov	sp, r7
 800c708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c70c:	4770      	bx	lr

0800c70e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c70e:	b580      	push	{r7, lr}
 800c710:	b084      	sub	sp, #16
 800c712:	af00      	add	r7, sp, #0
 800c714:	6078      	str	r0, [r7, #4]
 800c716:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c71e:	2b01      	cmp	r3, #1
 800c720:	d101      	bne.n	800c726 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c722:	2302      	movs	r3, #2
 800c724:	e02d      	b.n	800c782 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	2201      	movs	r2, #1
 800c72a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2224      	movs	r2, #36	@ 0x24
 800c732:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	681a      	ldr	r2, [r3, #0]
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f022 0201 	bic.w	r2, r2, #1
 800c74c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	689b      	ldr	r3, [r3, #8]
 800c754:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	683a      	ldr	r2, [r7, #0]
 800c75e:	430a      	orrs	r2, r1
 800c760:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f000 f8ae 	bl	800c8c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	68fa      	ldr	r2, [r7, #12]
 800c76e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2220      	movs	r2, #32
 800c774:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2200      	movs	r2, #0
 800c77c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c780:	2300      	movs	r3, #0
}
 800c782:	4618      	mov	r0, r3
 800c784:	3710      	adds	r7, #16
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}

0800c78a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c78a:	b580      	push	{r7, lr}
 800c78c:	b084      	sub	sp, #16
 800c78e:	af00      	add	r7, sp, #0
 800c790:	6078      	str	r0, [r7, #4]
 800c792:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c79a:	2b01      	cmp	r3, #1
 800c79c:	d101      	bne.n	800c7a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c79e:	2302      	movs	r3, #2
 800c7a0:	e02d      	b.n	800c7fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	2201      	movs	r2, #1
 800c7a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	2224      	movs	r2, #36	@ 0x24
 800c7ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	681a      	ldr	r2, [r3, #0]
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f022 0201 	bic.w	r2, r2, #1
 800c7c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	689b      	ldr	r3, [r3, #8]
 800c7d0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c7d4:	687b      	ldr	r3, [r7, #4]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	683a      	ldr	r2, [r7, #0]
 800c7da:	430a      	orrs	r2, r1
 800c7dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c7de:	6878      	ldr	r0, [r7, #4]
 800c7e0:	f000 f870 	bl	800c8c4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	68fa      	ldr	r2, [r7, #12]
 800c7ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	2220      	movs	r2, #32
 800c7f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c7fc:	2300      	movs	r3, #0
}
 800c7fe:	4618      	mov	r0, r3
 800c800:	3710      	adds	r7, #16
 800c802:	46bd      	mov	sp, r7
 800c804:	bd80      	pop	{r7, pc}

0800c806 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c806:	b580      	push	{r7, lr}
 800c808:	b08c      	sub	sp, #48	@ 0x30
 800c80a:	af00      	add	r7, sp, #0
 800c80c:	60f8      	str	r0, [r7, #12]
 800c80e:	60b9      	str	r1, [r7, #8]
 800c810:	4613      	mov	r3, r2
 800c812:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800c814:	2300      	movs	r3, #0
 800c816:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c820:	2b20      	cmp	r3, #32
 800c822:	d14a      	bne.n	800c8ba <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d002      	beq.n	800c830 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 800c82a:	88fb      	ldrh	r3, [r7, #6]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d101      	bne.n	800c834 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 800c830:	2301      	movs	r3, #1
 800c832:	e043      	b.n	800c8bc <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	689b      	ldr	r3, [r3, #8]
 800c83a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c83e:	2b40      	cmp	r3, #64	@ 0x40
 800c840:	d107      	bne.n	800c852 <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	689a      	ldr	r2, [r3, #8]
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c850:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	2201      	movs	r2, #1
 800c856:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	2200      	movs	r2, #0
 800c85c:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 800c85e:	88fb      	ldrh	r3, [r7, #6]
 800c860:	461a      	mov	r2, r3
 800c862:	68b9      	ldr	r1, [r7, #8]
 800c864:	68f8      	ldr	r0, [r7, #12]
 800c866:	f7ff f859 	bl	800b91c <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c86e:	2b01      	cmp	r3, #1
 800c870:	d11d      	bne.n	800c8ae <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	2210      	movs	r2, #16
 800c878:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c880:	69bb      	ldr	r3, [r7, #24]
 800c882:	e853 3f00 	ldrex	r3, [r3]
 800c886:	617b      	str	r3, [r7, #20]
   return(result);
 800c888:	697b      	ldr	r3, [r7, #20]
 800c88a:	f043 0310 	orr.w	r3, r3, #16
 800c88e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	461a      	mov	r2, r3
 800c896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c898:	627b      	str	r3, [r7, #36]	@ 0x24
 800c89a:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c89c:	6a39      	ldr	r1, [r7, #32]
 800c89e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c8a0:	e841 2300 	strex	r3, r2, [r1]
 800c8a4:	61fb      	str	r3, [r7, #28]
   return(result);
 800c8a6:	69fb      	ldr	r3, [r7, #28]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d1e6      	bne.n	800c87a <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 800c8ac:	e002      	b.n	800c8b4 <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800c8b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c8b8:	e000      	b.n	800c8bc <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800c8ba:	2302      	movs	r3, #2
  }
}
 800c8bc:	4618      	mov	r0, r3
 800c8be:	3730      	adds	r7, #48	@ 0x30
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	bd80      	pop	{r7, pc}

0800c8c4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c8c4:	b480      	push	{r7}
 800c8c6:	b085      	sub	sp, #20
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d108      	bne.n	800c8e6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	2201      	movs	r2, #1
 800c8d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	2201      	movs	r2, #1
 800c8e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c8e4:	e031      	b.n	800c94a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c8e6:	2308      	movs	r3, #8
 800c8e8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c8ea:	2308      	movs	r3, #8
 800c8ec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	689b      	ldr	r3, [r3, #8]
 800c8f4:	0e5b      	lsrs	r3, r3, #25
 800c8f6:	b2db      	uxtb	r3, r3
 800c8f8:	f003 0307 	and.w	r3, r3, #7
 800c8fc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	689b      	ldr	r3, [r3, #8]
 800c904:	0f5b      	lsrs	r3, r3, #29
 800c906:	b2db      	uxtb	r3, r3
 800c908:	f003 0307 	and.w	r3, r3, #7
 800c90c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c90e:	7bbb      	ldrb	r3, [r7, #14]
 800c910:	7b3a      	ldrb	r2, [r7, #12]
 800c912:	4911      	ldr	r1, [pc, #68]	@ (800c958 <UARTEx_SetNbDataToProcess+0x94>)
 800c914:	5c8a      	ldrb	r2, [r1, r2]
 800c916:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c91a:	7b3a      	ldrb	r2, [r7, #12]
 800c91c:	490f      	ldr	r1, [pc, #60]	@ (800c95c <UARTEx_SetNbDataToProcess+0x98>)
 800c91e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c920:	fb93 f3f2 	sdiv	r3, r3, r2
 800c924:	b29a      	uxth	r2, r3
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c92c:	7bfb      	ldrb	r3, [r7, #15]
 800c92e:	7b7a      	ldrb	r2, [r7, #13]
 800c930:	4909      	ldr	r1, [pc, #36]	@ (800c958 <UARTEx_SetNbDataToProcess+0x94>)
 800c932:	5c8a      	ldrb	r2, [r1, r2]
 800c934:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c938:	7b7a      	ldrb	r2, [r7, #13]
 800c93a:	4908      	ldr	r1, [pc, #32]	@ (800c95c <UARTEx_SetNbDataToProcess+0x98>)
 800c93c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c93e:	fb93 f3f2 	sdiv	r3, r3, r2
 800c942:	b29a      	uxth	r2, r3
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c94a:	bf00      	nop
 800c94c:	3714      	adds	r7, #20
 800c94e:	46bd      	mov	sp, r7
 800c950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c954:	4770      	bx	lr
 800c956:	bf00      	nop
 800c958:	08011188 	.word	0x08011188
 800c95c:	08011190 	.word	0x08011190

0800c960 <__cvt>:
 800c960:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c964:	ec57 6b10 	vmov	r6, r7, d0
 800c968:	2f00      	cmp	r7, #0
 800c96a:	460c      	mov	r4, r1
 800c96c:	4619      	mov	r1, r3
 800c96e:	463b      	mov	r3, r7
 800c970:	bfb4      	ite	lt
 800c972:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c976:	2300      	movge	r3, #0
 800c978:	4691      	mov	r9, r2
 800c97a:	bfbf      	itttt	lt
 800c97c:	4632      	movlt	r2, r6
 800c97e:	461f      	movlt	r7, r3
 800c980:	232d      	movlt	r3, #45	@ 0x2d
 800c982:	4616      	movlt	r6, r2
 800c984:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c988:	700b      	strb	r3, [r1, #0]
 800c98a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c98c:	f023 0820 	bic.w	r8, r3, #32
 800c990:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c994:	d005      	beq.n	800c9a2 <__cvt+0x42>
 800c996:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c99a:	d100      	bne.n	800c99e <__cvt+0x3e>
 800c99c:	3401      	adds	r4, #1
 800c99e:	2102      	movs	r1, #2
 800c9a0:	e000      	b.n	800c9a4 <__cvt+0x44>
 800c9a2:	2103      	movs	r1, #3
 800c9a4:	ab03      	add	r3, sp, #12
 800c9a6:	4622      	mov	r2, r4
 800c9a8:	9301      	str	r3, [sp, #4]
 800c9aa:	ab02      	add	r3, sp, #8
 800c9ac:	ec47 6b10 	vmov	d0, r6, r7
 800c9b0:	9300      	str	r3, [sp, #0]
 800c9b2:	4653      	mov	r3, sl
 800c9b4:	f001 f8bc 	bl	800db30 <_dtoa_r>
 800c9b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c9bc:	4605      	mov	r5, r0
 800c9be:	d119      	bne.n	800c9f4 <__cvt+0x94>
 800c9c0:	f019 0f01 	tst.w	r9, #1
 800c9c4:	d00e      	beq.n	800c9e4 <__cvt+0x84>
 800c9c6:	eb00 0904 	add.w	r9, r0, r4
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	4630      	mov	r0, r6
 800c9d0:	4639      	mov	r1, r7
 800c9d2:	f7f4 f889 	bl	8000ae8 <__aeabi_dcmpeq>
 800c9d6:	b108      	cbz	r0, 800c9dc <__cvt+0x7c>
 800c9d8:	f8cd 900c 	str.w	r9, [sp, #12]
 800c9dc:	2230      	movs	r2, #48	@ 0x30
 800c9de:	9b03      	ldr	r3, [sp, #12]
 800c9e0:	454b      	cmp	r3, r9
 800c9e2:	d31e      	bcc.n	800ca22 <__cvt+0xc2>
 800c9e4:	9b03      	ldr	r3, [sp, #12]
 800c9e6:	4628      	mov	r0, r5
 800c9e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c9ea:	1b5b      	subs	r3, r3, r5
 800c9ec:	6013      	str	r3, [r2, #0]
 800c9ee:	b004      	add	sp, #16
 800c9f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c9f8:	eb00 0904 	add.w	r9, r0, r4
 800c9fc:	d1e5      	bne.n	800c9ca <__cvt+0x6a>
 800c9fe:	7803      	ldrb	r3, [r0, #0]
 800ca00:	2b30      	cmp	r3, #48	@ 0x30
 800ca02:	d10a      	bne.n	800ca1a <__cvt+0xba>
 800ca04:	2200      	movs	r2, #0
 800ca06:	2300      	movs	r3, #0
 800ca08:	4630      	mov	r0, r6
 800ca0a:	4639      	mov	r1, r7
 800ca0c:	f7f4 f86c 	bl	8000ae8 <__aeabi_dcmpeq>
 800ca10:	b918      	cbnz	r0, 800ca1a <__cvt+0xba>
 800ca12:	f1c4 0401 	rsb	r4, r4, #1
 800ca16:	f8ca 4000 	str.w	r4, [sl]
 800ca1a:	f8da 3000 	ldr.w	r3, [sl]
 800ca1e:	4499      	add	r9, r3
 800ca20:	e7d3      	b.n	800c9ca <__cvt+0x6a>
 800ca22:	1c59      	adds	r1, r3, #1
 800ca24:	9103      	str	r1, [sp, #12]
 800ca26:	701a      	strb	r2, [r3, #0]
 800ca28:	e7d9      	b.n	800c9de <__cvt+0x7e>

0800ca2a <__exponent>:
 800ca2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ca2c:	2900      	cmp	r1, #0
 800ca2e:	7002      	strb	r2, [r0, #0]
 800ca30:	bfba      	itte	lt
 800ca32:	4249      	neglt	r1, r1
 800ca34:	232d      	movlt	r3, #45	@ 0x2d
 800ca36:	232b      	movge	r3, #43	@ 0x2b
 800ca38:	2909      	cmp	r1, #9
 800ca3a:	7043      	strb	r3, [r0, #1]
 800ca3c:	dd28      	ble.n	800ca90 <__exponent+0x66>
 800ca3e:	f10d 0307 	add.w	r3, sp, #7
 800ca42:	270a      	movs	r7, #10
 800ca44:	461d      	mov	r5, r3
 800ca46:	461a      	mov	r2, r3
 800ca48:	3b01      	subs	r3, #1
 800ca4a:	fbb1 f6f7 	udiv	r6, r1, r7
 800ca4e:	fb07 1416 	mls	r4, r7, r6, r1
 800ca52:	3430      	adds	r4, #48	@ 0x30
 800ca54:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ca58:	460c      	mov	r4, r1
 800ca5a:	4631      	mov	r1, r6
 800ca5c:	2c63      	cmp	r4, #99	@ 0x63
 800ca5e:	dcf2      	bgt.n	800ca46 <__exponent+0x1c>
 800ca60:	3130      	adds	r1, #48	@ 0x30
 800ca62:	1e94      	subs	r4, r2, #2
 800ca64:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ca68:	1c41      	adds	r1, r0, #1
 800ca6a:	4623      	mov	r3, r4
 800ca6c:	42ab      	cmp	r3, r5
 800ca6e:	d30a      	bcc.n	800ca86 <__exponent+0x5c>
 800ca70:	f10d 0309 	add.w	r3, sp, #9
 800ca74:	1a9b      	subs	r3, r3, r2
 800ca76:	42ac      	cmp	r4, r5
 800ca78:	bf88      	it	hi
 800ca7a:	2300      	movhi	r3, #0
 800ca7c:	3302      	adds	r3, #2
 800ca7e:	4403      	add	r3, r0
 800ca80:	1a18      	subs	r0, r3, r0
 800ca82:	b003      	add	sp, #12
 800ca84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca86:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ca8a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ca8e:	e7ed      	b.n	800ca6c <__exponent+0x42>
 800ca90:	2330      	movs	r3, #48	@ 0x30
 800ca92:	3130      	adds	r1, #48	@ 0x30
 800ca94:	7083      	strb	r3, [r0, #2]
 800ca96:	1d03      	adds	r3, r0, #4
 800ca98:	70c1      	strb	r1, [r0, #3]
 800ca9a:	e7f1      	b.n	800ca80 <__exponent+0x56>

0800ca9c <_printf_float>:
 800ca9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caa0:	b08d      	sub	sp, #52	@ 0x34
 800caa2:	460c      	mov	r4, r1
 800caa4:	4616      	mov	r6, r2
 800caa6:	461f      	mov	r7, r3
 800caa8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800caac:	4605      	mov	r5, r0
 800caae:	f000 ff23 	bl	800d8f8 <_localeconv_r>
 800cab2:	6803      	ldr	r3, [r0, #0]
 800cab4:	4618      	mov	r0, r3
 800cab6:	9304      	str	r3, [sp, #16]
 800cab8:	f7f3 fbea 	bl	8000290 <strlen>
 800cabc:	2300      	movs	r3, #0
 800cabe:	9005      	str	r0, [sp, #20]
 800cac0:	930a      	str	r3, [sp, #40]	@ 0x28
 800cac2:	f8d8 3000 	ldr.w	r3, [r8]
 800cac6:	f894 a018 	ldrb.w	sl, [r4, #24]
 800caca:	3307      	adds	r3, #7
 800cacc:	f8d4 b000 	ldr.w	fp, [r4]
 800cad0:	f023 0307 	bic.w	r3, r3, #7
 800cad4:	f103 0208 	add.w	r2, r3, #8
 800cad8:	f8c8 2000 	str.w	r2, [r8]
 800cadc:	f04f 32ff 	mov.w	r2, #4294967295
 800cae0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cae4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800cae8:	f8cd 8018 	str.w	r8, [sp, #24]
 800caec:	9307      	str	r3, [sp, #28]
 800caee:	4b9d      	ldr	r3, [pc, #628]	@ (800cd64 <_printf_float+0x2c8>)
 800caf0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800caf4:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800caf8:	f7f4 f828 	bl	8000b4c <__aeabi_dcmpun>
 800cafc:	bb70      	cbnz	r0, 800cb5c <_printf_float+0xc0>
 800cafe:	f04f 32ff 	mov.w	r2, #4294967295
 800cb02:	4b98      	ldr	r3, [pc, #608]	@ (800cd64 <_printf_float+0x2c8>)
 800cb04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cb08:	f7f4 f802 	bl	8000b10 <__aeabi_dcmple>
 800cb0c:	bb30      	cbnz	r0, 800cb5c <_printf_float+0xc0>
 800cb0e:	2200      	movs	r2, #0
 800cb10:	2300      	movs	r3, #0
 800cb12:	4640      	mov	r0, r8
 800cb14:	4649      	mov	r1, r9
 800cb16:	f7f3 fff1 	bl	8000afc <__aeabi_dcmplt>
 800cb1a:	b110      	cbz	r0, 800cb22 <_printf_float+0x86>
 800cb1c:	232d      	movs	r3, #45	@ 0x2d
 800cb1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb22:	4a91      	ldr	r2, [pc, #580]	@ (800cd68 <_printf_float+0x2cc>)
 800cb24:	4b91      	ldr	r3, [pc, #580]	@ (800cd6c <_printf_float+0x2d0>)
 800cb26:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cb2a:	bf8c      	ite	hi
 800cb2c:	4690      	movhi	r8, r2
 800cb2e:	4698      	movls	r8, r3
 800cb30:	2303      	movs	r3, #3
 800cb32:	f04f 0900 	mov.w	r9, #0
 800cb36:	6123      	str	r3, [r4, #16]
 800cb38:	f02b 0304 	bic.w	r3, fp, #4
 800cb3c:	6023      	str	r3, [r4, #0]
 800cb3e:	4633      	mov	r3, r6
 800cb40:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cb42:	4621      	mov	r1, r4
 800cb44:	4628      	mov	r0, r5
 800cb46:	9700      	str	r7, [sp, #0]
 800cb48:	f000 f9d2 	bl	800cef0 <_printf_common>
 800cb4c:	3001      	adds	r0, #1
 800cb4e:	f040 808d 	bne.w	800cc6c <_printf_float+0x1d0>
 800cb52:	f04f 30ff 	mov.w	r0, #4294967295
 800cb56:	b00d      	add	sp, #52	@ 0x34
 800cb58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb5c:	4642      	mov	r2, r8
 800cb5e:	464b      	mov	r3, r9
 800cb60:	4640      	mov	r0, r8
 800cb62:	4649      	mov	r1, r9
 800cb64:	f7f3 fff2 	bl	8000b4c <__aeabi_dcmpun>
 800cb68:	b140      	cbz	r0, 800cb7c <_printf_float+0xe0>
 800cb6a:	464b      	mov	r3, r9
 800cb6c:	4a80      	ldr	r2, [pc, #512]	@ (800cd70 <_printf_float+0x2d4>)
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	bfbc      	itt	lt
 800cb72:	232d      	movlt	r3, #45	@ 0x2d
 800cb74:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cb78:	4b7e      	ldr	r3, [pc, #504]	@ (800cd74 <_printf_float+0x2d8>)
 800cb7a:	e7d4      	b.n	800cb26 <_printf_float+0x8a>
 800cb7c:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cb80:	6863      	ldr	r3, [r4, #4]
 800cb82:	9206      	str	r2, [sp, #24]
 800cb84:	1c5a      	adds	r2, r3, #1
 800cb86:	d13b      	bne.n	800cc00 <_printf_float+0x164>
 800cb88:	2306      	movs	r3, #6
 800cb8a:	6063      	str	r3, [r4, #4]
 800cb8c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cb90:	2300      	movs	r3, #0
 800cb92:	4628      	mov	r0, r5
 800cb94:	6022      	str	r2, [r4, #0]
 800cb96:	9303      	str	r3, [sp, #12]
 800cb98:	ab0a      	add	r3, sp, #40	@ 0x28
 800cb9a:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cb9e:	ab09      	add	r3, sp, #36	@ 0x24
 800cba0:	ec49 8b10 	vmov	d0, r8, r9
 800cba4:	9300      	str	r3, [sp, #0]
 800cba6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cbaa:	6861      	ldr	r1, [r4, #4]
 800cbac:	f7ff fed8 	bl	800c960 <__cvt>
 800cbb0:	9b06      	ldr	r3, [sp, #24]
 800cbb2:	4680      	mov	r8, r0
 800cbb4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cbb6:	2b47      	cmp	r3, #71	@ 0x47
 800cbb8:	d129      	bne.n	800cc0e <_printf_float+0x172>
 800cbba:	1cc8      	adds	r0, r1, #3
 800cbbc:	db02      	blt.n	800cbc4 <_printf_float+0x128>
 800cbbe:	6863      	ldr	r3, [r4, #4]
 800cbc0:	4299      	cmp	r1, r3
 800cbc2:	dd41      	ble.n	800cc48 <_printf_float+0x1ac>
 800cbc4:	f1aa 0a02 	sub.w	sl, sl, #2
 800cbc8:	fa5f fa8a 	uxtb.w	sl, sl
 800cbcc:	3901      	subs	r1, #1
 800cbce:	4652      	mov	r2, sl
 800cbd0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cbd4:	9109      	str	r1, [sp, #36]	@ 0x24
 800cbd6:	f7ff ff28 	bl	800ca2a <__exponent>
 800cbda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbdc:	4681      	mov	r9, r0
 800cbde:	1813      	adds	r3, r2, r0
 800cbe0:	2a01      	cmp	r2, #1
 800cbe2:	6123      	str	r3, [r4, #16]
 800cbe4:	dc02      	bgt.n	800cbec <_printf_float+0x150>
 800cbe6:	6822      	ldr	r2, [r4, #0]
 800cbe8:	07d2      	lsls	r2, r2, #31
 800cbea:	d501      	bpl.n	800cbf0 <_printf_float+0x154>
 800cbec:	3301      	adds	r3, #1
 800cbee:	6123      	str	r3, [r4, #16]
 800cbf0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d0a2      	beq.n	800cb3e <_printf_float+0xa2>
 800cbf8:	232d      	movs	r3, #45	@ 0x2d
 800cbfa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cbfe:	e79e      	b.n	800cb3e <_printf_float+0xa2>
 800cc00:	9a06      	ldr	r2, [sp, #24]
 800cc02:	2a47      	cmp	r2, #71	@ 0x47
 800cc04:	d1c2      	bne.n	800cb8c <_printf_float+0xf0>
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d1c0      	bne.n	800cb8c <_printf_float+0xf0>
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	e7bd      	b.n	800cb8a <_printf_float+0xee>
 800cc0e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cc12:	d9db      	bls.n	800cbcc <_printf_float+0x130>
 800cc14:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cc18:	d118      	bne.n	800cc4c <_printf_float+0x1b0>
 800cc1a:	2900      	cmp	r1, #0
 800cc1c:	6863      	ldr	r3, [r4, #4]
 800cc1e:	dd0b      	ble.n	800cc38 <_printf_float+0x19c>
 800cc20:	6121      	str	r1, [r4, #16]
 800cc22:	b913      	cbnz	r3, 800cc2a <_printf_float+0x18e>
 800cc24:	6822      	ldr	r2, [r4, #0]
 800cc26:	07d0      	lsls	r0, r2, #31
 800cc28:	d502      	bpl.n	800cc30 <_printf_float+0x194>
 800cc2a:	3301      	adds	r3, #1
 800cc2c:	440b      	add	r3, r1
 800cc2e:	6123      	str	r3, [r4, #16]
 800cc30:	f04f 0900 	mov.w	r9, #0
 800cc34:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cc36:	e7db      	b.n	800cbf0 <_printf_float+0x154>
 800cc38:	b913      	cbnz	r3, 800cc40 <_printf_float+0x1a4>
 800cc3a:	6822      	ldr	r2, [r4, #0]
 800cc3c:	07d2      	lsls	r2, r2, #31
 800cc3e:	d501      	bpl.n	800cc44 <_printf_float+0x1a8>
 800cc40:	3302      	adds	r3, #2
 800cc42:	e7f4      	b.n	800cc2e <_printf_float+0x192>
 800cc44:	2301      	movs	r3, #1
 800cc46:	e7f2      	b.n	800cc2e <_printf_float+0x192>
 800cc48:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cc4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc4e:	4299      	cmp	r1, r3
 800cc50:	db05      	blt.n	800cc5e <_printf_float+0x1c2>
 800cc52:	6823      	ldr	r3, [r4, #0]
 800cc54:	6121      	str	r1, [r4, #16]
 800cc56:	07d8      	lsls	r0, r3, #31
 800cc58:	d5ea      	bpl.n	800cc30 <_printf_float+0x194>
 800cc5a:	1c4b      	adds	r3, r1, #1
 800cc5c:	e7e7      	b.n	800cc2e <_printf_float+0x192>
 800cc5e:	2900      	cmp	r1, #0
 800cc60:	bfd4      	ite	le
 800cc62:	f1c1 0202 	rsble	r2, r1, #2
 800cc66:	2201      	movgt	r2, #1
 800cc68:	4413      	add	r3, r2
 800cc6a:	e7e0      	b.n	800cc2e <_printf_float+0x192>
 800cc6c:	6823      	ldr	r3, [r4, #0]
 800cc6e:	055a      	lsls	r2, r3, #21
 800cc70:	d407      	bmi.n	800cc82 <_printf_float+0x1e6>
 800cc72:	6923      	ldr	r3, [r4, #16]
 800cc74:	4642      	mov	r2, r8
 800cc76:	4631      	mov	r1, r6
 800cc78:	4628      	mov	r0, r5
 800cc7a:	47b8      	blx	r7
 800cc7c:	3001      	adds	r0, #1
 800cc7e:	d12b      	bne.n	800ccd8 <_printf_float+0x23c>
 800cc80:	e767      	b.n	800cb52 <_printf_float+0xb6>
 800cc82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cc86:	f240 80dd 	bls.w	800ce44 <_printf_float+0x3a8>
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cc92:	f7f3 ff29 	bl	8000ae8 <__aeabi_dcmpeq>
 800cc96:	2800      	cmp	r0, #0
 800cc98:	d033      	beq.n	800cd02 <_printf_float+0x266>
 800cc9a:	2301      	movs	r3, #1
 800cc9c:	4a36      	ldr	r2, [pc, #216]	@ (800cd78 <_printf_float+0x2dc>)
 800cc9e:	4631      	mov	r1, r6
 800cca0:	4628      	mov	r0, r5
 800cca2:	47b8      	blx	r7
 800cca4:	3001      	adds	r0, #1
 800cca6:	f43f af54 	beq.w	800cb52 <_printf_float+0xb6>
 800ccaa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ccae:	4543      	cmp	r3, r8
 800ccb0:	db02      	blt.n	800ccb8 <_printf_float+0x21c>
 800ccb2:	6823      	ldr	r3, [r4, #0]
 800ccb4:	07d8      	lsls	r0, r3, #31
 800ccb6:	d50f      	bpl.n	800ccd8 <_printf_float+0x23c>
 800ccb8:	4631      	mov	r1, r6
 800ccba:	4628      	mov	r0, r5
 800ccbc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ccc0:	47b8      	blx	r7
 800ccc2:	3001      	adds	r0, #1
 800ccc4:	f43f af45 	beq.w	800cb52 <_printf_float+0xb6>
 800ccc8:	f04f 0900 	mov.w	r9, #0
 800cccc:	f108 38ff 	add.w	r8, r8, #4294967295
 800ccd0:	f104 0a1a 	add.w	sl, r4, #26
 800ccd4:	45c8      	cmp	r8, r9
 800ccd6:	dc09      	bgt.n	800ccec <_printf_float+0x250>
 800ccd8:	6823      	ldr	r3, [r4, #0]
 800ccda:	079b      	lsls	r3, r3, #30
 800ccdc:	f100 8103 	bmi.w	800cee6 <_printf_float+0x44a>
 800cce0:	68e0      	ldr	r0, [r4, #12]
 800cce2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cce4:	4298      	cmp	r0, r3
 800cce6:	bfb8      	it	lt
 800cce8:	4618      	movlt	r0, r3
 800ccea:	e734      	b.n	800cb56 <_printf_float+0xba>
 800ccec:	2301      	movs	r3, #1
 800ccee:	4652      	mov	r2, sl
 800ccf0:	4631      	mov	r1, r6
 800ccf2:	4628      	mov	r0, r5
 800ccf4:	47b8      	blx	r7
 800ccf6:	3001      	adds	r0, #1
 800ccf8:	f43f af2b 	beq.w	800cb52 <_printf_float+0xb6>
 800ccfc:	f109 0901 	add.w	r9, r9, #1
 800cd00:	e7e8      	b.n	800ccd4 <_printf_float+0x238>
 800cd02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	dc39      	bgt.n	800cd7c <_printf_float+0x2e0>
 800cd08:	2301      	movs	r3, #1
 800cd0a:	4a1b      	ldr	r2, [pc, #108]	@ (800cd78 <_printf_float+0x2dc>)
 800cd0c:	4631      	mov	r1, r6
 800cd0e:	4628      	mov	r0, r5
 800cd10:	47b8      	blx	r7
 800cd12:	3001      	adds	r0, #1
 800cd14:	f43f af1d 	beq.w	800cb52 <_printf_float+0xb6>
 800cd18:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cd1c:	ea59 0303 	orrs.w	r3, r9, r3
 800cd20:	d102      	bne.n	800cd28 <_printf_float+0x28c>
 800cd22:	6823      	ldr	r3, [r4, #0]
 800cd24:	07d9      	lsls	r1, r3, #31
 800cd26:	d5d7      	bpl.n	800ccd8 <_printf_float+0x23c>
 800cd28:	4631      	mov	r1, r6
 800cd2a:	4628      	mov	r0, r5
 800cd2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cd30:	47b8      	blx	r7
 800cd32:	3001      	adds	r0, #1
 800cd34:	f43f af0d 	beq.w	800cb52 <_printf_float+0xb6>
 800cd38:	f04f 0a00 	mov.w	sl, #0
 800cd3c:	f104 0b1a 	add.w	fp, r4, #26
 800cd40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd42:	425b      	negs	r3, r3
 800cd44:	4553      	cmp	r3, sl
 800cd46:	dc01      	bgt.n	800cd4c <_printf_float+0x2b0>
 800cd48:	464b      	mov	r3, r9
 800cd4a:	e793      	b.n	800cc74 <_printf_float+0x1d8>
 800cd4c:	2301      	movs	r3, #1
 800cd4e:	465a      	mov	r2, fp
 800cd50:	4631      	mov	r1, r6
 800cd52:	4628      	mov	r0, r5
 800cd54:	47b8      	blx	r7
 800cd56:	3001      	adds	r0, #1
 800cd58:	f43f aefb 	beq.w	800cb52 <_printf_float+0xb6>
 800cd5c:	f10a 0a01 	add.w	sl, sl, #1
 800cd60:	e7ee      	b.n	800cd40 <_printf_float+0x2a4>
 800cd62:	bf00      	nop
 800cd64:	7fefffff 	.word	0x7fefffff
 800cd68:	0801119c 	.word	0x0801119c
 800cd6c:	08011198 	.word	0x08011198
 800cd70:	080111a4 	.word	0x080111a4
 800cd74:	080111a0 	.word	0x080111a0
 800cd78:	080111a8 	.word	0x080111a8
 800cd7c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cd7e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cd82:	4553      	cmp	r3, sl
 800cd84:	bfa8      	it	ge
 800cd86:	4653      	movge	r3, sl
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	4699      	mov	r9, r3
 800cd8c:	dc36      	bgt.n	800cdfc <_printf_float+0x360>
 800cd8e:	f04f 0b00 	mov.w	fp, #0
 800cd92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cd96:	f104 021a 	add.w	r2, r4, #26
 800cd9a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cd9c:	9306      	str	r3, [sp, #24]
 800cd9e:	eba3 0309 	sub.w	r3, r3, r9
 800cda2:	455b      	cmp	r3, fp
 800cda4:	dc31      	bgt.n	800ce0a <_printf_float+0x36e>
 800cda6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cda8:	459a      	cmp	sl, r3
 800cdaa:	dc3a      	bgt.n	800ce22 <_printf_float+0x386>
 800cdac:	6823      	ldr	r3, [r4, #0]
 800cdae:	07da      	lsls	r2, r3, #31
 800cdb0:	d437      	bmi.n	800ce22 <_printf_float+0x386>
 800cdb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdb4:	ebaa 0903 	sub.w	r9, sl, r3
 800cdb8:	9b06      	ldr	r3, [sp, #24]
 800cdba:	ebaa 0303 	sub.w	r3, sl, r3
 800cdbe:	4599      	cmp	r9, r3
 800cdc0:	bfa8      	it	ge
 800cdc2:	4699      	movge	r9, r3
 800cdc4:	f1b9 0f00 	cmp.w	r9, #0
 800cdc8:	dc33      	bgt.n	800ce32 <_printf_float+0x396>
 800cdca:	f04f 0800 	mov.w	r8, #0
 800cdce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cdd2:	f104 0b1a 	add.w	fp, r4, #26
 800cdd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdd8:	ebaa 0303 	sub.w	r3, sl, r3
 800cddc:	eba3 0309 	sub.w	r3, r3, r9
 800cde0:	4543      	cmp	r3, r8
 800cde2:	f77f af79 	ble.w	800ccd8 <_printf_float+0x23c>
 800cde6:	2301      	movs	r3, #1
 800cde8:	465a      	mov	r2, fp
 800cdea:	4631      	mov	r1, r6
 800cdec:	4628      	mov	r0, r5
 800cdee:	47b8      	blx	r7
 800cdf0:	3001      	adds	r0, #1
 800cdf2:	f43f aeae 	beq.w	800cb52 <_printf_float+0xb6>
 800cdf6:	f108 0801 	add.w	r8, r8, #1
 800cdfa:	e7ec      	b.n	800cdd6 <_printf_float+0x33a>
 800cdfc:	4642      	mov	r2, r8
 800cdfe:	4631      	mov	r1, r6
 800ce00:	4628      	mov	r0, r5
 800ce02:	47b8      	blx	r7
 800ce04:	3001      	adds	r0, #1
 800ce06:	d1c2      	bne.n	800cd8e <_printf_float+0x2f2>
 800ce08:	e6a3      	b.n	800cb52 <_printf_float+0xb6>
 800ce0a:	2301      	movs	r3, #1
 800ce0c:	4631      	mov	r1, r6
 800ce0e:	4628      	mov	r0, r5
 800ce10:	9206      	str	r2, [sp, #24]
 800ce12:	47b8      	blx	r7
 800ce14:	3001      	adds	r0, #1
 800ce16:	f43f ae9c 	beq.w	800cb52 <_printf_float+0xb6>
 800ce1a:	f10b 0b01 	add.w	fp, fp, #1
 800ce1e:	9a06      	ldr	r2, [sp, #24]
 800ce20:	e7bb      	b.n	800cd9a <_printf_float+0x2fe>
 800ce22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce26:	4631      	mov	r1, r6
 800ce28:	4628      	mov	r0, r5
 800ce2a:	47b8      	blx	r7
 800ce2c:	3001      	adds	r0, #1
 800ce2e:	d1c0      	bne.n	800cdb2 <_printf_float+0x316>
 800ce30:	e68f      	b.n	800cb52 <_printf_float+0xb6>
 800ce32:	9a06      	ldr	r2, [sp, #24]
 800ce34:	464b      	mov	r3, r9
 800ce36:	4631      	mov	r1, r6
 800ce38:	4628      	mov	r0, r5
 800ce3a:	4442      	add	r2, r8
 800ce3c:	47b8      	blx	r7
 800ce3e:	3001      	adds	r0, #1
 800ce40:	d1c3      	bne.n	800cdca <_printf_float+0x32e>
 800ce42:	e686      	b.n	800cb52 <_printf_float+0xb6>
 800ce44:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ce48:	f1ba 0f01 	cmp.w	sl, #1
 800ce4c:	dc01      	bgt.n	800ce52 <_printf_float+0x3b6>
 800ce4e:	07db      	lsls	r3, r3, #31
 800ce50:	d536      	bpl.n	800cec0 <_printf_float+0x424>
 800ce52:	2301      	movs	r3, #1
 800ce54:	4642      	mov	r2, r8
 800ce56:	4631      	mov	r1, r6
 800ce58:	4628      	mov	r0, r5
 800ce5a:	47b8      	blx	r7
 800ce5c:	3001      	adds	r0, #1
 800ce5e:	f43f ae78 	beq.w	800cb52 <_printf_float+0xb6>
 800ce62:	4631      	mov	r1, r6
 800ce64:	4628      	mov	r0, r5
 800ce66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce6a:	47b8      	blx	r7
 800ce6c:	3001      	adds	r0, #1
 800ce6e:	f43f ae70 	beq.w	800cb52 <_printf_float+0xb6>
 800ce72:	2200      	movs	r2, #0
 800ce74:	2300      	movs	r3, #0
 800ce76:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ce7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ce7e:	f7f3 fe33 	bl	8000ae8 <__aeabi_dcmpeq>
 800ce82:	b9c0      	cbnz	r0, 800ceb6 <_printf_float+0x41a>
 800ce84:	4653      	mov	r3, sl
 800ce86:	f108 0201 	add.w	r2, r8, #1
 800ce8a:	4631      	mov	r1, r6
 800ce8c:	4628      	mov	r0, r5
 800ce8e:	47b8      	blx	r7
 800ce90:	3001      	adds	r0, #1
 800ce92:	d10c      	bne.n	800ceae <_printf_float+0x412>
 800ce94:	e65d      	b.n	800cb52 <_printf_float+0xb6>
 800ce96:	2301      	movs	r3, #1
 800ce98:	465a      	mov	r2, fp
 800ce9a:	4631      	mov	r1, r6
 800ce9c:	4628      	mov	r0, r5
 800ce9e:	47b8      	blx	r7
 800cea0:	3001      	adds	r0, #1
 800cea2:	f43f ae56 	beq.w	800cb52 <_printf_float+0xb6>
 800cea6:	f108 0801 	add.w	r8, r8, #1
 800ceaa:	45d0      	cmp	r8, sl
 800ceac:	dbf3      	blt.n	800ce96 <_printf_float+0x3fa>
 800ceae:	464b      	mov	r3, r9
 800ceb0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ceb4:	e6df      	b.n	800cc76 <_printf_float+0x1da>
 800ceb6:	f04f 0800 	mov.w	r8, #0
 800ceba:	f104 0b1a 	add.w	fp, r4, #26
 800cebe:	e7f4      	b.n	800ceaa <_printf_float+0x40e>
 800cec0:	2301      	movs	r3, #1
 800cec2:	4642      	mov	r2, r8
 800cec4:	e7e1      	b.n	800ce8a <_printf_float+0x3ee>
 800cec6:	2301      	movs	r3, #1
 800cec8:	464a      	mov	r2, r9
 800ceca:	4631      	mov	r1, r6
 800cecc:	4628      	mov	r0, r5
 800cece:	47b8      	blx	r7
 800ced0:	3001      	adds	r0, #1
 800ced2:	f43f ae3e 	beq.w	800cb52 <_printf_float+0xb6>
 800ced6:	f108 0801 	add.w	r8, r8, #1
 800ceda:	68e3      	ldr	r3, [r4, #12]
 800cedc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cede:	1a5b      	subs	r3, r3, r1
 800cee0:	4543      	cmp	r3, r8
 800cee2:	dcf0      	bgt.n	800cec6 <_printf_float+0x42a>
 800cee4:	e6fc      	b.n	800cce0 <_printf_float+0x244>
 800cee6:	f04f 0800 	mov.w	r8, #0
 800ceea:	f104 0919 	add.w	r9, r4, #25
 800ceee:	e7f4      	b.n	800ceda <_printf_float+0x43e>

0800cef0 <_printf_common>:
 800cef0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cef4:	4616      	mov	r6, r2
 800cef6:	4698      	mov	r8, r3
 800cef8:	688a      	ldr	r2, [r1, #8]
 800cefa:	4607      	mov	r7, r0
 800cefc:	690b      	ldr	r3, [r1, #16]
 800cefe:	460c      	mov	r4, r1
 800cf00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cf04:	4293      	cmp	r3, r2
 800cf06:	bfb8      	it	lt
 800cf08:	4613      	movlt	r3, r2
 800cf0a:	6033      	str	r3, [r6, #0]
 800cf0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cf10:	b10a      	cbz	r2, 800cf16 <_printf_common+0x26>
 800cf12:	3301      	adds	r3, #1
 800cf14:	6033      	str	r3, [r6, #0]
 800cf16:	6823      	ldr	r3, [r4, #0]
 800cf18:	0699      	lsls	r1, r3, #26
 800cf1a:	bf42      	ittt	mi
 800cf1c:	6833      	ldrmi	r3, [r6, #0]
 800cf1e:	3302      	addmi	r3, #2
 800cf20:	6033      	strmi	r3, [r6, #0]
 800cf22:	6825      	ldr	r5, [r4, #0]
 800cf24:	f015 0506 	ands.w	r5, r5, #6
 800cf28:	d106      	bne.n	800cf38 <_printf_common+0x48>
 800cf2a:	f104 0a19 	add.w	sl, r4, #25
 800cf2e:	68e3      	ldr	r3, [r4, #12]
 800cf30:	6832      	ldr	r2, [r6, #0]
 800cf32:	1a9b      	subs	r3, r3, r2
 800cf34:	42ab      	cmp	r3, r5
 800cf36:	dc2b      	bgt.n	800cf90 <_printf_common+0xa0>
 800cf38:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cf3c:	6822      	ldr	r2, [r4, #0]
 800cf3e:	3b00      	subs	r3, #0
 800cf40:	bf18      	it	ne
 800cf42:	2301      	movne	r3, #1
 800cf44:	0692      	lsls	r2, r2, #26
 800cf46:	d430      	bmi.n	800cfaa <_printf_common+0xba>
 800cf48:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cf4c:	4641      	mov	r1, r8
 800cf4e:	4638      	mov	r0, r7
 800cf50:	47c8      	blx	r9
 800cf52:	3001      	adds	r0, #1
 800cf54:	d023      	beq.n	800cf9e <_printf_common+0xae>
 800cf56:	6823      	ldr	r3, [r4, #0]
 800cf58:	341a      	adds	r4, #26
 800cf5a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800cf5e:	f003 0306 	and.w	r3, r3, #6
 800cf62:	2b04      	cmp	r3, #4
 800cf64:	bf0a      	itet	eq
 800cf66:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800cf6a:	2500      	movne	r5, #0
 800cf6c:	6833      	ldreq	r3, [r6, #0]
 800cf6e:	f04f 0600 	mov.w	r6, #0
 800cf72:	bf08      	it	eq
 800cf74:	1aed      	subeq	r5, r5, r3
 800cf76:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800cf7a:	bf08      	it	eq
 800cf7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cf80:	4293      	cmp	r3, r2
 800cf82:	bfc4      	itt	gt
 800cf84:	1a9b      	subgt	r3, r3, r2
 800cf86:	18ed      	addgt	r5, r5, r3
 800cf88:	42b5      	cmp	r5, r6
 800cf8a:	d11a      	bne.n	800cfc2 <_printf_common+0xd2>
 800cf8c:	2000      	movs	r0, #0
 800cf8e:	e008      	b.n	800cfa2 <_printf_common+0xb2>
 800cf90:	2301      	movs	r3, #1
 800cf92:	4652      	mov	r2, sl
 800cf94:	4641      	mov	r1, r8
 800cf96:	4638      	mov	r0, r7
 800cf98:	47c8      	blx	r9
 800cf9a:	3001      	adds	r0, #1
 800cf9c:	d103      	bne.n	800cfa6 <_printf_common+0xb6>
 800cf9e:	f04f 30ff 	mov.w	r0, #4294967295
 800cfa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfa6:	3501      	adds	r5, #1
 800cfa8:	e7c1      	b.n	800cf2e <_printf_common+0x3e>
 800cfaa:	18e1      	adds	r1, r4, r3
 800cfac:	1c5a      	adds	r2, r3, #1
 800cfae:	2030      	movs	r0, #48	@ 0x30
 800cfb0:	3302      	adds	r3, #2
 800cfb2:	4422      	add	r2, r4
 800cfb4:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cfb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cfbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cfc0:	e7c2      	b.n	800cf48 <_printf_common+0x58>
 800cfc2:	2301      	movs	r3, #1
 800cfc4:	4622      	mov	r2, r4
 800cfc6:	4641      	mov	r1, r8
 800cfc8:	4638      	mov	r0, r7
 800cfca:	47c8      	blx	r9
 800cfcc:	3001      	adds	r0, #1
 800cfce:	d0e6      	beq.n	800cf9e <_printf_common+0xae>
 800cfd0:	3601      	adds	r6, #1
 800cfd2:	e7d9      	b.n	800cf88 <_printf_common+0x98>

0800cfd4 <_printf_i>:
 800cfd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cfd8:	7e0f      	ldrb	r7, [r1, #24]
 800cfda:	4691      	mov	r9, r2
 800cfdc:	4680      	mov	r8, r0
 800cfde:	460c      	mov	r4, r1
 800cfe0:	2f78      	cmp	r7, #120	@ 0x78
 800cfe2:	469a      	mov	sl, r3
 800cfe4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cfe6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cfea:	d807      	bhi.n	800cffc <_printf_i+0x28>
 800cfec:	2f62      	cmp	r7, #98	@ 0x62
 800cfee:	d80a      	bhi.n	800d006 <_printf_i+0x32>
 800cff0:	2f00      	cmp	r7, #0
 800cff2:	f000 80d1 	beq.w	800d198 <_printf_i+0x1c4>
 800cff6:	2f58      	cmp	r7, #88	@ 0x58
 800cff8:	f000 80b8 	beq.w	800d16c <_printf_i+0x198>
 800cffc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d000:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d004:	e03a      	b.n	800d07c <_printf_i+0xa8>
 800d006:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d00a:	2b15      	cmp	r3, #21
 800d00c:	d8f6      	bhi.n	800cffc <_printf_i+0x28>
 800d00e:	a101      	add	r1, pc, #4	@ (adr r1, 800d014 <_printf_i+0x40>)
 800d010:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d014:	0800d06d 	.word	0x0800d06d
 800d018:	0800d081 	.word	0x0800d081
 800d01c:	0800cffd 	.word	0x0800cffd
 800d020:	0800cffd 	.word	0x0800cffd
 800d024:	0800cffd 	.word	0x0800cffd
 800d028:	0800cffd 	.word	0x0800cffd
 800d02c:	0800d081 	.word	0x0800d081
 800d030:	0800cffd 	.word	0x0800cffd
 800d034:	0800cffd 	.word	0x0800cffd
 800d038:	0800cffd 	.word	0x0800cffd
 800d03c:	0800cffd 	.word	0x0800cffd
 800d040:	0800d17f 	.word	0x0800d17f
 800d044:	0800d0ab 	.word	0x0800d0ab
 800d048:	0800d139 	.word	0x0800d139
 800d04c:	0800cffd 	.word	0x0800cffd
 800d050:	0800cffd 	.word	0x0800cffd
 800d054:	0800d1a1 	.word	0x0800d1a1
 800d058:	0800cffd 	.word	0x0800cffd
 800d05c:	0800d0ab 	.word	0x0800d0ab
 800d060:	0800cffd 	.word	0x0800cffd
 800d064:	0800cffd 	.word	0x0800cffd
 800d068:	0800d141 	.word	0x0800d141
 800d06c:	6833      	ldr	r3, [r6, #0]
 800d06e:	1d1a      	adds	r2, r3, #4
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	6032      	str	r2, [r6, #0]
 800d074:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d078:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d07c:	2301      	movs	r3, #1
 800d07e:	e09c      	b.n	800d1ba <_printf_i+0x1e6>
 800d080:	6833      	ldr	r3, [r6, #0]
 800d082:	6820      	ldr	r0, [r4, #0]
 800d084:	1d19      	adds	r1, r3, #4
 800d086:	6031      	str	r1, [r6, #0]
 800d088:	0606      	lsls	r6, r0, #24
 800d08a:	d501      	bpl.n	800d090 <_printf_i+0xbc>
 800d08c:	681d      	ldr	r5, [r3, #0]
 800d08e:	e003      	b.n	800d098 <_printf_i+0xc4>
 800d090:	0645      	lsls	r5, r0, #25
 800d092:	d5fb      	bpl.n	800d08c <_printf_i+0xb8>
 800d094:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d098:	2d00      	cmp	r5, #0
 800d09a:	da03      	bge.n	800d0a4 <_printf_i+0xd0>
 800d09c:	232d      	movs	r3, #45	@ 0x2d
 800d09e:	426d      	negs	r5, r5
 800d0a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d0a4:	4858      	ldr	r0, [pc, #352]	@ (800d208 <_printf_i+0x234>)
 800d0a6:	230a      	movs	r3, #10
 800d0a8:	e011      	b.n	800d0ce <_printf_i+0xfa>
 800d0aa:	6821      	ldr	r1, [r4, #0]
 800d0ac:	6833      	ldr	r3, [r6, #0]
 800d0ae:	0608      	lsls	r0, r1, #24
 800d0b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800d0b4:	d402      	bmi.n	800d0bc <_printf_i+0xe8>
 800d0b6:	0649      	lsls	r1, r1, #25
 800d0b8:	bf48      	it	mi
 800d0ba:	b2ad      	uxthmi	r5, r5
 800d0bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800d0be:	6033      	str	r3, [r6, #0]
 800d0c0:	4851      	ldr	r0, [pc, #324]	@ (800d208 <_printf_i+0x234>)
 800d0c2:	bf14      	ite	ne
 800d0c4:	230a      	movne	r3, #10
 800d0c6:	2308      	moveq	r3, #8
 800d0c8:	2100      	movs	r1, #0
 800d0ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d0ce:	6866      	ldr	r6, [r4, #4]
 800d0d0:	2e00      	cmp	r6, #0
 800d0d2:	60a6      	str	r6, [r4, #8]
 800d0d4:	db05      	blt.n	800d0e2 <_printf_i+0x10e>
 800d0d6:	6821      	ldr	r1, [r4, #0]
 800d0d8:	432e      	orrs	r6, r5
 800d0da:	f021 0104 	bic.w	r1, r1, #4
 800d0de:	6021      	str	r1, [r4, #0]
 800d0e0:	d04b      	beq.n	800d17a <_printf_i+0x1a6>
 800d0e2:	4616      	mov	r6, r2
 800d0e4:	fbb5 f1f3 	udiv	r1, r5, r3
 800d0e8:	fb03 5711 	mls	r7, r3, r1, r5
 800d0ec:	5dc7      	ldrb	r7, [r0, r7]
 800d0ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d0f2:	462f      	mov	r7, r5
 800d0f4:	460d      	mov	r5, r1
 800d0f6:	42bb      	cmp	r3, r7
 800d0f8:	d9f4      	bls.n	800d0e4 <_printf_i+0x110>
 800d0fa:	2b08      	cmp	r3, #8
 800d0fc:	d10b      	bne.n	800d116 <_printf_i+0x142>
 800d0fe:	6823      	ldr	r3, [r4, #0]
 800d100:	07df      	lsls	r7, r3, #31
 800d102:	d508      	bpl.n	800d116 <_printf_i+0x142>
 800d104:	6923      	ldr	r3, [r4, #16]
 800d106:	6861      	ldr	r1, [r4, #4]
 800d108:	4299      	cmp	r1, r3
 800d10a:	bfde      	ittt	le
 800d10c:	2330      	movle	r3, #48	@ 0x30
 800d10e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d112:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d116:	1b92      	subs	r2, r2, r6
 800d118:	6122      	str	r2, [r4, #16]
 800d11a:	464b      	mov	r3, r9
 800d11c:	aa03      	add	r2, sp, #12
 800d11e:	4621      	mov	r1, r4
 800d120:	4640      	mov	r0, r8
 800d122:	f8cd a000 	str.w	sl, [sp]
 800d126:	f7ff fee3 	bl	800cef0 <_printf_common>
 800d12a:	3001      	adds	r0, #1
 800d12c:	d14a      	bne.n	800d1c4 <_printf_i+0x1f0>
 800d12e:	f04f 30ff 	mov.w	r0, #4294967295
 800d132:	b004      	add	sp, #16
 800d134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d138:	6823      	ldr	r3, [r4, #0]
 800d13a:	f043 0320 	orr.w	r3, r3, #32
 800d13e:	6023      	str	r3, [r4, #0]
 800d140:	2778      	movs	r7, #120	@ 0x78
 800d142:	4832      	ldr	r0, [pc, #200]	@ (800d20c <_printf_i+0x238>)
 800d144:	6823      	ldr	r3, [r4, #0]
 800d146:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d14a:	061f      	lsls	r7, r3, #24
 800d14c:	6831      	ldr	r1, [r6, #0]
 800d14e:	f851 5b04 	ldr.w	r5, [r1], #4
 800d152:	d402      	bmi.n	800d15a <_printf_i+0x186>
 800d154:	065f      	lsls	r7, r3, #25
 800d156:	bf48      	it	mi
 800d158:	b2ad      	uxthmi	r5, r5
 800d15a:	6031      	str	r1, [r6, #0]
 800d15c:	07d9      	lsls	r1, r3, #31
 800d15e:	bf44      	itt	mi
 800d160:	f043 0320 	orrmi.w	r3, r3, #32
 800d164:	6023      	strmi	r3, [r4, #0]
 800d166:	b11d      	cbz	r5, 800d170 <_printf_i+0x19c>
 800d168:	2310      	movs	r3, #16
 800d16a:	e7ad      	b.n	800d0c8 <_printf_i+0xf4>
 800d16c:	4826      	ldr	r0, [pc, #152]	@ (800d208 <_printf_i+0x234>)
 800d16e:	e7e9      	b.n	800d144 <_printf_i+0x170>
 800d170:	6823      	ldr	r3, [r4, #0]
 800d172:	f023 0320 	bic.w	r3, r3, #32
 800d176:	6023      	str	r3, [r4, #0]
 800d178:	e7f6      	b.n	800d168 <_printf_i+0x194>
 800d17a:	4616      	mov	r6, r2
 800d17c:	e7bd      	b.n	800d0fa <_printf_i+0x126>
 800d17e:	6833      	ldr	r3, [r6, #0]
 800d180:	6825      	ldr	r5, [r4, #0]
 800d182:	1d18      	adds	r0, r3, #4
 800d184:	6961      	ldr	r1, [r4, #20]
 800d186:	6030      	str	r0, [r6, #0]
 800d188:	062e      	lsls	r6, r5, #24
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	d501      	bpl.n	800d192 <_printf_i+0x1be>
 800d18e:	6019      	str	r1, [r3, #0]
 800d190:	e002      	b.n	800d198 <_printf_i+0x1c4>
 800d192:	0668      	lsls	r0, r5, #25
 800d194:	d5fb      	bpl.n	800d18e <_printf_i+0x1ba>
 800d196:	8019      	strh	r1, [r3, #0]
 800d198:	2300      	movs	r3, #0
 800d19a:	4616      	mov	r6, r2
 800d19c:	6123      	str	r3, [r4, #16]
 800d19e:	e7bc      	b.n	800d11a <_printf_i+0x146>
 800d1a0:	6833      	ldr	r3, [r6, #0]
 800d1a2:	2100      	movs	r1, #0
 800d1a4:	1d1a      	adds	r2, r3, #4
 800d1a6:	6032      	str	r2, [r6, #0]
 800d1a8:	681e      	ldr	r6, [r3, #0]
 800d1aa:	6862      	ldr	r2, [r4, #4]
 800d1ac:	4630      	mov	r0, r6
 800d1ae:	f000 fc1a 	bl	800d9e6 <memchr>
 800d1b2:	b108      	cbz	r0, 800d1b8 <_printf_i+0x1e4>
 800d1b4:	1b80      	subs	r0, r0, r6
 800d1b6:	6060      	str	r0, [r4, #4]
 800d1b8:	6863      	ldr	r3, [r4, #4]
 800d1ba:	6123      	str	r3, [r4, #16]
 800d1bc:	2300      	movs	r3, #0
 800d1be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d1c2:	e7aa      	b.n	800d11a <_printf_i+0x146>
 800d1c4:	6923      	ldr	r3, [r4, #16]
 800d1c6:	4632      	mov	r2, r6
 800d1c8:	4649      	mov	r1, r9
 800d1ca:	4640      	mov	r0, r8
 800d1cc:	47d0      	blx	sl
 800d1ce:	3001      	adds	r0, #1
 800d1d0:	d0ad      	beq.n	800d12e <_printf_i+0x15a>
 800d1d2:	6823      	ldr	r3, [r4, #0]
 800d1d4:	079b      	lsls	r3, r3, #30
 800d1d6:	d413      	bmi.n	800d200 <_printf_i+0x22c>
 800d1d8:	68e0      	ldr	r0, [r4, #12]
 800d1da:	9b03      	ldr	r3, [sp, #12]
 800d1dc:	4298      	cmp	r0, r3
 800d1de:	bfb8      	it	lt
 800d1e0:	4618      	movlt	r0, r3
 800d1e2:	e7a6      	b.n	800d132 <_printf_i+0x15e>
 800d1e4:	2301      	movs	r3, #1
 800d1e6:	4632      	mov	r2, r6
 800d1e8:	4649      	mov	r1, r9
 800d1ea:	4640      	mov	r0, r8
 800d1ec:	47d0      	blx	sl
 800d1ee:	3001      	adds	r0, #1
 800d1f0:	d09d      	beq.n	800d12e <_printf_i+0x15a>
 800d1f2:	3501      	adds	r5, #1
 800d1f4:	68e3      	ldr	r3, [r4, #12]
 800d1f6:	9903      	ldr	r1, [sp, #12]
 800d1f8:	1a5b      	subs	r3, r3, r1
 800d1fa:	42ab      	cmp	r3, r5
 800d1fc:	dcf2      	bgt.n	800d1e4 <_printf_i+0x210>
 800d1fe:	e7eb      	b.n	800d1d8 <_printf_i+0x204>
 800d200:	2500      	movs	r5, #0
 800d202:	f104 0619 	add.w	r6, r4, #25
 800d206:	e7f5      	b.n	800d1f4 <_printf_i+0x220>
 800d208:	080111aa 	.word	0x080111aa
 800d20c:	080111bb 	.word	0x080111bb

0800d210 <_scanf_float>:
 800d210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d214:	b087      	sub	sp, #28
 800d216:	4691      	mov	r9, r2
 800d218:	4680      	mov	r8, r0
 800d21a:	460c      	mov	r4, r1
 800d21c:	9303      	str	r3, [sp, #12]
 800d21e:	688b      	ldr	r3, [r1, #8]
 800d220:	1e5a      	subs	r2, r3, #1
 800d222:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d226:	460a      	mov	r2, r1
 800d228:	bf89      	itett	hi
 800d22a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d22e:	f04f 0b00 	movls.w	fp, #0
 800d232:	eb03 0b05 	addhi.w	fp, r3, r5
 800d236:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d23a:	f04f 0500 	mov.w	r5, #0
 800d23e:	bf88      	it	hi
 800d240:	608b      	strhi	r3, [r1, #8]
 800d242:	680b      	ldr	r3, [r1, #0]
 800d244:	46aa      	mov	sl, r5
 800d246:	462f      	mov	r7, r5
 800d248:	9502      	str	r5, [sp, #8]
 800d24a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d24e:	f842 3b1c 	str.w	r3, [r2], #28
 800d252:	4616      	mov	r6, r2
 800d254:	9201      	str	r2, [sp, #4]
 800d256:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d25a:	68a2      	ldr	r2, [r4, #8]
 800d25c:	b15a      	cbz	r2, 800d276 <_scanf_float+0x66>
 800d25e:	f8d9 3000 	ldr.w	r3, [r9]
 800d262:	781b      	ldrb	r3, [r3, #0]
 800d264:	2b4e      	cmp	r3, #78	@ 0x4e
 800d266:	d863      	bhi.n	800d330 <_scanf_float+0x120>
 800d268:	2b40      	cmp	r3, #64	@ 0x40
 800d26a:	d83b      	bhi.n	800d2e4 <_scanf_float+0xd4>
 800d26c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d270:	b2c8      	uxtb	r0, r1
 800d272:	280e      	cmp	r0, #14
 800d274:	d939      	bls.n	800d2ea <_scanf_float+0xda>
 800d276:	b11f      	cbz	r7, 800d280 <_scanf_float+0x70>
 800d278:	6823      	ldr	r3, [r4, #0]
 800d27a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d27e:	6023      	str	r3, [r4, #0]
 800d280:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d284:	f1ba 0f01 	cmp.w	sl, #1
 800d288:	f200 8115 	bhi.w	800d4b6 <_scanf_float+0x2a6>
 800d28c:	9b01      	ldr	r3, [sp, #4]
 800d28e:	429e      	cmp	r6, r3
 800d290:	f200 8106 	bhi.w	800d4a0 <_scanf_float+0x290>
 800d294:	2001      	movs	r0, #1
 800d296:	b007      	add	sp, #28
 800d298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d29c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d2a0:	2a0d      	cmp	r2, #13
 800d2a2:	d8e8      	bhi.n	800d276 <_scanf_float+0x66>
 800d2a4:	a101      	add	r1, pc, #4	@ (adr r1, 800d2ac <_scanf_float+0x9c>)
 800d2a6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d2aa:	bf00      	nop
 800d2ac:	0800d3f5 	.word	0x0800d3f5
 800d2b0:	0800d277 	.word	0x0800d277
 800d2b4:	0800d277 	.word	0x0800d277
 800d2b8:	0800d277 	.word	0x0800d277
 800d2bc:	0800d451 	.word	0x0800d451
 800d2c0:	0800d42b 	.word	0x0800d42b
 800d2c4:	0800d277 	.word	0x0800d277
 800d2c8:	0800d277 	.word	0x0800d277
 800d2cc:	0800d403 	.word	0x0800d403
 800d2d0:	0800d277 	.word	0x0800d277
 800d2d4:	0800d277 	.word	0x0800d277
 800d2d8:	0800d277 	.word	0x0800d277
 800d2dc:	0800d277 	.word	0x0800d277
 800d2e0:	0800d3bf 	.word	0x0800d3bf
 800d2e4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d2e8:	e7da      	b.n	800d2a0 <_scanf_float+0x90>
 800d2ea:	290e      	cmp	r1, #14
 800d2ec:	d8c3      	bhi.n	800d276 <_scanf_float+0x66>
 800d2ee:	a001      	add	r0, pc, #4	@ (adr r0, 800d2f4 <_scanf_float+0xe4>)
 800d2f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d2f4:	0800d3af 	.word	0x0800d3af
 800d2f8:	0800d277 	.word	0x0800d277
 800d2fc:	0800d3af 	.word	0x0800d3af
 800d300:	0800d43f 	.word	0x0800d43f
 800d304:	0800d277 	.word	0x0800d277
 800d308:	0800d351 	.word	0x0800d351
 800d30c:	0800d395 	.word	0x0800d395
 800d310:	0800d395 	.word	0x0800d395
 800d314:	0800d395 	.word	0x0800d395
 800d318:	0800d395 	.word	0x0800d395
 800d31c:	0800d395 	.word	0x0800d395
 800d320:	0800d395 	.word	0x0800d395
 800d324:	0800d395 	.word	0x0800d395
 800d328:	0800d395 	.word	0x0800d395
 800d32c:	0800d395 	.word	0x0800d395
 800d330:	2b6e      	cmp	r3, #110	@ 0x6e
 800d332:	d809      	bhi.n	800d348 <_scanf_float+0x138>
 800d334:	2b60      	cmp	r3, #96	@ 0x60
 800d336:	d8b1      	bhi.n	800d29c <_scanf_float+0x8c>
 800d338:	2b54      	cmp	r3, #84	@ 0x54
 800d33a:	d07b      	beq.n	800d434 <_scanf_float+0x224>
 800d33c:	2b59      	cmp	r3, #89	@ 0x59
 800d33e:	d19a      	bne.n	800d276 <_scanf_float+0x66>
 800d340:	2d07      	cmp	r5, #7
 800d342:	d198      	bne.n	800d276 <_scanf_float+0x66>
 800d344:	2508      	movs	r5, #8
 800d346:	e02f      	b.n	800d3a8 <_scanf_float+0x198>
 800d348:	2b74      	cmp	r3, #116	@ 0x74
 800d34a:	d073      	beq.n	800d434 <_scanf_float+0x224>
 800d34c:	2b79      	cmp	r3, #121	@ 0x79
 800d34e:	e7f6      	b.n	800d33e <_scanf_float+0x12e>
 800d350:	6821      	ldr	r1, [r4, #0]
 800d352:	05c8      	lsls	r0, r1, #23
 800d354:	d51e      	bpl.n	800d394 <_scanf_float+0x184>
 800d356:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d35a:	3701      	adds	r7, #1
 800d35c:	6021      	str	r1, [r4, #0]
 800d35e:	f1bb 0f00 	cmp.w	fp, #0
 800d362:	d003      	beq.n	800d36c <_scanf_float+0x15c>
 800d364:	3201      	adds	r2, #1
 800d366:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d36a:	60a2      	str	r2, [r4, #8]
 800d36c:	68a3      	ldr	r3, [r4, #8]
 800d36e:	3b01      	subs	r3, #1
 800d370:	60a3      	str	r3, [r4, #8]
 800d372:	6923      	ldr	r3, [r4, #16]
 800d374:	3301      	adds	r3, #1
 800d376:	6123      	str	r3, [r4, #16]
 800d378:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d37c:	3b01      	subs	r3, #1
 800d37e:	2b00      	cmp	r3, #0
 800d380:	f8c9 3004 	str.w	r3, [r9, #4]
 800d384:	f340 8083 	ble.w	800d48e <_scanf_float+0x27e>
 800d388:	f8d9 3000 	ldr.w	r3, [r9]
 800d38c:	3301      	adds	r3, #1
 800d38e:	f8c9 3000 	str.w	r3, [r9]
 800d392:	e762      	b.n	800d25a <_scanf_float+0x4a>
 800d394:	eb1a 0105 	adds.w	r1, sl, r5
 800d398:	f47f af6d 	bne.w	800d276 <_scanf_float+0x66>
 800d39c:	6822      	ldr	r2, [r4, #0]
 800d39e:	460d      	mov	r5, r1
 800d3a0:	468a      	mov	sl, r1
 800d3a2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d3a6:	6022      	str	r2, [r4, #0]
 800d3a8:	f806 3b01 	strb.w	r3, [r6], #1
 800d3ac:	e7de      	b.n	800d36c <_scanf_float+0x15c>
 800d3ae:	6822      	ldr	r2, [r4, #0]
 800d3b0:	0610      	lsls	r0, r2, #24
 800d3b2:	f57f af60 	bpl.w	800d276 <_scanf_float+0x66>
 800d3b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d3ba:	6022      	str	r2, [r4, #0]
 800d3bc:	e7f4      	b.n	800d3a8 <_scanf_float+0x198>
 800d3be:	f1ba 0f00 	cmp.w	sl, #0
 800d3c2:	d10c      	bne.n	800d3de <_scanf_float+0x1ce>
 800d3c4:	b977      	cbnz	r7, 800d3e4 <_scanf_float+0x1d4>
 800d3c6:	6822      	ldr	r2, [r4, #0]
 800d3c8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d3cc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d3d0:	d108      	bne.n	800d3e4 <_scanf_float+0x1d4>
 800d3d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d3d6:	f04f 0a01 	mov.w	sl, #1
 800d3da:	6022      	str	r2, [r4, #0]
 800d3dc:	e7e4      	b.n	800d3a8 <_scanf_float+0x198>
 800d3de:	f1ba 0f02 	cmp.w	sl, #2
 800d3e2:	d051      	beq.n	800d488 <_scanf_float+0x278>
 800d3e4:	2d01      	cmp	r5, #1
 800d3e6:	d002      	beq.n	800d3ee <_scanf_float+0x1de>
 800d3e8:	2d04      	cmp	r5, #4
 800d3ea:	f47f af44 	bne.w	800d276 <_scanf_float+0x66>
 800d3ee:	3501      	adds	r5, #1
 800d3f0:	b2ed      	uxtb	r5, r5
 800d3f2:	e7d9      	b.n	800d3a8 <_scanf_float+0x198>
 800d3f4:	f1ba 0f01 	cmp.w	sl, #1
 800d3f8:	f47f af3d 	bne.w	800d276 <_scanf_float+0x66>
 800d3fc:	f04f 0a02 	mov.w	sl, #2
 800d400:	e7d2      	b.n	800d3a8 <_scanf_float+0x198>
 800d402:	b975      	cbnz	r5, 800d422 <_scanf_float+0x212>
 800d404:	2f00      	cmp	r7, #0
 800d406:	f47f af37 	bne.w	800d278 <_scanf_float+0x68>
 800d40a:	6822      	ldr	r2, [r4, #0]
 800d40c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d410:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d414:	f040 8103 	bne.w	800d61e <_scanf_float+0x40e>
 800d418:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d41c:	2501      	movs	r5, #1
 800d41e:	6022      	str	r2, [r4, #0]
 800d420:	e7c2      	b.n	800d3a8 <_scanf_float+0x198>
 800d422:	2d03      	cmp	r5, #3
 800d424:	d0e3      	beq.n	800d3ee <_scanf_float+0x1de>
 800d426:	2d05      	cmp	r5, #5
 800d428:	e7df      	b.n	800d3ea <_scanf_float+0x1da>
 800d42a:	2d02      	cmp	r5, #2
 800d42c:	f47f af23 	bne.w	800d276 <_scanf_float+0x66>
 800d430:	2503      	movs	r5, #3
 800d432:	e7b9      	b.n	800d3a8 <_scanf_float+0x198>
 800d434:	2d06      	cmp	r5, #6
 800d436:	f47f af1e 	bne.w	800d276 <_scanf_float+0x66>
 800d43a:	2507      	movs	r5, #7
 800d43c:	e7b4      	b.n	800d3a8 <_scanf_float+0x198>
 800d43e:	6822      	ldr	r2, [r4, #0]
 800d440:	0591      	lsls	r1, r2, #22
 800d442:	f57f af18 	bpl.w	800d276 <_scanf_float+0x66>
 800d446:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d44a:	9702      	str	r7, [sp, #8]
 800d44c:	6022      	str	r2, [r4, #0]
 800d44e:	e7ab      	b.n	800d3a8 <_scanf_float+0x198>
 800d450:	6822      	ldr	r2, [r4, #0]
 800d452:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d456:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d45a:	d005      	beq.n	800d468 <_scanf_float+0x258>
 800d45c:	0550      	lsls	r0, r2, #21
 800d45e:	f57f af0a 	bpl.w	800d276 <_scanf_float+0x66>
 800d462:	2f00      	cmp	r7, #0
 800d464:	f000 80db 	beq.w	800d61e <_scanf_float+0x40e>
 800d468:	0591      	lsls	r1, r2, #22
 800d46a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d46e:	bf58      	it	pl
 800d470:	9902      	ldrpl	r1, [sp, #8]
 800d472:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d476:	bf58      	it	pl
 800d478:	1a79      	subpl	r1, r7, r1
 800d47a:	6022      	str	r2, [r4, #0]
 800d47c:	f04f 0700 	mov.w	r7, #0
 800d480:	bf58      	it	pl
 800d482:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d486:	e78f      	b.n	800d3a8 <_scanf_float+0x198>
 800d488:	f04f 0a03 	mov.w	sl, #3
 800d48c:	e78c      	b.n	800d3a8 <_scanf_float+0x198>
 800d48e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d492:	4649      	mov	r1, r9
 800d494:	4640      	mov	r0, r8
 800d496:	4798      	blx	r3
 800d498:	2800      	cmp	r0, #0
 800d49a:	f43f aede 	beq.w	800d25a <_scanf_float+0x4a>
 800d49e:	e6ea      	b.n	800d276 <_scanf_float+0x66>
 800d4a0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d4a4:	464a      	mov	r2, r9
 800d4a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d4aa:	4640      	mov	r0, r8
 800d4ac:	4798      	blx	r3
 800d4ae:	6923      	ldr	r3, [r4, #16]
 800d4b0:	3b01      	subs	r3, #1
 800d4b2:	6123      	str	r3, [r4, #16]
 800d4b4:	e6ea      	b.n	800d28c <_scanf_float+0x7c>
 800d4b6:	1e6b      	subs	r3, r5, #1
 800d4b8:	2b06      	cmp	r3, #6
 800d4ba:	d824      	bhi.n	800d506 <_scanf_float+0x2f6>
 800d4bc:	2d02      	cmp	r5, #2
 800d4be:	d836      	bhi.n	800d52e <_scanf_float+0x31e>
 800d4c0:	9b01      	ldr	r3, [sp, #4]
 800d4c2:	429e      	cmp	r6, r3
 800d4c4:	f67f aee6 	bls.w	800d294 <_scanf_float+0x84>
 800d4c8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d4cc:	464a      	mov	r2, r9
 800d4ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d4d2:	4640      	mov	r0, r8
 800d4d4:	4798      	blx	r3
 800d4d6:	6923      	ldr	r3, [r4, #16]
 800d4d8:	3b01      	subs	r3, #1
 800d4da:	6123      	str	r3, [r4, #16]
 800d4dc:	e7f0      	b.n	800d4c0 <_scanf_float+0x2b0>
 800d4de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d4e2:	464a      	mov	r2, r9
 800d4e4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d4e8:	4640      	mov	r0, r8
 800d4ea:	4798      	blx	r3
 800d4ec:	6923      	ldr	r3, [r4, #16]
 800d4ee:	3b01      	subs	r3, #1
 800d4f0:	6123      	str	r3, [r4, #16]
 800d4f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d4f6:	fa5f fa8a 	uxtb.w	sl, sl
 800d4fa:	f1ba 0f02 	cmp.w	sl, #2
 800d4fe:	d1ee      	bne.n	800d4de <_scanf_float+0x2ce>
 800d500:	3d03      	subs	r5, #3
 800d502:	b2ed      	uxtb	r5, r5
 800d504:	1b76      	subs	r6, r6, r5
 800d506:	6823      	ldr	r3, [r4, #0]
 800d508:	05da      	lsls	r2, r3, #23
 800d50a:	d52f      	bpl.n	800d56c <_scanf_float+0x35c>
 800d50c:	055b      	lsls	r3, r3, #21
 800d50e:	d511      	bpl.n	800d534 <_scanf_float+0x324>
 800d510:	9b01      	ldr	r3, [sp, #4]
 800d512:	429e      	cmp	r6, r3
 800d514:	f67f aebe 	bls.w	800d294 <_scanf_float+0x84>
 800d518:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d51c:	464a      	mov	r2, r9
 800d51e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d522:	4640      	mov	r0, r8
 800d524:	4798      	blx	r3
 800d526:	6923      	ldr	r3, [r4, #16]
 800d528:	3b01      	subs	r3, #1
 800d52a:	6123      	str	r3, [r4, #16]
 800d52c:	e7f0      	b.n	800d510 <_scanf_float+0x300>
 800d52e:	46aa      	mov	sl, r5
 800d530:	46b3      	mov	fp, r6
 800d532:	e7de      	b.n	800d4f2 <_scanf_float+0x2e2>
 800d534:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d538:	1e75      	subs	r5, r6, #1
 800d53a:	6923      	ldr	r3, [r4, #16]
 800d53c:	2965      	cmp	r1, #101	@ 0x65
 800d53e:	f103 33ff 	add.w	r3, r3, #4294967295
 800d542:	6123      	str	r3, [r4, #16]
 800d544:	d00c      	beq.n	800d560 <_scanf_float+0x350>
 800d546:	2945      	cmp	r1, #69	@ 0x45
 800d548:	d00a      	beq.n	800d560 <_scanf_float+0x350>
 800d54a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d54e:	464a      	mov	r2, r9
 800d550:	4640      	mov	r0, r8
 800d552:	1eb5      	subs	r5, r6, #2
 800d554:	4798      	blx	r3
 800d556:	6923      	ldr	r3, [r4, #16]
 800d558:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d55c:	3b01      	subs	r3, #1
 800d55e:	6123      	str	r3, [r4, #16]
 800d560:	462e      	mov	r6, r5
 800d562:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d566:	464a      	mov	r2, r9
 800d568:	4640      	mov	r0, r8
 800d56a:	4798      	blx	r3
 800d56c:	6822      	ldr	r2, [r4, #0]
 800d56e:	f012 0210 	ands.w	r2, r2, #16
 800d572:	d001      	beq.n	800d578 <_scanf_float+0x368>
 800d574:	2000      	movs	r0, #0
 800d576:	e68e      	b.n	800d296 <_scanf_float+0x86>
 800d578:	7032      	strb	r2, [r6, #0]
 800d57a:	6823      	ldr	r3, [r4, #0]
 800d57c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d584:	d125      	bne.n	800d5d2 <_scanf_float+0x3c2>
 800d586:	9b02      	ldr	r3, [sp, #8]
 800d588:	429f      	cmp	r7, r3
 800d58a:	d00a      	beq.n	800d5a2 <_scanf_float+0x392>
 800d58c:	1bda      	subs	r2, r3, r7
 800d58e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d592:	4924      	ldr	r1, [pc, #144]	@ (800d624 <_scanf_float+0x414>)
 800d594:	429e      	cmp	r6, r3
 800d596:	bf28      	it	cs
 800d598:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d59c:	4630      	mov	r0, r6
 800d59e:	f000 f93d 	bl	800d81c <siprintf>
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	9901      	ldr	r1, [sp, #4]
 800d5a6:	4640      	mov	r0, r8
 800d5a8:	f002 fc4e 	bl	800fe48 <_strtod_r>
 800d5ac:	6821      	ldr	r1, [r4, #0]
 800d5ae:	9b03      	ldr	r3, [sp, #12]
 800d5b0:	f011 0f02 	tst.w	r1, #2
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	ec57 6b10 	vmov	r6, r7, d0
 800d5ba:	f103 0204 	add.w	r2, r3, #4
 800d5be:	d015      	beq.n	800d5ec <_scanf_float+0x3dc>
 800d5c0:	9903      	ldr	r1, [sp, #12]
 800d5c2:	600a      	str	r2, [r1, #0]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	e9c3 6700 	strd	r6, r7, [r3]
 800d5ca:	68e3      	ldr	r3, [r4, #12]
 800d5cc:	3301      	adds	r3, #1
 800d5ce:	60e3      	str	r3, [r4, #12]
 800d5d0:	e7d0      	b.n	800d574 <_scanf_float+0x364>
 800d5d2:	9b04      	ldr	r3, [sp, #16]
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d0e4      	beq.n	800d5a2 <_scanf_float+0x392>
 800d5d8:	9905      	ldr	r1, [sp, #20]
 800d5da:	230a      	movs	r3, #10
 800d5dc:	4640      	mov	r0, r8
 800d5de:	3101      	adds	r1, #1
 800d5e0:	f002 fcb2 	bl	800ff48 <_strtol_r>
 800d5e4:	9b04      	ldr	r3, [sp, #16]
 800d5e6:	9e05      	ldr	r6, [sp, #20]
 800d5e8:	1ac2      	subs	r2, r0, r3
 800d5ea:	e7d0      	b.n	800d58e <_scanf_float+0x37e>
 800d5ec:	f011 0f04 	tst.w	r1, #4
 800d5f0:	9903      	ldr	r1, [sp, #12]
 800d5f2:	600a      	str	r2, [r1, #0]
 800d5f4:	d1e6      	bne.n	800d5c4 <_scanf_float+0x3b4>
 800d5f6:	681d      	ldr	r5, [r3, #0]
 800d5f8:	4632      	mov	r2, r6
 800d5fa:	463b      	mov	r3, r7
 800d5fc:	4630      	mov	r0, r6
 800d5fe:	4639      	mov	r1, r7
 800d600:	f7f3 faa4 	bl	8000b4c <__aeabi_dcmpun>
 800d604:	b128      	cbz	r0, 800d612 <_scanf_float+0x402>
 800d606:	4808      	ldr	r0, [pc, #32]	@ (800d628 <_scanf_float+0x418>)
 800d608:	f000 f9fc 	bl	800da04 <nanf>
 800d60c:	ed85 0a00 	vstr	s0, [r5]
 800d610:	e7db      	b.n	800d5ca <_scanf_float+0x3ba>
 800d612:	4630      	mov	r0, r6
 800d614:	4639      	mov	r1, r7
 800d616:	f7f3 faf7 	bl	8000c08 <__aeabi_d2f>
 800d61a:	6028      	str	r0, [r5, #0]
 800d61c:	e7d5      	b.n	800d5ca <_scanf_float+0x3ba>
 800d61e:	2700      	movs	r7, #0
 800d620:	e62e      	b.n	800d280 <_scanf_float+0x70>
 800d622:	bf00      	nop
 800d624:	080111cc 	.word	0x080111cc
 800d628:	0801130d 	.word	0x0801130d

0800d62c <std>:
 800d62c:	2300      	movs	r3, #0
 800d62e:	b510      	push	{r4, lr}
 800d630:	4604      	mov	r4, r0
 800d632:	6083      	str	r3, [r0, #8]
 800d634:	8181      	strh	r1, [r0, #12]
 800d636:	4619      	mov	r1, r3
 800d638:	6643      	str	r3, [r0, #100]	@ 0x64
 800d63a:	81c2      	strh	r2, [r0, #14]
 800d63c:	2208      	movs	r2, #8
 800d63e:	6183      	str	r3, [r0, #24]
 800d640:	e9c0 3300 	strd	r3, r3, [r0]
 800d644:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d648:	305c      	adds	r0, #92	@ 0x5c
 800d64a:	f000 f94c 	bl	800d8e6 <memset>
 800d64e:	4b0d      	ldr	r3, [pc, #52]	@ (800d684 <std+0x58>)
 800d650:	6224      	str	r4, [r4, #32]
 800d652:	6263      	str	r3, [r4, #36]	@ 0x24
 800d654:	4b0c      	ldr	r3, [pc, #48]	@ (800d688 <std+0x5c>)
 800d656:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d658:	4b0c      	ldr	r3, [pc, #48]	@ (800d68c <std+0x60>)
 800d65a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d65c:	4b0c      	ldr	r3, [pc, #48]	@ (800d690 <std+0x64>)
 800d65e:	6323      	str	r3, [r4, #48]	@ 0x30
 800d660:	4b0c      	ldr	r3, [pc, #48]	@ (800d694 <std+0x68>)
 800d662:	429c      	cmp	r4, r3
 800d664:	d006      	beq.n	800d674 <std+0x48>
 800d666:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d66a:	4294      	cmp	r4, r2
 800d66c:	d002      	beq.n	800d674 <std+0x48>
 800d66e:	33d0      	adds	r3, #208	@ 0xd0
 800d670:	429c      	cmp	r4, r3
 800d672:	d105      	bne.n	800d680 <std+0x54>
 800d674:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d67c:	f000 b9b0 	b.w	800d9e0 <__retarget_lock_init_recursive>
 800d680:	bd10      	pop	{r4, pc}
 800d682:	bf00      	nop
 800d684:	0800d861 	.word	0x0800d861
 800d688:	0800d883 	.word	0x0800d883
 800d68c:	0800d8bb 	.word	0x0800d8bb
 800d690:	0800d8df 	.word	0x0800d8df
 800d694:	2000041c 	.word	0x2000041c

0800d698 <stdio_exit_handler>:
 800d698:	4a02      	ldr	r2, [pc, #8]	@ (800d6a4 <stdio_exit_handler+0xc>)
 800d69a:	4903      	ldr	r1, [pc, #12]	@ (800d6a8 <stdio_exit_handler+0x10>)
 800d69c:	4803      	ldr	r0, [pc, #12]	@ (800d6ac <stdio_exit_handler+0x14>)
 800d69e:	f000 b869 	b.w	800d774 <_fwalk_sglue>
 800d6a2:	bf00      	nop
 800d6a4:	2000000c 	.word	0x2000000c
 800d6a8:	08010305 	.word	0x08010305
 800d6ac:	2000001c 	.word	0x2000001c

0800d6b0 <cleanup_stdio>:
 800d6b0:	6841      	ldr	r1, [r0, #4]
 800d6b2:	4b0c      	ldr	r3, [pc, #48]	@ (800d6e4 <cleanup_stdio+0x34>)
 800d6b4:	4299      	cmp	r1, r3
 800d6b6:	b510      	push	{r4, lr}
 800d6b8:	4604      	mov	r4, r0
 800d6ba:	d001      	beq.n	800d6c0 <cleanup_stdio+0x10>
 800d6bc:	f002 fe22 	bl	8010304 <_fflush_r>
 800d6c0:	68a1      	ldr	r1, [r4, #8]
 800d6c2:	4b09      	ldr	r3, [pc, #36]	@ (800d6e8 <cleanup_stdio+0x38>)
 800d6c4:	4299      	cmp	r1, r3
 800d6c6:	d002      	beq.n	800d6ce <cleanup_stdio+0x1e>
 800d6c8:	4620      	mov	r0, r4
 800d6ca:	f002 fe1b 	bl	8010304 <_fflush_r>
 800d6ce:	68e1      	ldr	r1, [r4, #12]
 800d6d0:	4b06      	ldr	r3, [pc, #24]	@ (800d6ec <cleanup_stdio+0x3c>)
 800d6d2:	4299      	cmp	r1, r3
 800d6d4:	d004      	beq.n	800d6e0 <cleanup_stdio+0x30>
 800d6d6:	4620      	mov	r0, r4
 800d6d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6dc:	f002 be12 	b.w	8010304 <_fflush_r>
 800d6e0:	bd10      	pop	{r4, pc}
 800d6e2:	bf00      	nop
 800d6e4:	2000041c 	.word	0x2000041c
 800d6e8:	20000484 	.word	0x20000484
 800d6ec:	200004ec 	.word	0x200004ec

0800d6f0 <global_stdio_init.part.0>:
 800d6f0:	b510      	push	{r4, lr}
 800d6f2:	4b0b      	ldr	r3, [pc, #44]	@ (800d720 <global_stdio_init.part.0+0x30>)
 800d6f4:	2104      	movs	r1, #4
 800d6f6:	4c0b      	ldr	r4, [pc, #44]	@ (800d724 <global_stdio_init.part.0+0x34>)
 800d6f8:	4a0b      	ldr	r2, [pc, #44]	@ (800d728 <global_stdio_init.part.0+0x38>)
 800d6fa:	4620      	mov	r0, r4
 800d6fc:	601a      	str	r2, [r3, #0]
 800d6fe:	2200      	movs	r2, #0
 800d700:	f7ff ff94 	bl	800d62c <std>
 800d704:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d708:	2201      	movs	r2, #1
 800d70a:	2109      	movs	r1, #9
 800d70c:	f7ff ff8e 	bl	800d62c <std>
 800d710:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d714:	2202      	movs	r2, #2
 800d716:	2112      	movs	r1, #18
 800d718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d71c:	f7ff bf86 	b.w	800d62c <std>
 800d720:	20000554 	.word	0x20000554
 800d724:	2000041c 	.word	0x2000041c
 800d728:	0800d699 	.word	0x0800d699

0800d72c <__sfp_lock_acquire>:
 800d72c:	4801      	ldr	r0, [pc, #4]	@ (800d734 <__sfp_lock_acquire+0x8>)
 800d72e:	f000 b958 	b.w	800d9e2 <__retarget_lock_acquire_recursive>
 800d732:	bf00      	nop
 800d734:	2000055d 	.word	0x2000055d

0800d738 <__sfp_lock_release>:
 800d738:	4801      	ldr	r0, [pc, #4]	@ (800d740 <__sfp_lock_release+0x8>)
 800d73a:	f000 b953 	b.w	800d9e4 <__retarget_lock_release_recursive>
 800d73e:	bf00      	nop
 800d740:	2000055d 	.word	0x2000055d

0800d744 <__sinit>:
 800d744:	b510      	push	{r4, lr}
 800d746:	4604      	mov	r4, r0
 800d748:	f7ff fff0 	bl	800d72c <__sfp_lock_acquire>
 800d74c:	6a23      	ldr	r3, [r4, #32]
 800d74e:	b11b      	cbz	r3, 800d758 <__sinit+0x14>
 800d750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d754:	f7ff bff0 	b.w	800d738 <__sfp_lock_release>
 800d758:	4b04      	ldr	r3, [pc, #16]	@ (800d76c <__sinit+0x28>)
 800d75a:	6223      	str	r3, [r4, #32]
 800d75c:	4b04      	ldr	r3, [pc, #16]	@ (800d770 <__sinit+0x2c>)
 800d75e:	681b      	ldr	r3, [r3, #0]
 800d760:	2b00      	cmp	r3, #0
 800d762:	d1f5      	bne.n	800d750 <__sinit+0xc>
 800d764:	f7ff ffc4 	bl	800d6f0 <global_stdio_init.part.0>
 800d768:	e7f2      	b.n	800d750 <__sinit+0xc>
 800d76a:	bf00      	nop
 800d76c:	0800d6b1 	.word	0x0800d6b1
 800d770:	20000554 	.word	0x20000554

0800d774 <_fwalk_sglue>:
 800d774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d778:	4607      	mov	r7, r0
 800d77a:	4688      	mov	r8, r1
 800d77c:	4614      	mov	r4, r2
 800d77e:	2600      	movs	r6, #0
 800d780:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d784:	f1b9 0901 	subs.w	r9, r9, #1
 800d788:	d505      	bpl.n	800d796 <_fwalk_sglue+0x22>
 800d78a:	6824      	ldr	r4, [r4, #0]
 800d78c:	2c00      	cmp	r4, #0
 800d78e:	d1f7      	bne.n	800d780 <_fwalk_sglue+0xc>
 800d790:	4630      	mov	r0, r6
 800d792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d796:	89ab      	ldrh	r3, [r5, #12]
 800d798:	2b01      	cmp	r3, #1
 800d79a:	d907      	bls.n	800d7ac <_fwalk_sglue+0x38>
 800d79c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d7a0:	3301      	adds	r3, #1
 800d7a2:	d003      	beq.n	800d7ac <_fwalk_sglue+0x38>
 800d7a4:	4629      	mov	r1, r5
 800d7a6:	4638      	mov	r0, r7
 800d7a8:	47c0      	blx	r8
 800d7aa:	4306      	orrs	r6, r0
 800d7ac:	3568      	adds	r5, #104	@ 0x68
 800d7ae:	e7e9      	b.n	800d784 <_fwalk_sglue+0x10>

0800d7b0 <sniprintf>:
 800d7b0:	b40c      	push	{r2, r3}
 800d7b2:	4b19      	ldr	r3, [pc, #100]	@ (800d818 <sniprintf+0x68>)
 800d7b4:	b530      	push	{r4, r5, lr}
 800d7b6:	1e0c      	subs	r4, r1, #0
 800d7b8:	b09d      	sub	sp, #116	@ 0x74
 800d7ba:	681d      	ldr	r5, [r3, #0]
 800d7bc:	da08      	bge.n	800d7d0 <sniprintf+0x20>
 800d7be:	238b      	movs	r3, #139	@ 0x8b
 800d7c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d7c4:	602b      	str	r3, [r5, #0]
 800d7c6:	b01d      	add	sp, #116	@ 0x74
 800d7c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d7cc:	b002      	add	sp, #8
 800d7ce:	4770      	bx	lr
 800d7d0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d7d4:	9002      	str	r0, [sp, #8]
 800d7d6:	9006      	str	r0, [sp, #24]
 800d7d8:	a902      	add	r1, sp, #8
 800d7da:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d7de:	f04f 0300 	mov.w	r3, #0
 800d7e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d7e4:	4628      	mov	r0, r5
 800d7e6:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d7e8:	bf14      	ite	ne
 800d7ea:	f104 33ff 	addne.w	r3, r4, #4294967295
 800d7ee:	4623      	moveq	r3, r4
 800d7f0:	9304      	str	r3, [sp, #16]
 800d7f2:	9307      	str	r3, [sp, #28]
 800d7f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d7f8:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d7fc:	ab21      	add	r3, sp, #132	@ 0x84
 800d7fe:	9301      	str	r3, [sp, #4]
 800d800:	f002 fc00 	bl	8010004 <_svfiprintf_r>
 800d804:	1c43      	adds	r3, r0, #1
 800d806:	bfbc      	itt	lt
 800d808:	238b      	movlt	r3, #139	@ 0x8b
 800d80a:	602b      	strlt	r3, [r5, #0]
 800d80c:	2c00      	cmp	r4, #0
 800d80e:	d0da      	beq.n	800d7c6 <sniprintf+0x16>
 800d810:	9b02      	ldr	r3, [sp, #8]
 800d812:	2200      	movs	r2, #0
 800d814:	701a      	strb	r2, [r3, #0]
 800d816:	e7d6      	b.n	800d7c6 <sniprintf+0x16>
 800d818:	20000018 	.word	0x20000018

0800d81c <siprintf>:
 800d81c:	b40e      	push	{r1, r2, r3}
 800d81e:	b510      	push	{r4, lr}
 800d820:	b09d      	sub	sp, #116	@ 0x74
 800d822:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d826:	2400      	movs	r4, #0
 800d828:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d82a:	9002      	str	r0, [sp, #8]
 800d82c:	9006      	str	r0, [sp, #24]
 800d82e:	9107      	str	r1, [sp, #28]
 800d830:	9104      	str	r1, [sp, #16]
 800d832:	4809      	ldr	r0, [pc, #36]	@ (800d858 <siprintf+0x3c>)
 800d834:	4909      	ldr	r1, [pc, #36]	@ (800d85c <siprintf+0x40>)
 800d836:	f853 2b04 	ldr.w	r2, [r3], #4
 800d83a:	9105      	str	r1, [sp, #20]
 800d83c:	a902      	add	r1, sp, #8
 800d83e:	6800      	ldr	r0, [r0, #0]
 800d840:	9301      	str	r3, [sp, #4]
 800d842:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d844:	f002 fbde 	bl	8010004 <_svfiprintf_r>
 800d848:	9b02      	ldr	r3, [sp, #8]
 800d84a:	701c      	strb	r4, [r3, #0]
 800d84c:	b01d      	add	sp, #116	@ 0x74
 800d84e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d852:	b003      	add	sp, #12
 800d854:	4770      	bx	lr
 800d856:	bf00      	nop
 800d858:	20000018 	.word	0x20000018
 800d85c:	ffff0208 	.word	0xffff0208

0800d860 <__sread>:
 800d860:	b510      	push	{r4, lr}
 800d862:	460c      	mov	r4, r1
 800d864:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d868:	f000 f86c 	bl	800d944 <_read_r>
 800d86c:	2800      	cmp	r0, #0
 800d86e:	bfab      	itete	ge
 800d870:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d872:	89a3      	ldrhlt	r3, [r4, #12]
 800d874:	181b      	addge	r3, r3, r0
 800d876:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d87a:	bfac      	ite	ge
 800d87c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d87e:	81a3      	strhlt	r3, [r4, #12]
 800d880:	bd10      	pop	{r4, pc}

0800d882 <__swrite>:
 800d882:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d886:	461f      	mov	r7, r3
 800d888:	898b      	ldrh	r3, [r1, #12]
 800d88a:	4605      	mov	r5, r0
 800d88c:	460c      	mov	r4, r1
 800d88e:	05db      	lsls	r3, r3, #23
 800d890:	4616      	mov	r6, r2
 800d892:	d505      	bpl.n	800d8a0 <__swrite+0x1e>
 800d894:	2302      	movs	r3, #2
 800d896:	2200      	movs	r2, #0
 800d898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d89c:	f000 f840 	bl	800d920 <_lseek_r>
 800d8a0:	89a3      	ldrh	r3, [r4, #12]
 800d8a2:	4632      	mov	r2, r6
 800d8a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d8a8:	4628      	mov	r0, r5
 800d8aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d8ae:	81a3      	strh	r3, [r4, #12]
 800d8b0:	463b      	mov	r3, r7
 800d8b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d8b6:	f000 b857 	b.w	800d968 <_write_r>

0800d8ba <__sseek>:
 800d8ba:	b510      	push	{r4, lr}
 800d8bc:	460c      	mov	r4, r1
 800d8be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8c2:	f000 f82d 	bl	800d920 <_lseek_r>
 800d8c6:	1c43      	adds	r3, r0, #1
 800d8c8:	89a3      	ldrh	r3, [r4, #12]
 800d8ca:	bf15      	itete	ne
 800d8cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d8ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d8d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d8d6:	81a3      	strheq	r3, [r4, #12]
 800d8d8:	bf18      	it	ne
 800d8da:	81a3      	strhne	r3, [r4, #12]
 800d8dc:	bd10      	pop	{r4, pc}

0800d8de <__sclose>:
 800d8de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8e2:	f000 b80d 	b.w	800d900 <_close_r>

0800d8e6 <memset>:
 800d8e6:	4402      	add	r2, r0
 800d8e8:	4603      	mov	r3, r0
 800d8ea:	4293      	cmp	r3, r2
 800d8ec:	d100      	bne.n	800d8f0 <memset+0xa>
 800d8ee:	4770      	bx	lr
 800d8f0:	f803 1b01 	strb.w	r1, [r3], #1
 800d8f4:	e7f9      	b.n	800d8ea <memset+0x4>
	...

0800d8f8 <_localeconv_r>:
 800d8f8:	4800      	ldr	r0, [pc, #0]	@ (800d8fc <_localeconv_r+0x4>)
 800d8fa:	4770      	bx	lr
 800d8fc:	20000158 	.word	0x20000158

0800d900 <_close_r>:
 800d900:	b538      	push	{r3, r4, r5, lr}
 800d902:	2300      	movs	r3, #0
 800d904:	4d05      	ldr	r5, [pc, #20]	@ (800d91c <_close_r+0x1c>)
 800d906:	4604      	mov	r4, r0
 800d908:	4608      	mov	r0, r1
 800d90a:	602b      	str	r3, [r5, #0]
 800d90c:	f7f4 f862 	bl	80019d4 <_close>
 800d910:	1c43      	adds	r3, r0, #1
 800d912:	d102      	bne.n	800d91a <_close_r+0x1a>
 800d914:	682b      	ldr	r3, [r5, #0]
 800d916:	b103      	cbz	r3, 800d91a <_close_r+0x1a>
 800d918:	6023      	str	r3, [r4, #0]
 800d91a:	bd38      	pop	{r3, r4, r5, pc}
 800d91c:	20000558 	.word	0x20000558

0800d920 <_lseek_r>:
 800d920:	b538      	push	{r3, r4, r5, lr}
 800d922:	4604      	mov	r4, r0
 800d924:	4d06      	ldr	r5, [pc, #24]	@ (800d940 <_lseek_r+0x20>)
 800d926:	4608      	mov	r0, r1
 800d928:	4611      	mov	r1, r2
 800d92a:	2200      	movs	r2, #0
 800d92c:	602a      	str	r2, [r5, #0]
 800d92e:	461a      	mov	r2, r3
 800d930:	f7f4 f877 	bl	8001a22 <_lseek>
 800d934:	1c43      	adds	r3, r0, #1
 800d936:	d102      	bne.n	800d93e <_lseek_r+0x1e>
 800d938:	682b      	ldr	r3, [r5, #0]
 800d93a:	b103      	cbz	r3, 800d93e <_lseek_r+0x1e>
 800d93c:	6023      	str	r3, [r4, #0]
 800d93e:	bd38      	pop	{r3, r4, r5, pc}
 800d940:	20000558 	.word	0x20000558

0800d944 <_read_r>:
 800d944:	b538      	push	{r3, r4, r5, lr}
 800d946:	4604      	mov	r4, r0
 800d948:	4d06      	ldr	r5, [pc, #24]	@ (800d964 <_read_r+0x20>)
 800d94a:	4608      	mov	r0, r1
 800d94c:	4611      	mov	r1, r2
 800d94e:	2200      	movs	r2, #0
 800d950:	602a      	str	r2, [r5, #0]
 800d952:	461a      	mov	r2, r3
 800d954:	f7f4 f805 	bl	8001962 <_read>
 800d958:	1c43      	adds	r3, r0, #1
 800d95a:	d102      	bne.n	800d962 <_read_r+0x1e>
 800d95c:	682b      	ldr	r3, [r5, #0]
 800d95e:	b103      	cbz	r3, 800d962 <_read_r+0x1e>
 800d960:	6023      	str	r3, [r4, #0]
 800d962:	bd38      	pop	{r3, r4, r5, pc}
 800d964:	20000558 	.word	0x20000558

0800d968 <_write_r>:
 800d968:	b538      	push	{r3, r4, r5, lr}
 800d96a:	4604      	mov	r4, r0
 800d96c:	4d06      	ldr	r5, [pc, #24]	@ (800d988 <_write_r+0x20>)
 800d96e:	4608      	mov	r0, r1
 800d970:	4611      	mov	r1, r2
 800d972:	2200      	movs	r2, #0
 800d974:	602a      	str	r2, [r5, #0]
 800d976:	461a      	mov	r2, r3
 800d978:	f7f4 f810 	bl	800199c <_write>
 800d97c:	1c43      	adds	r3, r0, #1
 800d97e:	d102      	bne.n	800d986 <_write_r+0x1e>
 800d980:	682b      	ldr	r3, [r5, #0]
 800d982:	b103      	cbz	r3, 800d986 <_write_r+0x1e>
 800d984:	6023      	str	r3, [r4, #0]
 800d986:	bd38      	pop	{r3, r4, r5, pc}
 800d988:	20000558 	.word	0x20000558

0800d98c <__errno>:
 800d98c:	4b01      	ldr	r3, [pc, #4]	@ (800d994 <__errno+0x8>)
 800d98e:	6818      	ldr	r0, [r3, #0]
 800d990:	4770      	bx	lr
 800d992:	bf00      	nop
 800d994:	20000018 	.word	0x20000018

0800d998 <__libc_init_array>:
 800d998:	b570      	push	{r4, r5, r6, lr}
 800d99a:	4d0d      	ldr	r5, [pc, #52]	@ (800d9d0 <__libc_init_array+0x38>)
 800d99c:	2600      	movs	r6, #0
 800d99e:	4c0d      	ldr	r4, [pc, #52]	@ (800d9d4 <__libc_init_array+0x3c>)
 800d9a0:	1b64      	subs	r4, r4, r5
 800d9a2:	10a4      	asrs	r4, r4, #2
 800d9a4:	42a6      	cmp	r6, r4
 800d9a6:	d109      	bne.n	800d9bc <__libc_init_array+0x24>
 800d9a8:	4d0b      	ldr	r5, [pc, #44]	@ (800d9d8 <__libc_init_array+0x40>)
 800d9aa:	2600      	movs	r6, #0
 800d9ac:	4c0b      	ldr	r4, [pc, #44]	@ (800d9dc <__libc_init_array+0x44>)
 800d9ae:	f003 fb95 	bl	80110dc <_init>
 800d9b2:	1b64      	subs	r4, r4, r5
 800d9b4:	10a4      	asrs	r4, r4, #2
 800d9b6:	42a6      	cmp	r6, r4
 800d9b8:	d105      	bne.n	800d9c6 <__libc_init_array+0x2e>
 800d9ba:	bd70      	pop	{r4, r5, r6, pc}
 800d9bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9c0:	3601      	adds	r6, #1
 800d9c2:	4798      	blx	r3
 800d9c4:	e7ee      	b.n	800d9a4 <__libc_init_array+0xc>
 800d9c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d9ca:	3601      	adds	r6, #1
 800d9cc:	4798      	blx	r3
 800d9ce:	e7f2      	b.n	800d9b6 <__libc_init_array+0x1e>
 800d9d0:	080115cc 	.word	0x080115cc
 800d9d4:	080115cc 	.word	0x080115cc
 800d9d8:	080115cc 	.word	0x080115cc
 800d9dc:	080115d0 	.word	0x080115d0

0800d9e0 <__retarget_lock_init_recursive>:
 800d9e0:	4770      	bx	lr

0800d9e2 <__retarget_lock_acquire_recursive>:
 800d9e2:	4770      	bx	lr

0800d9e4 <__retarget_lock_release_recursive>:
 800d9e4:	4770      	bx	lr

0800d9e6 <memchr>:
 800d9e6:	b2c9      	uxtb	r1, r1
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	4402      	add	r2, r0
 800d9ec:	b510      	push	{r4, lr}
 800d9ee:	4293      	cmp	r3, r2
 800d9f0:	4618      	mov	r0, r3
 800d9f2:	d101      	bne.n	800d9f8 <memchr+0x12>
 800d9f4:	2000      	movs	r0, #0
 800d9f6:	e003      	b.n	800da00 <memchr+0x1a>
 800d9f8:	7804      	ldrb	r4, [r0, #0]
 800d9fa:	3301      	adds	r3, #1
 800d9fc:	428c      	cmp	r4, r1
 800d9fe:	d1f6      	bne.n	800d9ee <memchr+0x8>
 800da00:	bd10      	pop	{r4, pc}
	...

0800da04 <nanf>:
 800da04:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800da0c <nanf+0x8>
 800da08:	4770      	bx	lr
 800da0a:	bf00      	nop
 800da0c:	7fc00000 	.word	0x7fc00000

0800da10 <quorem>:
 800da10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da14:	6903      	ldr	r3, [r0, #16]
 800da16:	4607      	mov	r7, r0
 800da18:	690c      	ldr	r4, [r1, #16]
 800da1a:	42a3      	cmp	r3, r4
 800da1c:	f2c0 8083 	blt.w	800db26 <quorem+0x116>
 800da20:	3c01      	subs	r4, #1
 800da22:	f100 0514 	add.w	r5, r0, #20
 800da26:	f101 0814 	add.w	r8, r1, #20
 800da2a:	00a3      	lsls	r3, r4, #2
 800da2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800da30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800da34:	9300      	str	r3, [sp, #0]
 800da36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800da3a:	9301      	str	r3, [sp, #4]
 800da3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800da40:	3301      	adds	r3, #1
 800da42:	429a      	cmp	r2, r3
 800da44:	fbb2 f6f3 	udiv	r6, r2, r3
 800da48:	d331      	bcc.n	800daae <quorem+0x9e>
 800da4a:	f04f 0a00 	mov.w	sl, #0
 800da4e:	46c4      	mov	ip, r8
 800da50:	46ae      	mov	lr, r5
 800da52:	46d3      	mov	fp, sl
 800da54:	f85c 3b04 	ldr.w	r3, [ip], #4
 800da58:	b298      	uxth	r0, r3
 800da5a:	45e1      	cmp	r9, ip
 800da5c:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800da60:	fb06 a000 	mla	r0, r6, r0, sl
 800da64:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800da68:	b280      	uxth	r0, r0
 800da6a:	fb06 2303 	mla	r3, r6, r3, r2
 800da6e:	f8de 2000 	ldr.w	r2, [lr]
 800da72:	b292      	uxth	r2, r2
 800da74:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800da78:	eba2 0200 	sub.w	r2, r2, r0
 800da7c:	b29b      	uxth	r3, r3
 800da7e:	f8de 0000 	ldr.w	r0, [lr]
 800da82:	445a      	add	r2, fp
 800da84:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800da88:	b292      	uxth	r2, r2
 800da8a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800da8e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800da92:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800da96:	f84e 2b04 	str.w	r2, [lr], #4
 800da9a:	d2db      	bcs.n	800da54 <quorem+0x44>
 800da9c:	9b00      	ldr	r3, [sp, #0]
 800da9e:	58eb      	ldr	r3, [r5, r3]
 800daa0:	b92b      	cbnz	r3, 800daae <quorem+0x9e>
 800daa2:	9b01      	ldr	r3, [sp, #4]
 800daa4:	3b04      	subs	r3, #4
 800daa6:	429d      	cmp	r5, r3
 800daa8:	461a      	mov	r2, r3
 800daaa:	d330      	bcc.n	800db0e <quorem+0xfe>
 800daac:	613c      	str	r4, [r7, #16]
 800daae:	4638      	mov	r0, r7
 800dab0:	f001 f9d0 	bl	800ee54 <__mcmp>
 800dab4:	2800      	cmp	r0, #0
 800dab6:	db26      	blt.n	800db06 <quorem+0xf6>
 800dab8:	4629      	mov	r1, r5
 800daba:	2000      	movs	r0, #0
 800dabc:	f858 2b04 	ldr.w	r2, [r8], #4
 800dac0:	f8d1 c000 	ldr.w	ip, [r1]
 800dac4:	fa1f fe82 	uxth.w	lr, r2
 800dac8:	45c1      	cmp	r9, r8
 800daca:	fa1f f38c 	uxth.w	r3, ip
 800dace:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800dad2:	eba3 030e 	sub.w	r3, r3, lr
 800dad6:	4403      	add	r3, r0
 800dad8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800dadc:	b29b      	uxth	r3, r3
 800dade:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800dae2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dae6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800daea:	f841 3b04 	str.w	r3, [r1], #4
 800daee:	d2e5      	bcs.n	800dabc <quorem+0xac>
 800daf0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800daf4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800daf8:	b922      	cbnz	r2, 800db04 <quorem+0xf4>
 800dafa:	3b04      	subs	r3, #4
 800dafc:	429d      	cmp	r5, r3
 800dafe:	461a      	mov	r2, r3
 800db00:	d30b      	bcc.n	800db1a <quorem+0x10a>
 800db02:	613c      	str	r4, [r7, #16]
 800db04:	3601      	adds	r6, #1
 800db06:	4630      	mov	r0, r6
 800db08:	b003      	add	sp, #12
 800db0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db0e:	6812      	ldr	r2, [r2, #0]
 800db10:	3b04      	subs	r3, #4
 800db12:	2a00      	cmp	r2, #0
 800db14:	d1ca      	bne.n	800daac <quorem+0x9c>
 800db16:	3c01      	subs	r4, #1
 800db18:	e7c5      	b.n	800daa6 <quorem+0x96>
 800db1a:	6812      	ldr	r2, [r2, #0]
 800db1c:	3b04      	subs	r3, #4
 800db1e:	2a00      	cmp	r2, #0
 800db20:	d1ef      	bne.n	800db02 <quorem+0xf2>
 800db22:	3c01      	subs	r4, #1
 800db24:	e7ea      	b.n	800dafc <quorem+0xec>
 800db26:	2000      	movs	r0, #0
 800db28:	e7ee      	b.n	800db08 <quorem+0xf8>
 800db2a:	0000      	movs	r0, r0
 800db2c:	0000      	movs	r0, r0
	...

0800db30 <_dtoa_r>:
 800db30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db34:	69c7      	ldr	r7, [r0, #28]
 800db36:	b097      	sub	sp, #92	@ 0x5c
 800db38:	4681      	mov	r9, r0
 800db3a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800db3c:	9107      	str	r1, [sp, #28]
 800db3e:	920c      	str	r2, [sp, #48]	@ 0x30
 800db40:	9311      	str	r3, [sp, #68]	@ 0x44
 800db42:	ec55 4b10 	vmov	r4, r5, d0
 800db46:	ed8d 0b04 	vstr	d0, [sp, #16]
 800db4a:	b97f      	cbnz	r7, 800db6c <_dtoa_r+0x3c>
 800db4c:	2010      	movs	r0, #16
 800db4e:	f000 fe0b 	bl	800e768 <malloc>
 800db52:	4602      	mov	r2, r0
 800db54:	f8c9 001c 	str.w	r0, [r9, #28]
 800db58:	b920      	cbnz	r0, 800db64 <_dtoa_r+0x34>
 800db5a:	4ba9      	ldr	r3, [pc, #676]	@ (800de00 <_dtoa_r+0x2d0>)
 800db5c:	21ef      	movs	r1, #239	@ 0xef
 800db5e:	48a9      	ldr	r0, [pc, #676]	@ (800de04 <_dtoa_r+0x2d4>)
 800db60:	f002 fc4a 	bl	80103f8 <__assert_func>
 800db64:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800db68:	6007      	str	r7, [r0, #0]
 800db6a:	60c7      	str	r7, [r0, #12]
 800db6c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800db70:	6819      	ldr	r1, [r3, #0]
 800db72:	b159      	cbz	r1, 800db8c <_dtoa_r+0x5c>
 800db74:	685a      	ldr	r2, [r3, #4]
 800db76:	2301      	movs	r3, #1
 800db78:	4648      	mov	r0, r9
 800db7a:	4093      	lsls	r3, r2
 800db7c:	604a      	str	r2, [r1, #4]
 800db7e:	608b      	str	r3, [r1, #8]
 800db80:	f000 fee8 	bl	800e954 <_Bfree>
 800db84:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800db88:	2200      	movs	r2, #0
 800db8a:	601a      	str	r2, [r3, #0]
 800db8c:	1e2b      	subs	r3, r5, #0
 800db8e:	bfb7      	itett	lt
 800db90:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800db94:	2300      	movge	r3, #0
 800db96:	2201      	movlt	r2, #1
 800db98:	9305      	strlt	r3, [sp, #20]
 800db9a:	bfa8      	it	ge
 800db9c:	6033      	strge	r3, [r6, #0]
 800db9e:	9f05      	ldr	r7, [sp, #20]
 800dba0:	4b99      	ldr	r3, [pc, #612]	@ (800de08 <_dtoa_r+0x2d8>)
 800dba2:	bfb8      	it	lt
 800dba4:	6032      	strlt	r2, [r6, #0]
 800dba6:	43bb      	bics	r3, r7
 800dba8:	d112      	bne.n	800dbd0 <_dtoa_r+0xa0>
 800dbaa:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dbae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dbb0:	6013      	str	r3, [r2, #0]
 800dbb2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dbb6:	4323      	orrs	r3, r4
 800dbb8:	f000 855a 	beq.w	800e670 <_dtoa_r+0xb40>
 800dbbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dbbe:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800de1c <_dtoa_r+0x2ec>
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	f000 855c 	beq.w	800e680 <_dtoa_r+0xb50>
 800dbc8:	f10a 0303 	add.w	r3, sl, #3
 800dbcc:	f000 bd56 	b.w	800e67c <_dtoa_r+0xb4c>
 800dbd0:	ed9d 7b04 	vldr	d7, [sp, #16]
 800dbd4:	2200      	movs	r2, #0
 800dbd6:	2300      	movs	r3, #0
 800dbd8:	ec51 0b17 	vmov	r0, r1, d7
 800dbdc:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800dbe0:	f7f2 ff82 	bl	8000ae8 <__aeabi_dcmpeq>
 800dbe4:	4680      	mov	r8, r0
 800dbe6:	b158      	cbz	r0, 800dc00 <_dtoa_r+0xd0>
 800dbe8:	2301      	movs	r3, #1
 800dbea:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dbec:	6013      	str	r3, [r2, #0]
 800dbee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dbf0:	b113      	cbz	r3, 800dbf8 <_dtoa_r+0xc8>
 800dbf2:	4b86      	ldr	r3, [pc, #536]	@ (800de0c <_dtoa_r+0x2dc>)
 800dbf4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dbf6:	6013      	str	r3, [r2, #0]
 800dbf8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800de20 <_dtoa_r+0x2f0>
 800dbfc:	f000 bd40 	b.w	800e680 <_dtoa_r+0xb50>
 800dc00:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dc04:	aa14      	add	r2, sp, #80	@ 0x50
 800dc06:	a915      	add	r1, sp, #84	@ 0x54
 800dc08:	4648      	mov	r0, r9
 800dc0a:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800dc0e:	f001 fa49 	bl	800f0a4 <__d2b>
 800dc12:	9002      	str	r0, [sp, #8]
 800dc14:	2e00      	cmp	r6, #0
 800dc16:	d076      	beq.n	800dd06 <_dtoa_r+0x1d6>
 800dc18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc1a:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800dc1e:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800dc22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dc26:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dc2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dc2e:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800dc32:	4619      	mov	r1, r3
 800dc34:	2200      	movs	r2, #0
 800dc36:	4b76      	ldr	r3, [pc, #472]	@ (800de10 <_dtoa_r+0x2e0>)
 800dc38:	f7f2 fb36 	bl	80002a8 <__aeabi_dsub>
 800dc3c:	a36a      	add	r3, pc, #424	@ (adr r3, 800dde8 <_dtoa_r+0x2b8>)
 800dc3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc42:	f7f2 fce9 	bl	8000618 <__aeabi_dmul>
 800dc46:	a36a      	add	r3, pc, #424	@ (adr r3, 800ddf0 <_dtoa_r+0x2c0>)
 800dc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc4c:	f7f2 fb2e 	bl	80002ac <__adddf3>
 800dc50:	4604      	mov	r4, r0
 800dc52:	460d      	mov	r5, r1
 800dc54:	4630      	mov	r0, r6
 800dc56:	f7f2 fc75 	bl	8000544 <__aeabi_i2d>
 800dc5a:	a367      	add	r3, pc, #412	@ (adr r3, 800ddf8 <_dtoa_r+0x2c8>)
 800dc5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc60:	f7f2 fcda 	bl	8000618 <__aeabi_dmul>
 800dc64:	4602      	mov	r2, r0
 800dc66:	460b      	mov	r3, r1
 800dc68:	4620      	mov	r0, r4
 800dc6a:	4629      	mov	r1, r5
 800dc6c:	f7f2 fb1e 	bl	80002ac <__adddf3>
 800dc70:	4604      	mov	r4, r0
 800dc72:	460d      	mov	r5, r1
 800dc74:	f7f2 ff80 	bl	8000b78 <__aeabi_d2iz>
 800dc78:	2200      	movs	r2, #0
 800dc7a:	4607      	mov	r7, r0
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	4620      	mov	r0, r4
 800dc80:	4629      	mov	r1, r5
 800dc82:	f7f2 ff3b 	bl	8000afc <__aeabi_dcmplt>
 800dc86:	b140      	cbz	r0, 800dc9a <_dtoa_r+0x16a>
 800dc88:	4638      	mov	r0, r7
 800dc8a:	f7f2 fc5b 	bl	8000544 <__aeabi_i2d>
 800dc8e:	4622      	mov	r2, r4
 800dc90:	462b      	mov	r3, r5
 800dc92:	f7f2 ff29 	bl	8000ae8 <__aeabi_dcmpeq>
 800dc96:	b900      	cbnz	r0, 800dc9a <_dtoa_r+0x16a>
 800dc98:	3f01      	subs	r7, #1
 800dc9a:	2f16      	cmp	r7, #22
 800dc9c:	d852      	bhi.n	800dd44 <_dtoa_r+0x214>
 800dc9e:	4b5d      	ldr	r3, [pc, #372]	@ (800de14 <_dtoa_r+0x2e4>)
 800dca0:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dca4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800dca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcac:	f7f2 ff26 	bl	8000afc <__aeabi_dcmplt>
 800dcb0:	2800      	cmp	r0, #0
 800dcb2:	d049      	beq.n	800dd48 <_dtoa_r+0x218>
 800dcb4:	3f01      	subs	r7, #1
 800dcb6:	2300      	movs	r3, #0
 800dcb8:	9310      	str	r3, [sp, #64]	@ 0x40
 800dcba:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dcbc:	1b9b      	subs	r3, r3, r6
 800dcbe:	1e5a      	subs	r2, r3, #1
 800dcc0:	bf4c      	ite	mi
 800dcc2:	f1c3 0301 	rsbmi	r3, r3, #1
 800dcc6:	2300      	movpl	r3, #0
 800dcc8:	9206      	str	r2, [sp, #24]
 800dcca:	bf45      	ittet	mi
 800dccc:	9300      	strmi	r3, [sp, #0]
 800dcce:	2300      	movmi	r3, #0
 800dcd0:	9300      	strpl	r3, [sp, #0]
 800dcd2:	9306      	strmi	r3, [sp, #24]
 800dcd4:	2f00      	cmp	r7, #0
 800dcd6:	db39      	blt.n	800dd4c <_dtoa_r+0x21c>
 800dcd8:	9b06      	ldr	r3, [sp, #24]
 800dcda:	970d      	str	r7, [sp, #52]	@ 0x34
 800dcdc:	443b      	add	r3, r7
 800dcde:	9306      	str	r3, [sp, #24]
 800dce0:	2300      	movs	r3, #0
 800dce2:	9308      	str	r3, [sp, #32]
 800dce4:	9b07      	ldr	r3, [sp, #28]
 800dce6:	2b09      	cmp	r3, #9
 800dce8:	d863      	bhi.n	800ddb2 <_dtoa_r+0x282>
 800dcea:	2b05      	cmp	r3, #5
 800dcec:	bfc5      	ittet	gt
 800dcee:	3b04      	subgt	r3, #4
 800dcf0:	2400      	movgt	r4, #0
 800dcf2:	2401      	movle	r4, #1
 800dcf4:	9307      	strgt	r3, [sp, #28]
 800dcf6:	9b07      	ldr	r3, [sp, #28]
 800dcf8:	3b02      	subs	r3, #2
 800dcfa:	2b03      	cmp	r3, #3
 800dcfc:	d865      	bhi.n	800ddca <_dtoa_r+0x29a>
 800dcfe:	e8df f003 	tbb	[pc, r3]
 800dd02:	5654      	.short	0x5654
 800dd04:	2d39      	.short	0x2d39
 800dd06:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800dd0a:	441e      	add	r6, r3
 800dd0c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dd10:	2b20      	cmp	r3, #32
 800dd12:	bfc9      	itett	gt
 800dd14:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dd18:	f1c3 0320 	rsble	r3, r3, #32
 800dd1c:	409f      	lslgt	r7, r3
 800dd1e:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800dd22:	bfd8      	it	le
 800dd24:	fa04 f003 	lslle.w	r0, r4, r3
 800dd28:	f106 36ff 	add.w	r6, r6, #4294967295
 800dd2c:	bfc4      	itt	gt
 800dd2e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800dd32:	ea47 0003 	orrgt.w	r0, r7, r3
 800dd36:	f7f2 fbf5 	bl	8000524 <__aeabi_ui2d>
 800dd3a:	2201      	movs	r2, #1
 800dd3c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800dd40:	9212      	str	r2, [sp, #72]	@ 0x48
 800dd42:	e776      	b.n	800dc32 <_dtoa_r+0x102>
 800dd44:	2301      	movs	r3, #1
 800dd46:	e7b7      	b.n	800dcb8 <_dtoa_r+0x188>
 800dd48:	9010      	str	r0, [sp, #64]	@ 0x40
 800dd4a:	e7b6      	b.n	800dcba <_dtoa_r+0x18a>
 800dd4c:	9b00      	ldr	r3, [sp, #0]
 800dd4e:	1bdb      	subs	r3, r3, r7
 800dd50:	9300      	str	r3, [sp, #0]
 800dd52:	427b      	negs	r3, r7
 800dd54:	9308      	str	r3, [sp, #32]
 800dd56:	2300      	movs	r3, #0
 800dd58:	930d      	str	r3, [sp, #52]	@ 0x34
 800dd5a:	e7c3      	b.n	800dce4 <_dtoa_r+0x1b4>
 800dd5c:	2301      	movs	r3, #1
 800dd5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd62:	eb07 0b03 	add.w	fp, r7, r3
 800dd66:	f10b 0301 	add.w	r3, fp, #1
 800dd6a:	2b01      	cmp	r3, #1
 800dd6c:	9303      	str	r3, [sp, #12]
 800dd6e:	bfb8      	it	lt
 800dd70:	2301      	movlt	r3, #1
 800dd72:	e006      	b.n	800dd82 <_dtoa_r+0x252>
 800dd74:	2301      	movs	r3, #1
 800dd76:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd78:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	dd28      	ble.n	800ddd0 <_dtoa_r+0x2a0>
 800dd7e:	469b      	mov	fp, r3
 800dd80:	9303      	str	r3, [sp, #12]
 800dd82:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800dd86:	2100      	movs	r1, #0
 800dd88:	2204      	movs	r2, #4
 800dd8a:	f102 0514 	add.w	r5, r2, #20
 800dd8e:	429d      	cmp	r5, r3
 800dd90:	d926      	bls.n	800dde0 <_dtoa_r+0x2b0>
 800dd92:	6041      	str	r1, [r0, #4]
 800dd94:	4648      	mov	r0, r9
 800dd96:	f000 fd9d 	bl	800e8d4 <_Balloc>
 800dd9a:	4682      	mov	sl, r0
 800dd9c:	2800      	cmp	r0, #0
 800dd9e:	d141      	bne.n	800de24 <_dtoa_r+0x2f4>
 800dda0:	4b1d      	ldr	r3, [pc, #116]	@ (800de18 <_dtoa_r+0x2e8>)
 800dda2:	4602      	mov	r2, r0
 800dda4:	f240 11af 	movw	r1, #431	@ 0x1af
 800dda8:	e6d9      	b.n	800db5e <_dtoa_r+0x2e>
 800ddaa:	2300      	movs	r3, #0
 800ddac:	e7e3      	b.n	800dd76 <_dtoa_r+0x246>
 800ddae:	2300      	movs	r3, #0
 800ddb0:	e7d5      	b.n	800dd5e <_dtoa_r+0x22e>
 800ddb2:	2401      	movs	r4, #1
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	9409      	str	r4, [sp, #36]	@ 0x24
 800ddb8:	9307      	str	r3, [sp, #28]
 800ddba:	f04f 3bff 	mov.w	fp, #4294967295
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	2312      	movs	r3, #18
 800ddc2:	f8cd b00c 	str.w	fp, [sp, #12]
 800ddc6:	920c      	str	r2, [sp, #48]	@ 0x30
 800ddc8:	e7db      	b.n	800dd82 <_dtoa_r+0x252>
 800ddca:	2301      	movs	r3, #1
 800ddcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800ddce:	e7f4      	b.n	800ddba <_dtoa_r+0x28a>
 800ddd0:	f04f 0b01 	mov.w	fp, #1
 800ddd4:	465b      	mov	r3, fp
 800ddd6:	f8cd b00c 	str.w	fp, [sp, #12]
 800ddda:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ddde:	e7d0      	b.n	800dd82 <_dtoa_r+0x252>
 800dde0:	3101      	adds	r1, #1
 800dde2:	0052      	lsls	r2, r2, #1
 800dde4:	e7d1      	b.n	800dd8a <_dtoa_r+0x25a>
 800dde6:	bf00      	nop
 800dde8:	636f4361 	.word	0x636f4361
 800ddec:	3fd287a7 	.word	0x3fd287a7
 800ddf0:	8b60c8b3 	.word	0x8b60c8b3
 800ddf4:	3fc68a28 	.word	0x3fc68a28
 800ddf8:	509f79fb 	.word	0x509f79fb
 800ddfc:	3fd34413 	.word	0x3fd34413
 800de00:	080111de 	.word	0x080111de
 800de04:	080111f5 	.word	0x080111f5
 800de08:	7ff00000 	.word	0x7ff00000
 800de0c:	080111a9 	.word	0x080111a9
 800de10:	3ff80000 	.word	0x3ff80000
 800de14:	080113a8 	.word	0x080113a8
 800de18:	0801124d 	.word	0x0801124d
 800de1c:	080111da 	.word	0x080111da
 800de20:	080111a8 	.word	0x080111a8
 800de24:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800de28:	6018      	str	r0, [r3, #0]
 800de2a:	9b03      	ldr	r3, [sp, #12]
 800de2c:	2b0e      	cmp	r3, #14
 800de2e:	f200 80a1 	bhi.w	800df74 <_dtoa_r+0x444>
 800de32:	2c00      	cmp	r4, #0
 800de34:	f000 809e 	beq.w	800df74 <_dtoa_r+0x444>
 800de38:	2f00      	cmp	r7, #0
 800de3a:	dd33      	ble.n	800dea4 <_dtoa_r+0x374>
 800de3c:	f007 020f 	and.w	r2, r7, #15
 800de40:	4b9b      	ldr	r3, [pc, #620]	@ (800e0b0 <_dtoa_r+0x580>)
 800de42:	05f8      	lsls	r0, r7, #23
 800de44:	ea4f 1427 	mov.w	r4, r7, asr #4
 800de48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800de4c:	ed93 7b00 	vldr	d7, [r3]
 800de50:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800de54:	d516      	bpl.n	800de84 <_dtoa_r+0x354>
 800de56:	4b97      	ldr	r3, [pc, #604]	@ (800e0b4 <_dtoa_r+0x584>)
 800de58:	f004 040f 	and.w	r4, r4, #15
 800de5c:	2603      	movs	r6, #3
 800de5e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800de62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800de66:	f7f2 fd01 	bl	800086c <__aeabi_ddiv>
 800de6a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de6e:	4d91      	ldr	r5, [pc, #580]	@ (800e0b4 <_dtoa_r+0x584>)
 800de70:	b954      	cbnz	r4, 800de88 <_dtoa_r+0x358>
 800de72:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800de76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800de7a:	f7f2 fcf7 	bl	800086c <__aeabi_ddiv>
 800de7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800de82:	e028      	b.n	800ded6 <_dtoa_r+0x3a6>
 800de84:	2602      	movs	r6, #2
 800de86:	e7f2      	b.n	800de6e <_dtoa_r+0x33e>
 800de88:	07e1      	lsls	r1, r4, #31
 800de8a:	d508      	bpl.n	800de9e <_dtoa_r+0x36e>
 800de8c:	3601      	adds	r6, #1
 800de8e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800de92:	e9d5 2300 	ldrd	r2, r3, [r5]
 800de96:	f7f2 fbbf 	bl	8000618 <__aeabi_dmul>
 800de9a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800de9e:	1064      	asrs	r4, r4, #1
 800dea0:	3508      	adds	r5, #8
 800dea2:	e7e5      	b.n	800de70 <_dtoa_r+0x340>
 800dea4:	f000 80af 	beq.w	800e006 <_dtoa_r+0x4d6>
 800dea8:	427c      	negs	r4, r7
 800deaa:	4b81      	ldr	r3, [pc, #516]	@ (800e0b0 <_dtoa_r+0x580>)
 800deac:	4d81      	ldr	r5, [pc, #516]	@ (800e0b4 <_dtoa_r+0x584>)
 800deae:	2602      	movs	r6, #2
 800deb0:	f004 020f 	and.w	r2, r4, #15
 800deb4:	1124      	asrs	r4, r4, #4
 800deb6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800deba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800debe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dec2:	f7f2 fba9 	bl	8000618 <__aeabi_dmul>
 800dec6:	2300      	movs	r3, #0
 800dec8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800decc:	2c00      	cmp	r4, #0
 800dece:	f040 808f 	bne.w	800dff0 <_dtoa_r+0x4c0>
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d1d3      	bne.n	800de7e <_dtoa_r+0x34e>
 800ded6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ded8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dedc:	2b00      	cmp	r3, #0
 800dede:	f000 8094 	beq.w	800e00a <_dtoa_r+0x4da>
 800dee2:	2200      	movs	r2, #0
 800dee4:	4b74      	ldr	r3, [pc, #464]	@ (800e0b8 <_dtoa_r+0x588>)
 800dee6:	4620      	mov	r0, r4
 800dee8:	4629      	mov	r1, r5
 800deea:	f7f2 fe07 	bl	8000afc <__aeabi_dcmplt>
 800deee:	2800      	cmp	r0, #0
 800def0:	f000 808b 	beq.w	800e00a <_dtoa_r+0x4da>
 800def4:	9b03      	ldr	r3, [sp, #12]
 800def6:	2b00      	cmp	r3, #0
 800def8:	f000 8087 	beq.w	800e00a <_dtoa_r+0x4da>
 800defc:	f1bb 0f00 	cmp.w	fp, #0
 800df00:	dd34      	ble.n	800df6c <_dtoa_r+0x43c>
 800df02:	4620      	mov	r0, r4
 800df04:	f107 38ff 	add.w	r8, r7, #4294967295
 800df08:	3601      	adds	r6, #1
 800df0a:	465c      	mov	r4, fp
 800df0c:	2200      	movs	r2, #0
 800df0e:	4b6b      	ldr	r3, [pc, #428]	@ (800e0bc <_dtoa_r+0x58c>)
 800df10:	4629      	mov	r1, r5
 800df12:	f7f2 fb81 	bl	8000618 <__aeabi_dmul>
 800df16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df1a:	4630      	mov	r0, r6
 800df1c:	f7f2 fb12 	bl	8000544 <__aeabi_i2d>
 800df20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df24:	f7f2 fb78 	bl	8000618 <__aeabi_dmul>
 800df28:	2200      	movs	r2, #0
 800df2a:	4b65      	ldr	r3, [pc, #404]	@ (800e0c0 <_dtoa_r+0x590>)
 800df2c:	f7f2 f9be 	bl	80002ac <__adddf3>
 800df30:	4605      	mov	r5, r0
 800df32:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800df36:	2c00      	cmp	r4, #0
 800df38:	d16a      	bne.n	800e010 <_dtoa_r+0x4e0>
 800df3a:	2200      	movs	r2, #0
 800df3c:	4b61      	ldr	r3, [pc, #388]	@ (800e0c4 <_dtoa_r+0x594>)
 800df3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df42:	f7f2 f9b1 	bl	80002a8 <__aeabi_dsub>
 800df46:	4602      	mov	r2, r0
 800df48:	460b      	mov	r3, r1
 800df4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800df4e:	462a      	mov	r2, r5
 800df50:	4633      	mov	r3, r6
 800df52:	f7f2 fdf1 	bl	8000b38 <__aeabi_dcmpgt>
 800df56:	2800      	cmp	r0, #0
 800df58:	f040 8298 	bne.w	800e48c <_dtoa_r+0x95c>
 800df5c:	462a      	mov	r2, r5
 800df5e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800df62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df66:	f7f2 fdc9 	bl	8000afc <__aeabi_dcmplt>
 800df6a:	bb38      	cbnz	r0, 800dfbc <_dtoa_r+0x48c>
 800df6c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800df70:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800df74:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800df76:	2b00      	cmp	r3, #0
 800df78:	f2c0 8157 	blt.w	800e22a <_dtoa_r+0x6fa>
 800df7c:	2f0e      	cmp	r7, #14
 800df7e:	f300 8154 	bgt.w	800e22a <_dtoa_r+0x6fa>
 800df82:	4b4b      	ldr	r3, [pc, #300]	@ (800e0b0 <_dtoa_r+0x580>)
 800df84:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800df88:	ed93 7b00 	vldr	d7, [r3]
 800df8c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800df8e:	2b00      	cmp	r3, #0
 800df90:	ed8d 7b00 	vstr	d7, [sp]
 800df94:	f280 80e5 	bge.w	800e162 <_dtoa_r+0x632>
 800df98:	9b03      	ldr	r3, [sp, #12]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	f300 80e1 	bgt.w	800e162 <_dtoa_r+0x632>
 800dfa0:	d10c      	bne.n	800dfbc <_dtoa_r+0x48c>
 800dfa2:	2200      	movs	r2, #0
 800dfa4:	4b47      	ldr	r3, [pc, #284]	@ (800e0c4 <_dtoa_r+0x594>)
 800dfa6:	ec51 0b17 	vmov	r0, r1, d7
 800dfaa:	f7f2 fb35 	bl	8000618 <__aeabi_dmul>
 800dfae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dfb2:	f7f2 fdb7 	bl	8000b24 <__aeabi_dcmpge>
 800dfb6:	2800      	cmp	r0, #0
 800dfb8:	f000 8266 	beq.w	800e488 <_dtoa_r+0x958>
 800dfbc:	2400      	movs	r4, #0
 800dfbe:	4625      	mov	r5, r4
 800dfc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dfc2:	4656      	mov	r6, sl
 800dfc4:	ea6f 0803 	mvn.w	r8, r3
 800dfc8:	2700      	movs	r7, #0
 800dfca:	4621      	mov	r1, r4
 800dfcc:	4648      	mov	r0, r9
 800dfce:	f000 fcc1 	bl	800e954 <_Bfree>
 800dfd2:	2d00      	cmp	r5, #0
 800dfd4:	f000 80bd 	beq.w	800e152 <_dtoa_r+0x622>
 800dfd8:	b12f      	cbz	r7, 800dfe6 <_dtoa_r+0x4b6>
 800dfda:	42af      	cmp	r7, r5
 800dfdc:	d003      	beq.n	800dfe6 <_dtoa_r+0x4b6>
 800dfde:	4639      	mov	r1, r7
 800dfe0:	4648      	mov	r0, r9
 800dfe2:	f000 fcb7 	bl	800e954 <_Bfree>
 800dfe6:	4629      	mov	r1, r5
 800dfe8:	4648      	mov	r0, r9
 800dfea:	f000 fcb3 	bl	800e954 <_Bfree>
 800dfee:	e0b0      	b.n	800e152 <_dtoa_r+0x622>
 800dff0:	07e2      	lsls	r2, r4, #31
 800dff2:	d505      	bpl.n	800e000 <_dtoa_r+0x4d0>
 800dff4:	3601      	adds	r6, #1
 800dff6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800dffa:	f7f2 fb0d 	bl	8000618 <__aeabi_dmul>
 800dffe:	2301      	movs	r3, #1
 800e000:	1064      	asrs	r4, r4, #1
 800e002:	3508      	adds	r5, #8
 800e004:	e762      	b.n	800decc <_dtoa_r+0x39c>
 800e006:	2602      	movs	r6, #2
 800e008:	e765      	b.n	800ded6 <_dtoa_r+0x3a6>
 800e00a:	46b8      	mov	r8, r7
 800e00c:	9c03      	ldr	r4, [sp, #12]
 800e00e:	e784      	b.n	800df1a <_dtoa_r+0x3ea>
 800e010:	4b27      	ldr	r3, [pc, #156]	@ (800e0b0 <_dtoa_r+0x580>)
 800e012:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e014:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e018:	4454      	add	r4, sl
 800e01a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e01e:	2900      	cmp	r1, #0
 800e020:	d054      	beq.n	800e0cc <_dtoa_r+0x59c>
 800e022:	2000      	movs	r0, #0
 800e024:	4928      	ldr	r1, [pc, #160]	@ (800e0c8 <_dtoa_r+0x598>)
 800e026:	f7f2 fc21 	bl	800086c <__aeabi_ddiv>
 800e02a:	4633      	mov	r3, r6
 800e02c:	4656      	mov	r6, sl
 800e02e:	462a      	mov	r2, r5
 800e030:	f7f2 f93a 	bl	80002a8 <__aeabi_dsub>
 800e034:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e038:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e03c:	f7f2 fd9c 	bl	8000b78 <__aeabi_d2iz>
 800e040:	4605      	mov	r5, r0
 800e042:	f7f2 fa7f 	bl	8000544 <__aeabi_i2d>
 800e046:	4602      	mov	r2, r0
 800e048:	460b      	mov	r3, r1
 800e04a:	3530      	adds	r5, #48	@ 0x30
 800e04c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e050:	f7f2 f92a 	bl	80002a8 <__aeabi_dsub>
 800e054:	4602      	mov	r2, r0
 800e056:	460b      	mov	r3, r1
 800e058:	f806 5b01 	strb.w	r5, [r6], #1
 800e05c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e060:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e064:	f7f2 fd4a 	bl	8000afc <__aeabi_dcmplt>
 800e068:	2800      	cmp	r0, #0
 800e06a:	d172      	bne.n	800e152 <_dtoa_r+0x622>
 800e06c:	2000      	movs	r0, #0
 800e06e:	4912      	ldr	r1, [pc, #72]	@ (800e0b8 <_dtoa_r+0x588>)
 800e070:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e074:	f7f2 f918 	bl	80002a8 <__aeabi_dsub>
 800e078:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e07c:	f7f2 fd3e 	bl	8000afc <__aeabi_dcmplt>
 800e080:	2800      	cmp	r0, #0
 800e082:	f040 80b4 	bne.w	800e1ee <_dtoa_r+0x6be>
 800e086:	42a6      	cmp	r6, r4
 800e088:	f43f af70 	beq.w	800df6c <_dtoa_r+0x43c>
 800e08c:	2200      	movs	r2, #0
 800e08e:	4b0b      	ldr	r3, [pc, #44]	@ (800e0bc <_dtoa_r+0x58c>)
 800e090:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e094:	f7f2 fac0 	bl	8000618 <__aeabi_dmul>
 800e098:	2200      	movs	r2, #0
 800e09a:	4b08      	ldr	r3, [pc, #32]	@ (800e0bc <_dtoa_r+0x58c>)
 800e09c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e0a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0a4:	f7f2 fab8 	bl	8000618 <__aeabi_dmul>
 800e0a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e0ac:	e7c4      	b.n	800e038 <_dtoa_r+0x508>
 800e0ae:	bf00      	nop
 800e0b0:	080113a8 	.word	0x080113a8
 800e0b4:	08011380 	.word	0x08011380
 800e0b8:	3ff00000 	.word	0x3ff00000
 800e0bc:	40240000 	.word	0x40240000
 800e0c0:	401c0000 	.word	0x401c0000
 800e0c4:	40140000 	.word	0x40140000
 800e0c8:	3fe00000 	.word	0x3fe00000
 800e0cc:	4631      	mov	r1, r6
 800e0ce:	4656      	mov	r6, sl
 800e0d0:	4628      	mov	r0, r5
 800e0d2:	f7f2 faa1 	bl	8000618 <__aeabi_dmul>
 800e0d6:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e0d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e0dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0e0:	f7f2 fd4a 	bl	8000b78 <__aeabi_d2iz>
 800e0e4:	4605      	mov	r5, r0
 800e0e6:	f7f2 fa2d 	bl	8000544 <__aeabi_i2d>
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	3530      	adds	r5, #48	@ 0x30
 800e0ee:	460b      	mov	r3, r1
 800e0f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e0f4:	f7f2 f8d8 	bl	80002a8 <__aeabi_dsub>
 800e0f8:	f806 5b01 	strb.w	r5, [r6], #1
 800e0fc:	4602      	mov	r2, r0
 800e0fe:	460b      	mov	r3, r1
 800e100:	42a6      	cmp	r6, r4
 800e102:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e106:	f04f 0200 	mov.w	r2, #0
 800e10a:	d124      	bne.n	800e156 <_dtoa_r+0x626>
 800e10c:	4baf      	ldr	r3, [pc, #700]	@ (800e3cc <_dtoa_r+0x89c>)
 800e10e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e112:	f7f2 f8cb 	bl	80002ac <__adddf3>
 800e116:	4602      	mov	r2, r0
 800e118:	460b      	mov	r3, r1
 800e11a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e11e:	f7f2 fd0b 	bl	8000b38 <__aeabi_dcmpgt>
 800e122:	2800      	cmp	r0, #0
 800e124:	d163      	bne.n	800e1ee <_dtoa_r+0x6be>
 800e126:	2000      	movs	r0, #0
 800e128:	49a8      	ldr	r1, [pc, #672]	@ (800e3cc <_dtoa_r+0x89c>)
 800e12a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e12e:	f7f2 f8bb 	bl	80002a8 <__aeabi_dsub>
 800e132:	4602      	mov	r2, r0
 800e134:	460b      	mov	r3, r1
 800e136:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e13a:	f7f2 fcdf 	bl	8000afc <__aeabi_dcmplt>
 800e13e:	2800      	cmp	r0, #0
 800e140:	f43f af14 	beq.w	800df6c <_dtoa_r+0x43c>
 800e144:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e146:	1e73      	subs	r3, r6, #1
 800e148:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e14a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e14e:	2b30      	cmp	r3, #48	@ 0x30
 800e150:	d0f8      	beq.n	800e144 <_dtoa_r+0x614>
 800e152:	4647      	mov	r7, r8
 800e154:	e03b      	b.n	800e1ce <_dtoa_r+0x69e>
 800e156:	4b9e      	ldr	r3, [pc, #632]	@ (800e3d0 <_dtoa_r+0x8a0>)
 800e158:	f7f2 fa5e 	bl	8000618 <__aeabi_dmul>
 800e15c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e160:	e7bc      	b.n	800e0dc <_dtoa_r+0x5ac>
 800e162:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e166:	4656      	mov	r6, sl
 800e168:	4620      	mov	r0, r4
 800e16a:	4629      	mov	r1, r5
 800e16c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e170:	f7f2 fb7c 	bl	800086c <__aeabi_ddiv>
 800e174:	f7f2 fd00 	bl	8000b78 <__aeabi_d2iz>
 800e178:	4680      	mov	r8, r0
 800e17a:	f7f2 f9e3 	bl	8000544 <__aeabi_i2d>
 800e17e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e182:	f7f2 fa49 	bl	8000618 <__aeabi_dmul>
 800e186:	4602      	mov	r2, r0
 800e188:	4620      	mov	r0, r4
 800e18a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e18e:	460b      	mov	r3, r1
 800e190:	4629      	mov	r1, r5
 800e192:	f7f2 f889 	bl	80002a8 <__aeabi_dsub>
 800e196:	9d03      	ldr	r5, [sp, #12]
 800e198:	f806 4b01 	strb.w	r4, [r6], #1
 800e19c:	eba6 040a 	sub.w	r4, r6, sl
 800e1a0:	4602      	mov	r2, r0
 800e1a2:	460b      	mov	r3, r1
 800e1a4:	42a5      	cmp	r5, r4
 800e1a6:	d133      	bne.n	800e210 <_dtoa_r+0x6e0>
 800e1a8:	f7f2 f880 	bl	80002ac <__adddf3>
 800e1ac:	4604      	mov	r4, r0
 800e1ae:	460d      	mov	r5, r1
 800e1b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1b4:	f7f2 fcc0 	bl	8000b38 <__aeabi_dcmpgt>
 800e1b8:	b9c0      	cbnz	r0, 800e1ec <_dtoa_r+0x6bc>
 800e1ba:	4620      	mov	r0, r4
 800e1bc:	4629      	mov	r1, r5
 800e1be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e1c2:	f7f2 fc91 	bl	8000ae8 <__aeabi_dcmpeq>
 800e1c6:	b110      	cbz	r0, 800e1ce <_dtoa_r+0x69e>
 800e1c8:	f018 0f01 	tst.w	r8, #1
 800e1cc:	d10e      	bne.n	800e1ec <_dtoa_r+0x6bc>
 800e1ce:	9902      	ldr	r1, [sp, #8]
 800e1d0:	4648      	mov	r0, r9
 800e1d2:	f000 fbbf 	bl	800e954 <_Bfree>
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	3701      	adds	r7, #1
 800e1da:	7033      	strb	r3, [r6, #0]
 800e1dc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e1de:	601f      	str	r7, [r3, #0]
 800e1e0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	f000 824c 	beq.w	800e680 <_dtoa_r+0xb50>
 800e1e8:	601e      	str	r6, [r3, #0]
 800e1ea:	e249      	b.n	800e680 <_dtoa_r+0xb50>
 800e1ec:	46b8      	mov	r8, r7
 800e1ee:	4633      	mov	r3, r6
 800e1f0:	461e      	mov	r6, r3
 800e1f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e1f6:	2a39      	cmp	r2, #57	@ 0x39
 800e1f8:	d106      	bne.n	800e208 <_dtoa_r+0x6d8>
 800e1fa:	459a      	cmp	sl, r3
 800e1fc:	d1f8      	bne.n	800e1f0 <_dtoa_r+0x6c0>
 800e1fe:	2230      	movs	r2, #48	@ 0x30
 800e200:	f108 0801 	add.w	r8, r8, #1
 800e204:	f88a 2000 	strb.w	r2, [sl]
 800e208:	781a      	ldrb	r2, [r3, #0]
 800e20a:	3201      	adds	r2, #1
 800e20c:	701a      	strb	r2, [r3, #0]
 800e20e:	e7a0      	b.n	800e152 <_dtoa_r+0x622>
 800e210:	2200      	movs	r2, #0
 800e212:	4b6f      	ldr	r3, [pc, #444]	@ (800e3d0 <_dtoa_r+0x8a0>)
 800e214:	f7f2 fa00 	bl	8000618 <__aeabi_dmul>
 800e218:	2200      	movs	r2, #0
 800e21a:	2300      	movs	r3, #0
 800e21c:	4604      	mov	r4, r0
 800e21e:	460d      	mov	r5, r1
 800e220:	f7f2 fc62 	bl	8000ae8 <__aeabi_dcmpeq>
 800e224:	2800      	cmp	r0, #0
 800e226:	d09f      	beq.n	800e168 <_dtoa_r+0x638>
 800e228:	e7d1      	b.n	800e1ce <_dtoa_r+0x69e>
 800e22a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e22c:	2a00      	cmp	r2, #0
 800e22e:	f000 80ea 	beq.w	800e406 <_dtoa_r+0x8d6>
 800e232:	9a07      	ldr	r2, [sp, #28]
 800e234:	2a01      	cmp	r2, #1
 800e236:	f300 80cd 	bgt.w	800e3d4 <_dtoa_r+0x8a4>
 800e23a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e23c:	2a00      	cmp	r2, #0
 800e23e:	f000 80c1 	beq.w	800e3c4 <_dtoa_r+0x894>
 800e242:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e246:	9c08      	ldr	r4, [sp, #32]
 800e248:	9e00      	ldr	r6, [sp, #0]
 800e24a:	9a00      	ldr	r2, [sp, #0]
 800e24c:	2101      	movs	r1, #1
 800e24e:	4648      	mov	r0, r9
 800e250:	441a      	add	r2, r3
 800e252:	9200      	str	r2, [sp, #0]
 800e254:	9a06      	ldr	r2, [sp, #24]
 800e256:	441a      	add	r2, r3
 800e258:	9206      	str	r2, [sp, #24]
 800e25a:	f000 fc7b 	bl	800eb54 <__i2b>
 800e25e:	4605      	mov	r5, r0
 800e260:	b166      	cbz	r6, 800e27c <_dtoa_r+0x74c>
 800e262:	9b06      	ldr	r3, [sp, #24]
 800e264:	2b00      	cmp	r3, #0
 800e266:	dd09      	ble.n	800e27c <_dtoa_r+0x74c>
 800e268:	42b3      	cmp	r3, r6
 800e26a:	9a00      	ldr	r2, [sp, #0]
 800e26c:	bfa8      	it	ge
 800e26e:	4633      	movge	r3, r6
 800e270:	1ad2      	subs	r2, r2, r3
 800e272:	1af6      	subs	r6, r6, r3
 800e274:	9200      	str	r2, [sp, #0]
 800e276:	9a06      	ldr	r2, [sp, #24]
 800e278:	1ad3      	subs	r3, r2, r3
 800e27a:	9306      	str	r3, [sp, #24]
 800e27c:	9b08      	ldr	r3, [sp, #32]
 800e27e:	b30b      	cbz	r3, 800e2c4 <_dtoa_r+0x794>
 800e280:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e282:	2b00      	cmp	r3, #0
 800e284:	f000 80c6 	beq.w	800e414 <_dtoa_r+0x8e4>
 800e288:	2c00      	cmp	r4, #0
 800e28a:	f000 80c0 	beq.w	800e40e <_dtoa_r+0x8de>
 800e28e:	4629      	mov	r1, r5
 800e290:	4622      	mov	r2, r4
 800e292:	4648      	mov	r0, r9
 800e294:	f000 fd18 	bl	800ecc8 <__pow5mult>
 800e298:	9a02      	ldr	r2, [sp, #8]
 800e29a:	4601      	mov	r1, r0
 800e29c:	4605      	mov	r5, r0
 800e29e:	4648      	mov	r0, r9
 800e2a0:	f000 fc6e 	bl	800eb80 <__multiply>
 800e2a4:	9902      	ldr	r1, [sp, #8]
 800e2a6:	4680      	mov	r8, r0
 800e2a8:	4648      	mov	r0, r9
 800e2aa:	f000 fb53 	bl	800e954 <_Bfree>
 800e2ae:	9b08      	ldr	r3, [sp, #32]
 800e2b0:	1b1b      	subs	r3, r3, r4
 800e2b2:	9308      	str	r3, [sp, #32]
 800e2b4:	f000 80b1 	beq.w	800e41a <_dtoa_r+0x8ea>
 800e2b8:	9a08      	ldr	r2, [sp, #32]
 800e2ba:	4641      	mov	r1, r8
 800e2bc:	4648      	mov	r0, r9
 800e2be:	f000 fd03 	bl	800ecc8 <__pow5mult>
 800e2c2:	9002      	str	r0, [sp, #8]
 800e2c4:	2101      	movs	r1, #1
 800e2c6:	4648      	mov	r0, r9
 800e2c8:	f000 fc44 	bl	800eb54 <__i2b>
 800e2cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e2ce:	4604      	mov	r4, r0
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	f000 81d9 	beq.w	800e688 <_dtoa_r+0xb58>
 800e2d6:	461a      	mov	r2, r3
 800e2d8:	4601      	mov	r1, r0
 800e2da:	4648      	mov	r0, r9
 800e2dc:	f000 fcf4 	bl	800ecc8 <__pow5mult>
 800e2e0:	9b07      	ldr	r3, [sp, #28]
 800e2e2:	4604      	mov	r4, r0
 800e2e4:	2b01      	cmp	r3, #1
 800e2e6:	f300 809f 	bgt.w	800e428 <_dtoa_r+0x8f8>
 800e2ea:	9b04      	ldr	r3, [sp, #16]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	f040 8097 	bne.w	800e420 <_dtoa_r+0x8f0>
 800e2f2:	9b05      	ldr	r3, [sp, #20]
 800e2f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	f040 8093 	bne.w	800e424 <_dtoa_r+0x8f4>
 800e2fe:	9b05      	ldr	r3, [sp, #20]
 800e300:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e304:	0d1b      	lsrs	r3, r3, #20
 800e306:	051b      	lsls	r3, r3, #20
 800e308:	b133      	cbz	r3, 800e318 <_dtoa_r+0x7e8>
 800e30a:	9b00      	ldr	r3, [sp, #0]
 800e30c:	3301      	adds	r3, #1
 800e30e:	9300      	str	r3, [sp, #0]
 800e310:	9b06      	ldr	r3, [sp, #24]
 800e312:	3301      	adds	r3, #1
 800e314:	9306      	str	r3, [sp, #24]
 800e316:	2301      	movs	r3, #1
 800e318:	9308      	str	r3, [sp, #32]
 800e31a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	f000 81b9 	beq.w	800e694 <_dtoa_r+0xb64>
 800e322:	6923      	ldr	r3, [r4, #16]
 800e324:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e328:	6918      	ldr	r0, [r3, #16]
 800e32a:	f000 fbc7 	bl	800eabc <__hi0bits>
 800e32e:	f1c0 0020 	rsb	r0, r0, #32
 800e332:	9b06      	ldr	r3, [sp, #24]
 800e334:	4418      	add	r0, r3
 800e336:	f010 001f 	ands.w	r0, r0, #31
 800e33a:	f000 8082 	beq.w	800e442 <_dtoa_r+0x912>
 800e33e:	f1c0 0320 	rsb	r3, r0, #32
 800e342:	2b04      	cmp	r3, #4
 800e344:	dd73      	ble.n	800e42e <_dtoa_r+0x8fe>
 800e346:	f1c0 001c 	rsb	r0, r0, #28
 800e34a:	9b00      	ldr	r3, [sp, #0]
 800e34c:	4403      	add	r3, r0
 800e34e:	4406      	add	r6, r0
 800e350:	9300      	str	r3, [sp, #0]
 800e352:	9b06      	ldr	r3, [sp, #24]
 800e354:	4403      	add	r3, r0
 800e356:	9306      	str	r3, [sp, #24]
 800e358:	9b00      	ldr	r3, [sp, #0]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	dd05      	ble.n	800e36a <_dtoa_r+0x83a>
 800e35e:	461a      	mov	r2, r3
 800e360:	9902      	ldr	r1, [sp, #8]
 800e362:	4648      	mov	r0, r9
 800e364:	f000 fd0a 	bl	800ed7c <__lshift>
 800e368:	9002      	str	r0, [sp, #8]
 800e36a:	9b06      	ldr	r3, [sp, #24]
 800e36c:	2b00      	cmp	r3, #0
 800e36e:	dd05      	ble.n	800e37c <_dtoa_r+0x84c>
 800e370:	4621      	mov	r1, r4
 800e372:	461a      	mov	r2, r3
 800e374:	4648      	mov	r0, r9
 800e376:	f000 fd01 	bl	800ed7c <__lshift>
 800e37a:	4604      	mov	r4, r0
 800e37c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d061      	beq.n	800e446 <_dtoa_r+0x916>
 800e382:	4621      	mov	r1, r4
 800e384:	9802      	ldr	r0, [sp, #8]
 800e386:	f000 fd65 	bl	800ee54 <__mcmp>
 800e38a:	2800      	cmp	r0, #0
 800e38c:	da5b      	bge.n	800e446 <_dtoa_r+0x916>
 800e38e:	2300      	movs	r3, #0
 800e390:	220a      	movs	r2, #10
 800e392:	9902      	ldr	r1, [sp, #8]
 800e394:	4648      	mov	r0, r9
 800e396:	f000 faff 	bl	800e998 <__multadd>
 800e39a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e39c:	f107 38ff 	add.w	r8, r7, #4294967295
 800e3a0:	9002      	str	r0, [sp, #8]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	f000 8178 	beq.w	800e698 <_dtoa_r+0xb68>
 800e3a8:	4629      	mov	r1, r5
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	220a      	movs	r2, #10
 800e3ae:	4648      	mov	r0, r9
 800e3b0:	f000 faf2 	bl	800e998 <__multadd>
 800e3b4:	f1bb 0f00 	cmp.w	fp, #0
 800e3b8:	4605      	mov	r5, r0
 800e3ba:	dc6f      	bgt.n	800e49c <_dtoa_r+0x96c>
 800e3bc:	9b07      	ldr	r3, [sp, #28]
 800e3be:	2b02      	cmp	r3, #2
 800e3c0:	dc49      	bgt.n	800e456 <_dtoa_r+0x926>
 800e3c2:	e06b      	b.n	800e49c <_dtoa_r+0x96c>
 800e3c4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e3c6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e3ca:	e73c      	b.n	800e246 <_dtoa_r+0x716>
 800e3cc:	3fe00000 	.word	0x3fe00000
 800e3d0:	40240000 	.word	0x40240000
 800e3d4:	9b03      	ldr	r3, [sp, #12]
 800e3d6:	1e5c      	subs	r4, r3, #1
 800e3d8:	9b08      	ldr	r3, [sp, #32]
 800e3da:	42a3      	cmp	r3, r4
 800e3dc:	db09      	blt.n	800e3f2 <_dtoa_r+0x8c2>
 800e3de:	1b1c      	subs	r4, r3, r4
 800e3e0:	9b03      	ldr	r3, [sp, #12]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	f6bf af30 	bge.w	800e248 <_dtoa_r+0x718>
 800e3e8:	9b00      	ldr	r3, [sp, #0]
 800e3ea:	9a03      	ldr	r2, [sp, #12]
 800e3ec:	1a9e      	subs	r6, r3, r2
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	e72b      	b.n	800e24a <_dtoa_r+0x71a>
 800e3f2:	9b08      	ldr	r3, [sp, #32]
 800e3f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e3f6:	1ae3      	subs	r3, r4, r3
 800e3f8:	9408      	str	r4, [sp, #32]
 800e3fa:	9e00      	ldr	r6, [sp, #0]
 800e3fc:	2400      	movs	r4, #0
 800e3fe:	441a      	add	r2, r3
 800e400:	9b03      	ldr	r3, [sp, #12]
 800e402:	920d      	str	r2, [sp, #52]	@ 0x34
 800e404:	e721      	b.n	800e24a <_dtoa_r+0x71a>
 800e406:	9c08      	ldr	r4, [sp, #32]
 800e408:	9e00      	ldr	r6, [sp, #0]
 800e40a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e40c:	e728      	b.n	800e260 <_dtoa_r+0x730>
 800e40e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e412:	e751      	b.n	800e2b8 <_dtoa_r+0x788>
 800e414:	9a08      	ldr	r2, [sp, #32]
 800e416:	9902      	ldr	r1, [sp, #8]
 800e418:	e750      	b.n	800e2bc <_dtoa_r+0x78c>
 800e41a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e41e:	e751      	b.n	800e2c4 <_dtoa_r+0x794>
 800e420:	2300      	movs	r3, #0
 800e422:	e779      	b.n	800e318 <_dtoa_r+0x7e8>
 800e424:	9b04      	ldr	r3, [sp, #16]
 800e426:	e777      	b.n	800e318 <_dtoa_r+0x7e8>
 800e428:	2300      	movs	r3, #0
 800e42a:	9308      	str	r3, [sp, #32]
 800e42c:	e779      	b.n	800e322 <_dtoa_r+0x7f2>
 800e42e:	d093      	beq.n	800e358 <_dtoa_r+0x828>
 800e430:	331c      	adds	r3, #28
 800e432:	9a00      	ldr	r2, [sp, #0]
 800e434:	441a      	add	r2, r3
 800e436:	441e      	add	r6, r3
 800e438:	9200      	str	r2, [sp, #0]
 800e43a:	9a06      	ldr	r2, [sp, #24]
 800e43c:	441a      	add	r2, r3
 800e43e:	9206      	str	r2, [sp, #24]
 800e440:	e78a      	b.n	800e358 <_dtoa_r+0x828>
 800e442:	4603      	mov	r3, r0
 800e444:	e7f4      	b.n	800e430 <_dtoa_r+0x900>
 800e446:	9b03      	ldr	r3, [sp, #12]
 800e448:	46b8      	mov	r8, r7
 800e44a:	2b00      	cmp	r3, #0
 800e44c:	dc20      	bgt.n	800e490 <_dtoa_r+0x960>
 800e44e:	469b      	mov	fp, r3
 800e450:	9b07      	ldr	r3, [sp, #28]
 800e452:	2b02      	cmp	r3, #2
 800e454:	dd1e      	ble.n	800e494 <_dtoa_r+0x964>
 800e456:	f1bb 0f00 	cmp.w	fp, #0
 800e45a:	f47f adb1 	bne.w	800dfc0 <_dtoa_r+0x490>
 800e45e:	4621      	mov	r1, r4
 800e460:	465b      	mov	r3, fp
 800e462:	2205      	movs	r2, #5
 800e464:	4648      	mov	r0, r9
 800e466:	f000 fa97 	bl	800e998 <__multadd>
 800e46a:	4601      	mov	r1, r0
 800e46c:	4604      	mov	r4, r0
 800e46e:	9802      	ldr	r0, [sp, #8]
 800e470:	f000 fcf0 	bl	800ee54 <__mcmp>
 800e474:	2800      	cmp	r0, #0
 800e476:	f77f ada3 	ble.w	800dfc0 <_dtoa_r+0x490>
 800e47a:	4656      	mov	r6, sl
 800e47c:	2331      	movs	r3, #49	@ 0x31
 800e47e:	f108 0801 	add.w	r8, r8, #1
 800e482:	f806 3b01 	strb.w	r3, [r6], #1
 800e486:	e59f      	b.n	800dfc8 <_dtoa_r+0x498>
 800e488:	46b8      	mov	r8, r7
 800e48a:	9c03      	ldr	r4, [sp, #12]
 800e48c:	4625      	mov	r5, r4
 800e48e:	e7f4      	b.n	800e47a <_dtoa_r+0x94a>
 800e490:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e494:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e496:	2b00      	cmp	r3, #0
 800e498:	f000 8102 	beq.w	800e6a0 <_dtoa_r+0xb70>
 800e49c:	2e00      	cmp	r6, #0
 800e49e:	dd05      	ble.n	800e4ac <_dtoa_r+0x97c>
 800e4a0:	4629      	mov	r1, r5
 800e4a2:	4632      	mov	r2, r6
 800e4a4:	4648      	mov	r0, r9
 800e4a6:	f000 fc69 	bl	800ed7c <__lshift>
 800e4aa:	4605      	mov	r5, r0
 800e4ac:	9b08      	ldr	r3, [sp, #32]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d05c      	beq.n	800e56c <_dtoa_r+0xa3c>
 800e4b2:	6869      	ldr	r1, [r5, #4]
 800e4b4:	4648      	mov	r0, r9
 800e4b6:	f000 fa0d 	bl	800e8d4 <_Balloc>
 800e4ba:	4606      	mov	r6, r0
 800e4bc:	b928      	cbnz	r0, 800e4ca <_dtoa_r+0x99a>
 800e4be:	4b83      	ldr	r3, [pc, #524]	@ (800e6cc <_dtoa_r+0xb9c>)
 800e4c0:	4602      	mov	r2, r0
 800e4c2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e4c6:	f7ff bb4a 	b.w	800db5e <_dtoa_r+0x2e>
 800e4ca:	692a      	ldr	r2, [r5, #16]
 800e4cc:	f105 010c 	add.w	r1, r5, #12
 800e4d0:	300c      	adds	r0, #12
 800e4d2:	3202      	adds	r2, #2
 800e4d4:	0092      	lsls	r2, r2, #2
 800e4d6:	f001 ff79 	bl	80103cc <memcpy>
 800e4da:	2201      	movs	r2, #1
 800e4dc:	4631      	mov	r1, r6
 800e4de:	4648      	mov	r0, r9
 800e4e0:	f000 fc4c 	bl	800ed7c <__lshift>
 800e4e4:	f10a 0301 	add.w	r3, sl, #1
 800e4e8:	462f      	mov	r7, r5
 800e4ea:	4605      	mov	r5, r0
 800e4ec:	9300      	str	r3, [sp, #0]
 800e4ee:	eb0a 030b 	add.w	r3, sl, fp
 800e4f2:	9308      	str	r3, [sp, #32]
 800e4f4:	9b04      	ldr	r3, [sp, #16]
 800e4f6:	f003 0301 	and.w	r3, r3, #1
 800e4fa:	9306      	str	r3, [sp, #24]
 800e4fc:	9b00      	ldr	r3, [sp, #0]
 800e4fe:	4621      	mov	r1, r4
 800e500:	9802      	ldr	r0, [sp, #8]
 800e502:	f103 3bff 	add.w	fp, r3, #4294967295
 800e506:	f7ff fa83 	bl	800da10 <quorem>
 800e50a:	4603      	mov	r3, r0
 800e50c:	4639      	mov	r1, r7
 800e50e:	9003      	str	r0, [sp, #12]
 800e510:	3330      	adds	r3, #48	@ 0x30
 800e512:	9802      	ldr	r0, [sp, #8]
 800e514:	9309      	str	r3, [sp, #36]	@ 0x24
 800e516:	f000 fc9d 	bl	800ee54 <__mcmp>
 800e51a:	462a      	mov	r2, r5
 800e51c:	9004      	str	r0, [sp, #16]
 800e51e:	4621      	mov	r1, r4
 800e520:	4648      	mov	r0, r9
 800e522:	f000 fcb3 	bl	800ee8c <__mdiff>
 800e526:	68c2      	ldr	r2, [r0, #12]
 800e528:	4606      	mov	r6, r0
 800e52a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e52c:	bb02      	cbnz	r2, 800e570 <_dtoa_r+0xa40>
 800e52e:	4601      	mov	r1, r0
 800e530:	9802      	ldr	r0, [sp, #8]
 800e532:	f000 fc8f 	bl	800ee54 <__mcmp>
 800e536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e538:	4602      	mov	r2, r0
 800e53a:	4631      	mov	r1, r6
 800e53c:	4648      	mov	r0, r9
 800e53e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e540:	9309      	str	r3, [sp, #36]	@ 0x24
 800e542:	f000 fa07 	bl	800e954 <_Bfree>
 800e546:	9b07      	ldr	r3, [sp, #28]
 800e548:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e54a:	9e00      	ldr	r6, [sp, #0]
 800e54c:	ea42 0103 	orr.w	r1, r2, r3
 800e550:	9b06      	ldr	r3, [sp, #24]
 800e552:	4319      	orrs	r1, r3
 800e554:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e556:	d10d      	bne.n	800e574 <_dtoa_r+0xa44>
 800e558:	2b39      	cmp	r3, #57	@ 0x39
 800e55a:	d027      	beq.n	800e5ac <_dtoa_r+0xa7c>
 800e55c:	9a04      	ldr	r2, [sp, #16]
 800e55e:	2a00      	cmp	r2, #0
 800e560:	dd01      	ble.n	800e566 <_dtoa_r+0xa36>
 800e562:	9b03      	ldr	r3, [sp, #12]
 800e564:	3331      	adds	r3, #49	@ 0x31
 800e566:	f88b 3000 	strb.w	r3, [fp]
 800e56a:	e52e      	b.n	800dfca <_dtoa_r+0x49a>
 800e56c:	4628      	mov	r0, r5
 800e56e:	e7b9      	b.n	800e4e4 <_dtoa_r+0x9b4>
 800e570:	2201      	movs	r2, #1
 800e572:	e7e2      	b.n	800e53a <_dtoa_r+0xa0a>
 800e574:	9904      	ldr	r1, [sp, #16]
 800e576:	2900      	cmp	r1, #0
 800e578:	db04      	blt.n	800e584 <_dtoa_r+0xa54>
 800e57a:	9807      	ldr	r0, [sp, #28]
 800e57c:	4301      	orrs	r1, r0
 800e57e:	9806      	ldr	r0, [sp, #24]
 800e580:	4301      	orrs	r1, r0
 800e582:	d120      	bne.n	800e5c6 <_dtoa_r+0xa96>
 800e584:	2a00      	cmp	r2, #0
 800e586:	ddee      	ble.n	800e566 <_dtoa_r+0xa36>
 800e588:	2201      	movs	r2, #1
 800e58a:	9902      	ldr	r1, [sp, #8]
 800e58c:	4648      	mov	r0, r9
 800e58e:	9300      	str	r3, [sp, #0]
 800e590:	f000 fbf4 	bl	800ed7c <__lshift>
 800e594:	4621      	mov	r1, r4
 800e596:	9002      	str	r0, [sp, #8]
 800e598:	f000 fc5c 	bl	800ee54 <__mcmp>
 800e59c:	2800      	cmp	r0, #0
 800e59e:	9b00      	ldr	r3, [sp, #0]
 800e5a0:	dc02      	bgt.n	800e5a8 <_dtoa_r+0xa78>
 800e5a2:	d1e0      	bne.n	800e566 <_dtoa_r+0xa36>
 800e5a4:	07da      	lsls	r2, r3, #31
 800e5a6:	d5de      	bpl.n	800e566 <_dtoa_r+0xa36>
 800e5a8:	2b39      	cmp	r3, #57	@ 0x39
 800e5aa:	d1da      	bne.n	800e562 <_dtoa_r+0xa32>
 800e5ac:	2339      	movs	r3, #57	@ 0x39
 800e5ae:	f88b 3000 	strb.w	r3, [fp]
 800e5b2:	4633      	mov	r3, r6
 800e5b4:	461e      	mov	r6, r3
 800e5b6:	3b01      	subs	r3, #1
 800e5b8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e5bc:	2a39      	cmp	r2, #57	@ 0x39
 800e5be:	d04f      	beq.n	800e660 <_dtoa_r+0xb30>
 800e5c0:	3201      	adds	r2, #1
 800e5c2:	701a      	strb	r2, [r3, #0]
 800e5c4:	e501      	b.n	800dfca <_dtoa_r+0x49a>
 800e5c6:	2a00      	cmp	r2, #0
 800e5c8:	dd03      	ble.n	800e5d2 <_dtoa_r+0xaa2>
 800e5ca:	2b39      	cmp	r3, #57	@ 0x39
 800e5cc:	d0ee      	beq.n	800e5ac <_dtoa_r+0xa7c>
 800e5ce:	3301      	adds	r3, #1
 800e5d0:	e7c9      	b.n	800e566 <_dtoa_r+0xa36>
 800e5d2:	9a00      	ldr	r2, [sp, #0]
 800e5d4:	9908      	ldr	r1, [sp, #32]
 800e5d6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e5da:	428a      	cmp	r2, r1
 800e5dc:	d029      	beq.n	800e632 <_dtoa_r+0xb02>
 800e5de:	2300      	movs	r3, #0
 800e5e0:	220a      	movs	r2, #10
 800e5e2:	9902      	ldr	r1, [sp, #8]
 800e5e4:	4648      	mov	r0, r9
 800e5e6:	f000 f9d7 	bl	800e998 <__multadd>
 800e5ea:	42af      	cmp	r7, r5
 800e5ec:	9002      	str	r0, [sp, #8]
 800e5ee:	f04f 0300 	mov.w	r3, #0
 800e5f2:	f04f 020a 	mov.w	r2, #10
 800e5f6:	4639      	mov	r1, r7
 800e5f8:	4648      	mov	r0, r9
 800e5fa:	d107      	bne.n	800e60c <_dtoa_r+0xadc>
 800e5fc:	f000 f9cc 	bl	800e998 <__multadd>
 800e600:	4607      	mov	r7, r0
 800e602:	4605      	mov	r5, r0
 800e604:	9b00      	ldr	r3, [sp, #0]
 800e606:	3301      	adds	r3, #1
 800e608:	9300      	str	r3, [sp, #0]
 800e60a:	e777      	b.n	800e4fc <_dtoa_r+0x9cc>
 800e60c:	f000 f9c4 	bl	800e998 <__multadd>
 800e610:	4629      	mov	r1, r5
 800e612:	4607      	mov	r7, r0
 800e614:	2300      	movs	r3, #0
 800e616:	220a      	movs	r2, #10
 800e618:	4648      	mov	r0, r9
 800e61a:	f000 f9bd 	bl	800e998 <__multadd>
 800e61e:	4605      	mov	r5, r0
 800e620:	e7f0      	b.n	800e604 <_dtoa_r+0xad4>
 800e622:	f1bb 0f00 	cmp.w	fp, #0
 800e626:	f04f 0700 	mov.w	r7, #0
 800e62a:	bfcc      	ite	gt
 800e62c:	465e      	movgt	r6, fp
 800e62e:	2601      	movle	r6, #1
 800e630:	4456      	add	r6, sl
 800e632:	2201      	movs	r2, #1
 800e634:	9902      	ldr	r1, [sp, #8]
 800e636:	4648      	mov	r0, r9
 800e638:	9300      	str	r3, [sp, #0]
 800e63a:	f000 fb9f 	bl	800ed7c <__lshift>
 800e63e:	4621      	mov	r1, r4
 800e640:	9002      	str	r0, [sp, #8]
 800e642:	f000 fc07 	bl	800ee54 <__mcmp>
 800e646:	2800      	cmp	r0, #0
 800e648:	dcb3      	bgt.n	800e5b2 <_dtoa_r+0xa82>
 800e64a:	d102      	bne.n	800e652 <_dtoa_r+0xb22>
 800e64c:	9b00      	ldr	r3, [sp, #0]
 800e64e:	07db      	lsls	r3, r3, #31
 800e650:	d4af      	bmi.n	800e5b2 <_dtoa_r+0xa82>
 800e652:	4633      	mov	r3, r6
 800e654:	461e      	mov	r6, r3
 800e656:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e65a:	2a30      	cmp	r2, #48	@ 0x30
 800e65c:	d0fa      	beq.n	800e654 <_dtoa_r+0xb24>
 800e65e:	e4b4      	b.n	800dfca <_dtoa_r+0x49a>
 800e660:	459a      	cmp	sl, r3
 800e662:	d1a7      	bne.n	800e5b4 <_dtoa_r+0xa84>
 800e664:	2331      	movs	r3, #49	@ 0x31
 800e666:	f108 0801 	add.w	r8, r8, #1
 800e66a:	f88a 3000 	strb.w	r3, [sl]
 800e66e:	e4ac      	b.n	800dfca <_dtoa_r+0x49a>
 800e670:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e672:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e6d0 <_dtoa_r+0xba0>
 800e676:	b11b      	cbz	r3, 800e680 <_dtoa_r+0xb50>
 800e678:	f10a 0308 	add.w	r3, sl, #8
 800e67c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e67e:	6013      	str	r3, [r2, #0]
 800e680:	4650      	mov	r0, sl
 800e682:	b017      	add	sp, #92	@ 0x5c
 800e684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e688:	9b07      	ldr	r3, [sp, #28]
 800e68a:	2b01      	cmp	r3, #1
 800e68c:	f77f ae2d 	ble.w	800e2ea <_dtoa_r+0x7ba>
 800e690:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e692:	9308      	str	r3, [sp, #32]
 800e694:	2001      	movs	r0, #1
 800e696:	e64c      	b.n	800e332 <_dtoa_r+0x802>
 800e698:	f1bb 0f00 	cmp.w	fp, #0
 800e69c:	f77f aed8 	ble.w	800e450 <_dtoa_r+0x920>
 800e6a0:	4656      	mov	r6, sl
 800e6a2:	4621      	mov	r1, r4
 800e6a4:	9802      	ldr	r0, [sp, #8]
 800e6a6:	f7ff f9b3 	bl	800da10 <quorem>
 800e6aa:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e6ae:	f806 3b01 	strb.w	r3, [r6], #1
 800e6b2:	eba6 020a 	sub.w	r2, r6, sl
 800e6b6:	4593      	cmp	fp, r2
 800e6b8:	ddb3      	ble.n	800e622 <_dtoa_r+0xaf2>
 800e6ba:	2300      	movs	r3, #0
 800e6bc:	220a      	movs	r2, #10
 800e6be:	9902      	ldr	r1, [sp, #8]
 800e6c0:	4648      	mov	r0, r9
 800e6c2:	f000 f969 	bl	800e998 <__multadd>
 800e6c6:	9002      	str	r0, [sp, #8]
 800e6c8:	e7eb      	b.n	800e6a2 <_dtoa_r+0xb72>
 800e6ca:	bf00      	nop
 800e6cc:	0801124d 	.word	0x0801124d
 800e6d0:	080111d1 	.word	0x080111d1

0800e6d4 <_free_r>:
 800e6d4:	b538      	push	{r3, r4, r5, lr}
 800e6d6:	4605      	mov	r5, r0
 800e6d8:	2900      	cmp	r1, #0
 800e6da:	d041      	beq.n	800e760 <_free_r+0x8c>
 800e6dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6e0:	1f0c      	subs	r4, r1, #4
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	bfb8      	it	lt
 800e6e6:	18e4      	addlt	r4, r4, r3
 800e6e8:	f000 f8e8 	bl	800e8bc <__malloc_lock>
 800e6ec:	4a1d      	ldr	r2, [pc, #116]	@ (800e764 <_free_r+0x90>)
 800e6ee:	6813      	ldr	r3, [r2, #0]
 800e6f0:	b933      	cbnz	r3, 800e700 <_free_r+0x2c>
 800e6f2:	6063      	str	r3, [r4, #4]
 800e6f4:	6014      	str	r4, [r2, #0]
 800e6f6:	4628      	mov	r0, r5
 800e6f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e6fc:	f000 b8e4 	b.w	800e8c8 <__malloc_unlock>
 800e700:	42a3      	cmp	r3, r4
 800e702:	d908      	bls.n	800e716 <_free_r+0x42>
 800e704:	6820      	ldr	r0, [r4, #0]
 800e706:	1821      	adds	r1, r4, r0
 800e708:	428b      	cmp	r3, r1
 800e70a:	bf01      	itttt	eq
 800e70c:	6819      	ldreq	r1, [r3, #0]
 800e70e:	685b      	ldreq	r3, [r3, #4]
 800e710:	1809      	addeq	r1, r1, r0
 800e712:	6021      	streq	r1, [r4, #0]
 800e714:	e7ed      	b.n	800e6f2 <_free_r+0x1e>
 800e716:	461a      	mov	r2, r3
 800e718:	685b      	ldr	r3, [r3, #4]
 800e71a:	b10b      	cbz	r3, 800e720 <_free_r+0x4c>
 800e71c:	42a3      	cmp	r3, r4
 800e71e:	d9fa      	bls.n	800e716 <_free_r+0x42>
 800e720:	6811      	ldr	r1, [r2, #0]
 800e722:	1850      	adds	r0, r2, r1
 800e724:	42a0      	cmp	r0, r4
 800e726:	d10b      	bne.n	800e740 <_free_r+0x6c>
 800e728:	6820      	ldr	r0, [r4, #0]
 800e72a:	4401      	add	r1, r0
 800e72c:	1850      	adds	r0, r2, r1
 800e72e:	6011      	str	r1, [r2, #0]
 800e730:	4283      	cmp	r3, r0
 800e732:	d1e0      	bne.n	800e6f6 <_free_r+0x22>
 800e734:	6818      	ldr	r0, [r3, #0]
 800e736:	685b      	ldr	r3, [r3, #4]
 800e738:	4408      	add	r0, r1
 800e73a:	6053      	str	r3, [r2, #4]
 800e73c:	6010      	str	r0, [r2, #0]
 800e73e:	e7da      	b.n	800e6f6 <_free_r+0x22>
 800e740:	d902      	bls.n	800e748 <_free_r+0x74>
 800e742:	230c      	movs	r3, #12
 800e744:	602b      	str	r3, [r5, #0]
 800e746:	e7d6      	b.n	800e6f6 <_free_r+0x22>
 800e748:	6820      	ldr	r0, [r4, #0]
 800e74a:	1821      	adds	r1, r4, r0
 800e74c:	428b      	cmp	r3, r1
 800e74e:	bf02      	ittt	eq
 800e750:	6819      	ldreq	r1, [r3, #0]
 800e752:	685b      	ldreq	r3, [r3, #4]
 800e754:	1809      	addeq	r1, r1, r0
 800e756:	6063      	str	r3, [r4, #4]
 800e758:	bf08      	it	eq
 800e75a:	6021      	streq	r1, [r4, #0]
 800e75c:	6054      	str	r4, [r2, #4]
 800e75e:	e7ca      	b.n	800e6f6 <_free_r+0x22>
 800e760:	bd38      	pop	{r3, r4, r5, pc}
 800e762:	bf00      	nop
 800e764:	20000564 	.word	0x20000564

0800e768 <malloc>:
 800e768:	4b02      	ldr	r3, [pc, #8]	@ (800e774 <malloc+0xc>)
 800e76a:	4601      	mov	r1, r0
 800e76c:	6818      	ldr	r0, [r3, #0]
 800e76e:	f000 b825 	b.w	800e7bc <_malloc_r>
 800e772:	bf00      	nop
 800e774:	20000018 	.word	0x20000018

0800e778 <sbrk_aligned>:
 800e778:	b570      	push	{r4, r5, r6, lr}
 800e77a:	4e0f      	ldr	r6, [pc, #60]	@ (800e7b8 <sbrk_aligned+0x40>)
 800e77c:	460c      	mov	r4, r1
 800e77e:	4605      	mov	r5, r0
 800e780:	6831      	ldr	r1, [r6, #0]
 800e782:	b911      	cbnz	r1, 800e78a <sbrk_aligned+0x12>
 800e784:	f001 fe12 	bl	80103ac <_sbrk_r>
 800e788:	6030      	str	r0, [r6, #0]
 800e78a:	4621      	mov	r1, r4
 800e78c:	4628      	mov	r0, r5
 800e78e:	f001 fe0d 	bl	80103ac <_sbrk_r>
 800e792:	1c43      	adds	r3, r0, #1
 800e794:	d103      	bne.n	800e79e <sbrk_aligned+0x26>
 800e796:	f04f 34ff 	mov.w	r4, #4294967295
 800e79a:	4620      	mov	r0, r4
 800e79c:	bd70      	pop	{r4, r5, r6, pc}
 800e79e:	1cc4      	adds	r4, r0, #3
 800e7a0:	f024 0403 	bic.w	r4, r4, #3
 800e7a4:	42a0      	cmp	r0, r4
 800e7a6:	d0f8      	beq.n	800e79a <sbrk_aligned+0x22>
 800e7a8:	1a21      	subs	r1, r4, r0
 800e7aa:	4628      	mov	r0, r5
 800e7ac:	f001 fdfe 	bl	80103ac <_sbrk_r>
 800e7b0:	3001      	adds	r0, #1
 800e7b2:	d1f2      	bne.n	800e79a <sbrk_aligned+0x22>
 800e7b4:	e7ef      	b.n	800e796 <sbrk_aligned+0x1e>
 800e7b6:	bf00      	nop
 800e7b8:	20000560 	.word	0x20000560

0800e7bc <_malloc_r>:
 800e7bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7c0:	1ccd      	adds	r5, r1, #3
 800e7c2:	4606      	mov	r6, r0
 800e7c4:	f025 0503 	bic.w	r5, r5, #3
 800e7c8:	3508      	adds	r5, #8
 800e7ca:	2d0c      	cmp	r5, #12
 800e7cc:	bf38      	it	cc
 800e7ce:	250c      	movcc	r5, #12
 800e7d0:	2d00      	cmp	r5, #0
 800e7d2:	db01      	blt.n	800e7d8 <_malloc_r+0x1c>
 800e7d4:	42a9      	cmp	r1, r5
 800e7d6:	d904      	bls.n	800e7e2 <_malloc_r+0x26>
 800e7d8:	230c      	movs	r3, #12
 800e7da:	6033      	str	r3, [r6, #0]
 800e7dc:	2000      	movs	r0, #0
 800e7de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e8b8 <_malloc_r+0xfc>
 800e7e6:	f000 f869 	bl	800e8bc <__malloc_lock>
 800e7ea:	f8d8 3000 	ldr.w	r3, [r8]
 800e7ee:	461c      	mov	r4, r3
 800e7f0:	bb44      	cbnz	r4, 800e844 <_malloc_r+0x88>
 800e7f2:	4629      	mov	r1, r5
 800e7f4:	4630      	mov	r0, r6
 800e7f6:	f7ff ffbf 	bl	800e778 <sbrk_aligned>
 800e7fa:	1c43      	adds	r3, r0, #1
 800e7fc:	4604      	mov	r4, r0
 800e7fe:	d158      	bne.n	800e8b2 <_malloc_r+0xf6>
 800e800:	f8d8 4000 	ldr.w	r4, [r8]
 800e804:	4627      	mov	r7, r4
 800e806:	2f00      	cmp	r7, #0
 800e808:	d143      	bne.n	800e892 <_malloc_r+0xd6>
 800e80a:	2c00      	cmp	r4, #0
 800e80c:	d04b      	beq.n	800e8a6 <_malloc_r+0xea>
 800e80e:	6823      	ldr	r3, [r4, #0]
 800e810:	4639      	mov	r1, r7
 800e812:	4630      	mov	r0, r6
 800e814:	eb04 0903 	add.w	r9, r4, r3
 800e818:	f001 fdc8 	bl	80103ac <_sbrk_r>
 800e81c:	4581      	cmp	r9, r0
 800e81e:	d142      	bne.n	800e8a6 <_malloc_r+0xea>
 800e820:	6821      	ldr	r1, [r4, #0]
 800e822:	4630      	mov	r0, r6
 800e824:	1a6d      	subs	r5, r5, r1
 800e826:	4629      	mov	r1, r5
 800e828:	f7ff ffa6 	bl	800e778 <sbrk_aligned>
 800e82c:	3001      	adds	r0, #1
 800e82e:	d03a      	beq.n	800e8a6 <_malloc_r+0xea>
 800e830:	6823      	ldr	r3, [r4, #0]
 800e832:	442b      	add	r3, r5
 800e834:	6023      	str	r3, [r4, #0]
 800e836:	f8d8 3000 	ldr.w	r3, [r8]
 800e83a:	685a      	ldr	r2, [r3, #4]
 800e83c:	bb62      	cbnz	r2, 800e898 <_malloc_r+0xdc>
 800e83e:	f8c8 7000 	str.w	r7, [r8]
 800e842:	e00f      	b.n	800e864 <_malloc_r+0xa8>
 800e844:	6822      	ldr	r2, [r4, #0]
 800e846:	1b52      	subs	r2, r2, r5
 800e848:	d420      	bmi.n	800e88c <_malloc_r+0xd0>
 800e84a:	2a0b      	cmp	r2, #11
 800e84c:	d917      	bls.n	800e87e <_malloc_r+0xc2>
 800e84e:	1961      	adds	r1, r4, r5
 800e850:	42a3      	cmp	r3, r4
 800e852:	6025      	str	r5, [r4, #0]
 800e854:	bf18      	it	ne
 800e856:	6059      	strne	r1, [r3, #4]
 800e858:	6863      	ldr	r3, [r4, #4]
 800e85a:	bf08      	it	eq
 800e85c:	f8c8 1000 	streq.w	r1, [r8]
 800e860:	5162      	str	r2, [r4, r5]
 800e862:	604b      	str	r3, [r1, #4]
 800e864:	4630      	mov	r0, r6
 800e866:	f000 f82f 	bl	800e8c8 <__malloc_unlock>
 800e86a:	f104 000b 	add.w	r0, r4, #11
 800e86e:	1d23      	adds	r3, r4, #4
 800e870:	f020 0007 	bic.w	r0, r0, #7
 800e874:	1ac2      	subs	r2, r0, r3
 800e876:	bf1c      	itt	ne
 800e878:	1a1b      	subne	r3, r3, r0
 800e87a:	50a3      	strne	r3, [r4, r2]
 800e87c:	e7af      	b.n	800e7de <_malloc_r+0x22>
 800e87e:	6862      	ldr	r2, [r4, #4]
 800e880:	42a3      	cmp	r3, r4
 800e882:	bf0c      	ite	eq
 800e884:	f8c8 2000 	streq.w	r2, [r8]
 800e888:	605a      	strne	r2, [r3, #4]
 800e88a:	e7eb      	b.n	800e864 <_malloc_r+0xa8>
 800e88c:	4623      	mov	r3, r4
 800e88e:	6864      	ldr	r4, [r4, #4]
 800e890:	e7ae      	b.n	800e7f0 <_malloc_r+0x34>
 800e892:	463c      	mov	r4, r7
 800e894:	687f      	ldr	r7, [r7, #4]
 800e896:	e7b6      	b.n	800e806 <_malloc_r+0x4a>
 800e898:	461a      	mov	r2, r3
 800e89a:	685b      	ldr	r3, [r3, #4]
 800e89c:	42a3      	cmp	r3, r4
 800e89e:	d1fb      	bne.n	800e898 <_malloc_r+0xdc>
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	6053      	str	r3, [r2, #4]
 800e8a4:	e7de      	b.n	800e864 <_malloc_r+0xa8>
 800e8a6:	230c      	movs	r3, #12
 800e8a8:	4630      	mov	r0, r6
 800e8aa:	6033      	str	r3, [r6, #0]
 800e8ac:	f000 f80c 	bl	800e8c8 <__malloc_unlock>
 800e8b0:	e794      	b.n	800e7dc <_malloc_r+0x20>
 800e8b2:	6005      	str	r5, [r0, #0]
 800e8b4:	e7d6      	b.n	800e864 <_malloc_r+0xa8>
 800e8b6:	bf00      	nop
 800e8b8:	20000564 	.word	0x20000564

0800e8bc <__malloc_lock>:
 800e8bc:	4801      	ldr	r0, [pc, #4]	@ (800e8c4 <__malloc_lock+0x8>)
 800e8be:	f7ff b890 	b.w	800d9e2 <__retarget_lock_acquire_recursive>
 800e8c2:	bf00      	nop
 800e8c4:	2000055c 	.word	0x2000055c

0800e8c8 <__malloc_unlock>:
 800e8c8:	4801      	ldr	r0, [pc, #4]	@ (800e8d0 <__malloc_unlock+0x8>)
 800e8ca:	f7ff b88b 	b.w	800d9e4 <__retarget_lock_release_recursive>
 800e8ce:	bf00      	nop
 800e8d0:	2000055c 	.word	0x2000055c

0800e8d4 <_Balloc>:
 800e8d4:	b570      	push	{r4, r5, r6, lr}
 800e8d6:	69c6      	ldr	r6, [r0, #28]
 800e8d8:	4604      	mov	r4, r0
 800e8da:	460d      	mov	r5, r1
 800e8dc:	b976      	cbnz	r6, 800e8fc <_Balloc+0x28>
 800e8de:	2010      	movs	r0, #16
 800e8e0:	f7ff ff42 	bl	800e768 <malloc>
 800e8e4:	4602      	mov	r2, r0
 800e8e6:	61e0      	str	r0, [r4, #28]
 800e8e8:	b920      	cbnz	r0, 800e8f4 <_Balloc+0x20>
 800e8ea:	4b18      	ldr	r3, [pc, #96]	@ (800e94c <_Balloc+0x78>)
 800e8ec:	216b      	movs	r1, #107	@ 0x6b
 800e8ee:	4818      	ldr	r0, [pc, #96]	@ (800e950 <_Balloc+0x7c>)
 800e8f0:	f001 fd82 	bl	80103f8 <__assert_func>
 800e8f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e8f8:	6006      	str	r6, [r0, #0]
 800e8fa:	60c6      	str	r6, [r0, #12]
 800e8fc:	69e6      	ldr	r6, [r4, #28]
 800e8fe:	68f3      	ldr	r3, [r6, #12]
 800e900:	b183      	cbz	r3, 800e924 <_Balloc+0x50>
 800e902:	69e3      	ldr	r3, [r4, #28]
 800e904:	68db      	ldr	r3, [r3, #12]
 800e906:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e90a:	b9b8      	cbnz	r0, 800e93c <_Balloc+0x68>
 800e90c:	2101      	movs	r1, #1
 800e90e:	4620      	mov	r0, r4
 800e910:	fa01 f605 	lsl.w	r6, r1, r5
 800e914:	1d72      	adds	r2, r6, #5
 800e916:	0092      	lsls	r2, r2, #2
 800e918:	f001 fd8c 	bl	8010434 <_calloc_r>
 800e91c:	b160      	cbz	r0, 800e938 <_Balloc+0x64>
 800e91e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e922:	e00e      	b.n	800e942 <_Balloc+0x6e>
 800e924:	2221      	movs	r2, #33	@ 0x21
 800e926:	2104      	movs	r1, #4
 800e928:	4620      	mov	r0, r4
 800e92a:	f001 fd83 	bl	8010434 <_calloc_r>
 800e92e:	69e3      	ldr	r3, [r4, #28]
 800e930:	60f0      	str	r0, [r6, #12]
 800e932:	68db      	ldr	r3, [r3, #12]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d1e4      	bne.n	800e902 <_Balloc+0x2e>
 800e938:	2000      	movs	r0, #0
 800e93a:	bd70      	pop	{r4, r5, r6, pc}
 800e93c:	6802      	ldr	r2, [r0, #0]
 800e93e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e942:	2300      	movs	r3, #0
 800e944:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e948:	e7f7      	b.n	800e93a <_Balloc+0x66>
 800e94a:	bf00      	nop
 800e94c:	080111de 	.word	0x080111de
 800e950:	0801125e 	.word	0x0801125e

0800e954 <_Bfree>:
 800e954:	b570      	push	{r4, r5, r6, lr}
 800e956:	69c6      	ldr	r6, [r0, #28]
 800e958:	4605      	mov	r5, r0
 800e95a:	460c      	mov	r4, r1
 800e95c:	b976      	cbnz	r6, 800e97c <_Bfree+0x28>
 800e95e:	2010      	movs	r0, #16
 800e960:	f7ff ff02 	bl	800e768 <malloc>
 800e964:	4602      	mov	r2, r0
 800e966:	61e8      	str	r0, [r5, #28]
 800e968:	b920      	cbnz	r0, 800e974 <_Bfree+0x20>
 800e96a:	4b09      	ldr	r3, [pc, #36]	@ (800e990 <_Bfree+0x3c>)
 800e96c:	218f      	movs	r1, #143	@ 0x8f
 800e96e:	4809      	ldr	r0, [pc, #36]	@ (800e994 <_Bfree+0x40>)
 800e970:	f001 fd42 	bl	80103f8 <__assert_func>
 800e974:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e978:	6006      	str	r6, [r0, #0]
 800e97a:	60c6      	str	r6, [r0, #12]
 800e97c:	b13c      	cbz	r4, 800e98e <_Bfree+0x3a>
 800e97e:	69eb      	ldr	r3, [r5, #28]
 800e980:	6862      	ldr	r2, [r4, #4]
 800e982:	68db      	ldr	r3, [r3, #12]
 800e984:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e988:	6021      	str	r1, [r4, #0]
 800e98a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e98e:	bd70      	pop	{r4, r5, r6, pc}
 800e990:	080111de 	.word	0x080111de
 800e994:	0801125e 	.word	0x0801125e

0800e998 <__multadd>:
 800e998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e99c:	f101 0c14 	add.w	ip, r1, #20
 800e9a0:	4607      	mov	r7, r0
 800e9a2:	460c      	mov	r4, r1
 800e9a4:	461e      	mov	r6, r3
 800e9a6:	690d      	ldr	r5, [r1, #16]
 800e9a8:	2000      	movs	r0, #0
 800e9aa:	f8dc 3000 	ldr.w	r3, [ip]
 800e9ae:	3001      	adds	r0, #1
 800e9b0:	b299      	uxth	r1, r3
 800e9b2:	4285      	cmp	r5, r0
 800e9b4:	fb02 6101 	mla	r1, r2, r1, r6
 800e9b8:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e9bc:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800e9c0:	b289      	uxth	r1, r1
 800e9c2:	fb02 3306 	mla	r3, r2, r6, r3
 800e9c6:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e9ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e9ce:	f84c 1b04 	str.w	r1, [ip], #4
 800e9d2:	dcea      	bgt.n	800e9aa <__multadd+0x12>
 800e9d4:	b30e      	cbz	r6, 800ea1a <__multadd+0x82>
 800e9d6:	68a3      	ldr	r3, [r4, #8]
 800e9d8:	42ab      	cmp	r3, r5
 800e9da:	dc19      	bgt.n	800ea10 <__multadd+0x78>
 800e9dc:	6861      	ldr	r1, [r4, #4]
 800e9de:	4638      	mov	r0, r7
 800e9e0:	3101      	adds	r1, #1
 800e9e2:	f7ff ff77 	bl	800e8d4 <_Balloc>
 800e9e6:	4680      	mov	r8, r0
 800e9e8:	b928      	cbnz	r0, 800e9f6 <__multadd+0x5e>
 800e9ea:	4602      	mov	r2, r0
 800e9ec:	4b0c      	ldr	r3, [pc, #48]	@ (800ea20 <__multadd+0x88>)
 800e9ee:	21ba      	movs	r1, #186	@ 0xba
 800e9f0:	480c      	ldr	r0, [pc, #48]	@ (800ea24 <__multadd+0x8c>)
 800e9f2:	f001 fd01 	bl	80103f8 <__assert_func>
 800e9f6:	6922      	ldr	r2, [r4, #16]
 800e9f8:	f104 010c 	add.w	r1, r4, #12
 800e9fc:	300c      	adds	r0, #12
 800e9fe:	3202      	adds	r2, #2
 800ea00:	0092      	lsls	r2, r2, #2
 800ea02:	f001 fce3 	bl	80103cc <memcpy>
 800ea06:	4621      	mov	r1, r4
 800ea08:	4644      	mov	r4, r8
 800ea0a:	4638      	mov	r0, r7
 800ea0c:	f7ff ffa2 	bl	800e954 <_Bfree>
 800ea10:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ea14:	3501      	adds	r5, #1
 800ea16:	615e      	str	r6, [r3, #20]
 800ea18:	6125      	str	r5, [r4, #16]
 800ea1a:	4620      	mov	r0, r4
 800ea1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea20:	0801124d 	.word	0x0801124d
 800ea24:	0801125e 	.word	0x0801125e

0800ea28 <__s2b>:
 800ea28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea2c:	4615      	mov	r5, r2
 800ea2e:	461f      	mov	r7, r3
 800ea30:	2209      	movs	r2, #9
 800ea32:	3308      	adds	r3, #8
 800ea34:	460c      	mov	r4, r1
 800ea36:	4606      	mov	r6, r0
 800ea38:	2100      	movs	r1, #0
 800ea3a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ea3e:	2201      	movs	r2, #1
 800ea40:	429a      	cmp	r2, r3
 800ea42:	db09      	blt.n	800ea58 <__s2b+0x30>
 800ea44:	4630      	mov	r0, r6
 800ea46:	f7ff ff45 	bl	800e8d4 <_Balloc>
 800ea4a:	b940      	cbnz	r0, 800ea5e <__s2b+0x36>
 800ea4c:	4602      	mov	r2, r0
 800ea4e:	4b19      	ldr	r3, [pc, #100]	@ (800eab4 <__s2b+0x8c>)
 800ea50:	21d3      	movs	r1, #211	@ 0xd3
 800ea52:	4819      	ldr	r0, [pc, #100]	@ (800eab8 <__s2b+0x90>)
 800ea54:	f001 fcd0 	bl	80103f8 <__assert_func>
 800ea58:	0052      	lsls	r2, r2, #1
 800ea5a:	3101      	adds	r1, #1
 800ea5c:	e7f0      	b.n	800ea40 <__s2b+0x18>
 800ea5e:	9b08      	ldr	r3, [sp, #32]
 800ea60:	2d09      	cmp	r5, #9
 800ea62:	6143      	str	r3, [r0, #20]
 800ea64:	f04f 0301 	mov.w	r3, #1
 800ea68:	6103      	str	r3, [r0, #16]
 800ea6a:	dd16      	ble.n	800ea9a <__s2b+0x72>
 800ea6c:	f104 0909 	add.w	r9, r4, #9
 800ea70:	442c      	add	r4, r5
 800ea72:	46c8      	mov	r8, r9
 800ea74:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ea78:	4601      	mov	r1, r0
 800ea7a:	220a      	movs	r2, #10
 800ea7c:	4630      	mov	r0, r6
 800ea7e:	3b30      	subs	r3, #48	@ 0x30
 800ea80:	f7ff ff8a 	bl	800e998 <__multadd>
 800ea84:	45a0      	cmp	r8, r4
 800ea86:	d1f5      	bne.n	800ea74 <__s2b+0x4c>
 800ea88:	f1a5 0408 	sub.w	r4, r5, #8
 800ea8c:	444c      	add	r4, r9
 800ea8e:	1b2d      	subs	r5, r5, r4
 800ea90:	1963      	adds	r3, r4, r5
 800ea92:	42bb      	cmp	r3, r7
 800ea94:	db04      	blt.n	800eaa0 <__s2b+0x78>
 800ea96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea9a:	340a      	adds	r4, #10
 800ea9c:	2509      	movs	r5, #9
 800ea9e:	e7f6      	b.n	800ea8e <__s2b+0x66>
 800eaa0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800eaa4:	4601      	mov	r1, r0
 800eaa6:	220a      	movs	r2, #10
 800eaa8:	4630      	mov	r0, r6
 800eaaa:	3b30      	subs	r3, #48	@ 0x30
 800eaac:	f7ff ff74 	bl	800e998 <__multadd>
 800eab0:	e7ee      	b.n	800ea90 <__s2b+0x68>
 800eab2:	bf00      	nop
 800eab4:	0801124d 	.word	0x0801124d
 800eab8:	0801125e 	.word	0x0801125e

0800eabc <__hi0bits>:
 800eabc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800eac0:	4603      	mov	r3, r0
 800eac2:	bf36      	itet	cc
 800eac4:	0403      	lslcc	r3, r0, #16
 800eac6:	2000      	movcs	r0, #0
 800eac8:	2010      	movcc	r0, #16
 800eaca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800eace:	bf3c      	itt	cc
 800ead0:	021b      	lslcc	r3, r3, #8
 800ead2:	3008      	addcc	r0, #8
 800ead4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ead8:	bf3c      	itt	cc
 800eada:	011b      	lslcc	r3, r3, #4
 800eadc:	3004      	addcc	r0, #4
 800eade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eae2:	bf3c      	itt	cc
 800eae4:	009b      	lslcc	r3, r3, #2
 800eae6:	3002      	addcc	r0, #2
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	db05      	blt.n	800eaf8 <__hi0bits+0x3c>
 800eaec:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800eaf0:	f100 0001 	add.w	r0, r0, #1
 800eaf4:	bf08      	it	eq
 800eaf6:	2020      	moveq	r0, #32
 800eaf8:	4770      	bx	lr

0800eafa <__lo0bits>:
 800eafa:	6803      	ldr	r3, [r0, #0]
 800eafc:	4602      	mov	r2, r0
 800eafe:	f013 0007 	ands.w	r0, r3, #7
 800eb02:	d00b      	beq.n	800eb1c <__lo0bits+0x22>
 800eb04:	07d9      	lsls	r1, r3, #31
 800eb06:	d421      	bmi.n	800eb4c <__lo0bits+0x52>
 800eb08:	0798      	lsls	r0, r3, #30
 800eb0a:	bf47      	ittee	mi
 800eb0c:	085b      	lsrmi	r3, r3, #1
 800eb0e:	2001      	movmi	r0, #1
 800eb10:	089b      	lsrpl	r3, r3, #2
 800eb12:	2002      	movpl	r0, #2
 800eb14:	bf4c      	ite	mi
 800eb16:	6013      	strmi	r3, [r2, #0]
 800eb18:	6013      	strpl	r3, [r2, #0]
 800eb1a:	4770      	bx	lr
 800eb1c:	b299      	uxth	r1, r3
 800eb1e:	b909      	cbnz	r1, 800eb24 <__lo0bits+0x2a>
 800eb20:	0c1b      	lsrs	r3, r3, #16
 800eb22:	2010      	movs	r0, #16
 800eb24:	b2d9      	uxtb	r1, r3
 800eb26:	b909      	cbnz	r1, 800eb2c <__lo0bits+0x32>
 800eb28:	3008      	adds	r0, #8
 800eb2a:	0a1b      	lsrs	r3, r3, #8
 800eb2c:	0719      	lsls	r1, r3, #28
 800eb2e:	bf04      	itt	eq
 800eb30:	091b      	lsreq	r3, r3, #4
 800eb32:	3004      	addeq	r0, #4
 800eb34:	0799      	lsls	r1, r3, #30
 800eb36:	bf04      	itt	eq
 800eb38:	089b      	lsreq	r3, r3, #2
 800eb3a:	3002      	addeq	r0, #2
 800eb3c:	07d9      	lsls	r1, r3, #31
 800eb3e:	d403      	bmi.n	800eb48 <__lo0bits+0x4e>
 800eb40:	085b      	lsrs	r3, r3, #1
 800eb42:	f100 0001 	add.w	r0, r0, #1
 800eb46:	d003      	beq.n	800eb50 <__lo0bits+0x56>
 800eb48:	6013      	str	r3, [r2, #0]
 800eb4a:	4770      	bx	lr
 800eb4c:	2000      	movs	r0, #0
 800eb4e:	4770      	bx	lr
 800eb50:	2020      	movs	r0, #32
 800eb52:	4770      	bx	lr

0800eb54 <__i2b>:
 800eb54:	b510      	push	{r4, lr}
 800eb56:	460c      	mov	r4, r1
 800eb58:	2101      	movs	r1, #1
 800eb5a:	f7ff febb 	bl	800e8d4 <_Balloc>
 800eb5e:	4602      	mov	r2, r0
 800eb60:	b928      	cbnz	r0, 800eb6e <__i2b+0x1a>
 800eb62:	4b05      	ldr	r3, [pc, #20]	@ (800eb78 <__i2b+0x24>)
 800eb64:	f240 1145 	movw	r1, #325	@ 0x145
 800eb68:	4804      	ldr	r0, [pc, #16]	@ (800eb7c <__i2b+0x28>)
 800eb6a:	f001 fc45 	bl	80103f8 <__assert_func>
 800eb6e:	2301      	movs	r3, #1
 800eb70:	6144      	str	r4, [r0, #20]
 800eb72:	6103      	str	r3, [r0, #16]
 800eb74:	bd10      	pop	{r4, pc}
 800eb76:	bf00      	nop
 800eb78:	0801124d 	.word	0x0801124d
 800eb7c:	0801125e 	.word	0x0801125e

0800eb80 <__multiply>:
 800eb80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb84:	4617      	mov	r7, r2
 800eb86:	690a      	ldr	r2, [r1, #16]
 800eb88:	4689      	mov	r9, r1
 800eb8a:	b085      	sub	sp, #20
 800eb8c:	693b      	ldr	r3, [r7, #16]
 800eb8e:	429a      	cmp	r2, r3
 800eb90:	bfa2      	ittt	ge
 800eb92:	463b      	movge	r3, r7
 800eb94:	460f      	movge	r7, r1
 800eb96:	4699      	movge	r9, r3
 800eb98:	693d      	ldr	r5, [r7, #16]
 800eb9a:	68bb      	ldr	r3, [r7, #8]
 800eb9c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800eba0:	6879      	ldr	r1, [r7, #4]
 800eba2:	eb05 060a 	add.w	r6, r5, sl
 800eba6:	42b3      	cmp	r3, r6
 800eba8:	bfb8      	it	lt
 800ebaa:	3101      	addlt	r1, #1
 800ebac:	f7ff fe92 	bl	800e8d4 <_Balloc>
 800ebb0:	b930      	cbnz	r0, 800ebc0 <__multiply+0x40>
 800ebb2:	4602      	mov	r2, r0
 800ebb4:	4b42      	ldr	r3, [pc, #264]	@ (800ecc0 <__multiply+0x140>)
 800ebb6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ebba:	4842      	ldr	r0, [pc, #264]	@ (800ecc4 <__multiply+0x144>)
 800ebbc:	f001 fc1c 	bl	80103f8 <__assert_func>
 800ebc0:	f100 0414 	add.w	r4, r0, #20
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ebca:	4623      	mov	r3, r4
 800ebcc:	4573      	cmp	r3, lr
 800ebce:	d320      	bcc.n	800ec12 <__multiply+0x92>
 800ebd0:	f107 0814 	add.w	r8, r7, #20
 800ebd4:	f109 0114 	add.w	r1, r9, #20
 800ebd8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ebdc:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ebe0:	9302      	str	r3, [sp, #8]
 800ebe2:	1beb      	subs	r3, r5, r7
 800ebe4:	3715      	adds	r7, #21
 800ebe6:	3b15      	subs	r3, #21
 800ebe8:	f023 0303 	bic.w	r3, r3, #3
 800ebec:	3304      	adds	r3, #4
 800ebee:	42bd      	cmp	r5, r7
 800ebf0:	bf38      	it	cc
 800ebf2:	2304      	movcc	r3, #4
 800ebf4:	9301      	str	r3, [sp, #4]
 800ebf6:	9b02      	ldr	r3, [sp, #8]
 800ebf8:	9103      	str	r1, [sp, #12]
 800ebfa:	428b      	cmp	r3, r1
 800ebfc:	d80c      	bhi.n	800ec18 <__multiply+0x98>
 800ebfe:	2e00      	cmp	r6, #0
 800ec00:	dd03      	ble.n	800ec0a <__multiply+0x8a>
 800ec02:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ec06:	2b00      	cmp	r3, #0
 800ec08:	d057      	beq.n	800ecba <__multiply+0x13a>
 800ec0a:	6106      	str	r6, [r0, #16]
 800ec0c:	b005      	add	sp, #20
 800ec0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec12:	f843 2b04 	str.w	r2, [r3], #4
 800ec16:	e7d9      	b.n	800ebcc <__multiply+0x4c>
 800ec18:	f8b1 a000 	ldrh.w	sl, [r1]
 800ec1c:	f1ba 0f00 	cmp.w	sl, #0
 800ec20:	d021      	beq.n	800ec66 <__multiply+0xe6>
 800ec22:	46c4      	mov	ip, r8
 800ec24:	46a1      	mov	r9, r4
 800ec26:	2700      	movs	r7, #0
 800ec28:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ec2c:	f8d9 3000 	ldr.w	r3, [r9]
 800ec30:	fa1f fb82 	uxth.w	fp, r2
 800ec34:	4565      	cmp	r5, ip
 800ec36:	b29b      	uxth	r3, r3
 800ec38:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800ec3c:	fb0a 330b 	mla	r3, sl, fp, r3
 800ec40:	443b      	add	r3, r7
 800ec42:	f8d9 7000 	ldr.w	r7, [r9]
 800ec46:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800ec4a:	fb0a 7202 	mla	r2, sl, r2, r7
 800ec4e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ec52:	b29b      	uxth	r3, r3
 800ec54:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ec58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ec5c:	f849 3b04 	str.w	r3, [r9], #4
 800ec60:	d8e2      	bhi.n	800ec28 <__multiply+0xa8>
 800ec62:	9b01      	ldr	r3, [sp, #4]
 800ec64:	50e7      	str	r7, [r4, r3]
 800ec66:	9b03      	ldr	r3, [sp, #12]
 800ec68:	3104      	adds	r1, #4
 800ec6a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ec6e:	f1b9 0f00 	cmp.w	r9, #0
 800ec72:	d020      	beq.n	800ecb6 <__multiply+0x136>
 800ec74:	6823      	ldr	r3, [r4, #0]
 800ec76:	4647      	mov	r7, r8
 800ec78:	46a4      	mov	ip, r4
 800ec7a:	f04f 0a00 	mov.w	sl, #0
 800ec7e:	f8b7 b000 	ldrh.w	fp, [r7]
 800ec82:	b29b      	uxth	r3, r3
 800ec84:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800ec88:	fb09 220b 	mla	r2, r9, fp, r2
 800ec8c:	4452      	add	r2, sl
 800ec8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ec92:	f84c 3b04 	str.w	r3, [ip], #4
 800ec96:	f857 3b04 	ldr.w	r3, [r7], #4
 800ec9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ec9e:	f8bc 3000 	ldrh.w	r3, [ip]
 800eca2:	42bd      	cmp	r5, r7
 800eca4:	fb09 330a 	mla	r3, r9, sl, r3
 800eca8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ecac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ecb0:	d8e5      	bhi.n	800ec7e <__multiply+0xfe>
 800ecb2:	9a01      	ldr	r2, [sp, #4]
 800ecb4:	50a3      	str	r3, [r4, r2]
 800ecb6:	3404      	adds	r4, #4
 800ecb8:	e79d      	b.n	800ebf6 <__multiply+0x76>
 800ecba:	3e01      	subs	r6, #1
 800ecbc:	e79f      	b.n	800ebfe <__multiply+0x7e>
 800ecbe:	bf00      	nop
 800ecc0:	0801124d 	.word	0x0801124d
 800ecc4:	0801125e 	.word	0x0801125e

0800ecc8 <__pow5mult>:
 800ecc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eccc:	4615      	mov	r5, r2
 800ecce:	f012 0203 	ands.w	r2, r2, #3
 800ecd2:	4607      	mov	r7, r0
 800ecd4:	460e      	mov	r6, r1
 800ecd6:	d007      	beq.n	800ece8 <__pow5mult+0x20>
 800ecd8:	3a01      	subs	r2, #1
 800ecda:	4c25      	ldr	r4, [pc, #148]	@ (800ed70 <__pow5mult+0xa8>)
 800ecdc:	2300      	movs	r3, #0
 800ecde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ece2:	f7ff fe59 	bl	800e998 <__multadd>
 800ece6:	4606      	mov	r6, r0
 800ece8:	10ad      	asrs	r5, r5, #2
 800ecea:	d03d      	beq.n	800ed68 <__pow5mult+0xa0>
 800ecec:	69fc      	ldr	r4, [r7, #28]
 800ecee:	b97c      	cbnz	r4, 800ed10 <__pow5mult+0x48>
 800ecf0:	2010      	movs	r0, #16
 800ecf2:	f7ff fd39 	bl	800e768 <malloc>
 800ecf6:	4602      	mov	r2, r0
 800ecf8:	61f8      	str	r0, [r7, #28]
 800ecfa:	b928      	cbnz	r0, 800ed08 <__pow5mult+0x40>
 800ecfc:	4b1d      	ldr	r3, [pc, #116]	@ (800ed74 <__pow5mult+0xac>)
 800ecfe:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ed02:	481d      	ldr	r0, [pc, #116]	@ (800ed78 <__pow5mult+0xb0>)
 800ed04:	f001 fb78 	bl	80103f8 <__assert_func>
 800ed08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ed0c:	6004      	str	r4, [r0, #0]
 800ed0e:	60c4      	str	r4, [r0, #12]
 800ed10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ed14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ed18:	b94c      	cbnz	r4, 800ed2e <__pow5mult+0x66>
 800ed1a:	f240 2171 	movw	r1, #625	@ 0x271
 800ed1e:	4638      	mov	r0, r7
 800ed20:	f7ff ff18 	bl	800eb54 <__i2b>
 800ed24:	2300      	movs	r3, #0
 800ed26:	4604      	mov	r4, r0
 800ed28:	f8c8 0008 	str.w	r0, [r8, #8]
 800ed2c:	6003      	str	r3, [r0, #0]
 800ed2e:	f04f 0900 	mov.w	r9, #0
 800ed32:	07eb      	lsls	r3, r5, #31
 800ed34:	d50a      	bpl.n	800ed4c <__pow5mult+0x84>
 800ed36:	4631      	mov	r1, r6
 800ed38:	4622      	mov	r2, r4
 800ed3a:	4638      	mov	r0, r7
 800ed3c:	f7ff ff20 	bl	800eb80 <__multiply>
 800ed40:	4680      	mov	r8, r0
 800ed42:	4631      	mov	r1, r6
 800ed44:	4638      	mov	r0, r7
 800ed46:	4646      	mov	r6, r8
 800ed48:	f7ff fe04 	bl	800e954 <_Bfree>
 800ed4c:	106d      	asrs	r5, r5, #1
 800ed4e:	d00b      	beq.n	800ed68 <__pow5mult+0xa0>
 800ed50:	6820      	ldr	r0, [r4, #0]
 800ed52:	b938      	cbnz	r0, 800ed64 <__pow5mult+0x9c>
 800ed54:	4622      	mov	r2, r4
 800ed56:	4621      	mov	r1, r4
 800ed58:	4638      	mov	r0, r7
 800ed5a:	f7ff ff11 	bl	800eb80 <__multiply>
 800ed5e:	6020      	str	r0, [r4, #0]
 800ed60:	f8c0 9000 	str.w	r9, [r0]
 800ed64:	4604      	mov	r4, r0
 800ed66:	e7e4      	b.n	800ed32 <__pow5mult+0x6a>
 800ed68:	4630      	mov	r0, r6
 800ed6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed6e:	bf00      	nop
 800ed70:	08011370 	.word	0x08011370
 800ed74:	080111de 	.word	0x080111de
 800ed78:	0801125e 	.word	0x0801125e

0800ed7c <__lshift>:
 800ed7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ed80:	460c      	mov	r4, r1
 800ed82:	4607      	mov	r7, r0
 800ed84:	4691      	mov	r9, r2
 800ed86:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ed8a:	6923      	ldr	r3, [r4, #16]
 800ed8c:	6849      	ldr	r1, [r1, #4]
 800ed8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ed92:	68a3      	ldr	r3, [r4, #8]
 800ed94:	f108 0601 	add.w	r6, r8, #1
 800ed98:	42b3      	cmp	r3, r6
 800ed9a:	db0b      	blt.n	800edb4 <__lshift+0x38>
 800ed9c:	4638      	mov	r0, r7
 800ed9e:	f7ff fd99 	bl	800e8d4 <_Balloc>
 800eda2:	4605      	mov	r5, r0
 800eda4:	b948      	cbnz	r0, 800edba <__lshift+0x3e>
 800eda6:	4602      	mov	r2, r0
 800eda8:	4b28      	ldr	r3, [pc, #160]	@ (800ee4c <__lshift+0xd0>)
 800edaa:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800edae:	4828      	ldr	r0, [pc, #160]	@ (800ee50 <__lshift+0xd4>)
 800edb0:	f001 fb22 	bl	80103f8 <__assert_func>
 800edb4:	3101      	adds	r1, #1
 800edb6:	005b      	lsls	r3, r3, #1
 800edb8:	e7ee      	b.n	800ed98 <__lshift+0x1c>
 800edba:	2300      	movs	r3, #0
 800edbc:	f100 0114 	add.w	r1, r0, #20
 800edc0:	f100 0210 	add.w	r2, r0, #16
 800edc4:	4618      	mov	r0, r3
 800edc6:	4553      	cmp	r3, sl
 800edc8:	db33      	blt.n	800ee32 <__lshift+0xb6>
 800edca:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800edce:	f104 0314 	add.w	r3, r4, #20
 800edd2:	6920      	ldr	r0, [r4, #16]
 800edd4:	f019 091f 	ands.w	r9, r9, #31
 800edd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800eddc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ede0:	d02b      	beq.n	800ee3a <__lshift+0xbe>
 800ede2:	f1c9 0e20 	rsb	lr, r9, #32
 800ede6:	468a      	mov	sl, r1
 800ede8:	2200      	movs	r2, #0
 800edea:	6818      	ldr	r0, [r3, #0]
 800edec:	fa00 f009 	lsl.w	r0, r0, r9
 800edf0:	4310      	orrs	r0, r2
 800edf2:	f84a 0b04 	str.w	r0, [sl], #4
 800edf6:	f853 2b04 	ldr.w	r2, [r3], #4
 800edfa:	459c      	cmp	ip, r3
 800edfc:	fa22 f20e 	lsr.w	r2, r2, lr
 800ee00:	d8f3      	bhi.n	800edea <__lshift+0x6e>
 800ee02:	ebac 0304 	sub.w	r3, ip, r4
 800ee06:	f104 0015 	add.w	r0, r4, #21
 800ee0a:	3b15      	subs	r3, #21
 800ee0c:	f023 0303 	bic.w	r3, r3, #3
 800ee10:	3304      	adds	r3, #4
 800ee12:	4560      	cmp	r0, ip
 800ee14:	bf88      	it	hi
 800ee16:	2304      	movhi	r3, #4
 800ee18:	50ca      	str	r2, [r1, r3]
 800ee1a:	b10a      	cbz	r2, 800ee20 <__lshift+0xa4>
 800ee1c:	f108 0602 	add.w	r6, r8, #2
 800ee20:	3e01      	subs	r6, #1
 800ee22:	4638      	mov	r0, r7
 800ee24:	4621      	mov	r1, r4
 800ee26:	612e      	str	r6, [r5, #16]
 800ee28:	f7ff fd94 	bl	800e954 <_Bfree>
 800ee2c:	4628      	mov	r0, r5
 800ee2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee32:	3301      	adds	r3, #1
 800ee34:	f842 0f04 	str.w	r0, [r2, #4]!
 800ee38:	e7c5      	b.n	800edc6 <__lshift+0x4a>
 800ee3a:	3904      	subs	r1, #4
 800ee3c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee40:	459c      	cmp	ip, r3
 800ee42:	f841 2f04 	str.w	r2, [r1, #4]!
 800ee46:	d8f9      	bhi.n	800ee3c <__lshift+0xc0>
 800ee48:	e7ea      	b.n	800ee20 <__lshift+0xa4>
 800ee4a:	bf00      	nop
 800ee4c:	0801124d 	.word	0x0801124d
 800ee50:	0801125e 	.word	0x0801125e

0800ee54 <__mcmp>:
 800ee54:	4603      	mov	r3, r0
 800ee56:	690a      	ldr	r2, [r1, #16]
 800ee58:	6900      	ldr	r0, [r0, #16]
 800ee5a:	1a80      	subs	r0, r0, r2
 800ee5c:	b530      	push	{r4, r5, lr}
 800ee5e:	d10e      	bne.n	800ee7e <__mcmp+0x2a>
 800ee60:	3314      	adds	r3, #20
 800ee62:	3114      	adds	r1, #20
 800ee64:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ee68:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ee6c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ee70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ee74:	4295      	cmp	r5, r2
 800ee76:	d003      	beq.n	800ee80 <__mcmp+0x2c>
 800ee78:	d205      	bcs.n	800ee86 <__mcmp+0x32>
 800ee7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ee7e:	bd30      	pop	{r4, r5, pc}
 800ee80:	42a3      	cmp	r3, r4
 800ee82:	d3f3      	bcc.n	800ee6c <__mcmp+0x18>
 800ee84:	e7fb      	b.n	800ee7e <__mcmp+0x2a>
 800ee86:	2001      	movs	r0, #1
 800ee88:	e7f9      	b.n	800ee7e <__mcmp+0x2a>
	...

0800ee8c <__mdiff>:
 800ee8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee90:	4689      	mov	r9, r1
 800ee92:	4606      	mov	r6, r0
 800ee94:	4611      	mov	r1, r2
 800ee96:	4614      	mov	r4, r2
 800ee98:	4648      	mov	r0, r9
 800ee9a:	f7ff ffdb 	bl	800ee54 <__mcmp>
 800ee9e:	1e05      	subs	r5, r0, #0
 800eea0:	d112      	bne.n	800eec8 <__mdiff+0x3c>
 800eea2:	4629      	mov	r1, r5
 800eea4:	4630      	mov	r0, r6
 800eea6:	f7ff fd15 	bl	800e8d4 <_Balloc>
 800eeaa:	4602      	mov	r2, r0
 800eeac:	b928      	cbnz	r0, 800eeba <__mdiff+0x2e>
 800eeae:	4b41      	ldr	r3, [pc, #260]	@ (800efb4 <__mdiff+0x128>)
 800eeb0:	f240 2137 	movw	r1, #567	@ 0x237
 800eeb4:	4840      	ldr	r0, [pc, #256]	@ (800efb8 <__mdiff+0x12c>)
 800eeb6:	f001 fa9f 	bl	80103f8 <__assert_func>
 800eeba:	2301      	movs	r3, #1
 800eebc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800eec0:	4610      	mov	r0, r2
 800eec2:	b003      	add	sp, #12
 800eec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eec8:	bfbc      	itt	lt
 800eeca:	464b      	movlt	r3, r9
 800eecc:	46a1      	movlt	r9, r4
 800eece:	4630      	mov	r0, r6
 800eed0:	bfb8      	it	lt
 800eed2:	2501      	movlt	r5, #1
 800eed4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800eed8:	bfb4      	ite	lt
 800eeda:	461c      	movlt	r4, r3
 800eedc:	2500      	movge	r5, #0
 800eede:	f7ff fcf9 	bl	800e8d4 <_Balloc>
 800eee2:	4602      	mov	r2, r0
 800eee4:	b918      	cbnz	r0, 800eeee <__mdiff+0x62>
 800eee6:	4b33      	ldr	r3, [pc, #204]	@ (800efb4 <__mdiff+0x128>)
 800eee8:	f240 2145 	movw	r1, #581	@ 0x245
 800eeec:	e7e2      	b.n	800eeb4 <__mdiff+0x28>
 800eeee:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800eef2:	f104 0e14 	add.w	lr, r4, #20
 800eef6:	6926      	ldr	r6, [r4, #16]
 800eef8:	f100 0b14 	add.w	fp, r0, #20
 800eefc:	60c5      	str	r5, [r0, #12]
 800eefe:	f109 0514 	add.w	r5, r9, #20
 800ef02:	f109 0310 	add.w	r3, r9, #16
 800ef06:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ef0a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ef0e:	46d9      	mov	r9, fp
 800ef10:	f04f 0c00 	mov.w	ip, #0
 800ef14:	9301      	str	r3, [sp, #4]
 800ef16:	9b01      	ldr	r3, [sp, #4]
 800ef18:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ef1c:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ef20:	4576      	cmp	r6, lr
 800ef22:	9301      	str	r3, [sp, #4]
 800ef24:	fa1f f38a 	uxth.w	r3, sl
 800ef28:	4619      	mov	r1, r3
 800ef2a:	b283      	uxth	r3, r0
 800ef2c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ef30:	eba1 0303 	sub.w	r3, r1, r3
 800ef34:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ef38:	4463      	add	r3, ip
 800ef3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ef3e:	b29b      	uxth	r3, r3
 800ef40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ef44:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ef48:	f849 3b04 	str.w	r3, [r9], #4
 800ef4c:	d8e3      	bhi.n	800ef16 <__mdiff+0x8a>
 800ef4e:	1b33      	subs	r3, r6, r4
 800ef50:	3415      	adds	r4, #21
 800ef52:	3b15      	subs	r3, #21
 800ef54:	f023 0303 	bic.w	r3, r3, #3
 800ef58:	3304      	adds	r3, #4
 800ef5a:	42a6      	cmp	r6, r4
 800ef5c:	bf38      	it	cc
 800ef5e:	2304      	movcc	r3, #4
 800ef60:	441d      	add	r5, r3
 800ef62:	445b      	add	r3, fp
 800ef64:	462c      	mov	r4, r5
 800ef66:	461e      	mov	r6, r3
 800ef68:	4544      	cmp	r4, r8
 800ef6a:	d30e      	bcc.n	800ef8a <__mdiff+0xfe>
 800ef6c:	f108 0103 	add.w	r1, r8, #3
 800ef70:	1b49      	subs	r1, r1, r5
 800ef72:	3d03      	subs	r5, #3
 800ef74:	f021 0103 	bic.w	r1, r1, #3
 800ef78:	45a8      	cmp	r8, r5
 800ef7a:	bf38      	it	cc
 800ef7c:	2100      	movcc	r1, #0
 800ef7e:	440b      	add	r3, r1
 800ef80:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ef84:	b199      	cbz	r1, 800efae <__mdiff+0x122>
 800ef86:	6117      	str	r7, [r2, #16]
 800ef88:	e79a      	b.n	800eec0 <__mdiff+0x34>
 800ef8a:	f854 1b04 	ldr.w	r1, [r4], #4
 800ef8e:	46e6      	mov	lr, ip
 800ef90:	fa1f fc81 	uxth.w	ip, r1
 800ef94:	0c08      	lsrs	r0, r1, #16
 800ef96:	4471      	add	r1, lr
 800ef98:	44f4      	add	ip, lr
 800ef9a:	b289      	uxth	r1, r1
 800ef9c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800efa0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800efa4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800efa8:	f846 1b04 	str.w	r1, [r6], #4
 800efac:	e7dc      	b.n	800ef68 <__mdiff+0xdc>
 800efae:	3f01      	subs	r7, #1
 800efb0:	e7e6      	b.n	800ef80 <__mdiff+0xf4>
 800efb2:	bf00      	nop
 800efb4:	0801124d 	.word	0x0801124d
 800efb8:	0801125e 	.word	0x0801125e

0800efbc <__ulp>:
 800efbc:	b082      	sub	sp, #8
 800efbe:	4b11      	ldr	r3, [pc, #68]	@ (800f004 <__ulp+0x48>)
 800efc0:	ed8d 0b00 	vstr	d0, [sp]
 800efc4:	9a01      	ldr	r2, [sp, #4]
 800efc6:	4013      	ands	r3, r2
 800efc8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800efcc:	2b00      	cmp	r3, #0
 800efce:	dc08      	bgt.n	800efe2 <__ulp+0x26>
 800efd0:	425b      	negs	r3, r3
 800efd2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800efd6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800efda:	da04      	bge.n	800efe6 <__ulp+0x2a>
 800efdc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800efe0:	4113      	asrs	r3, r2
 800efe2:	2200      	movs	r2, #0
 800efe4:	e008      	b.n	800eff8 <__ulp+0x3c>
 800efe6:	f1a2 0314 	sub.w	r3, r2, #20
 800efea:	2b1e      	cmp	r3, #30
 800efec:	bfd6      	itet	le
 800efee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800eff2:	2201      	movgt	r2, #1
 800eff4:	40da      	lsrle	r2, r3
 800eff6:	2300      	movs	r3, #0
 800eff8:	4619      	mov	r1, r3
 800effa:	4610      	mov	r0, r2
 800effc:	ec41 0b10 	vmov	d0, r0, r1
 800f000:	b002      	add	sp, #8
 800f002:	4770      	bx	lr
 800f004:	7ff00000 	.word	0x7ff00000

0800f008 <__b2d>:
 800f008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f00c:	6906      	ldr	r6, [r0, #16]
 800f00e:	f100 0814 	add.w	r8, r0, #20
 800f012:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f016:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f01a:	1f37      	subs	r7, r6, #4
 800f01c:	4610      	mov	r0, r2
 800f01e:	f7ff fd4d 	bl	800eabc <__hi0bits>
 800f022:	f1c0 0320 	rsb	r3, r0, #32
 800f026:	280a      	cmp	r0, #10
 800f028:	600b      	str	r3, [r1, #0]
 800f02a:	491d      	ldr	r1, [pc, #116]	@ (800f0a0 <__b2d+0x98>)
 800f02c:	dc16      	bgt.n	800f05c <__b2d+0x54>
 800f02e:	f1c0 0c0b 	rsb	ip, r0, #11
 800f032:	45b8      	cmp	r8, r7
 800f034:	f100 0015 	add.w	r0, r0, #21
 800f038:	fa22 f30c 	lsr.w	r3, r2, ip
 800f03c:	fa02 f000 	lsl.w	r0, r2, r0
 800f040:	ea43 0501 	orr.w	r5, r3, r1
 800f044:	bf34      	ite	cc
 800f046:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f04a:	2300      	movcs	r3, #0
 800f04c:	fa23 f30c 	lsr.w	r3, r3, ip
 800f050:	4303      	orrs	r3, r0
 800f052:	461c      	mov	r4, r3
 800f054:	ec45 4b10 	vmov	d0, r4, r5
 800f058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f05c:	45b8      	cmp	r8, r7
 800f05e:	bf3a      	itte	cc
 800f060:	f1a6 0708 	subcc.w	r7, r6, #8
 800f064:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f068:	2300      	movcs	r3, #0
 800f06a:	380b      	subs	r0, #11
 800f06c:	d014      	beq.n	800f098 <__b2d+0x90>
 800f06e:	f1c0 0120 	rsb	r1, r0, #32
 800f072:	4082      	lsls	r2, r0
 800f074:	4547      	cmp	r7, r8
 800f076:	fa23 f401 	lsr.w	r4, r3, r1
 800f07a:	fa03 f300 	lsl.w	r3, r3, r0
 800f07e:	ea42 0204 	orr.w	r2, r2, r4
 800f082:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f086:	bf8c      	ite	hi
 800f088:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f08c:	2200      	movls	r2, #0
 800f08e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f092:	40ca      	lsrs	r2, r1
 800f094:	4313      	orrs	r3, r2
 800f096:	e7dc      	b.n	800f052 <__b2d+0x4a>
 800f098:	ea42 0501 	orr.w	r5, r2, r1
 800f09c:	e7d9      	b.n	800f052 <__b2d+0x4a>
 800f09e:	bf00      	nop
 800f0a0:	3ff00000 	.word	0x3ff00000

0800f0a4 <__d2b>:
 800f0a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f0a8:	460f      	mov	r7, r1
 800f0aa:	2101      	movs	r1, #1
 800f0ac:	4616      	mov	r6, r2
 800f0ae:	ec59 8b10 	vmov	r8, r9, d0
 800f0b2:	f7ff fc0f 	bl	800e8d4 <_Balloc>
 800f0b6:	4604      	mov	r4, r0
 800f0b8:	b930      	cbnz	r0, 800f0c8 <__d2b+0x24>
 800f0ba:	4602      	mov	r2, r0
 800f0bc:	4b23      	ldr	r3, [pc, #140]	@ (800f14c <__d2b+0xa8>)
 800f0be:	f240 310f 	movw	r1, #783	@ 0x30f
 800f0c2:	4823      	ldr	r0, [pc, #140]	@ (800f150 <__d2b+0xac>)
 800f0c4:	f001 f998 	bl	80103f8 <__assert_func>
 800f0c8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f0cc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f0d0:	b10d      	cbz	r5, 800f0d6 <__d2b+0x32>
 800f0d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f0d6:	9301      	str	r3, [sp, #4]
 800f0d8:	f1b8 0300 	subs.w	r3, r8, #0
 800f0dc:	d023      	beq.n	800f126 <__d2b+0x82>
 800f0de:	4668      	mov	r0, sp
 800f0e0:	9300      	str	r3, [sp, #0]
 800f0e2:	f7ff fd0a 	bl	800eafa <__lo0bits>
 800f0e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f0ea:	b1d0      	cbz	r0, 800f122 <__d2b+0x7e>
 800f0ec:	f1c0 0320 	rsb	r3, r0, #32
 800f0f0:	fa02 f303 	lsl.w	r3, r2, r3
 800f0f4:	40c2      	lsrs	r2, r0
 800f0f6:	430b      	orrs	r3, r1
 800f0f8:	9201      	str	r2, [sp, #4]
 800f0fa:	6163      	str	r3, [r4, #20]
 800f0fc:	9b01      	ldr	r3, [sp, #4]
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	61a3      	str	r3, [r4, #24]
 800f102:	bf0c      	ite	eq
 800f104:	2201      	moveq	r2, #1
 800f106:	2202      	movne	r2, #2
 800f108:	6122      	str	r2, [r4, #16]
 800f10a:	b1a5      	cbz	r5, 800f136 <__d2b+0x92>
 800f10c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f110:	4405      	add	r5, r0
 800f112:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f116:	603d      	str	r5, [r7, #0]
 800f118:	6030      	str	r0, [r6, #0]
 800f11a:	4620      	mov	r0, r4
 800f11c:	b003      	add	sp, #12
 800f11e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f122:	6161      	str	r1, [r4, #20]
 800f124:	e7ea      	b.n	800f0fc <__d2b+0x58>
 800f126:	a801      	add	r0, sp, #4
 800f128:	f7ff fce7 	bl	800eafa <__lo0bits>
 800f12c:	9b01      	ldr	r3, [sp, #4]
 800f12e:	3020      	adds	r0, #32
 800f130:	2201      	movs	r2, #1
 800f132:	6163      	str	r3, [r4, #20]
 800f134:	e7e8      	b.n	800f108 <__d2b+0x64>
 800f136:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f13a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f13e:	6038      	str	r0, [r7, #0]
 800f140:	6918      	ldr	r0, [r3, #16]
 800f142:	f7ff fcbb 	bl	800eabc <__hi0bits>
 800f146:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f14a:	e7e5      	b.n	800f118 <__d2b+0x74>
 800f14c:	0801124d 	.word	0x0801124d
 800f150:	0801125e 	.word	0x0801125e

0800f154 <__ratio>:
 800f154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f158:	b085      	sub	sp, #20
 800f15a:	e9cd 1000 	strd	r1, r0, [sp]
 800f15e:	a902      	add	r1, sp, #8
 800f160:	f7ff ff52 	bl	800f008 <__b2d>
 800f164:	a903      	add	r1, sp, #12
 800f166:	9800      	ldr	r0, [sp, #0]
 800f168:	ec55 4b10 	vmov	r4, r5, d0
 800f16c:	f7ff ff4c 	bl	800f008 <__b2d>
 800f170:	9b01      	ldr	r3, [sp, #4]
 800f172:	462f      	mov	r7, r5
 800f174:	4620      	mov	r0, r4
 800f176:	6919      	ldr	r1, [r3, #16]
 800f178:	9b00      	ldr	r3, [sp, #0]
 800f17a:	691b      	ldr	r3, [r3, #16]
 800f17c:	1ac9      	subs	r1, r1, r3
 800f17e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f182:	ec5b ab10 	vmov	sl, fp, d0
 800f186:	1a9b      	subs	r3, r3, r2
 800f188:	46d9      	mov	r9, fp
 800f18a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f18e:	2b00      	cmp	r3, #0
 800f190:	bfcd      	iteet	gt
 800f192:	462a      	movgt	r2, r5
 800f194:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f198:	465a      	movle	r2, fp
 800f19a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f19e:	bfd8      	it	le
 800f1a0:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f1a4:	4652      	mov	r2, sl
 800f1a6:	4639      	mov	r1, r7
 800f1a8:	464b      	mov	r3, r9
 800f1aa:	f7f1 fb5f 	bl	800086c <__aeabi_ddiv>
 800f1ae:	ec41 0b10 	vmov	d0, r0, r1
 800f1b2:	b005      	add	sp, #20
 800f1b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f1b8 <__copybits>:
 800f1b8:	3901      	subs	r1, #1
 800f1ba:	f102 0314 	add.w	r3, r2, #20
 800f1be:	1149      	asrs	r1, r1, #5
 800f1c0:	b570      	push	{r4, r5, r6, lr}
 800f1c2:	3101      	adds	r1, #1
 800f1c4:	6914      	ldr	r4, [r2, #16]
 800f1c6:	1f05      	subs	r5, r0, #4
 800f1c8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f1cc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f1d0:	42a3      	cmp	r3, r4
 800f1d2:	d30c      	bcc.n	800f1ee <__copybits+0x36>
 800f1d4:	1aa3      	subs	r3, r4, r2
 800f1d6:	3211      	adds	r2, #17
 800f1d8:	3b11      	subs	r3, #17
 800f1da:	f023 0303 	bic.w	r3, r3, #3
 800f1de:	42a2      	cmp	r2, r4
 800f1e0:	bf88      	it	hi
 800f1e2:	2300      	movhi	r3, #0
 800f1e4:	4418      	add	r0, r3
 800f1e6:	2300      	movs	r3, #0
 800f1e8:	4288      	cmp	r0, r1
 800f1ea:	d305      	bcc.n	800f1f8 <__copybits+0x40>
 800f1ec:	bd70      	pop	{r4, r5, r6, pc}
 800f1ee:	f853 6b04 	ldr.w	r6, [r3], #4
 800f1f2:	f845 6f04 	str.w	r6, [r5, #4]!
 800f1f6:	e7eb      	b.n	800f1d0 <__copybits+0x18>
 800f1f8:	f840 3b04 	str.w	r3, [r0], #4
 800f1fc:	e7f4      	b.n	800f1e8 <__copybits+0x30>

0800f1fe <__any_on>:
 800f1fe:	f100 0214 	add.w	r2, r0, #20
 800f202:	114b      	asrs	r3, r1, #5
 800f204:	6900      	ldr	r0, [r0, #16]
 800f206:	4298      	cmp	r0, r3
 800f208:	b510      	push	{r4, lr}
 800f20a:	db11      	blt.n	800f230 <__any_on+0x32>
 800f20c:	dd0a      	ble.n	800f224 <__any_on+0x26>
 800f20e:	f011 011f 	ands.w	r1, r1, #31
 800f212:	d007      	beq.n	800f224 <__any_on+0x26>
 800f214:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f218:	fa24 f001 	lsr.w	r0, r4, r1
 800f21c:	fa00 f101 	lsl.w	r1, r0, r1
 800f220:	428c      	cmp	r4, r1
 800f222:	d10b      	bne.n	800f23c <__any_on+0x3e>
 800f224:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f228:	4293      	cmp	r3, r2
 800f22a:	d803      	bhi.n	800f234 <__any_on+0x36>
 800f22c:	2000      	movs	r0, #0
 800f22e:	bd10      	pop	{r4, pc}
 800f230:	4603      	mov	r3, r0
 800f232:	e7f7      	b.n	800f224 <__any_on+0x26>
 800f234:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f238:	2900      	cmp	r1, #0
 800f23a:	d0f5      	beq.n	800f228 <__any_on+0x2a>
 800f23c:	2001      	movs	r0, #1
 800f23e:	e7f6      	b.n	800f22e <__any_on+0x30>

0800f240 <sulp>:
 800f240:	b570      	push	{r4, r5, r6, lr}
 800f242:	4604      	mov	r4, r0
 800f244:	460d      	mov	r5, r1
 800f246:	4616      	mov	r6, r2
 800f248:	ec45 4b10 	vmov	d0, r4, r5
 800f24c:	f7ff feb6 	bl	800efbc <__ulp>
 800f250:	ec51 0b10 	vmov	r0, r1, d0
 800f254:	b17e      	cbz	r6, 800f276 <sulp+0x36>
 800f256:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f25a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f25e:	2b00      	cmp	r3, #0
 800f260:	dd09      	ble.n	800f276 <sulp+0x36>
 800f262:	051b      	lsls	r3, r3, #20
 800f264:	2400      	movs	r4, #0
 800f266:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800f26a:	4622      	mov	r2, r4
 800f26c:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800f270:	462b      	mov	r3, r5
 800f272:	f7f1 f9d1 	bl	8000618 <__aeabi_dmul>
 800f276:	ec41 0b10 	vmov	d0, r0, r1
 800f27a:	bd70      	pop	{r4, r5, r6, pc}
 800f27c:	0000      	movs	r0, r0
	...

0800f280 <_strtod_l>:
 800f280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f284:	b09f      	sub	sp, #124	@ 0x7c
 800f286:	460c      	mov	r4, r1
 800f288:	f04f 0a00 	mov.w	sl, #0
 800f28c:	f04f 0b00 	mov.w	fp, #0
 800f290:	9217      	str	r2, [sp, #92]	@ 0x5c
 800f292:	2200      	movs	r2, #0
 800f294:	9005      	str	r0, [sp, #20]
 800f296:	921a      	str	r2, [sp, #104]	@ 0x68
 800f298:	460a      	mov	r2, r1
 800f29a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f29c:	7811      	ldrb	r1, [r2, #0]
 800f29e:	292b      	cmp	r1, #43	@ 0x2b
 800f2a0:	d04a      	beq.n	800f338 <_strtod_l+0xb8>
 800f2a2:	d838      	bhi.n	800f316 <_strtod_l+0x96>
 800f2a4:	290d      	cmp	r1, #13
 800f2a6:	d832      	bhi.n	800f30e <_strtod_l+0x8e>
 800f2a8:	2908      	cmp	r1, #8
 800f2aa:	d832      	bhi.n	800f312 <_strtod_l+0x92>
 800f2ac:	2900      	cmp	r1, #0
 800f2ae:	d03b      	beq.n	800f328 <_strtod_l+0xa8>
 800f2b0:	2200      	movs	r2, #0
 800f2b2:	920e      	str	r2, [sp, #56]	@ 0x38
 800f2b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800f2b6:	782a      	ldrb	r2, [r5, #0]
 800f2b8:	2a30      	cmp	r2, #48	@ 0x30
 800f2ba:	f040 80b2 	bne.w	800f422 <_strtod_l+0x1a2>
 800f2be:	786a      	ldrb	r2, [r5, #1]
 800f2c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f2c4:	2a58      	cmp	r2, #88	@ 0x58
 800f2c6:	d16e      	bne.n	800f3a6 <_strtod_l+0x126>
 800f2c8:	9302      	str	r3, [sp, #8]
 800f2ca:	a919      	add	r1, sp, #100	@ 0x64
 800f2cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f2ce:	4a90      	ldr	r2, [pc, #576]	@ (800f510 <_strtod_l+0x290>)
 800f2d0:	9301      	str	r3, [sp, #4]
 800f2d2:	ab1a      	add	r3, sp, #104	@ 0x68
 800f2d4:	9805      	ldr	r0, [sp, #20]
 800f2d6:	9300      	str	r3, [sp, #0]
 800f2d8:	ab1b      	add	r3, sp, #108	@ 0x6c
 800f2da:	f001 f925 	bl	8010528 <__gethex>
 800f2de:	f010 060f 	ands.w	r6, r0, #15
 800f2e2:	4604      	mov	r4, r0
 800f2e4:	d005      	beq.n	800f2f2 <_strtod_l+0x72>
 800f2e6:	2e06      	cmp	r6, #6
 800f2e8:	d128      	bne.n	800f33c <_strtod_l+0xbc>
 800f2ea:	3501      	adds	r5, #1
 800f2ec:	2300      	movs	r3, #0
 800f2ee:	9519      	str	r5, [sp, #100]	@ 0x64
 800f2f0:	930e      	str	r3, [sp, #56]	@ 0x38
 800f2f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f2f4:	2b00      	cmp	r3, #0
 800f2f6:	f040 858e 	bne.w	800fe16 <_strtod_l+0xb96>
 800f2fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f2fc:	b1cb      	cbz	r3, 800f332 <_strtod_l+0xb2>
 800f2fe:	4652      	mov	r2, sl
 800f300:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800f304:	ec43 2b10 	vmov	d0, r2, r3
 800f308:	b01f      	add	sp, #124	@ 0x7c
 800f30a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f30e:	2920      	cmp	r1, #32
 800f310:	d1ce      	bne.n	800f2b0 <_strtod_l+0x30>
 800f312:	3201      	adds	r2, #1
 800f314:	e7c1      	b.n	800f29a <_strtod_l+0x1a>
 800f316:	292d      	cmp	r1, #45	@ 0x2d
 800f318:	d1ca      	bne.n	800f2b0 <_strtod_l+0x30>
 800f31a:	2101      	movs	r1, #1
 800f31c:	910e      	str	r1, [sp, #56]	@ 0x38
 800f31e:	1c51      	adds	r1, r2, #1
 800f320:	9119      	str	r1, [sp, #100]	@ 0x64
 800f322:	7852      	ldrb	r2, [r2, #1]
 800f324:	2a00      	cmp	r2, #0
 800f326:	d1c5      	bne.n	800f2b4 <_strtod_l+0x34>
 800f328:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800f32a:	9419      	str	r4, [sp, #100]	@ 0x64
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	f040 8570 	bne.w	800fe12 <_strtod_l+0xb92>
 800f332:	4652      	mov	r2, sl
 800f334:	465b      	mov	r3, fp
 800f336:	e7e5      	b.n	800f304 <_strtod_l+0x84>
 800f338:	2100      	movs	r1, #0
 800f33a:	e7ef      	b.n	800f31c <_strtod_l+0x9c>
 800f33c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f33e:	b13a      	cbz	r2, 800f350 <_strtod_l+0xd0>
 800f340:	2135      	movs	r1, #53	@ 0x35
 800f342:	a81c      	add	r0, sp, #112	@ 0x70
 800f344:	f7ff ff38 	bl	800f1b8 <__copybits>
 800f348:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f34a:	9805      	ldr	r0, [sp, #20]
 800f34c:	f7ff fb02 	bl	800e954 <_Bfree>
 800f350:	3e01      	subs	r6, #1
 800f352:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800f354:	2e04      	cmp	r6, #4
 800f356:	d806      	bhi.n	800f366 <_strtod_l+0xe6>
 800f358:	e8df f006 	tbb	[pc, r6]
 800f35c:	201d0314 	.word	0x201d0314
 800f360:	14          	.byte	0x14
 800f361:	00          	.byte	0x00
 800f362:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800f366:	05e1      	lsls	r1, r4, #23
 800f368:	bf48      	it	mi
 800f36a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800f36e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f372:	0d1b      	lsrs	r3, r3, #20
 800f374:	051b      	lsls	r3, r3, #20
 800f376:	2b00      	cmp	r3, #0
 800f378:	d1bb      	bne.n	800f2f2 <_strtod_l+0x72>
 800f37a:	f7fe fb07 	bl	800d98c <__errno>
 800f37e:	2322      	movs	r3, #34	@ 0x22
 800f380:	6003      	str	r3, [r0, #0]
 800f382:	e7b6      	b.n	800f2f2 <_strtod_l+0x72>
 800f384:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800f388:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f38c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800f390:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f394:	e7e7      	b.n	800f366 <_strtod_l+0xe6>
 800f396:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800f518 <_strtod_l+0x298>
 800f39a:	e7e4      	b.n	800f366 <_strtod_l+0xe6>
 800f39c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800f3a0:	f04f 3aff 	mov.w	sl, #4294967295
 800f3a4:	e7df      	b.n	800f366 <_strtod_l+0xe6>
 800f3a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3a8:	1c5a      	adds	r2, r3, #1
 800f3aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800f3ac:	785b      	ldrb	r3, [r3, #1]
 800f3ae:	2b30      	cmp	r3, #48	@ 0x30
 800f3b0:	d0f9      	beq.n	800f3a6 <_strtod_l+0x126>
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	d09d      	beq.n	800f2f2 <_strtod_l+0x72>
 800f3b6:	2301      	movs	r3, #1
 800f3b8:	2700      	movs	r7, #0
 800f3ba:	9308      	str	r3, [sp, #32]
 800f3bc:	220a      	movs	r2, #10
 800f3be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f3c0:	46b9      	mov	r9, r7
 800f3c2:	970b      	str	r7, [sp, #44]	@ 0x2c
 800f3c4:	930c      	str	r3, [sp, #48]	@ 0x30
 800f3c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800f3c8:	7805      	ldrb	r5, [r0, #0]
 800f3ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800f3ce:	b2d9      	uxtb	r1, r3
 800f3d0:	2909      	cmp	r1, #9
 800f3d2:	d928      	bls.n	800f426 <_strtod_l+0x1a6>
 800f3d4:	2201      	movs	r2, #1
 800f3d6:	494f      	ldr	r1, [pc, #316]	@ (800f514 <_strtod_l+0x294>)
 800f3d8:	f000 ffd6 	bl	8010388 <strncmp>
 800f3dc:	2800      	cmp	r0, #0
 800f3de:	d032      	beq.n	800f446 <_strtod_l+0x1c6>
 800f3e0:	2000      	movs	r0, #0
 800f3e2:	462a      	mov	r2, r5
 800f3e4:	464d      	mov	r5, r9
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	900a      	str	r0, [sp, #40]	@ 0x28
 800f3ea:	2a65      	cmp	r2, #101	@ 0x65
 800f3ec:	d001      	beq.n	800f3f2 <_strtod_l+0x172>
 800f3ee:	2a45      	cmp	r2, #69	@ 0x45
 800f3f0:	d114      	bne.n	800f41c <_strtod_l+0x19c>
 800f3f2:	b91d      	cbnz	r5, 800f3fc <_strtod_l+0x17c>
 800f3f4:	9a08      	ldr	r2, [sp, #32]
 800f3f6:	4302      	orrs	r2, r0
 800f3f8:	d096      	beq.n	800f328 <_strtod_l+0xa8>
 800f3fa:	2500      	movs	r5, #0
 800f3fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800f3fe:	1c62      	adds	r2, r4, #1
 800f400:	9219      	str	r2, [sp, #100]	@ 0x64
 800f402:	7862      	ldrb	r2, [r4, #1]
 800f404:	2a2b      	cmp	r2, #43	@ 0x2b
 800f406:	d079      	beq.n	800f4fc <_strtod_l+0x27c>
 800f408:	2a2d      	cmp	r2, #45	@ 0x2d
 800f40a:	d07d      	beq.n	800f508 <_strtod_l+0x288>
 800f40c:	f04f 0c00 	mov.w	ip, #0
 800f410:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800f414:	2909      	cmp	r1, #9
 800f416:	f240 8085 	bls.w	800f524 <_strtod_l+0x2a4>
 800f41a:	9419      	str	r4, [sp, #100]	@ 0x64
 800f41c:	f04f 0800 	mov.w	r8, #0
 800f420:	e0a5      	b.n	800f56e <_strtod_l+0x2ee>
 800f422:	2300      	movs	r3, #0
 800f424:	e7c8      	b.n	800f3b8 <_strtod_l+0x138>
 800f426:	f1b9 0f08 	cmp.w	r9, #8
 800f42a:	f100 0001 	add.w	r0, r0, #1
 800f42e:	f109 0901 	add.w	r9, r9, #1
 800f432:	bfd4      	ite	le
 800f434:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800f436:	fb02 3707 	mlagt	r7, r2, r7, r3
 800f43a:	9019      	str	r0, [sp, #100]	@ 0x64
 800f43c:	bfdc      	itt	le
 800f43e:	fb02 3301 	mlale	r3, r2, r1, r3
 800f442:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800f444:	e7bf      	b.n	800f3c6 <_strtod_l+0x146>
 800f446:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f448:	1c5a      	adds	r2, r3, #1
 800f44a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f44c:	785a      	ldrb	r2, [r3, #1]
 800f44e:	f1b9 0f00 	cmp.w	r9, #0
 800f452:	d03a      	beq.n	800f4ca <_strtod_l+0x24a>
 800f454:	464d      	mov	r5, r9
 800f456:	900a      	str	r0, [sp, #40]	@ 0x28
 800f458:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800f45c:	2b09      	cmp	r3, #9
 800f45e:	d912      	bls.n	800f486 <_strtod_l+0x206>
 800f460:	2301      	movs	r3, #1
 800f462:	e7c2      	b.n	800f3ea <_strtod_l+0x16a>
 800f464:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f466:	3001      	adds	r0, #1
 800f468:	1c5a      	adds	r2, r3, #1
 800f46a:	9219      	str	r2, [sp, #100]	@ 0x64
 800f46c:	785a      	ldrb	r2, [r3, #1]
 800f46e:	2a30      	cmp	r2, #48	@ 0x30
 800f470:	d0f8      	beq.n	800f464 <_strtod_l+0x1e4>
 800f472:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800f476:	2b08      	cmp	r3, #8
 800f478:	f200 84d2 	bhi.w	800fe20 <_strtod_l+0xba0>
 800f47c:	900a      	str	r0, [sp, #40]	@ 0x28
 800f47e:	2000      	movs	r0, #0
 800f480:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f482:	4605      	mov	r5, r0
 800f484:	930c      	str	r3, [sp, #48]	@ 0x30
 800f486:	3a30      	subs	r2, #48	@ 0x30
 800f488:	f100 0301 	add.w	r3, r0, #1
 800f48c:	d017      	beq.n	800f4be <_strtod_l+0x23e>
 800f48e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f490:	462e      	mov	r6, r5
 800f492:	f04f 0e0a 	mov.w	lr, #10
 800f496:	4419      	add	r1, r3
 800f498:	910a      	str	r1, [sp, #40]	@ 0x28
 800f49a:	1c71      	adds	r1, r6, #1
 800f49c:	eba1 0c05 	sub.w	ip, r1, r5
 800f4a0:	4563      	cmp	r3, ip
 800f4a2:	dc14      	bgt.n	800f4ce <_strtod_l+0x24e>
 800f4a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800f4a8:	182b      	adds	r3, r5, r0
 800f4aa:	3501      	adds	r5, #1
 800f4ac:	2b08      	cmp	r3, #8
 800f4ae:	4405      	add	r5, r0
 800f4b0:	dc1a      	bgt.n	800f4e8 <_strtod_l+0x268>
 800f4b2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f4b4:	230a      	movs	r3, #10
 800f4b6:	fb03 2301 	mla	r3, r3, r1, r2
 800f4ba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f4bc:	2300      	movs	r3, #0
 800f4be:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	1c51      	adds	r1, r2, #1
 800f4c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800f4c6:	7852      	ldrb	r2, [r2, #1]
 800f4c8:	e7c6      	b.n	800f458 <_strtod_l+0x1d8>
 800f4ca:	4648      	mov	r0, r9
 800f4cc:	e7cf      	b.n	800f46e <_strtod_l+0x1ee>
 800f4ce:	2e08      	cmp	r6, #8
 800f4d0:	dc05      	bgt.n	800f4de <_strtod_l+0x25e>
 800f4d2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f4d4:	fb0e f606 	mul.w	r6, lr, r6
 800f4d8:	960b      	str	r6, [sp, #44]	@ 0x2c
 800f4da:	460e      	mov	r6, r1
 800f4dc:	e7dd      	b.n	800f49a <_strtod_l+0x21a>
 800f4de:	2910      	cmp	r1, #16
 800f4e0:	bfd8      	it	le
 800f4e2:	fb0e f707 	mulle.w	r7, lr, r7
 800f4e6:	e7f8      	b.n	800f4da <_strtod_l+0x25a>
 800f4e8:	2b0f      	cmp	r3, #15
 800f4ea:	bfdc      	itt	le
 800f4ec:	230a      	movle	r3, #10
 800f4ee:	fb03 2707 	mlale	r7, r3, r7, r2
 800f4f2:	e7e3      	b.n	800f4bc <_strtod_l+0x23c>
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	930a      	str	r3, [sp, #40]	@ 0x28
 800f4f8:	2301      	movs	r3, #1
 800f4fa:	e77b      	b.n	800f3f4 <_strtod_l+0x174>
 800f4fc:	f04f 0c00 	mov.w	ip, #0
 800f500:	1ca2      	adds	r2, r4, #2
 800f502:	9219      	str	r2, [sp, #100]	@ 0x64
 800f504:	78a2      	ldrb	r2, [r4, #2]
 800f506:	e783      	b.n	800f410 <_strtod_l+0x190>
 800f508:	f04f 0c01 	mov.w	ip, #1
 800f50c:	e7f8      	b.n	800f500 <_strtod_l+0x280>
 800f50e:	bf00      	nop
 800f510:	08011484 	.word	0x08011484
 800f514:	080112b7 	.word	0x080112b7
 800f518:	7ff00000 	.word	0x7ff00000
 800f51c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f51e:	1c51      	adds	r1, r2, #1
 800f520:	9119      	str	r1, [sp, #100]	@ 0x64
 800f522:	7852      	ldrb	r2, [r2, #1]
 800f524:	2a30      	cmp	r2, #48	@ 0x30
 800f526:	d0f9      	beq.n	800f51c <_strtod_l+0x29c>
 800f528:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800f52c:	2908      	cmp	r1, #8
 800f52e:	f63f af75 	bhi.w	800f41c <_strtod_l+0x19c>
 800f532:	3a30      	subs	r2, #48	@ 0x30
 800f534:	f04f 080a 	mov.w	r8, #10
 800f538:	9209      	str	r2, [sp, #36]	@ 0x24
 800f53a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f53c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800f53e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800f540:	1c56      	adds	r6, r2, #1
 800f542:	9619      	str	r6, [sp, #100]	@ 0x64
 800f544:	7852      	ldrb	r2, [r2, #1]
 800f546:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800f54a:	f1be 0f09 	cmp.w	lr, #9
 800f54e:	d939      	bls.n	800f5c4 <_strtod_l+0x344>
 800f550:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800f552:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800f556:	1a76      	subs	r6, r6, r1
 800f558:	2e08      	cmp	r6, #8
 800f55a:	dc03      	bgt.n	800f564 <_strtod_l+0x2e4>
 800f55c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f55e:	4588      	cmp	r8, r1
 800f560:	bfa8      	it	ge
 800f562:	4688      	movge	r8, r1
 800f564:	f1bc 0f00 	cmp.w	ip, #0
 800f568:	d001      	beq.n	800f56e <_strtod_l+0x2ee>
 800f56a:	f1c8 0800 	rsb	r8, r8, #0
 800f56e:	2d00      	cmp	r5, #0
 800f570:	d14e      	bne.n	800f610 <_strtod_l+0x390>
 800f572:	9908      	ldr	r1, [sp, #32]
 800f574:	4308      	orrs	r0, r1
 800f576:	f47f aebc 	bne.w	800f2f2 <_strtod_l+0x72>
 800f57a:	2b00      	cmp	r3, #0
 800f57c:	f47f aed4 	bne.w	800f328 <_strtod_l+0xa8>
 800f580:	2a69      	cmp	r2, #105	@ 0x69
 800f582:	d028      	beq.n	800f5d6 <_strtod_l+0x356>
 800f584:	dc25      	bgt.n	800f5d2 <_strtod_l+0x352>
 800f586:	2a49      	cmp	r2, #73	@ 0x49
 800f588:	d025      	beq.n	800f5d6 <_strtod_l+0x356>
 800f58a:	2a4e      	cmp	r2, #78	@ 0x4e
 800f58c:	f47f aecc 	bne.w	800f328 <_strtod_l+0xa8>
 800f590:	499a      	ldr	r1, [pc, #616]	@ (800f7fc <_strtod_l+0x57c>)
 800f592:	a819      	add	r0, sp, #100	@ 0x64
 800f594:	f001 f9e8 	bl	8010968 <__match>
 800f598:	2800      	cmp	r0, #0
 800f59a:	f43f aec5 	beq.w	800f328 <_strtod_l+0xa8>
 800f59e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f5a0:	781b      	ldrb	r3, [r3, #0]
 800f5a2:	2b28      	cmp	r3, #40	@ 0x28
 800f5a4:	d12e      	bne.n	800f604 <_strtod_l+0x384>
 800f5a6:	aa1c      	add	r2, sp, #112	@ 0x70
 800f5a8:	4995      	ldr	r1, [pc, #596]	@ (800f800 <_strtod_l+0x580>)
 800f5aa:	a819      	add	r0, sp, #100	@ 0x64
 800f5ac:	f001 f9f0 	bl	8010990 <__hexnan>
 800f5b0:	2805      	cmp	r0, #5
 800f5b2:	d127      	bne.n	800f604 <_strtod_l+0x384>
 800f5b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f5b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800f5ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800f5be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800f5c2:	e696      	b.n	800f2f2 <_strtod_l+0x72>
 800f5c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f5c6:	fb08 2101 	mla	r1, r8, r1, r2
 800f5ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800f5ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800f5d0:	e7b5      	b.n	800f53e <_strtod_l+0x2be>
 800f5d2:	2a6e      	cmp	r2, #110	@ 0x6e
 800f5d4:	e7da      	b.n	800f58c <_strtod_l+0x30c>
 800f5d6:	498b      	ldr	r1, [pc, #556]	@ (800f804 <_strtod_l+0x584>)
 800f5d8:	a819      	add	r0, sp, #100	@ 0x64
 800f5da:	f001 f9c5 	bl	8010968 <__match>
 800f5de:	2800      	cmp	r0, #0
 800f5e0:	f43f aea2 	beq.w	800f328 <_strtod_l+0xa8>
 800f5e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f5e6:	a819      	add	r0, sp, #100	@ 0x64
 800f5e8:	4987      	ldr	r1, [pc, #540]	@ (800f808 <_strtod_l+0x588>)
 800f5ea:	3b01      	subs	r3, #1
 800f5ec:	9319      	str	r3, [sp, #100]	@ 0x64
 800f5ee:	f001 f9bb 	bl	8010968 <__match>
 800f5f2:	b910      	cbnz	r0, 800f5fa <_strtod_l+0x37a>
 800f5f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f5f6:	3301      	adds	r3, #1
 800f5f8:	9319      	str	r3, [sp, #100]	@ 0x64
 800f5fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f818 <_strtod_l+0x598>
 800f5fe:	f04f 0a00 	mov.w	sl, #0
 800f602:	e676      	b.n	800f2f2 <_strtod_l+0x72>
 800f604:	4881      	ldr	r0, [pc, #516]	@ (800f80c <_strtod_l+0x58c>)
 800f606:	f000 feef 	bl	80103e8 <nan>
 800f60a:	ec5b ab10 	vmov	sl, fp, d0
 800f60e:	e670      	b.n	800f2f2 <_strtod_l+0x72>
 800f610:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f612:	f1b9 0f00 	cmp.w	r9, #0
 800f616:	bf08      	it	eq
 800f618:	46a9      	moveq	r9, r5
 800f61a:	2d10      	cmp	r5, #16
 800f61c:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f61e:	eba8 0303 	sub.w	r3, r8, r3
 800f622:	462c      	mov	r4, r5
 800f624:	bfa8      	it	ge
 800f626:	2410      	movge	r4, #16
 800f628:	9309      	str	r3, [sp, #36]	@ 0x24
 800f62a:	f7f0 ff7b 	bl	8000524 <__aeabi_ui2d>
 800f62e:	2d09      	cmp	r5, #9
 800f630:	4682      	mov	sl, r0
 800f632:	468b      	mov	fp, r1
 800f634:	dc13      	bgt.n	800f65e <_strtod_l+0x3de>
 800f636:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f638:	2b00      	cmp	r3, #0
 800f63a:	f43f ae5a 	beq.w	800f2f2 <_strtod_l+0x72>
 800f63e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f640:	dd78      	ble.n	800f734 <_strtod_l+0x4b4>
 800f642:	2b16      	cmp	r3, #22
 800f644:	dc5f      	bgt.n	800f706 <_strtod_l+0x486>
 800f646:	4972      	ldr	r1, [pc, #456]	@ (800f810 <_strtod_l+0x590>)
 800f648:	4652      	mov	r2, sl
 800f64a:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f64e:	465b      	mov	r3, fp
 800f650:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f654:	f7f0 ffe0 	bl	8000618 <__aeabi_dmul>
 800f658:	4682      	mov	sl, r0
 800f65a:	468b      	mov	fp, r1
 800f65c:	e649      	b.n	800f2f2 <_strtod_l+0x72>
 800f65e:	4b6c      	ldr	r3, [pc, #432]	@ (800f810 <_strtod_l+0x590>)
 800f660:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f664:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f668:	f7f0 ffd6 	bl	8000618 <__aeabi_dmul>
 800f66c:	4682      	mov	sl, r0
 800f66e:	468b      	mov	fp, r1
 800f670:	4638      	mov	r0, r7
 800f672:	f7f0 ff57 	bl	8000524 <__aeabi_ui2d>
 800f676:	4602      	mov	r2, r0
 800f678:	460b      	mov	r3, r1
 800f67a:	4650      	mov	r0, sl
 800f67c:	4659      	mov	r1, fp
 800f67e:	f7f0 fe15 	bl	80002ac <__adddf3>
 800f682:	2d0f      	cmp	r5, #15
 800f684:	4682      	mov	sl, r0
 800f686:	468b      	mov	fp, r1
 800f688:	ddd5      	ble.n	800f636 <_strtod_l+0x3b6>
 800f68a:	1b2c      	subs	r4, r5, r4
 800f68c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f68e:	441c      	add	r4, r3
 800f690:	2c00      	cmp	r4, #0
 800f692:	f340 8093 	ble.w	800f7bc <_strtod_l+0x53c>
 800f696:	f014 030f 	ands.w	r3, r4, #15
 800f69a:	d00a      	beq.n	800f6b2 <_strtod_l+0x432>
 800f69c:	495c      	ldr	r1, [pc, #368]	@ (800f810 <_strtod_l+0x590>)
 800f69e:	4652      	mov	r2, sl
 800f6a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f6a4:	465b      	mov	r3, fp
 800f6a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6aa:	f7f0 ffb5 	bl	8000618 <__aeabi_dmul>
 800f6ae:	4682      	mov	sl, r0
 800f6b0:	468b      	mov	fp, r1
 800f6b2:	f034 040f 	bics.w	r4, r4, #15
 800f6b6:	d073      	beq.n	800f7a0 <_strtod_l+0x520>
 800f6b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f6bc:	dd49      	ble.n	800f752 <_strtod_l+0x4d2>
 800f6be:	2400      	movs	r4, #0
 800f6c0:	46a0      	mov	r8, r4
 800f6c2:	46a1      	mov	r9, r4
 800f6c4:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f6c6:	2322      	movs	r3, #34	@ 0x22
 800f6c8:	9a05      	ldr	r2, [sp, #20]
 800f6ca:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f818 <_strtod_l+0x598>
 800f6ce:	f04f 0a00 	mov.w	sl, #0
 800f6d2:	6013      	str	r3, [r2, #0]
 800f6d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	f43f ae0b 	beq.w	800f2f2 <_strtod_l+0x72>
 800f6dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f6de:	9805      	ldr	r0, [sp, #20]
 800f6e0:	f7ff f938 	bl	800e954 <_Bfree>
 800f6e4:	4649      	mov	r1, r9
 800f6e6:	9805      	ldr	r0, [sp, #20]
 800f6e8:	f7ff f934 	bl	800e954 <_Bfree>
 800f6ec:	4641      	mov	r1, r8
 800f6ee:	9805      	ldr	r0, [sp, #20]
 800f6f0:	f7ff f930 	bl	800e954 <_Bfree>
 800f6f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f6f6:	9805      	ldr	r0, [sp, #20]
 800f6f8:	f7ff f92c 	bl	800e954 <_Bfree>
 800f6fc:	4621      	mov	r1, r4
 800f6fe:	9805      	ldr	r0, [sp, #20]
 800f700:	f7ff f928 	bl	800e954 <_Bfree>
 800f704:	e5f5      	b.n	800f2f2 <_strtod_l+0x72>
 800f706:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f70a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f70c:	4293      	cmp	r3, r2
 800f70e:	dbbc      	blt.n	800f68a <_strtod_l+0x40a>
 800f710:	f1c5 050f 	rsb	r5, r5, #15
 800f714:	4c3e      	ldr	r4, [pc, #248]	@ (800f810 <_strtod_l+0x590>)
 800f716:	4652      	mov	r2, sl
 800f718:	465b      	mov	r3, fp
 800f71a:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f71e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f722:	f7f0 ff79 	bl	8000618 <__aeabi_dmul>
 800f726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f728:	1b5d      	subs	r5, r3, r5
 800f72a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f72e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f732:	e78f      	b.n	800f654 <_strtod_l+0x3d4>
 800f734:	3316      	adds	r3, #22
 800f736:	dba8      	blt.n	800f68a <_strtod_l+0x40a>
 800f738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f73a:	4650      	mov	r0, sl
 800f73c:	4659      	mov	r1, fp
 800f73e:	eba3 0808 	sub.w	r8, r3, r8
 800f742:	4b33      	ldr	r3, [pc, #204]	@ (800f810 <_strtod_l+0x590>)
 800f744:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f748:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f74c:	f7f1 f88e 	bl	800086c <__aeabi_ddiv>
 800f750:	e782      	b.n	800f658 <_strtod_l+0x3d8>
 800f752:	2300      	movs	r3, #0
 800f754:	1124      	asrs	r4, r4, #4
 800f756:	4650      	mov	r0, sl
 800f758:	4659      	mov	r1, fp
 800f75a:	4f2e      	ldr	r7, [pc, #184]	@ (800f814 <_strtod_l+0x594>)
 800f75c:	461e      	mov	r6, r3
 800f75e:	2c01      	cmp	r4, #1
 800f760:	dc21      	bgt.n	800f7a6 <_strtod_l+0x526>
 800f762:	b10b      	cbz	r3, 800f768 <_strtod_l+0x4e8>
 800f764:	4682      	mov	sl, r0
 800f766:	468b      	mov	fp, r1
 800f768:	492a      	ldr	r1, [pc, #168]	@ (800f814 <_strtod_l+0x594>)
 800f76a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f76e:	4652      	mov	r2, sl
 800f770:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f774:	465b      	mov	r3, fp
 800f776:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f77a:	f7f0 ff4d 	bl	8000618 <__aeabi_dmul>
 800f77e:	4b26      	ldr	r3, [pc, #152]	@ (800f818 <_strtod_l+0x598>)
 800f780:	460a      	mov	r2, r1
 800f782:	4682      	mov	sl, r0
 800f784:	400b      	ands	r3, r1
 800f786:	4925      	ldr	r1, [pc, #148]	@ (800f81c <_strtod_l+0x59c>)
 800f788:	428b      	cmp	r3, r1
 800f78a:	d898      	bhi.n	800f6be <_strtod_l+0x43e>
 800f78c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f790:	428b      	cmp	r3, r1
 800f792:	bf86      	itte	hi
 800f794:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f820 <_strtod_l+0x5a0>
 800f798:	f04f 3aff 	movhi.w	sl, #4294967295
 800f79c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	9308      	str	r3, [sp, #32]
 800f7a4:	e076      	b.n	800f894 <_strtod_l+0x614>
 800f7a6:	07e2      	lsls	r2, r4, #31
 800f7a8:	d504      	bpl.n	800f7b4 <_strtod_l+0x534>
 800f7aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f7ae:	f7f0 ff33 	bl	8000618 <__aeabi_dmul>
 800f7b2:	2301      	movs	r3, #1
 800f7b4:	3601      	adds	r6, #1
 800f7b6:	1064      	asrs	r4, r4, #1
 800f7b8:	3708      	adds	r7, #8
 800f7ba:	e7d0      	b.n	800f75e <_strtod_l+0x4de>
 800f7bc:	d0f0      	beq.n	800f7a0 <_strtod_l+0x520>
 800f7be:	4264      	negs	r4, r4
 800f7c0:	f014 020f 	ands.w	r2, r4, #15
 800f7c4:	d00a      	beq.n	800f7dc <_strtod_l+0x55c>
 800f7c6:	4b12      	ldr	r3, [pc, #72]	@ (800f810 <_strtod_l+0x590>)
 800f7c8:	4650      	mov	r0, sl
 800f7ca:	4659      	mov	r1, fp
 800f7cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d4:	f7f1 f84a 	bl	800086c <__aeabi_ddiv>
 800f7d8:	4682      	mov	sl, r0
 800f7da:	468b      	mov	fp, r1
 800f7dc:	1124      	asrs	r4, r4, #4
 800f7de:	d0df      	beq.n	800f7a0 <_strtod_l+0x520>
 800f7e0:	2c1f      	cmp	r4, #31
 800f7e2:	dd1f      	ble.n	800f824 <_strtod_l+0x5a4>
 800f7e4:	2400      	movs	r4, #0
 800f7e6:	46a0      	mov	r8, r4
 800f7e8:	46a1      	mov	r9, r4
 800f7ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f7ec:	2322      	movs	r3, #34	@ 0x22
 800f7ee:	9a05      	ldr	r2, [sp, #20]
 800f7f0:	f04f 0a00 	mov.w	sl, #0
 800f7f4:	f04f 0b00 	mov.w	fp, #0
 800f7f8:	6013      	str	r3, [r2, #0]
 800f7fa:	e76b      	b.n	800f6d4 <_strtod_l+0x454>
 800f7fc:	080111a5 	.word	0x080111a5
 800f800:	08011470 	.word	0x08011470
 800f804:	0801119d 	.word	0x0801119d
 800f808:	080111d4 	.word	0x080111d4
 800f80c:	0801130d 	.word	0x0801130d
 800f810:	080113a8 	.word	0x080113a8
 800f814:	08011380 	.word	0x08011380
 800f818:	7ff00000 	.word	0x7ff00000
 800f81c:	7ca00000 	.word	0x7ca00000
 800f820:	7fefffff 	.word	0x7fefffff
 800f824:	f014 0310 	ands.w	r3, r4, #16
 800f828:	4650      	mov	r0, sl
 800f82a:	4659      	mov	r1, fp
 800f82c:	4ea9      	ldr	r6, [pc, #676]	@ (800fad4 <_strtod_l+0x854>)
 800f82e:	bf18      	it	ne
 800f830:	236a      	movne	r3, #106	@ 0x6a
 800f832:	9308      	str	r3, [sp, #32]
 800f834:	2300      	movs	r3, #0
 800f836:	07e7      	lsls	r7, r4, #31
 800f838:	d504      	bpl.n	800f844 <_strtod_l+0x5c4>
 800f83a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f83e:	f7f0 feeb 	bl	8000618 <__aeabi_dmul>
 800f842:	2301      	movs	r3, #1
 800f844:	1064      	asrs	r4, r4, #1
 800f846:	f106 0608 	add.w	r6, r6, #8
 800f84a:	d1f4      	bne.n	800f836 <_strtod_l+0x5b6>
 800f84c:	b10b      	cbz	r3, 800f852 <_strtod_l+0x5d2>
 800f84e:	4682      	mov	sl, r0
 800f850:	468b      	mov	fp, r1
 800f852:	9b08      	ldr	r3, [sp, #32]
 800f854:	b1b3      	cbz	r3, 800f884 <_strtod_l+0x604>
 800f856:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f85a:	4659      	mov	r1, fp
 800f85c:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f860:	2b00      	cmp	r3, #0
 800f862:	dd0f      	ble.n	800f884 <_strtod_l+0x604>
 800f864:	2b1f      	cmp	r3, #31
 800f866:	dd56      	ble.n	800f916 <_strtod_l+0x696>
 800f868:	2b34      	cmp	r3, #52	@ 0x34
 800f86a:	f04f 0a00 	mov.w	sl, #0
 800f86e:	bfdb      	ittet	le
 800f870:	f04f 33ff 	movle.w	r3, #4294967295
 800f874:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f878:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f87c:	4093      	lslle	r3, r2
 800f87e:	bfd8      	it	le
 800f880:	ea03 0b01 	andle.w	fp, r3, r1
 800f884:	2200      	movs	r2, #0
 800f886:	2300      	movs	r3, #0
 800f888:	4650      	mov	r0, sl
 800f88a:	4659      	mov	r1, fp
 800f88c:	f7f1 f92c 	bl	8000ae8 <__aeabi_dcmpeq>
 800f890:	2800      	cmp	r0, #0
 800f892:	d1a7      	bne.n	800f7e4 <_strtod_l+0x564>
 800f894:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f896:	464a      	mov	r2, r9
 800f898:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f89a:	9300      	str	r3, [sp, #0]
 800f89c:	462b      	mov	r3, r5
 800f89e:	9805      	ldr	r0, [sp, #20]
 800f8a0:	f7ff f8c2 	bl	800ea28 <__s2b>
 800f8a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f8a6:	2800      	cmp	r0, #0
 800f8a8:	f43f af09 	beq.w	800f6be <_strtod_l+0x43e>
 800f8ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f8ae:	2400      	movs	r4, #0
 800f8b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f8b2:	2a00      	cmp	r2, #0
 800f8b4:	eba3 0308 	sub.w	r3, r3, r8
 800f8b8:	46a0      	mov	r8, r4
 800f8ba:	bfa8      	it	ge
 800f8bc:	2300      	movge	r3, #0
 800f8be:	9312      	str	r3, [sp, #72]	@ 0x48
 800f8c0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f8c4:	9316      	str	r3, [sp, #88]	@ 0x58
 800f8c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f8c8:	9805      	ldr	r0, [sp, #20]
 800f8ca:	6859      	ldr	r1, [r3, #4]
 800f8cc:	f7ff f802 	bl	800e8d4 <_Balloc>
 800f8d0:	4681      	mov	r9, r0
 800f8d2:	2800      	cmp	r0, #0
 800f8d4:	f43f aef7 	beq.w	800f6c6 <_strtod_l+0x446>
 800f8d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f8da:	300c      	adds	r0, #12
 800f8dc:	691a      	ldr	r2, [r3, #16]
 800f8de:	f103 010c 	add.w	r1, r3, #12
 800f8e2:	3202      	adds	r2, #2
 800f8e4:	0092      	lsls	r2, r2, #2
 800f8e6:	f000 fd71 	bl	80103cc <memcpy>
 800f8ea:	aa1c      	add	r2, sp, #112	@ 0x70
 800f8ec:	a91b      	add	r1, sp, #108	@ 0x6c
 800f8ee:	9805      	ldr	r0, [sp, #20]
 800f8f0:	ec4b ab10 	vmov	d0, sl, fp
 800f8f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f8f8:	f7ff fbd4 	bl	800f0a4 <__d2b>
 800f8fc:	901a      	str	r0, [sp, #104]	@ 0x68
 800f8fe:	2800      	cmp	r0, #0
 800f900:	f43f aee1 	beq.w	800f6c6 <_strtod_l+0x446>
 800f904:	2101      	movs	r1, #1
 800f906:	9805      	ldr	r0, [sp, #20]
 800f908:	f7ff f924 	bl	800eb54 <__i2b>
 800f90c:	4680      	mov	r8, r0
 800f90e:	b948      	cbnz	r0, 800f924 <_strtod_l+0x6a4>
 800f910:	f04f 0800 	mov.w	r8, #0
 800f914:	e6d7      	b.n	800f6c6 <_strtod_l+0x446>
 800f916:	f04f 32ff 	mov.w	r2, #4294967295
 800f91a:	fa02 f303 	lsl.w	r3, r2, r3
 800f91e:	ea03 0a0a 	and.w	sl, r3, sl
 800f922:	e7af      	b.n	800f884 <_strtod_l+0x604>
 800f924:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f926:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f928:	2d00      	cmp	r5, #0
 800f92a:	bfa9      	itett	ge
 800f92c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f92e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f930:	18ef      	addge	r7, r5, r3
 800f932:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f934:	bfb8      	it	lt
 800f936:	1b5e      	sublt	r6, r3, r5
 800f938:	9b08      	ldr	r3, [sp, #32]
 800f93a:	bfb8      	it	lt
 800f93c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f93e:	1aed      	subs	r5, r5, r3
 800f940:	4b65      	ldr	r3, [pc, #404]	@ (800fad8 <_strtod_l+0x858>)
 800f942:	4415      	add	r5, r2
 800f944:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f948:	3d01      	subs	r5, #1
 800f94a:	429d      	cmp	r5, r3
 800f94c:	da4f      	bge.n	800f9ee <_strtod_l+0x76e>
 800f94e:	1b5b      	subs	r3, r3, r5
 800f950:	2101      	movs	r1, #1
 800f952:	2b1f      	cmp	r3, #31
 800f954:	eba2 0203 	sub.w	r2, r2, r3
 800f958:	dc3d      	bgt.n	800f9d6 <_strtod_l+0x756>
 800f95a:	fa01 f303 	lsl.w	r3, r1, r3
 800f95e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f960:	2300      	movs	r3, #0
 800f962:	9310      	str	r3, [sp, #64]	@ 0x40
 800f964:	18bd      	adds	r5, r7, r2
 800f966:	9b08      	ldr	r3, [sp, #32]
 800f968:	4416      	add	r6, r2
 800f96a:	42af      	cmp	r7, r5
 800f96c:	441e      	add	r6, r3
 800f96e:	463b      	mov	r3, r7
 800f970:	bfa8      	it	ge
 800f972:	462b      	movge	r3, r5
 800f974:	42b3      	cmp	r3, r6
 800f976:	bfa8      	it	ge
 800f978:	4633      	movge	r3, r6
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	bfc2      	ittt	gt
 800f97e:	1aed      	subgt	r5, r5, r3
 800f980:	1af6      	subgt	r6, r6, r3
 800f982:	1aff      	subgt	r7, r7, r3
 800f984:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f986:	2b00      	cmp	r3, #0
 800f988:	dd16      	ble.n	800f9b8 <_strtod_l+0x738>
 800f98a:	4641      	mov	r1, r8
 800f98c:	461a      	mov	r2, r3
 800f98e:	9805      	ldr	r0, [sp, #20]
 800f990:	f7ff f99a 	bl	800ecc8 <__pow5mult>
 800f994:	4680      	mov	r8, r0
 800f996:	2800      	cmp	r0, #0
 800f998:	d0ba      	beq.n	800f910 <_strtod_l+0x690>
 800f99a:	4601      	mov	r1, r0
 800f99c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f99e:	9805      	ldr	r0, [sp, #20]
 800f9a0:	f7ff f8ee 	bl	800eb80 <__multiply>
 800f9a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800f9a6:	2800      	cmp	r0, #0
 800f9a8:	f43f ae8d 	beq.w	800f6c6 <_strtod_l+0x446>
 800f9ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f9ae:	9805      	ldr	r0, [sp, #20]
 800f9b0:	f7fe ffd0 	bl	800e954 <_Bfree>
 800f9b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f9b6:	931a      	str	r3, [sp, #104]	@ 0x68
 800f9b8:	2d00      	cmp	r5, #0
 800f9ba:	dc1d      	bgt.n	800f9f8 <_strtod_l+0x778>
 800f9bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	dd23      	ble.n	800fa0a <_strtod_l+0x78a>
 800f9c2:	4649      	mov	r1, r9
 800f9c4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f9c6:	9805      	ldr	r0, [sp, #20]
 800f9c8:	f7ff f97e 	bl	800ecc8 <__pow5mult>
 800f9cc:	4681      	mov	r9, r0
 800f9ce:	b9e0      	cbnz	r0, 800fa0a <_strtod_l+0x78a>
 800f9d0:	f04f 0900 	mov.w	r9, #0
 800f9d4:	e677      	b.n	800f6c6 <_strtod_l+0x446>
 800f9d6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f9da:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f9dc:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f9e0:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f9e4:	35e2      	adds	r5, #226	@ 0xe2
 800f9e6:	fa01 f305 	lsl.w	r3, r1, r5
 800f9ea:	9310      	str	r3, [sp, #64]	@ 0x40
 800f9ec:	e7ba      	b.n	800f964 <_strtod_l+0x6e4>
 800f9ee:	2300      	movs	r3, #0
 800f9f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800f9f2:	2301      	movs	r3, #1
 800f9f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f9f6:	e7b5      	b.n	800f964 <_strtod_l+0x6e4>
 800f9f8:	462a      	mov	r2, r5
 800f9fa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f9fc:	9805      	ldr	r0, [sp, #20]
 800f9fe:	f7ff f9bd 	bl	800ed7c <__lshift>
 800fa02:	901a      	str	r0, [sp, #104]	@ 0x68
 800fa04:	2800      	cmp	r0, #0
 800fa06:	d1d9      	bne.n	800f9bc <_strtod_l+0x73c>
 800fa08:	e65d      	b.n	800f6c6 <_strtod_l+0x446>
 800fa0a:	2e00      	cmp	r6, #0
 800fa0c:	dd07      	ble.n	800fa1e <_strtod_l+0x79e>
 800fa0e:	4649      	mov	r1, r9
 800fa10:	4632      	mov	r2, r6
 800fa12:	9805      	ldr	r0, [sp, #20]
 800fa14:	f7ff f9b2 	bl	800ed7c <__lshift>
 800fa18:	4681      	mov	r9, r0
 800fa1a:	2800      	cmp	r0, #0
 800fa1c:	d0d8      	beq.n	800f9d0 <_strtod_l+0x750>
 800fa1e:	2f00      	cmp	r7, #0
 800fa20:	dd08      	ble.n	800fa34 <_strtod_l+0x7b4>
 800fa22:	4641      	mov	r1, r8
 800fa24:	463a      	mov	r2, r7
 800fa26:	9805      	ldr	r0, [sp, #20]
 800fa28:	f7ff f9a8 	bl	800ed7c <__lshift>
 800fa2c:	4680      	mov	r8, r0
 800fa2e:	2800      	cmp	r0, #0
 800fa30:	f43f ae49 	beq.w	800f6c6 <_strtod_l+0x446>
 800fa34:	464a      	mov	r2, r9
 800fa36:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fa38:	9805      	ldr	r0, [sp, #20]
 800fa3a:	f7ff fa27 	bl	800ee8c <__mdiff>
 800fa3e:	4604      	mov	r4, r0
 800fa40:	2800      	cmp	r0, #0
 800fa42:	f43f ae40 	beq.w	800f6c6 <_strtod_l+0x446>
 800fa46:	68c3      	ldr	r3, [r0, #12]
 800fa48:	4641      	mov	r1, r8
 800fa4a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fa4c:	2300      	movs	r3, #0
 800fa4e:	60c3      	str	r3, [r0, #12]
 800fa50:	f7ff fa00 	bl	800ee54 <__mcmp>
 800fa54:	2800      	cmp	r0, #0
 800fa56:	da45      	bge.n	800fae4 <_strtod_l+0x864>
 800fa58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fa5a:	ea53 030a 	orrs.w	r3, r3, sl
 800fa5e:	d16b      	bne.n	800fb38 <_strtod_l+0x8b8>
 800fa60:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fa64:	2b00      	cmp	r3, #0
 800fa66:	d167      	bne.n	800fb38 <_strtod_l+0x8b8>
 800fa68:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fa6c:	0d1b      	lsrs	r3, r3, #20
 800fa6e:	051b      	lsls	r3, r3, #20
 800fa70:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800fa74:	d960      	bls.n	800fb38 <_strtod_l+0x8b8>
 800fa76:	6963      	ldr	r3, [r4, #20]
 800fa78:	b913      	cbnz	r3, 800fa80 <_strtod_l+0x800>
 800fa7a:	6923      	ldr	r3, [r4, #16]
 800fa7c:	2b01      	cmp	r3, #1
 800fa7e:	dd5b      	ble.n	800fb38 <_strtod_l+0x8b8>
 800fa80:	4621      	mov	r1, r4
 800fa82:	2201      	movs	r2, #1
 800fa84:	9805      	ldr	r0, [sp, #20]
 800fa86:	f7ff f979 	bl	800ed7c <__lshift>
 800fa8a:	4641      	mov	r1, r8
 800fa8c:	4604      	mov	r4, r0
 800fa8e:	f7ff f9e1 	bl	800ee54 <__mcmp>
 800fa92:	2800      	cmp	r0, #0
 800fa94:	dd50      	ble.n	800fb38 <_strtod_l+0x8b8>
 800fa96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fa9a:	9a08      	ldr	r2, [sp, #32]
 800fa9c:	0d1b      	lsrs	r3, r3, #20
 800fa9e:	051b      	lsls	r3, r3, #20
 800faa0:	2a00      	cmp	r2, #0
 800faa2:	d06a      	beq.n	800fb7a <_strtod_l+0x8fa>
 800faa4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800faa8:	d867      	bhi.n	800fb7a <_strtod_l+0x8fa>
 800faaa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800faae:	f67f ae9d 	bls.w	800f7ec <_strtod_l+0x56c>
 800fab2:	4b0a      	ldr	r3, [pc, #40]	@ (800fadc <_strtod_l+0x85c>)
 800fab4:	4650      	mov	r0, sl
 800fab6:	4659      	mov	r1, fp
 800fab8:	2200      	movs	r2, #0
 800faba:	f7f0 fdad 	bl	8000618 <__aeabi_dmul>
 800fabe:	4b08      	ldr	r3, [pc, #32]	@ (800fae0 <_strtod_l+0x860>)
 800fac0:	4682      	mov	sl, r0
 800fac2:	468b      	mov	fp, r1
 800fac4:	400b      	ands	r3, r1
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	f47f ae08 	bne.w	800f6dc <_strtod_l+0x45c>
 800facc:	2322      	movs	r3, #34	@ 0x22
 800face:	9a05      	ldr	r2, [sp, #20]
 800fad0:	6013      	str	r3, [r2, #0]
 800fad2:	e603      	b.n	800f6dc <_strtod_l+0x45c>
 800fad4:	08011498 	.word	0x08011498
 800fad8:	fffffc02 	.word	0xfffffc02
 800fadc:	39500000 	.word	0x39500000
 800fae0:	7ff00000 	.word	0x7ff00000
 800fae4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800fae8:	d165      	bne.n	800fbb6 <_strtod_l+0x936>
 800faea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800faec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800faf0:	b35a      	cbz	r2, 800fb4a <_strtod_l+0x8ca>
 800faf2:	4a9f      	ldr	r2, [pc, #636]	@ (800fd70 <_strtod_l+0xaf0>)
 800faf4:	4293      	cmp	r3, r2
 800faf6:	d12b      	bne.n	800fb50 <_strtod_l+0x8d0>
 800faf8:	9b08      	ldr	r3, [sp, #32]
 800fafa:	4651      	mov	r1, sl
 800fafc:	b303      	cbz	r3, 800fb40 <_strtod_l+0x8c0>
 800fafe:	465a      	mov	r2, fp
 800fb00:	4b9c      	ldr	r3, [pc, #624]	@ (800fd74 <_strtod_l+0xaf4>)
 800fb02:	4013      	ands	r3, r2
 800fb04:	f04f 32ff 	mov.w	r2, #4294967295
 800fb08:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800fb0c:	d81b      	bhi.n	800fb46 <_strtod_l+0x8c6>
 800fb0e:	0d1b      	lsrs	r3, r3, #20
 800fb10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800fb14:	fa02 f303 	lsl.w	r3, r2, r3
 800fb18:	4299      	cmp	r1, r3
 800fb1a:	d119      	bne.n	800fb50 <_strtod_l+0x8d0>
 800fb1c:	4b96      	ldr	r3, [pc, #600]	@ (800fd78 <_strtod_l+0xaf8>)
 800fb1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fb20:	429a      	cmp	r2, r3
 800fb22:	d102      	bne.n	800fb2a <_strtod_l+0x8aa>
 800fb24:	3101      	adds	r1, #1
 800fb26:	f43f adce 	beq.w	800f6c6 <_strtod_l+0x446>
 800fb2a:	4b92      	ldr	r3, [pc, #584]	@ (800fd74 <_strtod_l+0xaf4>)
 800fb2c:	f04f 0a00 	mov.w	sl, #0
 800fb30:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fb32:	401a      	ands	r2, r3
 800fb34:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800fb38:	9b08      	ldr	r3, [sp, #32]
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d1b9      	bne.n	800fab2 <_strtod_l+0x832>
 800fb3e:	e5cd      	b.n	800f6dc <_strtod_l+0x45c>
 800fb40:	f04f 33ff 	mov.w	r3, #4294967295
 800fb44:	e7e8      	b.n	800fb18 <_strtod_l+0x898>
 800fb46:	4613      	mov	r3, r2
 800fb48:	e7e6      	b.n	800fb18 <_strtod_l+0x898>
 800fb4a:	ea53 030a 	orrs.w	r3, r3, sl
 800fb4e:	d0a2      	beq.n	800fa96 <_strtod_l+0x816>
 800fb50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800fb52:	b1db      	cbz	r3, 800fb8c <_strtod_l+0x90c>
 800fb54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fb56:	4213      	tst	r3, r2
 800fb58:	d0ee      	beq.n	800fb38 <_strtod_l+0x8b8>
 800fb5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fb5c:	4650      	mov	r0, sl
 800fb5e:	9a08      	ldr	r2, [sp, #32]
 800fb60:	4659      	mov	r1, fp
 800fb62:	b1bb      	cbz	r3, 800fb94 <_strtod_l+0x914>
 800fb64:	f7ff fb6c 	bl	800f240 <sulp>
 800fb68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fb6c:	ec53 2b10 	vmov	r2, r3, d0
 800fb70:	f7f0 fb9c 	bl	80002ac <__adddf3>
 800fb74:	4682      	mov	sl, r0
 800fb76:	468b      	mov	fp, r1
 800fb78:	e7de      	b.n	800fb38 <_strtod_l+0x8b8>
 800fb7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800fb7e:	f04f 3aff 	mov.w	sl, #4294967295
 800fb82:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800fb86:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800fb8a:	e7d5      	b.n	800fb38 <_strtod_l+0x8b8>
 800fb8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800fb8e:	ea13 0f0a 	tst.w	r3, sl
 800fb92:	e7e1      	b.n	800fb58 <_strtod_l+0x8d8>
 800fb94:	f7ff fb54 	bl	800f240 <sulp>
 800fb98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fb9c:	ec53 2b10 	vmov	r2, r3, d0
 800fba0:	f7f0 fb82 	bl	80002a8 <__aeabi_dsub>
 800fba4:	2200      	movs	r2, #0
 800fba6:	2300      	movs	r3, #0
 800fba8:	4682      	mov	sl, r0
 800fbaa:	468b      	mov	fp, r1
 800fbac:	f7f0 ff9c 	bl	8000ae8 <__aeabi_dcmpeq>
 800fbb0:	2800      	cmp	r0, #0
 800fbb2:	d0c1      	beq.n	800fb38 <_strtod_l+0x8b8>
 800fbb4:	e61a      	b.n	800f7ec <_strtod_l+0x56c>
 800fbb6:	4641      	mov	r1, r8
 800fbb8:	4620      	mov	r0, r4
 800fbba:	f7ff facb 	bl	800f154 <__ratio>
 800fbbe:	2200      	movs	r2, #0
 800fbc0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fbc4:	ec57 6b10 	vmov	r6, r7, d0
 800fbc8:	4630      	mov	r0, r6
 800fbca:	4639      	mov	r1, r7
 800fbcc:	f7f0 ffa0 	bl	8000b10 <__aeabi_dcmple>
 800fbd0:	2800      	cmp	r0, #0
 800fbd2:	d06f      	beq.n	800fcb4 <_strtod_l+0xa34>
 800fbd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d17a      	bne.n	800fcd0 <_strtod_l+0xa50>
 800fbda:	f1ba 0f00 	cmp.w	sl, #0
 800fbde:	d158      	bne.n	800fc92 <_strtod_l+0xa12>
 800fbe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fbe2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d15a      	bne.n	800fca0 <_strtod_l+0xa20>
 800fbea:	2200      	movs	r2, #0
 800fbec:	4b63      	ldr	r3, [pc, #396]	@ (800fd7c <_strtod_l+0xafc>)
 800fbee:	4630      	mov	r0, r6
 800fbf0:	4639      	mov	r1, r7
 800fbf2:	f7f0 ff83 	bl	8000afc <__aeabi_dcmplt>
 800fbf6:	2800      	cmp	r0, #0
 800fbf8:	d159      	bne.n	800fcae <_strtod_l+0xa2e>
 800fbfa:	4630      	mov	r0, r6
 800fbfc:	4639      	mov	r1, r7
 800fbfe:	2200      	movs	r2, #0
 800fc00:	4b5f      	ldr	r3, [pc, #380]	@ (800fd80 <_strtod_l+0xb00>)
 800fc02:	f7f0 fd09 	bl	8000618 <__aeabi_dmul>
 800fc06:	4606      	mov	r6, r0
 800fc08:	460f      	mov	r7, r1
 800fc0a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800fc0e:	9606      	str	r6, [sp, #24]
 800fc10:	9307      	str	r3, [sp, #28]
 800fc12:	4d58      	ldr	r5, [pc, #352]	@ (800fd74 <_strtod_l+0xaf4>)
 800fc14:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fc18:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fc1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc1e:	401d      	ands	r5, r3
 800fc20:	4b58      	ldr	r3, [pc, #352]	@ (800fd84 <_strtod_l+0xb04>)
 800fc22:	429d      	cmp	r5, r3
 800fc24:	f040 80b2 	bne.w	800fd8c <_strtod_l+0xb0c>
 800fc28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc2a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800fc2e:	ec4b ab10 	vmov	d0, sl, fp
 800fc32:	f7ff f9c3 	bl	800efbc <__ulp>
 800fc36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fc3a:	ec51 0b10 	vmov	r0, r1, d0
 800fc3e:	f7f0 fceb 	bl	8000618 <__aeabi_dmul>
 800fc42:	4652      	mov	r2, sl
 800fc44:	465b      	mov	r3, fp
 800fc46:	f7f0 fb31 	bl	80002ac <__adddf3>
 800fc4a:	460b      	mov	r3, r1
 800fc4c:	4949      	ldr	r1, [pc, #292]	@ (800fd74 <_strtod_l+0xaf4>)
 800fc4e:	4682      	mov	sl, r0
 800fc50:	4a4d      	ldr	r2, [pc, #308]	@ (800fd88 <_strtod_l+0xb08>)
 800fc52:	4019      	ands	r1, r3
 800fc54:	4291      	cmp	r1, r2
 800fc56:	d942      	bls.n	800fcde <_strtod_l+0xa5e>
 800fc58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800fc5a:	4b47      	ldr	r3, [pc, #284]	@ (800fd78 <_strtod_l+0xaf8>)
 800fc5c:	429a      	cmp	r2, r3
 800fc5e:	d103      	bne.n	800fc68 <_strtod_l+0x9e8>
 800fc60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800fc62:	3301      	adds	r3, #1
 800fc64:	f43f ad2f 	beq.w	800f6c6 <_strtod_l+0x446>
 800fc68:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800fd78 <_strtod_l+0xaf8>
 800fc6c:	f04f 3aff 	mov.w	sl, #4294967295
 800fc70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800fc72:	9805      	ldr	r0, [sp, #20]
 800fc74:	f7fe fe6e 	bl	800e954 <_Bfree>
 800fc78:	4649      	mov	r1, r9
 800fc7a:	9805      	ldr	r0, [sp, #20]
 800fc7c:	f7fe fe6a 	bl	800e954 <_Bfree>
 800fc80:	4641      	mov	r1, r8
 800fc82:	9805      	ldr	r0, [sp, #20]
 800fc84:	f7fe fe66 	bl	800e954 <_Bfree>
 800fc88:	4621      	mov	r1, r4
 800fc8a:	9805      	ldr	r0, [sp, #20]
 800fc8c:	f7fe fe62 	bl	800e954 <_Bfree>
 800fc90:	e619      	b.n	800f8c6 <_strtod_l+0x646>
 800fc92:	f1ba 0f01 	cmp.w	sl, #1
 800fc96:	d103      	bne.n	800fca0 <_strtod_l+0xa20>
 800fc98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	f43f ada6 	beq.w	800f7ec <_strtod_l+0x56c>
 800fca0:	2600      	movs	r6, #0
 800fca2:	4f36      	ldr	r7, [pc, #216]	@ (800fd7c <_strtod_l+0xafc>)
 800fca4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800fd50 <_strtod_l+0xad0>
 800fca8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fcac:	e7b1      	b.n	800fc12 <_strtod_l+0x992>
 800fcae:	2600      	movs	r6, #0
 800fcb0:	4f33      	ldr	r7, [pc, #204]	@ (800fd80 <_strtod_l+0xb00>)
 800fcb2:	e7aa      	b.n	800fc0a <_strtod_l+0x98a>
 800fcb4:	4b32      	ldr	r3, [pc, #200]	@ (800fd80 <_strtod_l+0xb00>)
 800fcb6:	4630      	mov	r0, r6
 800fcb8:	4639      	mov	r1, r7
 800fcba:	2200      	movs	r2, #0
 800fcbc:	f7f0 fcac 	bl	8000618 <__aeabi_dmul>
 800fcc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fcc2:	4606      	mov	r6, r0
 800fcc4:	460f      	mov	r7, r1
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	d09f      	beq.n	800fc0a <_strtod_l+0x98a>
 800fcca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800fcce:	e7a0      	b.n	800fc12 <_strtod_l+0x992>
 800fcd0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800fd58 <_strtod_l+0xad8>
 800fcd4:	ec57 6b17 	vmov	r6, r7, d7
 800fcd8:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fcdc:	e799      	b.n	800fc12 <_strtod_l+0x992>
 800fcde:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800fce2:	9b08      	ldr	r3, [sp, #32]
 800fce4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	d1c1      	bne.n	800fc70 <_strtod_l+0x9f0>
 800fcec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800fcf0:	0d1b      	lsrs	r3, r3, #20
 800fcf2:	051b      	lsls	r3, r3, #20
 800fcf4:	429d      	cmp	r5, r3
 800fcf6:	d1bb      	bne.n	800fc70 <_strtod_l+0x9f0>
 800fcf8:	4630      	mov	r0, r6
 800fcfa:	4639      	mov	r1, r7
 800fcfc:	f7f0 ffec 	bl	8000cd8 <__aeabi_d2lz>
 800fd00:	f7f0 fc5c 	bl	80005bc <__aeabi_l2d>
 800fd04:	4602      	mov	r2, r0
 800fd06:	460b      	mov	r3, r1
 800fd08:	4630      	mov	r0, r6
 800fd0a:	4639      	mov	r1, r7
 800fd0c:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800fd10:	f7f0 faca 	bl	80002a8 <__aeabi_dsub>
 800fd14:	460b      	mov	r3, r1
 800fd16:	4602      	mov	r2, r0
 800fd18:	ea46 060a 	orr.w	r6, r6, sl
 800fd1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800fd20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fd22:	431e      	orrs	r6, r3
 800fd24:	d06f      	beq.n	800fe06 <_strtod_l+0xb86>
 800fd26:	a30e      	add	r3, pc, #56	@ (adr r3, 800fd60 <_strtod_l+0xae0>)
 800fd28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd2c:	f7f0 fee6 	bl	8000afc <__aeabi_dcmplt>
 800fd30:	2800      	cmp	r0, #0
 800fd32:	f47f acd3 	bne.w	800f6dc <_strtod_l+0x45c>
 800fd36:	a30c      	add	r3, pc, #48	@ (adr r3, 800fd68 <_strtod_l+0xae8>)
 800fd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800fd40:	f7f0 fefa 	bl	8000b38 <__aeabi_dcmpgt>
 800fd44:	2800      	cmp	r0, #0
 800fd46:	d093      	beq.n	800fc70 <_strtod_l+0x9f0>
 800fd48:	e4c8      	b.n	800f6dc <_strtod_l+0x45c>
 800fd4a:	bf00      	nop
 800fd4c:	f3af 8000 	nop.w
 800fd50:	00000000 	.word	0x00000000
 800fd54:	bff00000 	.word	0xbff00000
 800fd58:	00000000 	.word	0x00000000
 800fd5c:	3ff00000 	.word	0x3ff00000
 800fd60:	94a03595 	.word	0x94a03595
 800fd64:	3fdfffff 	.word	0x3fdfffff
 800fd68:	35afe535 	.word	0x35afe535
 800fd6c:	3fe00000 	.word	0x3fe00000
 800fd70:	000fffff 	.word	0x000fffff
 800fd74:	7ff00000 	.word	0x7ff00000
 800fd78:	7fefffff 	.word	0x7fefffff
 800fd7c:	3ff00000 	.word	0x3ff00000
 800fd80:	3fe00000 	.word	0x3fe00000
 800fd84:	7fe00000 	.word	0x7fe00000
 800fd88:	7c9fffff 	.word	0x7c9fffff
 800fd8c:	9b08      	ldr	r3, [sp, #32]
 800fd8e:	b323      	cbz	r3, 800fdda <_strtod_l+0xb5a>
 800fd90:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800fd94:	d821      	bhi.n	800fdda <_strtod_l+0xb5a>
 800fd96:	4630      	mov	r0, r6
 800fd98:	4639      	mov	r1, r7
 800fd9a:	a327      	add	r3, pc, #156	@ (adr r3, 800fe38 <_strtod_l+0xbb8>)
 800fd9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda0:	f7f0 feb6 	bl	8000b10 <__aeabi_dcmple>
 800fda4:	b1a0      	cbz	r0, 800fdd0 <_strtod_l+0xb50>
 800fda6:	4639      	mov	r1, r7
 800fda8:	4630      	mov	r0, r6
 800fdaa:	f7f0 ff0d 	bl	8000bc8 <__aeabi_d2uiz>
 800fdae:	2801      	cmp	r0, #1
 800fdb0:	bf38      	it	cc
 800fdb2:	2001      	movcc	r0, #1
 800fdb4:	f7f0 fbb6 	bl	8000524 <__aeabi_ui2d>
 800fdb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdba:	4606      	mov	r6, r0
 800fdbc:	460f      	mov	r7, r1
 800fdbe:	b9fb      	cbnz	r3, 800fe00 <_strtod_l+0xb80>
 800fdc0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fdc4:	9014      	str	r0, [sp, #80]	@ 0x50
 800fdc6:	9315      	str	r3, [sp, #84]	@ 0x54
 800fdc8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800fdcc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800fdd0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800fdd2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800fdd6:	1b5b      	subs	r3, r3, r5
 800fdd8:	9311      	str	r3, [sp, #68]	@ 0x44
 800fdda:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800fdde:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800fde2:	f7ff f8eb 	bl	800efbc <__ulp>
 800fde6:	4650      	mov	r0, sl
 800fde8:	4659      	mov	r1, fp
 800fdea:	ec53 2b10 	vmov	r2, r3, d0
 800fdee:	f7f0 fc13 	bl	8000618 <__aeabi_dmul>
 800fdf2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800fdf6:	f7f0 fa59 	bl	80002ac <__adddf3>
 800fdfa:	4682      	mov	sl, r0
 800fdfc:	468b      	mov	fp, r1
 800fdfe:	e770      	b.n	800fce2 <_strtod_l+0xa62>
 800fe00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800fe04:	e7e0      	b.n	800fdc8 <_strtod_l+0xb48>
 800fe06:	a30e      	add	r3, pc, #56	@ (adr r3, 800fe40 <_strtod_l+0xbc0>)
 800fe08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe0c:	f7f0 fe76 	bl	8000afc <__aeabi_dcmplt>
 800fe10:	e798      	b.n	800fd44 <_strtod_l+0xac4>
 800fe12:	2300      	movs	r3, #0
 800fe14:	930e      	str	r3, [sp, #56]	@ 0x38
 800fe16:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800fe18:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800fe1a:	6013      	str	r3, [r2, #0]
 800fe1c:	f7ff ba6d 	b.w	800f2fa <_strtod_l+0x7a>
 800fe20:	2a65      	cmp	r2, #101	@ 0x65
 800fe22:	f43f ab67 	beq.w	800f4f4 <_strtod_l+0x274>
 800fe26:	2a45      	cmp	r2, #69	@ 0x45
 800fe28:	f43f ab64 	beq.w	800f4f4 <_strtod_l+0x274>
 800fe2c:	2301      	movs	r3, #1
 800fe2e:	f7ff bba0 	b.w	800f572 <_strtod_l+0x2f2>
 800fe32:	bf00      	nop
 800fe34:	f3af 8000 	nop.w
 800fe38:	ffc00000 	.word	0xffc00000
 800fe3c:	41dfffff 	.word	0x41dfffff
 800fe40:	94a03595 	.word	0x94a03595
 800fe44:	3fcfffff 	.word	0x3fcfffff

0800fe48 <_strtod_r>:
 800fe48:	4b01      	ldr	r3, [pc, #4]	@ (800fe50 <_strtod_r+0x8>)
 800fe4a:	f7ff ba19 	b.w	800f280 <_strtod_l>
 800fe4e:	bf00      	nop
 800fe50:	20000068 	.word	0x20000068

0800fe54 <_strtol_l.isra.0>:
 800fe54:	2b24      	cmp	r3, #36	@ 0x24
 800fe56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fe5a:	4686      	mov	lr, r0
 800fe5c:	4690      	mov	r8, r2
 800fe5e:	d801      	bhi.n	800fe64 <_strtol_l.isra.0+0x10>
 800fe60:	2b01      	cmp	r3, #1
 800fe62:	d106      	bne.n	800fe72 <_strtol_l.isra.0+0x1e>
 800fe64:	f7fd fd92 	bl	800d98c <__errno>
 800fe68:	2316      	movs	r3, #22
 800fe6a:	6003      	str	r3, [r0, #0]
 800fe6c:	2000      	movs	r0, #0
 800fe6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe72:	460d      	mov	r5, r1
 800fe74:	4833      	ldr	r0, [pc, #204]	@ (800ff44 <_strtol_l.isra.0+0xf0>)
 800fe76:	462a      	mov	r2, r5
 800fe78:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fe7c:	5d06      	ldrb	r6, [r0, r4]
 800fe7e:	f016 0608 	ands.w	r6, r6, #8
 800fe82:	d1f8      	bne.n	800fe76 <_strtol_l.isra.0+0x22>
 800fe84:	2c2d      	cmp	r4, #45	@ 0x2d
 800fe86:	d110      	bne.n	800feaa <_strtol_l.isra.0+0x56>
 800fe88:	782c      	ldrb	r4, [r5, #0]
 800fe8a:	2601      	movs	r6, #1
 800fe8c:	1c95      	adds	r5, r2, #2
 800fe8e:	f033 0210 	bics.w	r2, r3, #16
 800fe92:	d115      	bne.n	800fec0 <_strtol_l.isra.0+0x6c>
 800fe94:	2c30      	cmp	r4, #48	@ 0x30
 800fe96:	d10d      	bne.n	800feb4 <_strtol_l.isra.0+0x60>
 800fe98:	782a      	ldrb	r2, [r5, #0]
 800fe9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800fe9e:	2a58      	cmp	r2, #88	@ 0x58
 800fea0:	d108      	bne.n	800feb4 <_strtol_l.isra.0+0x60>
 800fea2:	786c      	ldrb	r4, [r5, #1]
 800fea4:	3502      	adds	r5, #2
 800fea6:	2310      	movs	r3, #16
 800fea8:	e00a      	b.n	800fec0 <_strtol_l.isra.0+0x6c>
 800feaa:	2c2b      	cmp	r4, #43	@ 0x2b
 800feac:	bf04      	itt	eq
 800feae:	782c      	ldrbeq	r4, [r5, #0]
 800feb0:	1c95      	addeq	r5, r2, #2
 800feb2:	e7ec      	b.n	800fe8e <_strtol_l.isra.0+0x3a>
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	d1f6      	bne.n	800fea6 <_strtol_l.isra.0+0x52>
 800feb8:	2c30      	cmp	r4, #48	@ 0x30
 800feba:	bf14      	ite	ne
 800febc:	230a      	movne	r3, #10
 800febe:	2308      	moveq	r3, #8
 800fec0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800fec4:	2200      	movs	r2, #0
 800fec6:	f10c 3cff 	add.w	ip, ip, #4294967295
 800feca:	4610      	mov	r0, r2
 800fecc:	fbbc f9f3 	udiv	r9, ip, r3
 800fed0:	fb03 ca19 	mls	sl, r3, r9, ip
 800fed4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800fed8:	2f09      	cmp	r7, #9
 800feda:	d80f      	bhi.n	800fefc <_strtol_l.isra.0+0xa8>
 800fedc:	463c      	mov	r4, r7
 800fede:	42a3      	cmp	r3, r4
 800fee0:	dd1b      	ble.n	800ff1a <_strtol_l.isra.0+0xc6>
 800fee2:	1c57      	adds	r7, r2, #1
 800fee4:	d007      	beq.n	800fef6 <_strtol_l.isra.0+0xa2>
 800fee6:	4581      	cmp	r9, r0
 800fee8:	d314      	bcc.n	800ff14 <_strtol_l.isra.0+0xc0>
 800feea:	d101      	bne.n	800fef0 <_strtol_l.isra.0+0x9c>
 800feec:	45a2      	cmp	sl, r4
 800feee:	db11      	blt.n	800ff14 <_strtol_l.isra.0+0xc0>
 800fef0:	fb00 4003 	mla	r0, r0, r3, r4
 800fef4:	2201      	movs	r2, #1
 800fef6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fefa:	e7eb      	b.n	800fed4 <_strtol_l.isra.0+0x80>
 800fefc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ff00:	2f19      	cmp	r7, #25
 800ff02:	d801      	bhi.n	800ff08 <_strtol_l.isra.0+0xb4>
 800ff04:	3c37      	subs	r4, #55	@ 0x37
 800ff06:	e7ea      	b.n	800fede <_strtol_l.isra.0+0x8a>
 800ff08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ff0c:	2f19      	cmp	r7, #25
 800ff0e:	d804      	bhi.n	800ff1a <_strtol_l.isra.0+0xc6>
 800ff10:	3c57      	subs	r4, #87	@ 0x57
 800ff12:	e7e4      	b.n	800fede <_strtol_l.isra.0+0x8a>
 800ff14:	f04f 32ff 	mov.w	r2, #4294967295
 800ff18:	e7ed      	b.n	800fef6 <_strtol_l.isra.0+0xa2>
 800ff1a:	1c53      	adds	r3, r2, #1
 800ff1c:	d108      	bne.n	800ff30 <_strtol_l.isra.0+0xdc>
 800ff1e:	2322      	movs	r3, #34	@ 0x22
 800ff20:	4660      	mov	r0, ip
 800ff22:	f8ce 3000 	str.w	r3, [lr]
 800ff26:	f1b8 0f00 	cmp.w	r8, #0
 800ff2a:	d0a0      	beq.n	800fe6e <_strtol_l.isra.0+0x1a>
 800ff2c:	1e69      	subs	r1, r5, #1
 800ff2e:	e006      	b.n	800ff3e <_strtol_l.isra.0+0xea>
 800ff30:	b106      	cbz	r6, 800ff34 <_strtol_l.isra.0+0xe0>
 800ff32:	4240      	negs	r0, r0
 800ff34:	f1b8 0f00 	cmp.w	r8, #0
 800ff38:	d099      	beq.n	800fe6e <_strtol_l.isra.0+0x1a>
 800ff3a:	2a00      	cmp	r2, #0
 800ff3c:	d1f6      	bne.n	800ff2c <_strtol_l.isra.0+0xd8>
 800ff3e:	f8c8 1000 	str.w	r1, [r8]
 800ff42:	e794      	b.n	800fe6e <_strtol_l.isra.0+0x1a>
 800ff44:	080114c1 	.word	0x080114c1

0800ff48 <_strtol_r>:
 800ff48:	f7ff bf84 	b.w	800fe54 <_strtol_l.isra.0>

0800ff4c <__ssputs_r>:
 800ff4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff50:	461f      	mov	r7, r3
 800ff52:	688e      	ldr	r6, [r1, #8]
 800ff54:	4682      	mov	sl, r0
 800ff56:	460c      	mov	r4, r1
 800ff58:	42be      	cmp	r6, r7
 800ff5a:	4690      	mov	r8, r2
 800ff5c:	680b      	ldr	r3, [r1, #0]
 800ff5e:	d82d      	bhi.n	800ffbc <__ssputs_r+0x70>
 800ff60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ff64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ff68:	d026      	beq.n	800ffb8 <__ssputs_r+0x6c>
 800ff6a:	6965      	ldr	r5, [r4, #20]
 800ff6c:	6909      	ldr	r1, [r1, #16]
 800ff6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff72:	eba3 0901 	sub.w	r9, r3, r1
 800ff76:	1c7b      	adds	r3, r7, #1
 800ff78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ff7c:	444b      	add	r3, r9
 800ff7e:	106d      	asrs	r5, r5, #1
 800ff80:	429d      	cmp	r5, r3
 800ff82:	bf38      	it	cc
 800ff84:	461d      	movcc	r5, r3
 800ff86:	0553      	lsls	r3, r2, #21
 800ff88:	d527      	bpl.n	800ffda <__ssputs_r+0x8e>
 800ff8a:	4629      	mov	r1, r5
 800ff8c:	f7fe fc16 	bl	800e7bc <_malloc_r>
 800ff90:	4606      	mov	r6, r0
 800ff92:	b360      	cbz	r0, 800ffee <__ssputs_r+0xa2>
 800ff94:	464a      	mov	r2, r9
 800ff96:	6921      	ldr	r1, [r4, #16]
 800ff98:	f000 fa18 	bl	80103cc <memcpy>
 800ff9c:	89a3      	ldrh	r3, [r4, #12]
 800ff9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ffa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ffa6:	81a3      	strh	r3, [r4, #12]
 800ffa8:	6126      	str	r6, [r4, #16]
 800ffaa:	444e      	add	r6, r9
 800ffac:	6165      	str	r5, [r4, #20]
 800ffae:	eba5 0509 	sub.w	r5, r5, r9
 800ffb2:	6026      	str	r6, [r4, #0]
 800ffb4:	463e      	mov	r6, r7
 800ffb6:	60a5      	str	r5, [r4, #8]
 800ffb8:	42be      	cmp	r6, r7
 800ffba:	d900      	bls.n	800ffbe <__ssputs_r+0x72>
 800ffbc:	463e      	mov	r6, r7
 800ffbe:	4632      	mov	r2, r6
 800ffc0:	4641      	mov	r1, r8
 800ffc2:	6820      	ldr	r0, [r4, #0]
 800ffc4:	f000 f9c6 	bl	8010354 <memmove>
 800ffc8:	68a3      	ldr	r3, [r4, #8]
 800ffca:	2000      	movs	r0, #0
 800ffcc:	1b9b      	subs	r3, r3, r6
 800ffce:	60a3      	str	r3, [r4, #8]
 800ffd0:	6823      	ldr	r3, [r4, #0]
 800ffd2:	4433      	add	r3, r6
 800ffd4:	6023      	str	r3, [r4, #0]
 800ffd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffda:	462a      	mov	r2, r5
 800ffdc:	f000 fd85 	bl	8010aea <_realloc_r>
 800ffe0:	4606      	mov	r6, r0
 800ffe2:	2800      	cmp	r0, #0
 800ffe4:	d1e0      	bne.n	800ffa8 <__ssputs_r+0x5c>
 800ffe6:	6921      	ldr	r1, [r4, #16]
 800ffe8:	4650      	mov	r0, sl
 800ffea:	f7fe fb73 	bl	800e6d4 <_free_r>
 800ffee:	230c      	movs	r3, #12
 800fff0:	f04f 30ff 	mov.w	r0, #4294967295
 800fff4:	f8ca 3000 	str.w	r3, [sl]
 800fff8:	89a3      	ldrh	r3, [r4, #12]
 800fffa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fffe:	81a3      	strh	r3, [r4, #12]
 8010000:	e7e9      	b.n	800ffd6 <__ssputs_r+0x8a>
	...

08010004 <_svfiprintf_r>:
 8010004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010008:	4698      	mov	r8, r3
 801000a:	898b      	ldrh	r3, [r1, #12]
 801000c:	b09d      	sub	sp, #116	@ 0x74
 801000e:	4607      	mov	r7, r0
 8010010:	061b      	lsls	r3, r3, #24
 8010012:	460d      	mov	r5, r1
 8010014:	4614      	mov	r4, r2
 8010016:	d510      	bpl.n	801003a <_svfiprintf_r+0x36>
 8010018:	690b      	ldr	r3, [r1, #16]
 801001a:	b973      	cbnz	r3, 801003a <_svfiprintf_r+0x36>
 801001c:	2140      	movs	r1, #64	@ 0x40
 801001e:	f7fe fbcd 	bl	800e7bc <_malloc_r>
 8010022:	6028      	str	r0, [r5, #0]
 8010024:	6128      	str	r0, [r5, #16]
 8010026:	b930      	cbnz	r0, 8010036 <_svfiprintf_r+0x32>
 8010028:	230c      	movs	r3, #12
 801002a:	603b      	str	r3, [r7, #0]
 801002c:	f04f 30ff 	mov.w	r0, #4294967295
 8010030:	b01d      	add	sp, #116	@ 0x74
 8010032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010036:	2340      	movs	r3, #64	@ 0x40
 8010038:	616b      	str	r3, [r5, #20]
 801003a:	2300      	movs	r3, #0
 801003c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010040:	f04f 0901 	mov.w	r9, #1
 8010044:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 80101e8 <_svfiprintf_r+0x1e4>
 8010048:	9309      	str	r3, [sp, #36]	@ 0x24
 801004a:	2320      	movs	r3, #32
 801004c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010050:	2330      	movs	r3, #48	@ 0x30
 8010052:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010056:	4623      	mov	r3, r4
 8010058:	469a      	mov	sl, r3
 801005a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801005e:	b10a      	cbz	r2, 8010064 <_svfiprintf_r+0x60>
 8010060:	2a25      	cmp	r2, #37	@ 0x25
 8010062:	d1f9      	bne.n	8010058 <_svfiprintf_r+0x54>
 8010064:	ebba 0b04 	subs.w	fp, sl, r4
 8010068:	d00b      	beq.n	8010082 <_svfiprintf_r+0x7e>
 801006a:	465b      	mov	r3, fp
 801006c:	4622      	mov	r2, r4
 801006e:	4629      	mov	r1, r5
 8010070:	4638      	mov	r0, r7
 8010072:	f7ff ff6b 	bl	800ff4c <__ssputs_r>
 8010076:	3001      	adds	r0, #1
 8010078:	f000 80a7 	beq.w	80101ca <_svfiprintf_r+0x1c6>
 801007c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801007e:	445a      	add	r2, fp
 8010080:	9209      	str	r2, [sp, #36]	@ 0x24
 8010082:	f89a 3000 	ldrb.w	r3, [sl]
 8010086:	2b00      	cmp	r3, #0
 8010088:	f000 809f 	beq.w	80101ca <_svfiprintf_r+0x1c6>
 801008c:	2300      	movs	r3, #0
 801008e:	f04f 32ff 	mov.w	r2, #4294967295
 8010092:	f10a 0a01 	add.w	sl, sl, #1
 8010096:	9304      	str	r3, [sp, #16]
 8010098:	9307      	str	r3, [sp, #28]
 801009a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801009e:	931a      	str	r3, [sp, #104]	@ 0x68
 80100a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80100a4:	4654      	mov	r4, sl
 80100a6:	2205      	movs	r2, #5
 80100a8:	484f      	ldr	r0, [pc, #316]	@ (80101e8 <_svfiprintf_r+0x1e4>)
 80100aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100ae:	f7fd fc9a 	bl	800d9e6 <memchr>
 80100b2:	9a04      	ldr	r2, [sp, #16]
 80100b4:	b9d8      	cbnz	r0, 80100ee <_svfiprintf_r+0xea>
 80100b6:	06d0      	lsls	r0, r2, #27
 80100b8:	bf44      	itt	mi
 80100ba:	2320      	movmi	r3, #32
 80100bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100c0:	0711      	lsls	r1, r2, #28
 80100c2:	bf44      	itt	mi
 80100c4:	232b      	movmi	r3, #43	@ 0x2b
 80100c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80100ca:	f89a 3000 	ldrb.w	r3, [sl]
 80100ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80100d0:	d015      	beq.n	80100fe <_svfiprintf_r+0xfa>
 80100d2:	9a07      	ldr	r2, [sp, #28]
 80100d4:	4654      	mov	r4, sl
 80100d6:	2000      	movs	r0, #0
 80100d8:	f04f 0c0a 	mov.w	ip, #10
 80100dc:	4621      	mov	r1, r4
 80100de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100e2:	3b30      	subs	r3, #48	@ 0x30
 80100e4:	2b09      	cmp	r3, #9
 80100e6:	d94b      	bls.n	8010180 <_svfiprintf_r+0x17c>
 80100e8:	b1b0      	cbz	r0, 8010118 <_svfiprintf_r+0x114>
 80100ea:	9207      	str	r2, [sp, #28]
 80100ec:	e014      	b.n	8010118 <_svfiprintf_r+0x114>
 80100ee:	eba0 0308 	sub.w	r3, r0, r8
 80100f2:	46a2      	mov	sl, r4
 80100f4:	fa09 f303 	lsl.w	r3, r9, r3
 80100f8:	4313      	orrs	r3, r2
 80100fa:	9304      	str	r3, [sp, #16]
 80100fc:	e7d2      	b.n	80100a4 <_svfiprintf_r+0xa0>
 80100fe:	9b03      	ldr	r3, [sp, #12]
 8010100:	1d19      	adds	r1, r3, #4
 8010102:	681b      	ldr	r3, [r3, #0]
 8010104:	2b00      	cmp	r3, #0
 8010106:	9103      	str	r1, [sp, #12]
 8010108:	bfbb      	ittet	lt
 801010a:	425b      	neglt	r3, r3
 801010c:	f042 0202 	orrlt.w	r2, r2, #2
 8010110:	9307      	strge	r3, [sp, #28]
 8010112:	9307      	strlt	r3, [sp, #28]
 8010114:	bfb8      	it	lt
 8010116:	9204      	strlt	r2, [sp, #16]
 8010118:	7823      	ldrb	r3, [r4, #0]
 801011a:	2b2e      	cmp	r3, #46	@ 0x2e
 801011c:	d10a      	bne.n	8010134 <_svfiprintf_r+0x130>
 801011e:	7863      	ldrb	r3, [r4, #1]
 8010120:	2b2a      	cmp	r3, #42	@ 0x2a
 8010122:	d132      	bne.n	801018a <_svfiprintf_r+0x186>
 8010124:	9b03      	ldr	r3, [sp, #12]
 8010126:	3402      	adds	r4, #2
 8010128:	1d1a      	adds	r2, r3, #4
 801012a:	681b      	ldr	r3, [r3, #0]
 801012c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010130:	9203      	str	r2, [sp, #12]
 8010132:	9305      	str	r3, [sp, #20]
 8010134:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80101f8 <_svfiprintf_r+0x1f4>
 8010138:	2203      	movs	r2, #3
 801013a:	7821      	ldrb	r1, [r4, #0]
 801013c:	4650      	mov	r0, sl
 801013e:	f7fd fc52 	bl	800d9e6 <memchr>
 8010142:	b138      	cbz	r0, 8010154 <_svfiprintf_r+0x150>
 8010144:	eba0 000a 	sub.w	r0, r0, sl
 8010148:	2240      	movs	r2, #64	@ 0x40
 801014a:	9b04      	ldr	r3, [sp, #16]
 801014c:	3401      	adds	r4, #1
 801014e:	4082      	lsls	r2, r0
 8010150:	4313      	orrs	r3, r2
 8010152:	9304      	str	r3, [sp, #16]
 8010154:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010158:	2206      	movs	r2, #6
 801015a:	4824      	ldr	r0, [pc, #144]	@ (80101ec <_svfiprintf_r+0x1e8>)
 801015c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010160:	f7fd fc41 	bl	800d9e6 <memchr>
 8010164:	2800      	cmp	r0, #0
 8010166:	d036      	beq.n	80101d6 <_svfiprintf_r+0x1d2>
 8010168:	4b21      	ldr	r3, [pc, #132]	@ (80101f0 <_svfiprintf_r+0x1ec>)
 801016a:	bb1b      	cbnz	r3, 80101b4 <_svfiprintf_r+0x1b0>
 801016c:	9b03      	ldr	r3, [sp, #12]
 801016e:	3307      	adds	r3, #7
 8010170:	f023 0307 	bic.w	r3, r3, #7
 8010174:	3308      	adds	r3, #8
 8010176:	9303      	str	r3, [sp, #12]
 8010178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801017a:	4433      	add	r3, r6
 801017c:	9309      	str	r3, [sp, #36]	@ 0x24
 801017e:	e76a      	b.n	8010056 <_svfiprintf_r+0x52>
 8010180:	fb0c 3202 	mla	r2, ip, r2, r3
 8010184:	460c      	mov	r4, r1
 8010186:	2001      	movs	r0, #1
 8010188:	e7a8      	b.n	80100dc <_svfiprintf_r+0xd8>
 801018a:	2300      	movs	r3, #0
 801018c:	3401      	adds	r4, #1
 801018e:	f04f 0c0a 	mov.w	ip, #10
 8010192:	4619      	mov	r1, r3
 8010194:	9305      	str	r3, [sp, #20]
 8010196:	4620      	mov	r0, r4
 8010198:	f810 2b01 	ldrb.w	r2, [r0], #1
 801019c:	3a30      	subs	r2, #48	@ 0x30
 801019e:	2a09      	cmp	r2, #9
 80101a0:	d903      	bls.n	80101aa <_svfiprintf_r+0x1a6>
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	d0c6      	beq.n	8010134 <_svfiprintf_r+0x130>
 80101a6:	9105      	str	r1, [sp, #20]
 80101a8:	e7c4      	b.n	8010134 <_svfiprintf_r+0x130>
 80101aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80101ae:	4604      	mov	r4, r0
 80101b0:	2301      	movs	r3, #1
 80101b2:	e7f0      	b.n	8010196 <_svfiprintf_r+0x192>
 80101b4:	ab03      	add	r3, sp, #12
 80101b6:	462a      	mov	r2, r5
 80101b8:	a904      	add	r1, sp, #16
 80101ba:	4638      	mov	r0, r7
 80101bc:	9300      	str	r3, [sp, #0]
 80101be:	4b0d      	ldr	r3, [pc, #52]	@ (80101f4 <_svfiprintf_r+0x1f0>)
 80101c0:	f7fc fc6c 	bl	800ca9c <_printf_float>
 80101c4:	1c42      	adds	r2, r0, #1
 80101c6:	4606      	mov	r6, r0
 80101c8:	d1d6      	bne.n	8010178 <_svfiprintf_r+0x174>
 80101ca:	89ab      	ldrh	r3, [r5, #12]
 80101cc:	065b      	lsls	r3, r3, #25
 80101ce:	f53f af2d 	bmi.w	801002c <_svfiprintf_r+0x28>
 80101d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80101d4:	e72c      	b.n	8010030 <_svfiprintf_r+0x2c>
 80101d6:	ab03      	add	r3, sp, #12
 80101d8:	462a      	mov	r2, r5
 80101da:	a904      	add	r1, sp, #16
 80101dc:	4638      	mov	r0, r7
 80101de:	9300      	str	r3, [sp, #0]
 80101e0:	4b04      	ldr	r3, [pc, #16]	@ (80101f4 <_svfiprintf_r+0x1f0>)
 80101e2:	f7fc fef7 	bl	800cfd4 <_printf_i>
 80101e6:	e7ed      	b.n	80101c4 <_svfiprintf_r+0x1c0>
 80101e8:	080112b9 	.word	0x080112b9
 80101ec:	080112c3 	.word	0x080112c3
 80101f0:	0800ca9d 	.word	0x0800ca9d
 80101f4:	0800ff4d 	.word	0x0800ff4d
 80101f8:	080112bf 	.word	0x080112bf

080101fc <__sflush_r>:
 80101fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010204:	0716      	lsls	r6, r2, #28
 8010206:	4605      	mov	r5, r0
 8010208:	460c      	mov	r4, r1
 801020a:	d454      	bmi.n	80102b6 <__sflush_r+0xba>
 801020c:	684b      	ldr	r3, [r1, #4]
 801020e:	2b00      	cmp	r3, #0
 8010210:	dc02      	bgt.n	8010218 <__sflush_r+0x1c>
 8010212:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010214:	2b00      	cmp	r3, #0
 8010216:	dd48      	ble.n	80102aa <__sflush_r+0xae>
 8010218:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801021a:	2e00      	cmp	r6, #0
 801021c:	d045      	beq.n	80102aa <__sflush_r+0xae>
 801021e:	2300      	movs	r3, #0
 8010220:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010224:	682f      	ldr	r7, [r5, #0]
 8010226:	6a21      	ldr	r1, [r4, #32]
 8010228:	602b      	str	r3, [r5, #0]
 801022a:	d030      	beq.n	801028e <__sflush_r+0x92>
 801022c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801022e:	89a3      	ldrh	r3, [r4, #12]
 8010230:	0759      	lsls	r1, r3, #29
 8010232:	d505      	bpl.n	8010240 <__sflush_r+0x44>
 8010234:	6863      	ldr	r3, [r4, #4]
 8010236:	1ad2      	subs	r2, r2, r3
 8010238:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801023a:	b10b      	cbz	r3, 8010240 <__sflush_r+0x44>
 801023c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801023e:	1ad2      	subs	r2, r2, r3
 8010240:	2300      	movs	r3, #0
 8010242:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010244:	6a21      	ldr	r1, [r4, #32]
 8010246:	4628      	mov	r0, r5
 8010248:	47b0      	blx	r6
 801024a:	1c43      	adds	r3, r0, #1
 801024c:	89a3      	ldrh	r3, [r4, #12]
 801024e:	d106      	bne.n	801025e <__sflush_r+0x62>
 8010250:	6829      	ldr	r1, [r5, #0]
 8010252:	291d      	cmp	r1, #29
 8010254:	d82b      	bhi.n	80102ae <__sflush_r+0xb2>
 8010256:	4a2a      	ldr	r2, [pc, #168]	@ (8010300 <__sflush_r+0x104>)
 8010258:	40ca      	lsrs	r2, r1
 801025a:	07d6      	lsls	r6, r2, #31
 801025c:	d527      	bpl.n	80102ae <__sflush_r+0xb2>
 801025e:	2200      	movs	r2, #0
 8010260:	04d9      	lsls	r1, r3, #19
 8010262:	6062      	str	r2, [r4, #4]
 8010264:	6922      	ldr	r2, [r4, #16]
 8010266:	6022      	str	r2, [r4, #0]
 8010268:	d504      	bpl.n	8010274 <__sflush_r+0x78>
 801026a:	1c42      	adds	r2, r0, #1
 801026c:	d101      	bne.n	8010272 <__sflush_r+0x76>
 801026e:	682b      	ldr	r3, [r5, #0]
 8010270:	b903      	cbnz	r3, 8010274 <__sflush_r+0x78>
 8010272:	6560      	str	r0, [r4, #84]	@ 0x54
 8010274:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010276:	602f      	str	r7, [r5, #0]
 8010278:	b1b9      	cbz	r1, 80102aa <__sflush_r+0xae>
 801027a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801027e:	4299      	cmp	r1, r3
 8010280:	d002      	beq.n	8010288 <__sflush_r+0x8c>
 8010282:	4628      	mov	r0, r5
 8010284:	f7fe fa26 	bl	800e6d4 <_free_r>
 8010288:	2300      	movs	r3, #0
 801028a:	6363      	str	r3, [r4, #52]	@ 0x34
 801028c:	e00d      	b.n	80102aa <__sflush_r+0xae>
 801028e:	2301      	movs	r3, #1
 8010290:	4628      	mov	r0, r5
 8010292:	47b0      	blx	r6
 8010294:	4602      	mov	r2, r0
 8010296:	1c50      	adds	r0, r2, #1
 8010298:	d1c9      	bne.n	801022e <__sflush_r+0x32>
 801029a:	682b      	ldr	r3, [r5, #0]
 801029c:	2b00      	cmp	r3, #0
 801029e:	d0c6      	beq.n	801022e <__sflush_r+0x32>
 80102a0:	2b1d      	cmp	r3, #29
 80102a2:	d001      	beq.n	80102a8 <__sflush_r+0xac>
 80102a4:	2b16      	cmp	r3, #22
 80102a6:	d11d      	bne.n	80102e4 <__sflush_r+0xe8>
 80102a8:	602f      	str	r7, [r5, #0]
 80102aa:	2000      	movs	r0, #0
 80102ac:	e021      	b.n	80102f2 <__sflush_r+0xf6>
 80102ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102b2:	b21b      	sxth	r3, r3
 80102b4:	e01a      	b.n	80102ec <__sflush_r+0xf0>
 80102b6:	690f      	ldr	r7, [r1, #16]
 80102b8:	2f00      	cmp	r7, #0
 80102ba:	d0f6      	beq.n	80102aa <__sflush_r+0xae>
 80102bc:	0793      	lsls	r3, r2, #30
 80102be:	680e      	ldr	r6, [r1, #0]
 80102c0:	600f      	str	r7, [r1, #0]
 80102c2:	bf0c      	ite	eq
 80102c4:	694b      	ldreq	r3, [r1, #20]
 80102c6:	2300      	movne	r3, #0
 80102c8:	eba6 0807 	sub.w	r8, r6, r7
 80102cc:	608b      	str	r3, [r1, #8]
 80102ce:	f1b8 0f00 	cmp.w	r8, #0
 80102d2:	ddea      	ble.n	80102aa <__sflush_r+0xae>
 80102d4:	4643      	mov	r3, r8
 80102d6:	463a      	mov	r2, r7
 80102d8:	6a21      	ldr	r1, [r4, #32]
 80102da:	4628      	mov	r0, r5
 80102dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80102de:	47b0      	blx	r6
 80102e0:	2800      	cmp	r0, #0
 80102e2:	dc08      	bgt.n	80102f6 <__sflush_r+0xfa>
 80102e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80102e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80102ec:	f04f 30ff 	mov.w	r0, #4294967295
 80102f0:	81a3      	strh	r3, [r4, #12]
 80102f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102f6:	4407      	add	r7, r0
 80102f8:	eba8 0800 	sub.w	r8, r8, r0
 80102fc:	e7e7      	b.n	80102ce <__sflush_r+0xd2>
 80102fe:	bf00      	nop
 8010300:	20400001 	.word	0x20400001

08010304 <_fflush_r>:
 8010304:	b538      	push	{r3, r4, r5, lr}
 8010306:	690b      	ldr	r3, [r1, #16]
 8010308:	4605      	mov	r5, r0
 801030a:	460c      	mov	r4, r1
 801030c:	b913      	cbnz	r3, 8010314 <_fflush_r+0x10>
 801030e:	2500      	movs	r5, #0
 8010310:	4628      	mov	r0, r5
 8010312:	bd38      	pop	{r3, r4, r5, pc}
 8010314:	b118      	cbz	r0, 801031e <_fflush_r+0x1a>
 8010316:	6a03      	ldr	r3, [r0, #32]
 8010318:	b90b      	cbnz	r3, 801031e <_fflush_r+0x1a>
 801031a:	f7fd fa13 	bl	800d744 <__sinit>
 801031e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d0f3      	beq.n	801030e <_fflush_r+0xa>
 8010326:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010328:	07d0      	lsls	r0, r2, #31
 801032a:	d404      	bmi.n	8010336 <_fflush_r+0x32>
 801032c:	0599      	lsls	r1, r3, #22
 801032e:	d402      	bmi.n	8010336 <_fflush_r+0x32>
 8010330:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8010332:	f7fd fb56 	bl	800d9e2 <__retarget_lock_acquire_recursive>
 8010336:	4628      	mov	r0, r5
 8010338:	4621      	mov	r1, r4
 801033a:	f7ff ff5f 	bl	80101fc <__sflush_r>
 801033e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8010340:	4605      	mov	r5, r0
 8010342:	07da      	lsls	r2, r3, #31
 8010344:	d4e4      	bmi.n	8010310 <_fflush_r+0xc>
 8010346:	89a3      	ldrh	r3, [r4, #12]
 8010348:	059b      	lsls	r3, r3, #22
 801034a:	d4e1      	bmi.n	8010310 <_fflush_r+0xc>
 801034c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801034e:	f7fd fb49 	bl	800d9e4 <__retarget_lock_release_recursive>
 8010352:	e7dd      	b.n	8010310 <_fflush_r+0xc>

08010354 <memmove>:
 8010354:	4288      	cmp	r0, r1
 8010356:	b510      	push	{r4, lr}
 8010358:	eb01 0402 	add.w	r4, r1, r2
 801035c:	d902      	bls.n	8010364 <memmove+0x10>
 801035e:	4284      	cmp	r4, r0
 8010360:	4623      	mov	r3, r4
 8010362:	d807      	bhi.n	8010374 <memmove+0x20>
 8010364:	1e43      	subs	r3, r0, #1
 8010366:	42a1      	cmp	r1, r4
 8010368:	d008      	beq.n	801037c <memmove+0x28>
 801036a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801036e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010372:	e7f8      	b.n	8010366 <memmove+0x12>
 8010374:	4402      	add	r2, r0
 8010376:	4601      	mov	r1, r0
 8010378:	428a      	cmp	r2, r1
 801037a:	d100      	bne.n	801037e <memmove+0x2a>
 801037c:	bd10      	pop	{r4, pc}
 801037e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010382:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010386:	e7f7      	b.n	8010378 <memmove+0x24>

08010388 <strncmp>:
 8010388:	b510      	push	{r4, lr}
 801038a:	b16a      	cbz	r2, 80103a8 <strncmp+0x20>
 801038c:	3901      	subs	r1, #1
 801038e:	1884      	adds	r4, r0, r2
 8010390:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010394:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010398:	429a      	cmp	r2, r3
 801039a:	d103      	bne.n	80103a4 <strncmp+0x1c>
 801039c:	42a0      	cmp	r0, r4
 801039e:	d001      	beq.n	80103a4 <strncmp+0x1c>
 80103a0:	2a00      	cmp	r2, #0
 80103a2:	d1f5      	bne.n	8010390 <strncmp+0x8>
 80103a4:	1ad0      	subs	r0, r2, r3
 80103a6:	bd10      	pop	{r4, pc}
 80103a8:	4610      	mov	r0, r2
 80103aa:	e7fc      	b.n	80103a6 <strncmp+0x1e>

080103ac <_sbrk_r>:
 80103ac:	b538      	push	{r3, r4, r5, lr}
 80103ae:	2300      	movs	r3, #0
 80103b0:	4d05      	ldr	r5, [pc, #20]	@ (80103c8 <_sbrk_r+0x1c>)
 80103b2:	4604      	mov	r4, r0
 80103b4:	4608      	mov	r0, r1
 80103b6:	602b      	str	r3, [r5, #0]
 80103b8:	f7f1 fb40 	bl	8001a3c <_sbrk>
 80103bc:	1c43      	adds	r3, r0, #1
 80103be:	d102      	bne.n	80103c6 <_sbrk_r+0x1a>
 80103c0:	682b      	ldr	r3, [r5, #0]
 80103c2:	b103      	cbz	r3, 80103c6 <_sbrk_r+0x1a>
 80103c4:	6023      	str	r3, [r4, #0]
 80103c6:	bd38      	pop	{r3, r4, r5, pc}
 80103c8:	20000558 	.word	0x20000558

080103cc <memcpy>:
 80103cc:	440a      	add	r2, r1
 80103ce:	1e43      	subs	r3, r0, #1
 80103d0:	4291      	cmp	r1, r2
 80103d2:	d100      	bne.n	80103d6 <memcpy+0xa>
 80103d4:	4770      	bx	lr
 80103d6:	b510      	push	{r4, lr}
 80103d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80103dc:	4291      	cmp	r1, r2
 80103de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80103e2:	d1f9      	bne.n	80103d8 <memcpy+0xc>
 80103e4:	bd10      	pop	{r4, pc}
	...

080103e8 <nan>:
 80103e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80103f0 <nan+0x8>
 80103ec:	4770      	bx	lr
 80103ee:	bf00      	nop
 80103f0:	00000000 	.word	0x00000000
 80103f4:	7ff80000 	.word	0x7ff80000

080103f8 <__assert_func>:
 80103f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80103fa:	4614      	mov	r4, r2
 80103fc:	461a      	mov	r2, r3
 80103fe:	4b09      	ldr	r3, [pc, #36]	@ (8010424 <__assert_func+0x2c>)
 8010400:	4605      	mov	r5, r0
 8010402:	681b      	ldr	r3, [r3, #0]
 8010404:	68d8      	ldr	r0, [r3, #12]
 8010406:	b14c      	cbz	r4, 801041c <__assert_func+0x24>
 8010408:	4b07      	ldr	r3, [pc, #28]	@ (8010428 <__assert_func+0x30>)
 801040a:	9100      	str	r1, [sp, #0]
 801040c:	4907      	ldr	r1, [pc, #28]	@ (801042c <__assert_func+0x34>)
 801040e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010412:	462b      	mov	r3, r5
 8010414:	f000 fba4 	bl	8010b60 <fiprintf>
 8010418:	f000 fbb4 	bl	8010b84 <abort>
 801041c:	4b04      	ldr	r3, [pc, #16]	@ (8010430 <__assert_func+0x38>)
 801041e:	461c      	mov	r4, r3
 8010420:	e7f3      	b.n	801040a <__assert_func+0x12>
 8010422:	bf00      	nop
 8010424:	20000018 	.word	0x20000018
 8010428:	080112d2 	.word	0x080112d2
 801042c:	080112df 	.word	0x080112df
 8010430:	0801130d 	.word	0x0801130d

08010434 <_calloc_r>:
 8010434:	b570      	push	{r4, r5, r6, lr}
 8010436:	fba1 5402 	umull	r5, r4, r1, r2
 801043a:	b934      	cbnz	r4, 801044a <_calloc_r+0x16>
 801043c:	4629      	mov	r1, r5
 801043e:	f7fe f9bd 	bl	800e7bc <_malloc_r>
 8010442:	4606      	mov	r6, r0
 8010444:	b928      	cbnz	r0, 8010452 <_calloc_r+0x1e>
 8010446:	4630      	mov	r0, r6
 8010448:	bd70      	pop	{r4, r5, r6, pc}
 801044a:	220c      	movs	r2, #12
 801044c:	2600      	movs	r6, #0
 801044e:	6002      	str	r2, [r0, #0]
 8010450:	e7f9      	b.n	8010446 <_calloc_r+0x12>
 8010452:	462a      	mov	r2, r5
 8010454:	4621      	mov	r1, r4
 8010456:	f7fd fa46 	bl	800d8e6 <memset>
 801045a:	e7f4      	b.n	8010446 <_calloc_r+0x12>

0801045c <rshift>:
 801045c:	6903      	ldr	r3, [r0, #16]
 801045e:	114a      	asrs	r2, r1, #5
 8010460:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010464:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010468:	f100 0414 	add.w	r4, r0, #20
 801046c:	dd45      	ble.n	80104fa <rshift+0x9e>
 801046e:	f011 011f 	ands.w	r1, r1, #31
 8010472:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010476:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801047a:	d10c      	bne.n	8010496 <rshift+0x3a>
 801047c:	f100 0710 	add.w	r7, r0, #16
 8010480:	4629      	mov	r1, r5
 8010482:	42b1      	cmp	r1, r6
 8010484:	d334      	bcc.n	80104f0 <rshift+0x94>
 8010486:	1a9b      	subs	r3, r3, r2
 8010488:	1eea      	subs	r2, r5, #3
 801048a:	009b      	lsls	r3, r3, #2
 801048c:	4296      	cmp	r6, r2
 801048e:	bf38      	it	cc
 8010490:	2300      	movcc	r3, #0
 8010492:	4423      	add	r3, r4
 8010494:	e015      	b.n	80104c2 <rshift+0x66>
 8010496:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801049a:	f1c1 0820 	rsb	r8, r1, #32
 801049e:	f105 0e04 	add.w	lr, r5, #4
 80104a2:	46a1      	mov	r9, r4
 80104a4:	40cf      	lsrs	r7, r1
 80104a6:	4576      	cmp	r6, lr
 80104a8:	46f4      	mov	ip, lr
 80104aa:	d815      	bhi.n	80104d8 <rshift+0x7c>
 80104ac:	1a9a      	subs	r2, r3, r2
 80104ae:	3501      	adds	r5, #1
 80104b0:	0092      	lsls	r2, r2, #2
 80104b2:	3a04      	subs	r2, #4
 80104b4:	42ae      	cmp	r6, r5
 80104b6:	bf38      	it	cc
 80104b8:	2200      	movcc	r2, #0
 80104ba:	18a3      	adds	r3, r4, r2
 80104bc:	50a7      	str	r7, [r4, r2]
 80104be:	b107      	cbz	r7, 80104c2 <rshift+0x66>
 80104c0:	3304      	adds	r3, #4
 80104c2:	1b1a      	subs	r2, r3, r4
 80104c4:	42a3      	cmp	r3, r4
 80104c6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80104ca:	bf08      	it	eq
 80104cc:	2300      	moveq	r3, #0
 80104ce:	6102      	str	r2, [r0, #16]
 80104d0:	bf08      	it	eq
 80104d2:	6143      	streq	r3, [r0, #20]
 80104d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80104d8:	f8dc c000 	ldr.w	ip, [ip]
 80104dc:	fa0c fc08 	lsl.w	ip, ip, r8
 80104e0:	ea4c 0707 	orr.w	r7, ip, r7
 80104e4:	f849 7b04 	str.w	r7, [r9], #4
 80104e8:	f85e 7b04 	ldr.w	r7, [lr], #4
 80104ec:	40cf      	lsrs	r7, r1
 80104ee:	e7da      	b.n	80104a6 <rshift+0x4a>
 80104f0:	f851 cb04 	ldr.w	ip, [r1], #4
 80104f4:	f847 cf04 	str.w	ip, [r7, #4]!
 80104f8:	e7c3      	b.n	8010482 <rshift+0x26>
 80104fa:	4623      	mov	r3, r4
 80104fc:	e7e1      	b.n	80104c2 <rshift+0x66>

080104fe <__hexdig_fun>:
 80104fe:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010502:	2b09      	cmp	r3, #9
 8010504:	d802      	bhi.n	801050c <__hexdig_fun+0xe>
 8010506:	3820      	subs	r0, #32
 8010508:	b2c0      	uxtb	r0, r0
 801050a:	4770      	bx	lr
 801050c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010510:	2b05      	cmp	r3, #5
 8010512:	d801      	bhi.n	8010518 <__hexdig_fun+0x1a>
 8010514:	3847      	subs	r0, #71	@ 0x47
 8010516:	e7f7      	b.n	8010508 <__hexdig_fun+0xa>
 8010518:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801051c:	2b05      	cmp	r3, #5
 801051e:	d801      	bhi.n	8010524 <__hexdig_fun+0x26>
 8010520:	3827      	subs	r0, #39	@ 0x27
 8010522:	e7f1      	b.n	8010508 <__hexdig_fun+0xa>
 8010524:	2000      	movs	r0, #0
 8010526:	4770      	bx	lr

08010528 <__gethex>:
 8010528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801052c:	b085      	sub	sp, #20
 801052e:	468a      	mov	sl, r1
 8010530:	4690      	mov	r8, r2
 8010532:	9302      	str	r3, [sp, #8]
 8010534:	680b      	ldr	r3, [r1, #0]
 8010536:	9001      	str	r0, [sp, #4]
 8010538:	1c9c      	adds	r4, r3, #2
 801053a:	46a1      	mov	r9, r4
 801053c:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010540:	2830      	cmp	r0, #48	@ 0x30
 8010542:	d0fa      	beq.n	801053a <__gethex+0x12>
 8010544:	eba9 0303 	sub.w	r3, r9, r3
 8010548:	f1a3 0b02 	sub.w	fp, r3, #2
 801054c:	f7ff ffd7 	bl	80104fe <__hexdig_fun>
 8010550:	4605      	mov	r5, r0
 8010552:	2800      	cmp	r0, #0
 8010554:	d166      	bne.n	8010624 <__gethex+0xfc>
 8010556:	2201      	movs	r2, #1
 8010558:	499e      	ldr	r1, [pc, #632]	@ (80107d4 <__gethex+0x2ac>)
 801055a:	4648      	mov	r0, r9
 801055c:	f7ff ff14 	bl	8010388 <strncmp>
 8010560:	4607      	mov	r7, r0
 8010562:	2800      	cmp	r0, #0
 8010564:	d165      	bne.n	8010632 <__gethex+0x10a>
 8010566:	f899 0001 	ldrb.w	r0, [r9, #1]
 801056a:	4626      	mov	r6, r4
 801056c:	f7ff ffc7 	bl	80104fe <__hexdig_fun>
 8010570:	2800      	cmp	r0, #0
 8010572:	d060      	beq.n	8010636 <__gethex+0x10e>
 8010574:	4623      	mov	r3, r4
 8010576:	7818      	ldrb	r0, [r3, #0]
 8010578:	4699      	mov	r9, r3
 801057a:	3301      	adds	r3, #1
 801057c:	2830      	cmp	r0, #48	@ 0x30
 801057e:	d0fa      	beq.n	8010576 <__gethex+0x4e>
 8010580:	f7ff ffbd 	bl	80104fe <__hexdig_fun>
 8010584:	fab0 f580 	clz	r5, r0
 8010588:	f04f 0b01 	mov.w	fp, #1
 801058c:	096d      	lsrs	r5, r5, #5
 801058e:	464a      	mov	r2, r9
 8010590:	4616      	mov	r6, r2
 8010592:	3201      	adds	r2, #1
 8010594:	7830      	ldrb	r0, [r6, #0]
 8010596:	f7ff ffb2 	bl	80104fe <__hexdig_fun>
 801059a:	2800      	cmp	r0, #0
 801059c:	d1f8      	bne.n	8010590 <__gethex+0x68>
 801059e:	2201      	movs	r2, #1
 80105a0:	498c      	ldr	r1, [pc, #560]	@ (80107d4 <__gethex+0x2ac>)
 80105a2:	4630      	mov	r0, r6
 80105a4:	f7ff fef0 	bl	8010388 <strncmp>
 80105a8:	2800      	cmp	r0, #0
 80105aa:	d13e      	bne.n	801062a <__gethex+0x102>
 80105ac:	b944      	cbnz	r4, 80105c0 <__gethex+0x98>
 80105ae:	1c74      	adds	r4, r6, #1
 80105b0:	4622      	mov	r2, r4
 80105b2:	4616      	mov	r6, r2
 80105b4:	3201      	adds	r2, #1
 80105b6:	7830      	ldrb	r0, [r6, #0]
 80105b8:	f7ff ffa1 	bl	80104fe <__hexdig_fun>
 80105bc:	2800      	cmp	r0, #0
 80105be:	d1f8      	bne.n	80105b2 <__gethex+0x8a>
 80105c0:	1ba4      	subs	r4, r4, r6
 80105c2:	00a7      	lsls	r7, r4, #2
 80105c4:	7833      	ldrb	r3, [r6, #0]
 80105c6:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80105ca:	2b50      	cmp	r3, #80	@ 0x50
 80105cc:	d13d      	bne.n	801064a <__gethex+0x122>
 80105ce:	7873      	ldrb	r3, [r6, #1]
 80105d0:	2b2b      	cmp	r3, #43	@ 0x2b
 80105d2:	d032      	beq.n	801063a <__gethex+0x112>
 80105d4:	2b2d      	cmp	r3, #45	@ 0x2d
 80105d6:	d033      	beq.n	8010640 <__gethex+0x118>
 80105d8:	1c71      	adds	r1, r6, #1
 80105da:	2400      	movs	r4, #0
 80105dc:	7808      	ldrb	r0, [r1, #0]
 80105de:	f7ff ff8e 	bl	80104fe <__hexdig_fun>
 80105e2:	1e43      	subs	r3, r0, #1
 80105e4:	b2db      	uxtb	r3, r3
 80105e6:	2b18      	cmp	r3, #24
 80105e8:	d82f      	bhi.n	801064a <__gethex+0x122>
 80105ea:	f1a0 0210 	sub.w	r2, r0, #16
 80105ee:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80105f2:	f7ff ff84 	bl	80104fe <__hexdig_fun>
 80105f6:	f100 3cff 	add.w	ip, r0, #4294967295
 80105fa:	230a      	movs	r3, #10
 80105fc:	fa5f fc8c 	uxtb.w	ip, ip
 8010600:	f1bc 0f18 	cmp.w	ip, #24
 8010604:	d91e      	bls.n	8010644 <__gethex+0x11c>
 8010606:	b104      	cbz	r4, 801060a <__gethex+0xe2>
 8010608:	4252      	negs	r2, r2
 801060a:	4417      	add	r7, r2
 801060c:	f8ca 1000 	str.w	r1, [sl]
 8010610:	b1ed      	cbz	r5, 801064e <__gethex+0x126>
 8010612:	f1bb 0f00 	cmp.w	fp, #0
 8010616:	bf0c      	ite	eq
 8010618:	2506      	moveq	r5, #6
 801061a:	2500      	movne	r5, #0
 801061c:	4628      	mov	r0, r5
 801061e:	b005      	add	sp, #20
 8010620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010624:	2500      	movs	r5, #0
 8010626:	462c      	mov	r4, r5
 8010628:	e7b1      	b.n	801058e <__gethex+0x66>
 801062a:	2c00      	cmp	r4, #0
 801062c:	d1c8      	bne.n	80105c0 <__gethex+0x98>
 801062e:	4627      	mov	r7, r4
 8010630:	e7c8      	b.n	80105c4 <__gethex+0x9c>
 8010632:	464e      	mov	r6, r9
 8010634:	462f      	mov	r7, r5
 8010636:	2501      	movs	r5, #1
 8010638:	e7c4      	b.n	80105c4 <__gethex+0x9c>
 801063a:	2400      	movs	r4, #0
 801063c:	1cb1      	adds	r1, r6, #2
 801063e:	e7cd      	b.n	80105dc <__gethex+0xb4>
 8010640:	2401      	movs	r4, #1
 8010642:	e7fb      	b.n	801063c <__gethex+0x114>
 8010644:	fb03 0002 	mla	r0, r3, r2, r0
 8010648:	e7cf      	b.n	80105ea <__gethex+0xc2>
 801064a:	4631      	mov	r1, r6
 801064c:	e7de      	b.n	801060c <__gethex+0xe4>
 801064e:	eba6 0309 	sub.w	r3, r6, r9
 8010652:	4629      	mov	r1, r5
 8010654:	3b01      	subs	r3, #1
 8010656:	2b07      	cmp	r3, #7
 8010658:	dc0a      	bgt.n	8010670 <__gethex+0x148>
 801065a:	9801      	ldr	r0, [sp, #4]
 801065c:	f7fe f93a 	bl	800e8d4 <_Balloc>
 8010660:	4604      	mov	r4, r0
 8010662:	b940      	cbnz	r0, 8010676 <__gethex+0x14e>
 8010664:	4b5c      	ldr	r3, [pc, #368]	@ (80107d8 <__gethex+0x2b0>)
 8010666:	4602      	mov	r2, r0
 8010668:	21e4      	movs	r1, #228	@ 0xe4
 801066a:	485c      	ldr	r0, [pc, #368]	@ (80107dc <__gethex+0x2b4>)
 801066c:	f7ff fec4 	bl	80103f8 <__assert_func>
 8010670:	3101      	adds	r1, #1
 8010672:	105b      	asrs	r3, r3, #1
 8010674:	e7ef      	b.n	8010656 <__gethex+0x12e>
 8010676:	f100 0a14 	add.w	sl, r0, #20
 801067a:	2300      	movs	r3, #0
 801067c:	4655      	mov	r5, sl
 801067e:	469b      	mov	fp, r3
 8010680:	45b1      	cmp	r9, r6
 8010682:	d337      	bcc.n	80106f4 <__gethex+0x1cc>
 8010684:	f845 bb04 	str.w	fp, [r5], #4
 8010688:	eba5 050a 	sub.w	r5, r5, sl
 801068c:	4658      	mov	r0, fp
 801068e:	10ad      	asrs	r5, r5, #2
 8010690:	6125      	str	r5, [r4, #16]
 8010692:	016d      	lsls	r5, r5, #5
 8010694:	f7fe fa12 	bl	800eabc <__hi0bits>
 8010698:	f8d8 6000 	ldr.w	r6, [r8]
 801069c:	1a2d      	subs	r5, r5, r0
 801069e:	42b5      	cmp	r5, r6
 80106a0:	dd54      	ble.n	801074c <__gethex+0x224>
 80106a2:	1bad      	subs	r5, r5, r6
 80106a4:	4620      	mov	r0, r4
 80106a6:	4629      	mov	r1, r5
 80106a8:	f7fe fda9 	bl	800f1fe <__any_on>
 80106ac:	4681      	mov	r9, r0
 80106ae:	b178      	cbz	r0, 80106d0 <__gethex+0x1a8>
 80106b0:	1e6b      	subs	r3, r5, #1
 80106b2:	f04f 0901 	mov.w	r9, #1
 80106b6:	1159      	asrs	r1, r3, #5
 80106b8:	f003 021f 	and.w	r2, r3, #31
 80106bc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80106c0:	fa09 f202 	lsl.w	r2, r9, r2
 80106c4:	420a      	tst	r2, r1
 80106c6:	d003      	beq.n	80106d0 <__gethex+0x1a8>
 80106c8:	454b      	cmp	r3, r9
 80106ca:	dc36      	bgt.n	801073a <__gethex+0x212>
 80106cc:	f04f 0902 	mov.w	r9, #2
 80106d0:	442f      	add	r7, r5
 80106d2:	4629      	mov	r1, r5
 80106d4:	4620      	mov	r0, r4
 80106d6:	f7ff fec1 	bl	801045c <rshift>
 80106da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80106de:	42bb      	cmp	r3, r7
 80106e0:	da42      	bge.n	8010768 <__gethex+0x240>
 80106e2:	4621      	mov	r1, r4
 80106e4:	9801      	ldr	r0, [sp, #4]
 80106e6:	f7fe f935 	bl	800e954 <_Bfree>
 80106ea:	2300      	movs	r3, #0
 80106ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80106ee:	25a3      	movs	r5, #163	@ 0xa3
 80106f0:	6013      	str	r3, [r2, #0]
 80106f2:	e793      	b.n	801061c <__gethex+0xf4>
 80106f4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80106f8:	2a2e      	cmp	r2, #46	@ 0x2e
 80106fa:	d012      	beq.n	8010722 <__gethex+0x1fa>
 80106fc:	2b20      	cmp	r3, #32
 80106fe:	d104      	bne.n	801070a <__gethex+0x1e2>
 8010700:	f845 bb04 	str.w	fp, [r5], #4
 8010704:	f04f 0b00 	mov.w	fp, #0
 8010708:	465b      	mov	r3, fp
 801070a:	7830      	ldrb	r0, [r6, #0]
 801070c:	9303      	str	r3, [sp, #12]
 801070e:	f7ff fef6 	bl	80104fe <__hexdig_fun>
 8010712:	9b03      	ldr	r3, [sp, #12]
 8010714:	f000 000f 	and.w	r0, r0, #15
 8010718:	4098      	lsls	r0, r3
 801071a:	3304      	adds	r3, #4
 801071c:	ea4b 0b00 	orr.w	fp, fp, r0
 8010720:	e7ae      	b.n	8010680 <__gethex+0x158>
 8010722:	45b1      	cmp	r9, r6
 8010724:	d8ea      	bhi.n	80106fc <__gethex+0x1d4>
 8010726:	2201      	movs	r2, #1
 8010728:	492a      	ldr	r1, [pc, #168]	@ (80107d4 <__gethex+0x2ac>)
 801072a:	4630      	mov	r0, r6
 801072c:	9303      	str	r3, [sp, #12]
 801072e:	f7ff fe2b 	bl	8010388 <strncmp>
 8010732:	9b03      	ldr	r3, [sp, #12]
 8010734:	2800      	cmp	r0, #0
 8010736:	d1e1      	bne.n	80106fc <__gethex+0x1d4>
 8010738:	e7a2      	b.n	8010680 <__gethex+0x158>
 801073a:	1ea9      	subs	r1, r5, #2
 801073c:	4620      	mov	r0, r4
 801073e:	f7fe fd5e 	bl	800f1fe <__any_on>
 8010742:	2800      	cmp	r0, #0
 8010744:	d0c2      	beq.n	80106cc <__gethex+0x1a4>
 8010746:	f04f 0903 	mov.w	r9, #3
 801074a:	e7c1      	b.n	80106d0 <__gethex+0x1a8>
 801074c:	da09      	bge.n	8010762 <__gethex+0x23a>
 801074e:	1b75      	subs	r5, r6, r5
 8010750:	4621      	mov	r1, r4
 8010752:	9801      	ldr	r0, [sp, #4]
 8010754:	462a      	mov	r2, r5
 8010756:	1b7f      	subs	r7, r7, r5
 8010758:	f7fe fb10 	bl	800ed7c <__lshift>
 801075c:	4604      	mov	r4, r0
 801075e:	f100 0a14 	add.w	sl, r0, #20
 8010762:	f04f 0900 	mov.w	r9, #0
 8010766:	e7b8      	b.n	80106da <__gethex+0x1b2>
 8010768:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801076c:	42bd      	cmp	r5, r7
 801076e:	dd6f      	ble.n	8010850 <__gethex+0x328>
 8010770:	1bed      	subs	r5, r5, r7
 8010772:	42ae      	cmp	r6, r5
 8010774:	dc34      	bgt.n	80107e0 <__gethex+0x2b8>
 8010776:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801077a:	2b02      	cmp	r3, #2
 801077c:	d022      	beq.n	80107c4 <__gethex+0x29c>
 801077e:	2b03      	cmp	r3, #3
 8010780:	d024      	beq.n	80107cc <__gethex+0x2a4>
 8010782:	2b01      	cmp	r3, #1
 8010784:	d115      	bne.n	80107b2 <__gethex+0x28a>
 8010786:	42ae      	cmp	r6, r5
 8010788:	d113      	bne.n	80107b2 <__gethex+0x28a>
 801078a:	2e01      	cmp	r6, #1
 801078c:	d10b      	bne.n	80107a6 <__gethex+0x27e>
 801078e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010792:	2562      	movs	r5, #98	@ 0x62
 8010794:	9a02      	ldr	r2, [sp, #8]
 8010796:	6013      	str	r3, [r2, #0]
 8010798:	2301      	movs	r3, #1
 801079a:	6123      	str	r3, [r4, #16]
 801079c:	f8ca 3000 	str.w	r3, [sl]
 80107a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80107a2:	601c      	str	r4, [r3, #0]
 80107a4:	e73a      	b.n	801061c <__gethex+0xf4>
 80107a6:	1e71      	subs	r1, r6, #1
 80107a8:	4620      	mov	r0, r4
 80107aa:	f7fe fd28 	bl	800f1fe <__any_on>
 80107ae:	2800      	cmp	r0, #0
 80107b0:	d1ed      	bne.n	801078e <__gethex+0x266>
 80107b2:	4621      	mov	r1, r4
 80107b4:	9801      	ldr	r0, [sp, #4]
 80107b6:	f7fe f8cd 	bl	800e954 <_Bfree>
 80107ba:	2300      	movs	r3, #0
 80107bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80107be:	2550      	movs	r5, #80	@ 0x50
 80107c0:	6013      	str	r3, [r2, #0]
 80107c2:	e72b      	b.n	801061c <__gethex+0xf4>
 80107c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d1f3      	bne.n	80107b2 <__gethex+0x28a>
 80107ca:	e7e0      	b.n	801078e <__gethex+0x266>
 80107cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d1dd      	bne.n	801078e <__gethex+0x266>
 80107d2:	e7ee      	b.n	80107b2 <__gethex+0x28a>
 80107d4:	080112b7 	.word	0x080112b7
 80107d8:	0801124d 	.word	0x0801124d
 80107dc:	0801130e 	.word	0x0801130e
 80107e0:	1e6f      	subs	r7, r5, #1
 80107e2:	f1b9 0f00 	cmp.w	r9, #0
 80107e6:	d130      	bne.n	801084a <__gethex+0x322>
 80107e8:	b127      	cbz	r7, 80107f4 <__gethex+0x2cc>
 80107ea:	4639      	mov	r1, r7
 80107ec:	4620      	mov	r0, r4
 80107ee:	f7fe fd06 	bl	800f1fe <__any_on>
 80107f2:	4681      	mov	r9, r0
 80107f4:	117a      	asrs	r2, r7, #5
 80107f6:	2301      	movs	r3, #1
 80107f8:	f007 071f 	and.w	r7, r7, #31
 80107fc:	4629      	mov	r1, r5
 80107fe:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010802:	4620      	mov	r0, r4
 8010804:	40bb      	lsls	r3, r7
 8010806:	1b76      	subs	r6, r6, r5
 8010808:	2502      	movs	r5, #2
 801080a:	4213      	tst	r3, r2
 801080c:	bf18      	it	ne
 801080e:	f049 0902 	orrne.w	r9, r9, #2
 8010812:	f7ff fe23 	bl	801045c <rshift>
 8010816:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801081a:	f1b9 0f00 	cmp.w	r9, #0
 801081e:	d047      	beq.n	80108b0 <__gethex+0x388>
 8010820:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010824:	2b02      	cmp	r3, #2
 8010826:	d015      	beq.n	8010854 <__gethex+0x32c>
 8010828:	2b03      	cmp	r3, #3
 801082a:	d017      	beq.n	801085c <__gethex+0x334>
 801082c:	2b01      	cmp	r3, #1
 801082e:	d109      	bne.n	8010844 <__gethex+0x31c>
 8010830:	f019 0f02 	tst.w	r9, #2
 8010834:	d006      	beq.n	8010844 <__gethex+0x31c>
 8010836:	f8da 3000 	ldr.w	r3, [sl]
 801083a:	ea49 0903 	orr.w	r9, r9, r3
 801083e:	f019 0f01 	tst.w	r9, #1
 8010842:	d10e      	bne.n	8010862 <__gethex+0x33a>
 8010844:	f045 0510 	orr.w	r5, r5, #16
 8010848:	e032      	b.n	80108b0 <__gethex+0x388>
 801084a:	f04f 0901 	mov.w	r9, #1
 801084e:	e7d1      	b.n	80107f4 <__gethex+0x2cc>
 8010850:	2501      	movs	r5, #1
 8010852:	e7e2      	b.n	801081a <__gethex+0x2f2>
 8010854:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010856:	f1c3 0301 	rsb	r3, r3, #1
 801085a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801085c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801085e:	2b00      	cmp	r3, #0
 8010860:	d0f0      	beq.n	8010844 <__gethex+0x31c>
 8010862:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010866:	f104 0314 	add.w	r3, r4, #20
 801086a:	f04f 0c00 	mov.w	ip, #0
 801086e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010872:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010876:	4618      	mov	r0, r3
 8010878:	f853 2b04 	ldr.w	r2, [r3], #4
 801087c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010880:	d01b      	beq.n	80108ba <__gethex+0x392>
 8010882:	3201      	adds	r2, #1
 8010884:	6002      	str	r2, [r0, #0]
 8010886:	2d02      	cmp	r5, #2
 8010888:	f104 0314 	add.w	r3, r4, #20
 801088c:	d13c      	bne.n	8010908 <__gethex+0x3e0>
 801088e:	f8d8 2000 	ldr.w	r2, [r8]
 8010892:	3a01      	subs	r2, #1
 8010894:	42b2      	cmp	r2, r6
 8010896:	d109      	bne.n	80108ac <__gethex+0x384>
 8010898:	1171      	asrs	r1, r6, #5
 801089a:	2201      	movs	r2, #1
 801089c:	f006 061f 	and.w	r6, r6, #31
 80108a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80108a4:	fa02 f606 	lsl.w	r6, r2, r6
 80108a8:	421e      	tst	r6, r3
 80108aa:	d13a      	bne.n	8010922 <__gethex+0x3fa>
 80108ac:	f045 0520 	orr.w	r5, r5, #32
 80108b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80108b2:	601c      	str	r4, [r3, #0]
 80108b4:	9b02      	ldr	r3, [sp, #8]
 80108b6:	601f      	str	r7, [r3, #0]
 80108b8:	e6b0      	b.n	801061c <__gethex+0xf4>
 80108ba:	4299      	cmp	r1, r3
 80108bc:	f843 cc04 	str.w	ip, [r3, #-4]
 80108c0:	d8d9      	bhi.n	8010876 <__gethex+0x34e>
 80108c2:	68a3      	ldr	r3, [r4, #8]
 80108c4:	459b      	cmp	fp, r3
 80108c6:	db17      	blt.n	80108f8 <__gethex+0x3d0>
 80108c8:	6861      	ldr	r1, [r4, #4]
 80108ca:	9801      	ldr	r0, [sp, #4]
 80108cc:	3101      	adds	r1, #1
 80108ce:	f7fe f801 	bl	800e8d4 <_Balloc>
 80108d2:	4681      	mov	r9, r0
 80108d4:	b918      	cbnz	r0, 80108de <__gethex+0x3b6>
 80108d6:	4b1a      	ldr	r3, [pc, #104]	@ (8010940 <__gethex+0x418>)
 80108d8:	4602      	mov	r2, r0
 80108da:	2184      	movs	r1, #132	@ 0x84
 80108dc:	e6c5      	b.n	801066a <__gethex+0x142>
 80108de:	6922      	ldr	r2, [r4, #16]
 80108e0:	f104 010c 	add.w	r1, r4, #12
 80108e4:	300c      	adds	r0, #12
 80108e6:	3202      	adds	r2, #2
 80108e8:	0092      	lsls	r2, r2, #2
 80108ea:	f7ff fd6f 	bl	80103cc <memcpy>
 80108ee:	4621      	mov	r1, r4
 80108f0:	464c      	mov	r4, r9
 80108f2:	9801      	ldr	r0, [sp, #4]
 80108f4:	f7fe f82e 	bl	800e954 <_Bfree>
 80108f8:	6923      	ldr	r3, [r4, #16]
 80108fa:	1c5a      	adds	r2, r3, #1
 80108fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010900:	6122      	str	r2, [r4, #16]
 8010902:	2201      	movs	r2, #1
 8010904:	615a      	str	r2, [r3, #20]
 8010906:	e7be      	b.n	8010886 <__gethex+0x35e>
 8010908:	6922      	ldr	r2, [r4, #16]
 801090a:	455a      	cmp	r2, fp
 801090c:	dd0b      	ble.n	8010926 <__gethex+0x3fe>
 801090e:	2101      	movs	r1, #1
 8010910:	4620      	mov	r0, r4
 8010912:	f7ff fda3 	bl	801045c <rshift>
 8010916:	3701      	adds	r7, #1
 8010918:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801091c:	42bb      	cmp	r3, r7
 801091e:	f6ff aee0 	blt.w	80106e2 <__gethex+0x1ba>
 8010922:	2501      	movs	r5, #1
 8010924:	e7c2      	b.n	80108ac <__gethex+0x384>
 8010926:	f016 061f 	ands.w	r6, r6, #31
 801092a:	d0fa      	beq.n	8010922 <__gethex+0x3fa>
 801092c:	4453      	add	r3, sl
 801092e:	f1c6 0620 	rsb	r6, r6, #32
 8010932:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010936:	f7fe f8c1 	bl	800eabc <__hi0bits>
 801093a:	42b0      	cmp	r0, r6
 801093c:	dbe7      	blt.n	801090e <__gethex+0x3e6>
 801093e:	e7f0      	b.n	8010922 <__gethex+0x3fa>
 8010940:	0801124d 	.word	0x0801124d

08010944 <L_shift>:
 8010944:	f1c2 0208 	rsb	r2, r2, #8
 8010948:	0092      	lsls	r2, r2, #2
 801094a:	b570      	push	{r4, r5, r6, lr}
 801094c:	f1c2 0620 	rsb	r6, r2, #32
 8010950:	6843      	ldr	r3, [r0, #4]
 8010952:	6804      	ldr	r4, [r0, #0]
 8010954:	fa03 f506 	lsl.w	r5, r3, r6
 8010958:	40d3      	lsrs	r3, r2
 801095a:	432c      	orrs	r4, r5
 801095c:	6004      	str	r4, [r0, #0]
 801095e:	f840 3f04 	str.w	r3, [r0, #4]!
 8010962:	4288      	cmp	r0, r1
 8010964:	d3f4      	bcc.n	8010950 <L_shift+0xc>
 8010966:	bd70      	pop	{r4, r5, r6, pc}

08010968 <__match>:
 8010968:	6803      	ldr	r3, [r0, #0]
 801096a:	3301      	adds	r3, #1
 801096c:	b530      	push	{r4, r5, lr}
 801096e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010972:	b914      	cbnz	r4, 801097a <__match+0x12>
 8010974:	6003      	str	r3, [r0, #0]
 8010976:	2001      	movs	r0, #1
 8010978:	bd30      	pop	{r4, r5, pc}
 801097a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801097e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010982:	2d19      	cmp	r5, #25
 8010984:	bf98      	it	ls
 8010986:	3220      	addls	r2, #32
 8010988:	42a2      	cmp	r2, r4
 801098a:	d0f0      	beq.n	801096e <__match+0x6>
 801098c:	2000      	movs	r0, #0
 801098e:	e7f3      	b.n	8010978 <__match+0x10>

08010990 <__hexnan>:
 8010990:	680b      	ldr	r3, [r1, #0]
 8010992:	6801      	ldr	r1, [r0, #0]
 8010994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010998:	115e      	asrs	r6, r3, #5
 801099a:	f013 031f 	ands.w	r3, r3, #31
 801099e:	f04f 0500 	mov.w	r5, #0
 80109a2:	b087      	sub	sp, #28
 80109a4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80109a8:	4682      	mov	sl, r0
 80109aa:	4690      	mov	r8, r2
 80109ac:	46ab      	mov	fp, r5
 80109ae:	bf18      	it	ne
 80109b0:	3604      	addne	r6, #4
 80109b2:	9301      	str	r3, [sp, #4]
 80109b4:	9502      	str	r5, [sp, #8]
 80109b6:	1f37      	subs	r7, r6, #4
 80109b8:	f846 5c04 	str.w	r5, [r6, #-4]
 80109bc:	46b9      	mov	r9, r7
 80109be:	463c      	mov	r4, r7
 80109c0:	1c4b      	adds	r3, r1, #1
 80109c2:	784a      	ldrb	r2, [r1, #1]
 80109c4:	9303      	str	r3, [sp, #12]
 80109c6:	b342      	cbz	r2, 8010a1a <__hexnan+0x8a>
 80109c8:	4610      	mov	r0, r2
 80109ca:	9105      	str	r1, [sp, #20]
 80109cc:	9204      	str	r2, [sp, #16]
 80109ce:	f7ff fd96 	bl	80104fe <__hexdig_fun>
 80109d2:	2800      	cmp	r0, #0
 80109d4:	d151      	bne.n	8010a7a <__hexnan+0xea>
 80109d6:	9a04      	ldr	r2, [sp, #16]
 80109d8:	9905      	ldr	r1, [sp, #20]
 80109da:	2a20      	cmp	r2, #32
 80109dc:	d818      	bhi.n	8010a10 <__hexnan+0x80>
 80109de:	9b02      	ldr	r3, [sp, #8]
 80109e0:	459b      	cmp	fp, r3
 80109e2:	dd13      	ble.n	8010a0c <__hexnan+0x7c>
 80109e4:	454c      	cmp	r4, r9
 80109e6:	d206      	bcs.n	80109f6 <__hexnan+0x66>
 80109e8:	2d07      	cmp	r5, #7
 80109ea:	dc04      	bgt.n	80109f6 <__hexnan+0x66>
 80109ec:	462a      	mov	r2, r5
 80109ee:	4649      	mov	r1, r9
 80109f0:	4620      	mov	r0, r4
 80109f2:	f7ff ffa7 	bl	8010944 <L_shift>
 80109f6:	4544      	cmp	r4, r8
 80109f8:	d951      	bls.n	8010a9e <__hexnan+0x10e>
 80109fa:	2300      	movs	r3, #0
 80109fc:	f1a4 0904 	sub.w	r9, r4, #4
 8010a00:	f8cd b008 	str.w	fp, [sp, #8]
 8010a04:	f844 3c04 	str.w	r3, [r4, #-4]
 8010a08:	461d      	mov	r5, r3
 8010a0a:	464c      	mov	r4, r9
 8010a0c:	9903      	ldr	r1, [sp, #12]
 8010a0e:	e7d7      	b.n	80109c0 <__hexnan+0x30>
 8010a10:	2a29      	cmp	r2, #41	@ 0x29
 8010a12:	d156      	bne.n	8010ac2 <__hexnan+0x132>
 8010a14:	3102      	adds	r1, #2
 8010a16:	f8ca 1000 	str.w	r1, [sl]
 8010a1a:	f1bb 0f00 	cmp.w	fp, #0
 8010a1e:	d050      	beq.n	8010ac2 <__hexnan+0x132>
 8010a20:	454c      	cmp	r4, r9
 8010a22:	d206      	bcs.n	8010a32 <__hexnan+0xa2>
 8010a24:	2d07      	cmp	r5, #7
 8010a26:	dc04      	bgt.n	8010a32 <__hexnan+0xa2>
 8010a28:	462a      	mov	r2, r5
 8010a2a:	4649      	mov	r1, r9
 8010a2c:	4620      	mov	r0, r4
 8010a2e:	f7ff ff89 	bl	8010944 <L_shift>
 8010a32:	4544      	cmp	r4, r8
 8010a34:	d935      	bls.n	8010aa2 <__hexnan+0x112>
 8010a36:	f1a8 0204 	sub.w	r2, r8, #4
 8010a3a:	4623      	mov	r3, r4
 8010a3c:	f853 1b04 	ldr.w	r1, [r3], #4
 8010a40:	429f      	cmp	r7, r3
 8010a42:	f842 1f04 	str.w	r1, [r2, #4]!
 8010a46:	d2f9      	bcs.n	8010a3c <__hexnan+0xac>
 8010a48:	1b3b      	subs	r3, r7, r4
 8010a4a:	3e03      	subs	r6, #3
 8010a4c:	3401      	adds	r4, #1
 8010a4e:	2200      	movs	r2, #0
 8010a50:	f023 0303 	bic.w	r3, r3, #3
 8010a54:	3304      	adds	r3, #4
 8010a56:	42b4      	cmp	r4, r6
 8010a58:	bf88      	it	hi
 8010a5a:	2304      	movhi	r3, #4
 8010a5c:	4443      	add	r3, r8
 8010a5e:	f843 2b04 	str.w	r2, [r3], #4
 8010a62:	429f      	cmp	r7, r3
 8010a64:	d2fb      	bcs.n	8010a5e <__hexnan+0xce>
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	b91b      	cbnz	r3, 8010a72 <__hexnan+0xe2>
 8010a6a:	4547      	cmp	r7, r8
 8010a6c:	d127      	bne.n	8010abe <__hexnan+0x12e>
 8010a6e:	2301      	movs	r3, #1
 8010a70:	603b      	str	r3, [r7, #0]
 8010a72:	2005      	movs	r0, #5
 8010a74:	b007      	add	sp, #28
 8010a76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a7a:	3501      	adds	r5, #1
 8010a7c:	f10b 0b01 	add.w	fp, fp, #1
 8010a80:	2d08      	cmp	r5, #8
 8010a82:	dd05      	ble.n	8010a90 <__hexnan+0x100>
 8010a84:	4544      	cmp	r4, r8
 8010a86:	d9c1      	bls.n	8010a0c <__hexnan+0x7c>
 8010a88:	2300      	movs	r3, #0
 8010a8a:	3c04      	subs	r4, #4
 8010a8c:	2501      	movs	r5, #1
 8010a8e:	6023      	str	r3, [r4, #0]
 8010a90:	6822      	ldr	r2, [r4, #0]
 8010a92:	f000 000f 	and.w	r0, r0, #15
 8010a96:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010a9a:	6020      	str	r0, [r4, #0]
 8010a9c:	e7b6      	b.n	8010a0c <__hexnan+0x7c>
 8010a9e:	2508      	movs	r5, #8
 8010aa0:	e7b4      	b.n	8010a0c <__hexnan+0x7c>
 8010aa2:	9b01      	ldr	r3, [sp, #4]
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d0de      	beq.n	8010a66 <__hexnan+0xd6>
 8010aa8:	f1c3 0320 	rsb	r3, r3, #32
 8010aac:	f04f 32ff 	mov.w	r2, #4294967295
 8010ab0:	40da      	lsrs	r2, r3
 8010ab2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010ab6:	4013      	ands	r3, r2
 8010ab8:	f846 3c04 	str.w	r3, [r6, #-4]
 8010abc:	e7d3      	b.n	8010a66 <__hexnan+0xd6>
 8010abe:	3f04      	subs	r7, #4
 8010ac0:	e7d1      	b.n	8010a66 <__hexnan+0xd6>
 8010ac2:	2004      	movs	r0, #4
 8010ac4:	e7d6      	b.n	8010a74 <__hexnan+0xe4>

08010ac6 <__ascii_mbtowc>:
 8010ac6:	b082      	sub	sp, #8
 8010ac8:	b901      	cbnz	r1, 8010acc <__ascii_mbtowc+0x6>
 8010aca:	a901      	add	r1, sp, #4
 8010acc:	b142      	cbz	r2, 8010ae0 <__ascii_mbtowc+0x1a>
 8010ace:	b14b      	cbz	r3, 8010ae4 <__ascii_mbtowc+0x1e>
 8010ad0:	7813      	ldrb	r3, [r2, #0]
 8010ad2:	600b      	str	r3, [r1, #0]
 8010ad4:	7812      	ldrb	r2, [r2, #0]
 8010ad6:	1e10      	subs	r0, r2, #0
 8010ad8:	bf18      	it	ne
 8010ada:	2001      	movne	r0, #1
 8010adc:	b002      	add	sp, #8
 8010ade:	4770      	bx	lr
 8010ae0:	4610      	mov	r0, r2
 8010ae2:	e7fb      	b.n	8010adc <__ascii_mbtowc+0x16>
 8010ae4:	f06f 0001 	mvn.w	r0, #1
 8010ae8:	e7f8      	b.n	8010adc <__ascii_mbtowc+0x16>

08010aea <_realloc_r>:
 8010aea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010aee:	4607      	mov	r7, r0
 8010af0:	4614      	mov	r4, r2
 8010af2:	460d      	mov	r5, r1
 8010af4:	b921      	cbnz	r1, 8010b00 <_realloc_r+0x16>
 8010af6:	4611      	mov	r1, r2
 8010af8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010afc:	f7fd be5e 	b.w	800e7bc <_malloc_r>
 8010b00:	b92a      	cbnz	r2, 8010b0e <_realloc_r+0x24>
 8010b02:	4625      	mov	r5, r4
 8010b04:	f7fd fde6 	bl	800e6d4 <_free_r>
 8010b08:	4628      	mov	r0, r5
 8010b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b0e:	f000 f840 	bl	8010b92 <_malloc_usable_size_r>
 8010b12:	4284      	cmp	r4, r0
 8010b14:	4606      	mov	r6, r0
 8010b16:	d802      	bhi.n	8010b1e <_realloc_r+0x34>
 8010b18:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010b1c:	d8f4      	bhi.n	8010b08 <_realloc_r+0x1e>
 8010b1e:	4621      	mov	r1, r4
 8010b20:	4638      	mov	r0, r7
 8010b22:	f7fd fe4b 	bl	800e7bc <_malloc_r>
 8010b26:	4680      	mov	r8, r0
 8010b28:	b908      	cbnz	r0, 8010b2e <_realloc_r+0x44>
 8010b2a:	4645      	mov	r5, r8
 8010b2c:	e7ec      	b.n	8010b08 <_realloc_r+0x1e>
 8010b2e:	42b4      	cmp	r4, r6
 8010b30:	4622      	mov	r2, r4
 8010b32:	4629      	mov	r1, r5
 8010b34:	bf28      	it	cs
 8010b36:	4632      	movcs	r2, r6
 8010b38:	f7ff fc48 	bl	80103cc <memcpy>
 8010b3c:	4629      	mov	r1, r5
 8010b3e:	4638      	mov	r0, r7
 8010b40:	f7fd fdc8 	bl	800e6d4 <_free_r>
 8010b44:	e7f1      	b.n	8010b2a <_realloc_r+0x40>

08010b46 <__ascii_wctomb>:
 8010b46:	4603      	mov	r3, r0
 8010b48:	4608      	mov	r0, r1
 8010b4a:	b141      	cbz	r1, 8010b5e <__ascii_wctomb+0x18>
 8010b4c:	2aff      	cmp	r2, #255	@ 0xff
 8010b4e:	d904      	bls.n	8010b5a <__ascii_wctomb+0x14>
 8010b50:	228a      	movs	r2, #138	@ 0x8a
 8010b52:	f04f 30ff 	mov.w	r0, #4294967295
 8010b56:	601a      	str	r2, [r3, #0]
 8010b58:	4770      	bx	lr
 8010b5a:	2001      	movs	r0, #1
 8010b5c:	700a      	strb	r2, [r1, #0]
 8010b5e:	4770      	bx	lr

08010b60 <fiprintf>:
 8010b60:	b40e      	push	{r1, r2, r3}
 8010b62:	b503      	push	{r0, r1, lr}
 8010b64:	ab03      	add	r3, sp, #12
 8010b66:	4601      	mov	r1, r0
 8010b68:	4805      	ldr	r0, [pc, #20]	@ (8010b80 <fiprintf+0x20>)
 8010b6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8010b6e:	6800      	ldr	r0, [r0, #0]
 8010b70:	9301      	str	r3, [sp, #4]
 8010b72:	f000 f83f 	bl	8010bf4 <_vfiprintf_r>
 8010b76:	b002      	add	sp, #8
 8010b78:	f85d eb04 	ldr.w	lr, [sp], #4
 8010b7c:	b003      	add	sp, #12
 8010b7e:	4770      	bx	lr
 8010b80:	20000018 	.word	0x20000018

08010b84 <abort>:
 8010b84:	2006      	movs	r0, #6
 8010b86:	b508      	push	{r3, lr}
 8010b88:	f000 fa08 	bl	8010f9c <raise>
 8010b8c:	2001      	movs	r0, #1
 8010b8e:	f7f0 fedd 	bl	800194c <_exit>

08010b92 <_malloc_usable_size_r>:
 8010b92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b96:	1f18      	subs	r0, r3, #4
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	bfbc      	itt	lt
 8010b9c:	580b      	ldrlt	r3, [r1, r0]
 8010b9e:	18c0      	addlt	r0, r0, r3
 8010ba0:	4770      	bx	lr

08010ba2 <__sfputc_r>:
 8010ba2:	6893      	ldr	r3, [r2, #8]
 8010ba4:	3b01      	subs	r3, #1
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	b410      	push	{r4}
 8010baa:	6093      	str	r3, [r2, #8]
 8010bac:	da08      	bge.n	8010bc0 <__sfputc_r+0x1e>
 8010bae:	6994      	ldr	r4, [r2, #24]
 8010bb0:	42a3      	cmp	r3, r4
 8010bb2:	db01      	blt.n	8010bb8 <__sfputc_r+0x16>
 8010bb4:	290a      	cmp	r1, #10
 8010bb6:	d103      	bne.n	8010bc0 <__sfputc_r+0x1e>
 8010bb8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010bbc:	f000 b932 	b.w	8010e24 <__swbuf_r>
 8010bc0:	6813      	ldr	r3, [r2, #0]
 8010bc2:	1c58      	adds	r0, r3, #1
 8010bc4:	6010      	str	r0, [r2, #0]
 8010bc6:	4608      	mov	r0, r1
 8010bc8:	7019      	strb	r1, [r3, #0]
 8010bca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010bce:	4770      	bx	lr

08010bd0 <__sfputs_r>:
 8010bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bd2:	4606      	mov	r6, r0
 8010bd4:	460f      	mov	r7, r1
 8010bd6:	4614      	mov	r4, r2
 8010bd8:	18d5      	adds	r5, r2, r3
 8010bda:	42ac      	cmp	r4, r5
 8010bdc:	d101      	bne.n	8010be2 <__sfputs_r+0x12>
 8010bde:	2000      	movs	r0, #0
 8010be0:	e007      	b.n	8010bf2 <__sfputs_r+0x22>
 8010be2:	463a      	mov	r2, r7
 8010be4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010be8:	4630      	mov	r0, r6
 8010bea:	f7ff ffda 	bl	8010ba2 <__sfputc_r>
 8010bee:	1c43      	adds	r3, r0, #1
 8010bf0:	d1f3      	bne.n	8010bda <__sfputs_r+0xa>
 8010bf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010bf4 <_vfiprintf_r>:
 8010bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bf8:	460d      	mov	r5, r1
 8010bfa:	b09d      	sub	sp, #116	@ 0x74
 8010bfc:	4614      	mov	r4, r2
 8010bfe:	4698      	mov	r8, r3
 8010c00:	4606      	mov	r6, r0
 8010c02:	b118      	cbz	r0, 8010c0c <_vfiprintf_r+0x18>
 8010c04:	6a03      	ldr	r3, [r0, #32]
 8010c06:	b90b      	cbnz	r3, 8010c0c <_vfiprintf_r+0x18>
 8010c08:	f7fc fd9c 	bl	800d744 <__sinit>
 8010c0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010c0e:	07d9      	lsls	r1, r3, #31
 8010c10:	d405      	bmi.n	8010c1e <_vfiprintf_r+0x2a>
 8010c12:	89ab      	ldrh	r3, [r5, #12]
 8010c14:	059a      	lsls	r2, r3, #22
 8010c16:	d402      	bmi.n	8010c1e <_vfiprintf_r+0x2a>
 8010c18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010c1a:	f7fc fee2 	bl	800d9e2 <__retarget_lock_acquire_recursive>
 8010c1e:	89ab      	ldrh	r3, [r5, #12]
 8010c20:	071b      	lsls	r3, r3, #28
 8010c22:	d501      	bpl.n	8010c28 <_vfiprintf_r+0x34>
 8010c24:	692b      	ldr	r3, [r5, #16]
 8010c26:	b99b      	cbnz	r3, 8010c50 <_vfiprintf_r+0x5c>
 8010c28:	4629      	mov	r1, r5
 8010c2a:	4630      	mov	r0, r6
 8010c2c:	f000 f938 	bl	8010ea0 <__swsetup_r>
 8010c30:	b170      	cbz	r0, 8010c50 <_vfiprintf_r+0x5c>
 8010c32:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010c34:	07dc      	lsls	r4, r3, #31
 8010c36:	d504      	bpl.n	8010c42 <_vfiprintf_r+0x4e>
 8010c38:	f04f 30ff 	mov.w	r0, #4294967295
 8010c3c:	b01d      	add	sp, #116	@ 0x74
 8010c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c42:	89ab      	ldrh	r3, [r5, #12]
 8010c44:	0598      	lsls	r0, r3, #22
 8010c46:	d4f7      	bmi.n	8010c38 <_vfiprintf_r+0x44>
 8010c48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010c4a:	f7fc fecb 	bl	800d9e4 <__retarget_lock_release_recursive>
 8010c4e:	e7f3      	b.n	8010c38 <_vfiprintf_r+0x44>
 8010c50:	2300      	movs	r3, #0
 8010c52:	f8cd 800c 	str.w	r8, [sp, #12]
 8010c56:	f04f 0901 	mov.w	r9, #1
 8010c5a:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8010e10 <_vfiprintf_r+0x21c>
 8010c5e:	9309      	str	r3, [sp, #36]	@ 0x24
 8010c60:	2320      	movs	r3, #32
 8010c62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010c66:	2330      	movs	r3, #48	@ 0x30
 8010c68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010c6c:	4623      	mov	r3, r4
 8010c6e:	469a      	mov	sl, r3
 8010c70:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010c74:	b10a      	cbz	r2, 8010c7a <_vfiprintf_r+0x86>
 8010c76:	2a25      	cmp	r2, #37	@ 0x25
 8010c78:	d1f9      	bne.n	8010c6e <_vfiprintf_r+0x7a>
 8010c7a:	ebba 0b04 	subs.w	fp, sl, r4
 8010c7e:	d00b      	beq.n	8010c98 <_vfiprintf_r+0xa4>
 8010c80:	465b      	mov	r3, fp
 8010c82:	4622      	mov	r2, r4
 8010c84:	4629      	mov	r1, r5
 8010c86:	4630      	mov	r0, r6
 8010c88:	f7ff ffa2 	bl	8010bd0 <__sfputs_r>
 8010c8c:	3001      	adds	r0, #1
 8010c8e:	f000 80a7 	beq.w	8010de0 <_vfiprintf_r+0x1ec>
 8010c92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010c94:	445a      	add	r2, fp
 8010c96:	9209      	str	r2, [sp, #36]	@ 0x24
 8010c98:	f89a 3000 	ldrb.w	r3, [sl]
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	f000 809f 	beq.w	8010de0 <_vfiprintf_r+0x1ec>
 8010ca2:	2300      	movs	r3, #0
 8010ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8010ca8:	f10a 0a01 	add.w	sl, sl, #1
 8010cac:	9304      	str	r3, [sp, #16]
 8010cae:	9307      	str	r3, [sp, #28]
 8010cb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010cb4:	931a      	str	r3, [sp, #104]	@ 0x68
 8010cb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010cba:	4654      	mov	r4, sl
 8010cbc:	2205      	movs	r2, #5
 8010cbe:	4854      	ldr	r0, [pc, #336]	@ (8010e10 <_vfiprintf_r+0x21c>)
 8010cc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010cc4:	f7fc fe8f 	bl	800d9e6 <memchr>
 8010cc8:	9a04      	ldr	r2, [sp, #16]
 8010cca:	b9d8      	cbnz	r0, 8010d04 <_vfiprintf_r+0x110>
 8010ccc:	06d1      	lsls	r1, r2, #27
 8010cce:	bf44      	itt	mi
 8010cd0:	2320      	movmi	r3, #32
 8010cd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010cd6:	0713      	lsls	r3, r2, #28
 8010cd8:	bf44      	itt	mi
 8010cda:	232b      	movmi	r3, #43	@ 0x2b
 8010cdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010ce0:	f89a 3000 	ldrb.w	r3, [sl]
 8010ce4:	2b2a      	cmp	r3, #42	@ 0x2a
 8010ce6:	d015      	beq.n	8010d14 <_vfiprintf_r+0x120>
 8010ce8:	9a07      	ldr	r2, [sp, #28]
 8010cea:	4654      	mov	r4, sl
 8010cec:	2000      	movs	r0, #0
 8010cee:	f04f 0c0a 	mov.w	ip, #10
 8010cf2:	4621      	mov	r1, r4
 8010cf4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010cf8:	3b30      	subs	r3, #48	@ 0x30
 8010cfa:	2b09      	cmp	r3, #9
 8010cfc:	d94b      	bls.n	8010d96 <_vfiprintf_r+0x1a2>
 8010cfe:	b1b0      	cbz	r0, 8010d2e <_vfiprintf_r+0x13a>
 8010d00:	9207      	str	r2, [sp, #28]
 8010d02:	e014      	b.n	8010d2e <_vfiprintf_r+0x13a>
 8010d04:	eba0 0308 	sub.w	r3, r0, r8
 8010d08:	46a2      	mov	sl, r4
 8010d0a:	fa09 f303 	lsl.w	r3, r9, r3
 8010d0e:	4313      	orrs	r3, r2
 8010d10:	9304      	str	r3, [sp, #16]
 8010d12:	e7d2      	b.n	8010cba <_vfiprintf_r+0xc6>
 8010d14:	9b03      	ldr	r3, [sp, #12]
 8010d16:	1d19      	adds	r1, r3, #4
 8010d18:	681b      	ldr	r3, [r3, #0]
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	9103      	str	r1, [sp, #12]
 8010d1e:	bfbb      	ittet	lt
 8010d20:	425b      	neglt	r3, r3
 8010d22:	f042 0202 	orrlt.w	r2, r2, #2
 8010d26:	9307      	strge	r3, [sp, #28]
 8010d28:	9307      	strlt	r3, [sp, #28]
 8010d2a:	bfb8      	it	lt
 8010d2c:	9204      	strlt	r2, [sp, #16]
 8010d2e:	7823      	ldrb	r3, [r4, #0]
 8010d30:	2b2e      	cmp	r3, #46	@ 0x2e
 8010d32:	d10a      	bne.n	8010d4a <_vfiprintf_r+0x156>
 8010d34:	7863      	ldrb	r3, [r4, #1]
 8010d36:	2b2a      	cmp	r3, #42	@ 0x2a
 8010d38:	d132      	bne.n	8010da0 <_vfiprintf_r+0x1ac>
 8010d3a:	9b03      	ldr	r3, [sp, #12]
 8010d3c:	3402      	adds	r4, #2
 8010d3e:	1d1a      	adds	r2, r3, #4
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010d46:	9203      	str	r2, [sp, #12]
 8010d48:	9305      	str	r3, [sp, #20]
 8010d4a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010e20 <_vfiprintf_r+0x22c>
 8010d4e:	2203      	movs	r2, #3
 8010d50:	7821      	ldrb	r1, [r4, #0]
 8010d52:	4650      	mov	r0, sl
 8010d54:	f7fc fe47 	bl	800d9e6 <memchr>
 8010d58:	b138      	cbz	r0, 8010d6a <_vfiprintf_r+0x176>
 8010d5a:	eba0 000a 	sub.w	r0, r0, sl
 8010d5e:	2240      	movs	r2, #64	@ 0x40
 8010d60:	9b04      	ldr	r3, [sp, #16]
 8010d62:	3401      	adds	r4, #1
 8010d64:	4082      	lsls	r2, r0
 8010d66:	4313      	orrs	r3, r2
 8010d68:	9304      	str	r3, [sp, #16]
 8010d6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010d6e:	2206      	movs	r2, #6
 8010d70:	4828      	ldr	r0, [pc, #160]	@ (8010e14 <_vfiprintf_r+0x220>)
 8010d72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010d76:	f7fc fe36 	bl	800d9e6 <memchr>
 8010d7a:	2800      	cmp	r0, #0
 8010d7c:	d03f      	beq.n	8010dfe <_vfiprintf_r+0x20a>
 8010d7e:	4b26      	ldr	r3, [pc, #152]	@ (8010e18 <_vfiprintf_r+0x224>)
 8010d80:	bb1b      	cbnz	r3, 8010dca <_vfiprintf_r+0x1d6>
 8010d82:	9b03      	ldr	r3, [sp, #12]
 8010d84:	3307      	adds	r3, #7
 8010d86:	f023 0307 	bic.w	r3, r3, #7
 8010d8a:	3308      	adds	r3, #8
 8010d8c:	9303      	str	r3, [sp, #12]
 8010d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d90:	443b      	add	r3, r7
 8010d92:	9309      	str	r3, [sp, #36]	@ 0x24
 8010d94:	e76a      	b.n	8010c6c <_vfiprintf_r+0x78>
 8010d96:	fb0c 3202 	mla	r2, ip, r2, r3
 8010d9a:	460c      	mov	r4, r1
 8010d9c:	2001      	movs	r0, #1
 8010d9e:	e7a8      	b.n	8010cf2 <_vfiprintf_r+0xfe>
 8010da0:	2300      	movs	r3, #0
 8010da2:	3401      	adds	r4, #1
 8010da4:	f04f 0c0a 	mov.w	ip, #10
 8010da8:	4619      	mov	r1, r3
 8010daa:	9305      	str	r3, [sp, #20]
 8010dac:	4620      	mov	r0, r4
 8010dae:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010db2:	3a30      	subs	r2, #48	@ 0x30
 8010db4:	2a09      	cmp	r2, #9
 8010db6:	d903      	bls.n	8010dc0 <_vfiprintf_r+0x1cc>
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d0c6      	beq.n	8010d4a <_vfiprintf_r+0x156>
 8010dbc:	9105      	str	r1, [sp, #20]
 8010dbe:	e7c4      	b.n	8010d4a <_vfiprintf_r+0x156>
 8010dc0:	fb0c 2101 	mla	r1, ip, r1, r2
 8010dc4:	4604      	mov	r4, r0
 8010dc6:	2301      	movs	r3, #1
 8010dc8:	e7f0      	b.n	8010dac <_vfiprintf_r+0x1b8>
 8010dca:	ab03      	add	r3, sp, #12
 8010dcc:	462a      	mov	r2, r5
 8010dce:	a904      	add	r1, sp, #16
 8010dd0:	4630      	mov	r0, r6
 8010dd2:	9300      	str	r3, [sp, #0]
 8010dd4:	4b11      	ldr	r3, [pc, #68]	@ (8010e1c <_vfiprintf_r+0x228>)
 8010dd6:	f7fb fe61 	bl	800ca9c <_printf_float>
 8010dda:	4607      	mov	r7, r0
 8010ddc:	1c78      	adds	r0, r7, #1
 8010dde:	d1d6      	bne.n	8010d8e <_vfiprintf_r+0x19a>
 8010de0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010de2:	07d9      	lsls	r1, r3, #31
 8010de4:	d405      	bmi.n	8010df2 <_vfiprintf_r+0x1fe>
 8010de6:	89ab      	ldrh	r3, [r5, #12]
 8010de8:	059a      	lsls	r2, r3, #22
 8010dea:	d402      	bmi.n	8010df2 <_vfiprintf_r+0x1fe>
 8010dec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010dee:	f7fc fdf9 	bl	800d9e4 <__retarget_lock_release_recursive>
 8010df2:	89ab      	ldrh	r3, [r5, #12]
 8010df4:	065b      	lsls	r3, r3, #25
 8010df6:	f53f af1f 	bmi.w	8010c38 <_vfiprintf_r+0x44>
 8010dfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010dfc:	e71e      	b.n	8010c3c <_vfiprintf_r+0x48>
 8010dfe:	ab03      	add	r3, sp, #12
 8010e00:	462a      	mov	r2, r5
 8010e02:	a904      	add	r1, sp, #16
 8010e04:	4630      	mov	r0, r6
 8010e06:	9300      	str	r3, [sp, #0]
 8010e08:	4b04      	ldr	r3, [pc, #16]	@ (8010e1c <_vfiprintf_r+0x228>)
 8010e0a:	f7fc f8e3 	bl	800cfd4 <_printf_i>
 8010e0e:	e7e4      	b.n	8010dda <_vfiprintf_r+0x1e6>
 8010e10:	080112b9 	.word	0x080112b9
 8010e14:	080112c3 	.word	0x080112c3
 8010e18:	0800ca9d 	.word	0x0800ca9d
 8010e1c:	08010bd1 	.word	0x08010bd1
 8010e20:	080112bf 	.word	0x080112bf

08010e24 <__swbuf_r>:
 8010e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e26:	460e      	mov	r6, r1
 8010e28:	4614      	mov	r4, r2
 8010e2a:	4605      	mov	r5, r0
 8010e2c:	b118      	cbz	r0, 8010e36 <__swbuf_r+0x12>
 8010e2e:	6a03      	ldr	r3, [r0, #32]
 8010e30:	b90b      	cbnz	r3, 8010e36 <__swbuf_r+0x12>
 8010e32:	f7fc fc87 	bl	800d744 <__sinit>
 8010e36:	69a3      	ldr	r3, [r4, #24]
 8010e38:	60a3      	str	r3, [r4, #8]
 8010e3a:	89a3      	ldrh	r3, [r4, #12]
 8010e3c:	071a      	lsls	r2, r3, #28
 8010e3e:	d501      	bpl.n	8010e44 <__swbuf_r+0x20>
 8010e40:	6923      	ldr	r3, [r4, #16]
 8010e42:	b943      	cbnz	r3, 8010e56 <__swbuf_r+0x32>
 8010e44:	4621      	mov	r1, r4
 8010e46:	4628      	mov	r0, r5
 8010e48:	f000 f82a 	bl	8010ea0 <__swsetup_r>
 8010e4c:	b118      	cbz	r0, 8010e56 <__swbuf_r+0x32>
 8010e4e:	f04f 37ff 	mov.w	r7, #4294967295
 8010e52:	4638      	mov	r0, r7
 8010e54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e56:	6823      	ldr	r3, [r4, #0]
 8010e58:	b2f6      	uxtb	r6, r6
 8010e5a:	6922      	ldr	r2, [r4, #16]
 8010e5c:	4637      	mov	r7, r6
 8010e5e:	1a98      	subs	r0, r3, r2
 8010e60:	6963      	ldr	r3, [r4, #20]
 8010e62:	4283      	cmp	r3, r0
 8010e64:	dc05      	bgt.n	8010e72 <__swbuf_r+0x4e>
 8010e66:	4621      	mov	r1, r4
 8010e68:	4628      	mov	r0, r5
 8010e6a:	f7ff fa4b 	bl	8010304 <_fflush_r>
 8010e6e:	2800      	cmp	r0, #0
 8010e70:	d1ed      	bne.n	8010e4e <__swbuf_r+0x2a>
 8010e72:	68a3      	ldr	r3, [r4, #8]
 8010e74:	3b01      	subs	r3, #1
 8010e76:	60a3      	str	r3, [r4, #8]
 8010e78:	6823      	ldr	r3, [r4, #0]
 8010e7a:	1c5a      	adds	r2, r3, #1
 8010e7c:	6022      	str	r2, [r4, #0]
 8010e7e:	701e      	strb	r6, [r3, #0]
 8010e80:	1c43      	adds	r3, r0, #1
 8010e82:	6962      	ldr	r2, [r4, #20]
 8010e84:	429a      	cmp	r2, r3
 8010e86:	d004      	beq.n	8010e92 <__swbuf_r+0x6e>
 8010e88:	89a3      	ldrh	r3, [r4, #12]
 8010e8a:	07db      	lsls	r3, r3, #31
 8010e8c:	d5e1      	bpl.n	8010e52 <__swbuf_r+0x2e>
 8010e8e:	2e0a      	cmp	r6, #10
 8010e90:	d1df      	bne.n	8010e52 <__swbuf_r+0x2e>
 8010e92:	4621      	mov	r1, r4
 8010e94:	4628      	mov	r0, r5
 8010e96:	f7ff fa35 	bl	8010304 <_fflush_r>
 8010e9a:	2800      	cmp	r0, #0
 8010e9c:	d0d9      	beq.n	8010e52 <__swbuf_r+0x2e>
 8010e9e:	e7d6      	b.n	8010e4e <__swbuf_r+0x2a>

08010ea0 <__swsetup_r>:
 8010ea0:	b538      	push	{r3, r4, r5, lr}
 8010ea2:	4b29      	ldr	r3, [pc, #164]	@ (8010f48 <__swsetup_r+0xa8>)
 8010ea4:	4605      	mov	r5, r0
 8010ea6:	460c      	mov	r4, r1
 8010ea8:	6818      	ldr	r0, [r3, #0]
 8010eaa:	b118      	cbz	r0, 8010eb4 <__swsetup_r+0x14>
 8010eac:	6a03      	ldr	r3, [r0, #32]
 8010eae:	b90b      	cbnz	r3, 8010eb4 <__swsetup_r+0x14>
 8010eb0:	f7fc fc48 	bl	800d744 <__sinit>
 8010eb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010eb8:	0719      	lsls	r1, r3, #28
 8010eba:	d422      	bmi.n	8010f02 <__swsetup_r+0x62>
 8010ebc:	06da      	lsls	r2, r3, #27
 8010ebe:	d407      	bmi.n	8010ed0 <__swsetup_r+0x30>
 8010ec0:	2209      	movs	r2, #9
 8010ec2:	602a      	str	r2, [r5, #0]
 8010ec4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8010ecc:	81a3      	strh	r3, [r4, #12]
 8010ece:	e033      	b.n	8010f38 <__swsetup_r+0x98>
 8010ed0:	0758      	lsls	r0, r3, #29
 8010ed2:	d512      	bpl.n	8010efa <__swsetup_r+0x5a>
 8010ed4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010ed6:	b141      	cbz	r1, 8010eea <__swsetup_r+0x4a>
 8010ed8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010edc:	4299      	cmp	r1, r3
 8010ede:	d002      	beq.n	8010ee6 <__swsetup_r+0x46>
 8010ee0:	4628      	mov	r0, r5
 8010ee2:	f7fd fbf7 	bl	800e6d4 <_free_r>
 8010ee6:	2300      	movs	r3, #0
 8010ee8:	6363      	str	r3, [r4, #52]	@ 0x34
 8010eea:	89a3      	ldrh	r3, [r4, #12]
 8010eec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010ef0:	81a3      	strh	r3, [r4, #12]
 8010ef2:	2300      	movs	r3, #0
 8010ef4:	6063      	str	r3, [r4, #4]
 8010ef6:	6923      	ldr	r3, [r4, #16]
 8010ef8:	6023      	str	r3, [r4, #0]
 8010efa:	89a3      	ldrh	r3, [r4, #12]
 8010efc:	f043 0308 	orr.w	r3, r3, #8
 8010f00:	81a3      	strh	r3, [r4, #12]
 8010f02:	6923      	ldr	r3, [r4, #16]
 8010f04:	b94b      	cbnz	r3, 8010f1a <__swsetup_r+0x7a>
 8010f06:	89a3      	ldrh	r3, [r4, #12]
 8010f08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010f0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010f10:	d003      	beq.n	8010f1a <__swsetup_r+0x7a>
 8010f12:	4621      	mov	r1, r4
 8010f14:	4628      	mov	r0, r5
 8010f16:	f000 f882 	bl	801101e <__smakebuf_r>
 8010f1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010f1e:	f013 0201 	ands.w	r2, r3, #1
 8010f22:	d00a      	beq.n	8010f3a <__swsetup_r+0x9a>
 8010f24:	2200      	movs	r2, #0
 8010f26:	60a2      	str	r2, [r4, #8]
 8010f28:	6962      	ldr	r2, [r4, #20]
 8010f2a:	4252      	negs	r2, r2
 8010f2c:	61a2      	str	r2, [r4, #24]
 8010f2e:	6922      	ldr	r2, [r4, #16]
 8010f30:	b942      	cbnz	r2, 8010f44 <__swsetup_r+0xa4>
 8010f32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010f36:	d1c5      	bne.n	8010ec4 <__swsetup_r+0x24>
 8010f38:	bd38      	pop	{r3, r4, r5, pc}
 8010f3a:	0799      	lsls	r1, r3, #30
 8010f3c:	bf58      	it	pl
 8010f3e:	6962      	ldrpl	r2, [r4, #20]
 8010f40:	60a2      	str	r2, [r4, #8]
 8010f42:	e7f4      	b.n	8010f2e <__swsetup_r+0x8e>
 8010f44:	2000      	movs	r0, #0
 8010f46:	e7f7      	b.n	8010f38 <__swsetup_r+0x98>
 8010f48:	20000018 	.word	0x20000018

08010f4c <_raise_r>:
 8010f4c:	291f      	cmp	r1, #31
 8010f4e:	b538      	push	{r3, r4, r5, lr}
 8010f50:	4605      	mov	r5, r0
 8010f52:	460c      	mov	r4, r1
 8010f54:	d904      	bls.n	8010f60 <_raise_r+0x14>
 8010f56:	2316      	movs	r3, #22
 8010f58:	6003      	str	r3, [r0, #0]
 8010f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8010f5e:	bd38      	pop	{r3, r4, r5, pc}
 8010f60:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010f62:	b112      	cbz	r2, 8010f6a <_raise_r+0x1e>
 8010f64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010f68:	b94b      	cbnz	r3, 8010f7e <_raise_r+0x32>
 8010f6a:	4628      	mov	r0, r5
 8010f6c:	f000 f830 	bl	8010fd0 <_getpid_r>
 8010f70:	4622      	mov	r2, r4
 8010f72:	4601      	mov	r1, r0
 8010f74:	4628      	mov	r0, r5
 8010f76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010f7a:	f000 b817 	b.w	8010fac <_kill_r>
 8010f7e:	2b01      	cmp	r3, #1
 8010f80:	d00a      	beq.n	8010f98 <_raise_r+0x4c>
 8010f82:	1c59      	adds	r1, r3, #1
 8010f84:	d103      	bne.n	8010f8e <_raise_r+0x42>
 8010f86:	2316      	movs	r3, #22
 8010f88:	6003      	str	r3, [r0, #0]
 8010f8a:	2001      	movs	r0, #1
 8010f8c:	e7e7      	b.n	8010f5e <_raise_r+0x12>
 8010f8e:	2100      	movs	r1, #0
 8010f90:	4620      	mov	r0, r4
 8010f92:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010f96:	4798      	blx	r3
 8010f98:	2000      	movs	r0, #0
 8010f9a:	e7e0      	b.n	8010f5e <_raise_r+0x12>

08010f9c <raise>:
 8010f9c:	4b02      	ldr	r3, [pc, #8]	@ (8010fa8 <raise+0xc>)
 8010f9e:	4601      	mov	r1, r0
 8010fa0:	6818      	ldr	r0, [r3, #0]
 8010fa2:	f7ff bfd3 	b.w	8010f4c <_raise_r>
 8010fa6:	bf00      	nop
 8010fa8:	20000018 	.word	0x20000018

08010fac <_kill_r>:
 8010fac:	b538      	push	{r3, r4, r5, lr}
 8010fae:	2300      	movs	r3, #0
 8010fb0:	4d06      	ldr	r5, [pc, #24]	@ (8010fcc <_kill_r+0x20>)
 8010fb2:	4604      	mov	r4, r0
 8010fb4:	4608      	mov	r0, r1
 8010fb6:	4611      	mov	r1, r2
 8010fb8:	602b      	str	r3, [r5, #0]
 8010fba:	f7f0 fcb7 	bl	800192c <_kill>
 8010fbe:	1c43      	adds	r3, r0, #1
 8010fc0:	d102      	bne.n	8010fc8 <_kill_r+0x1c>
 8010fc2:	682b      	ldr	r3, [r5, #0]
 8010fc4:	b103      	cbz	r3, 8010fc8 <_kill_r+0x1c>
 8010fc6:	6023      	str	r3, [r4, #0]
 8010fc8:	bd38      	pop	{r3, r4, r5, pc}
 8010fca:	bf00      	nop
 8010fcc:	20000558 	.word	0x20000558

08010fd0 <_getpid_r>:
 8010fd0:	f7f0 bca4 	b.w	800191c <_getpid>

08010fd4 <__swhatbuf_r>:
 8010fd4:	b570      	push	{r4, r5, r6, lr}
 8010fd6:	460c      	mov	r4, r1
 8010fd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010fdc:	b096      	sub	sp, #88	@ 0x58
 8010fde:	4615      	mov	r5, r2
 8010fe0:	2900      	cmp	r1, #0
 8010fe2:	461e      	mov	r6, r3
 8010fe4:	da0c      	bge.n	8011000 <__swhatbuf_r+0x2c>
 8010fe6:	89a3      	ldrh	r3, [r4, #12]
 8010fe8:	2100      	movs	r1, #0
 8010fea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010fee:	bf14      	ite	ne
 8010ff0:	2340      	movne	r3, #64	@ 0x40
 8010ff2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010ff6:	2000      	movs	r0, #0
 8010ff8:	6031      	str	r1, [r6, #0]
 8010ffa:	602b      	str	r3, [r5, #0]
 8010ffc:	b016      	add	sp, #88	@ 0x58
 8010ffe:	bd70      	pop	{r4, r5, r6, pc}
 8011000:	466a      	mov	r2, sp
 8011002:	f000 f849 	bl	8011098 <_fstat_r>
 8011006:	2800      	cmp	r0, #0
 8011008:	dbed      	blt.n	8010fe6 <__swhatbuf_r+0x12>
 801100a:	9901      	ldr	r1, [sp, #4]
 801100c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011010:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011014:	4259      	negs	r1, r3
 8011016:	4159      	adcs	r1, r3
 8011018:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801101c:	e7eb      	b.n	8010ff6 <__swhatbuf_r+0x22>

0801101e <__smakebuf_r>:
 801101e:	898b      	ldrh	r3, [r1, #12]
 8011020:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011022:	079d      	lsls	r5, r3, #30
 8011024:	4606      	mov	r6, r0
 8011026:	460c      	mov	r4, r1
 8011028:	d507      	bpl.n	801103a <__smakebuf_r+0x1c>
 801102a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801102e:	6023      	str	r3, [r4, #0]
 8011030:	6123      	str	r3, [r4, #16]
 8011032:	2301      	movs	r3, #1
 8011034:	6163      	str	r3, [r4, #20]
 8011036:	b003      	add	sp, #12
 8011038:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801103a:	ab01      	add	r3, sp, #4
 801103c:	466a      	mov	r2, sp
 801103e:	f7ff ffc9 	bl	8010fd4 <__swhatbuf_r>
 8011042:	9f00      	ldr	r7, [sp, #0]
 8011044:	4605      	mov	r5, r0
 8011046:	4630      	mov	r0, r6
 8011048:	4639      	mov	r1, r7
 801104a:	f7fd fbb7 	bl	800e7bc <_malloc_r>
 801104e:	b948      	cbnz	r0, 8011064 <__smakebuf_r+0x46>
 8011050:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011054:	059a      	lsls	r2, r3, #22
 8011056:	d4ee      	bmi.n	8011036 <__smakebuf_r+0x18>
 8011058:	f023 0303 	bic.w	r3, r3, #3
 801105c:	f043 0302 	orr.w	r3, r3, #2
 8011060:	81a3      	strh	r3, [r4, #12]
 8011062:	e7e2      	b.n	801102a <__smakebuf_r+0xc>
 8011064:	89a3      	ldrh	r3, [r4, #12]
 8011066:	6020      	str	r0, [r4, #0]
 8011068:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801106c:	81a3      	strh	r3, [r4, #12]
 801106e:	9b01      	ldr	r3, [sp, #4]
 8011070:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011074:	b15b      	cbz	r3, 801108e <__smakebuf_r+0x70>
 8011076:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801107a:	4630      	mov	r0, r6
 801107c:	f000 f81e 	bl	80110bc <_isatty_r>
 8011080:	b128      	cbz	r0, 801108e <__smakebuf_r+0x70>
 8011082:	89a3      	ldrh	r3, [r4, #12]
 8011084:	f023 0303 	bic.w	r3, r3, #3
 8011088:	f043 0301 	orr.w	r3, r3, #1
 801108c:	81a3      	strh	r3, [r4, #12]
 801108e:	89a3      	ldrh	r3, [r4, #12]
 8011090:	431d      	orrs	r5, r3
 8011092:	81a5      	strh	r5, [r4, #12]
 8011094:	e7cf      	b.n	8011036 <__smakebuf_r+0x18>
	...

08011098 <_fstat_r>:
 8011098:	b538      	push	{r3, r4, r5, lr}
 801109a:	2300      	movs	r3, #0
 801109c:	4d06      	ldr	r5, [pc, #24]	@ (80110b8 <_fstat_r+0x20>)
 801109e:	4604      	mov	r4, r0
 80110a0:	4608      	mov	r0, r1
 80110a2:	4611      	mov	r1, r2
 80110a4:	602b      	str	r3, [r5, #0]
 80110a6:	f7f0 fca1 	bl	80019ec <_fstat>
 80110aa:	1c43      	adds	r3, r0, #1
 80110ac:	d102      	bne.n	80110b4 <_fstat_r+0x1c>
 80110ae:	682b      	ldr	r3, [r5, #0]
 80110b0:	b103      	cbz	r3, 80110b4 <_fstat_r+0x1c>
 80110b2:	6023      	str	r3, [r4, #0]
 80110b4:	bd38      	pop	{r3, r4, r5, pc}
 80110b6:	bf00      	nop
 80110b8:	20000558 	.word	0x20000558

080110bc <_isatty_r>:
 80110bc:	b538      	push	{r3, r4, r5, lr}
 80110be:	2300      	movs	r3, #0
 80110c0:	4d05      	ldr	r5, [pc, #20]	@ (80110d8 <_isatty_r+0x1c>)
 80110c2:	4604      	mov	r4, r0
 80110c4:	4608      	mov	r0, r1
 80110c6:	602b      	str	r3, [r5, #0]
 80110c8:	f7f0 fca0 	bl	8001a0c <_isatty>
 80110cc:	1c43      	adds	r3, r0, #1
 80110ce:	d102      	bne.n	80110d6 <_isatty_r+0x1a>
 80110d0:	682b      	ldr	r3, [r5, #0]
 80110d2:	b103      	cbz	r3, 80110d6 <_isatty_r+0x1a>
 80110d4:	6023      	str	r3, [r4, #0]
 80110d6:	bd38      	pop	{r3, r4, r5, pc}
 80110d8:	20000558 	.word	0x20000558

080110dc <_init>:
 80110dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110de:	bf00      	nop
 80110e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80110e2:	bc08      	pop	{r3}
 80110e4:	469e      	mov	lr, r3
 80110e6:	4770      	bx	lr

080110e8 <_fini>:
 80110e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110ea:	bf00      	nop
 80110ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80110ee:	bc08      	pop	{r3}
 80110f0:	469e      	mov	lr, r3
 80110f2:	4770      	bx	lr
