0.7
2020.2
Mar  6 2025
19:11:57
/home/alfaquillo/Documentos/Vivado/fpu/fpu.sim/sim_1/behav/xsim/glbl.v,1734094861,verilog,,,,glbl,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/align_adder_tb.sv,1749429647,systemVerilog,,,,align_adder_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/float_deco_tb.sv,1749425260,systemVerilog,,,,float_deco_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/fpu_adder_top_tb.sv,1750091857,systemVerilog,,,,fpu_adder_top_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/fpu_top_tb.sv,1750096215,systemVerilog,,,,fpu_top_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/mantissa_adder_tb.sv,1749430678,systemVerilog,,,,mantissa_adder_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/normalizer_tb.sv,1749676610,systemVerilog,,,,normalizer_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/res_asm_tb.sv,1749825093,systemVerilog,,,,res_asm_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sim_1/new/rounder_tb.sv,1749681460,systemVerilog,,,,rounder_tb,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Align_adder.v,1749839691,verilog,,/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Float_deco.v,,align_adder,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Float_deco.v,1749829155,verilog,,/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Fpu_adder_top.v,,float_deco,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Fpu_adder_top.v,1750089385,verilog,,/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Fpu_top.v,,fpu_adder_top,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Fpu_top.v,1750096293,verilog,,/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Mantissa_adder.v,,fpu_top,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Mantissa_adder.v,1749841250,verilog,,/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Normalizer.v,,mantissa_adder,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Normalizer.v,1750091225,verilog,,/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Res_asm.v,,normalizer,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Res_asm.v,1750090818,verilog,,/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Rounder.v,,res_asm,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/Rounder.v,1749843845,verilog,,/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/fpu_mux.v,,rounder,,uvm,,,,,,
/home/alfaquillo/Documentos/Vivado/fpu/fpu.srcs/sources_1/new/fpu_mux.v,1750095736,verilog,,,,fpu_mux,,uvm,,,,,,
