TDAT: private verilog document get default document ( design design , file res file ) {  <NL> boolean has external = false ;  <NL>  <NL> for ( task t : design . get tasks ( ) ) {  <NL> has external | = ( ! t . is automatic ( ) ) ;  <NL>  }  <NL>  <NL> string message ;  <NL> if ( ! has external ) {  <NL> message = " fail : no forgeable methods\\n " ;  <NL>  } else {  <NL> message = " test bench generator created no vectors for design with 1 or more entry methods " ;  <NL>  }  <NL>  <NL> return new default sim document ( message ,  <NL> collections . singleton list ( res file ) ) ;  <NL>  }  COM: <s> creates a default testbench for designs with no vectors which states </s>