Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  2 13:39:11 2024
| Host         : LAPTOP-VB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |              72 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |             106 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------+------------------+------------------+----------------+--------------+
|           Clock Signal           |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+----------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                   | vga/CLK              |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                   | tsg/db_down/E[0]     | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                   | tsg/db_left/E[0]     | reset_IBUF       |                2 |              7 |         3.50 |
|  tsg/a_rom/addr_reg_reg_rep_n_15 |                      |                  |                3 |              8 |         2.67 |
|  vga/CLK                         |                      | reset_IBUF       |                4 |             10 |         2.50 |
|  vga/CLK                         | vga/v_count_next_1   | reset_IBUF       |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                   | tsg/db_down/q_next   | reset_IBUF       |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG                   | tsg/db_left/q_next_0 | reset_IBUF       |                4 |             21 |         5.25 |
|  clk_IBUF_BUFG                   | tsg/db_right/q_next  | reset_IBUF       |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG                   | tsg/db_up/q_next     | reset_IBUF       |                5 |             21 |         4.20 |
|  clk_IBUF_BUFG                   |                      | reset_IBUF       |               19 |             62 |         3.26 |
+----------------------------------+----------------------+------------------+------------------+----------------+--------------+


