// Seed: 3308631046
module module_0 (
    output logic id_0,
    input id_1,
    output id_2
);
  assign id_2 = 1'h0;
  assign id_0 = 1 || id_1 - id_1;
endmodule
