21:26:59 **** Incremental Build of configuration Debug for project spi_divide_sum_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 6637 C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm standalone_ps7_cortexa9_0 C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum_system/Debug/system.bif
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
sdcard_gen --xpfm C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum_system/Debug/system.bif --bitstream C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit --elf C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum/Debug/spi_divide_sum.elf,ps7_cortexa9_0
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.
creating BOOT.BIN using C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum/_ide/bitstream/design_1_wrapper.bit
Running G:/TOOLS/Xilinx/Vitis/2023.2/bin/bootgen  -image C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/spi_divide_sum_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

21:27:08 Build Finished (took 8s.242ms)

