CAP 1.0;

// CAP pattern converted by WGLCONVERTER Version 1.0.0.8
// Date:          Nov 16 12:06:25 2021
// Source WGL:    /data/delivery_pattern3/MTE/N810/S08V2/Ezcnv_S08V2_N810/convert/HILINK_V1/1460457231543545857/workspace/output/temp/HILINK_R01_N810_PowerUpSeqCtrl_ALL.wgl

Signals {
    JTAG_TCK        In;
    JTAG_TMS        In;
    JTAG_TDI        In;
    JTAG_TDO        Out;
    JTAG_TRSTN      In;
    JTAG_CE_N       In;
    SYS_RST_N       In;
}

SignalGroups {
    patGS = JTAG_TCK+ JTAG_TMS+ JTAG_TDI+ JTAG_TDO+ JTAG_TRSTN+ JTAG_CE_N+ SYS_RST_N;
}

TimingBlock {
	timeplate_1_0        0;
}

Pattern {
    (JTAG_TCK, JTAG_TMS, JTAG_TDI, JTAG_TDO, JTAG_TRSTN, JTAG_CE_N, SYS_RST_N)
             > timeplate_1_0    001X100; //V0 S80 cycle 0 |  vim: syntax=verilog | Project: SD5981V100 | Purpose: Power up hilink | Author: w00283344 | Date: 2018.01.27 |  set crg mode ctrl  | full chip reset | set output port to be X! | begin:Initial all clock info! | end:Initial all clock info! | begin:Set TRST(JTAG_TRSTN) to 0! | cycle0: | vector 1      cycle 0
             > timeplate_1_0    001X000; //V1 S88 cycle 1 | end:Set TRST(JTAG_TRSTN) to 0! | begin:Force TAP controller into reset state! | cycle1: | vector 2      cycle 1
             > timeplate_1_0    101X100; //V2 S97 cycle 2 | end:Force TAP controller into reset state! | Default start TCK(JTAG_TCK)! | cycle2:JTAG_TCK=0 | vector 3      cycle 2
             > timeplate_1_0    101X100; //V3 S127 cycle 3 | set testbench parameters -instruction force -port SYS_RST_N -value 0; | Force port(SYS_RST_N) = 0 ! | jtag_tdo PAD DS[3:0]=1000 SL=0  IE=1 |        sel     data | SPU    bit0     bit1 | SL     bit2     bit3 | PS     bit4     bit5 | ST     bit6     bit7 | PE     bit8     bit9 | IE     bit10    bit11 | DS3    bit12    bit13 | DS2    bit14    bit15 | DS1    bit16    bit17 | DS0    bit18    bit19 | set testbench parameters -instruction shift -instr dft_5981_jtagtdo_ctrl_chain_ir | -shift_in   20'b01010111_11_01_01_01_01_01 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=dft_5981_jtagtdo_ctrl_chain_ir,ShiftInValue=01010111110101010101,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(dft_5981_jtagtdo_ctrl_chain_ir=0000000010110110)! | cycle3:JTAG_TCK=0 | vector 4      cycle 3
  Repeat 2   > timeplate_1_0    111X100; //V4 S132 cycle 4-5 | cycle4-5:JTAG_TCK=0 | vector 5      cycle 4-5
  Repeat 2   > timeplate_1_0    101X100; //V5 S138 cycle 6-7 | cycle6-7:JTAG_TCK=0 | vector 6      cycle 6-7
             > timeplate_1_0    100H100; //V6 S144 cycle 8 | shift in instruction(dft_5981_jtagtdo_ctrl_chain_ir=0000000010110110)! | cycle8:JTAG_TCK=0 | vector 7      cycle 8
  Repeat 2   > timeplate_1_0    101L100; //V7 S149 cycle 9-10 | cycle9-10:JTAG_TCK=0 | vector 8      cycle 9-10
             > timeplate_1_0    100L100; //V8 S154 cycle 11 | cycle11:JTAG_TCK=0 | vector 9      cycle 11
  Repeat 2   > timeplate_1_0    101L100; //V9 S159 cycle 12-13 | cycle12-13:JTAG_TCK=0 | vector 10      cycle 12-13
             > timeplate_1_0    100L100; //V10 S164 cycle 14 | cycle14:JTAG_TCK=0 | vector 11      cycle 14
             > timeplate_1_0    101L100; //V11 S169 cycle 15 | cycle15:JTAG_TCK=0 | vector 12      cycle 15
  Repeat 7   > timeplate_1_0    100L100; //V12 S174 cycle 16-22 | cycle16-22:JTAG_TCK=0 | vector 13      cycle 16-22
             > timeplate_1_0    110L100; //V13 S179 cycle 23 | cycle23:JTAG_TCK=0 | vector 14      cycle 23
             > timeplate_1_0    110X100; //V14 S184 cycle 24 | cycle24:JTAG_TCK=0 | vector 15      cycle 24
             > timeplate_1_0    100X100; //V15 S190 cycle 25 | cycle25:JTAG_TCK=0 | vector 16      cycle 25
             > timeplate_1_0    100X100; //V16 S196 cycle 26 | Shift dft_5981_jtagtdo_ctrl_chain(InData=01010111110101010101, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle26:JTAG_TCK=0 | vector 17      cycle 26
             > timeplate_1_0    110X100; //V17 S201 cycle 27 | cycle27:JTAG_TCK=0 | vector 18      cycle 27
  Repeat 2   > timeplate_1_0    100X100; //V18 S206 cycle 28-29 | cycle28-29:JTAG_TCK=0 | vector 19      cycle 28-29
             > timeplate_1_0    101X100; //V19 S211 cycle 30 | cycle30:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 0 | vector 20      cycle 30
             > timeplate_1_0    100X100; //V20 S216 cycle 31 | cycle31:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 1 | vector 21      cycle 31
             > timeplate_1_0    101X100; //V21 S221 cycle 32 | cycle32:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 2 | vector 22      cycle 32
             > timeplate_1_0    100X100; //V22 S226 cycle 33 | cycle33:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 3 | vector 23      cycle 33
             > timeplate_1_0    101X100; //V23 S231 cycle 34 | cycle34:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 4 | vector 24      cycle 34
             > timeplate_1_0    100X100; //V24 S236 cycle 35 | cycle35:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 5 | vector 25      cycle 35
             > timeplate_1_0    101X100; //V25 S241 cycle 36 | cycle36:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 6 | vector 26      cycle 36
             > timeplate_1_0    100X100; //V26 S246 cycle 37 | cycle37:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 7 | vector 27      cycle 37
             > timeplate_1_0    101X100; //V27 S251 cycle 38 | cycle38:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 8 | vector 28      cycle 38
             > timeplate_1_0    100X100; //V28 S256 cycle 39 | cycle39:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 9 | vector 29      cycle 39
  Repeat 5   > timeplate_1_0    101X100; //V29 S265 cycle 40-44 | cycle40:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 10 | cycle41:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 11 | cycle42:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 12 | cycle43:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 13 | cycle44:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 14 | vector 30      cycle 40-44
             > timeplate_1_0    100X100; //V30 S270 cycle 45 | cycle45:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 15 | vector 31      cycle 45
             > timeplate_1_0    101X100; //V31 S275 cycle 46 | cycle46:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 16 | vector 32      cycle 46
             > timeplate_1_0    100X100; //V32 S280 cycle 47 | cycle47:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 17 | vector 33      cycle 47
             > timeplate_1_0    101X100; //V33 S285 cycle 48 | cycle48:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 18 | vector 34      cycle 48
             > timeplate_1_0    110X100; //V34 S290 cycle 49 | cycle49:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 19 | vector 35      cycle 49
             > timeplate_1_0    110X100; //V35 S295 cycle 50 | cycle50:JTAG_TCK=0 | vector 36      cycle 50
             > timeplate_1_0    100X100; //V36 S301 cycle 51 | cycle51:JTAG_TCK=0 | vector 37      cycle 51
             > timeplate_1_0    100X100; //V37 S335 cycle 52 |  PLL power down  | 3.config pll,set frequency parameter and powerdown mode | PLL JTAG Register | bit54~bit43 : FBDIV[11]-FBDIV[0] | bit42~bit19 : FRAC[23]-FRAC[0] | bit18~bit16 : POSTDOV2[2]-POSTDIV2[0] | bit15~bit13 : POSTDIV1[2]-POSTDIV1[0] | bit12~bit7  : REFDIV[5]-REFFIV[0] | bit6        : BYPASS | bit5        : DACPD | bit4        : DSMPD | bit3        : FOUTPOSTDIVPD | bit2        : FOUT4PHASEPD | bit1        : FOUT2XPD | bit0        : PD |  pll adaptor |  rw_flg  sel				data					POSTDIV2 POSTDIV1    REFDIV  BYPASS  valid	 PLL_MODE PD |  x_______xxx_____xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx____xxx_____xxx_______xxxxxx____x_______x_______x_____xxxx |                      5          4         3         2            1 |                  4_321___0987_6543_2109_8765__4321_0987_6543_2109___876_543_210987_6_5_43210 | set testbench parameters -instruction shift -instr core_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=core_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(core_pll_up_ir=0000000010100101)! | cycle52:JTAG_TCK=0 | vector 38      cycle 52
  Repeat 2   > timeplate_1_0    110X100; //V38 S340 cycle 53-54 | cycle53-54:JTAG_TCK=0 | vector 39      cycle 53-54
  Repeat 2   > timeplate_1_0    100X100; //V39 S346 cycle 55-56 | cycle55-56:JTAG_TCK=0 | vector 40      cycle 55-56
             > timeplate_1_0    101H100; //V40 S352 cycle 57 | shift in instruction(core_pll_up_ir=0000000010100101)! | cycle57:JTAG_TCK=0 | vector 41      cycle 57
             > timeplate_1_0    100L100; //V41 S357 cycle 58 | cycle58:JTAG_TCK=0 | vector 42      cycle 58
             > timeplate_1_0    101L100; //V42 S362 cycle 59 | cycle59:JTAG_TCK=0 | vector 43      cycle 59
  Repeat 2   > timeplate_1_0    100L100; //V43 S367 cycle 60-61 | cycle60-61:JTAG_TCK=0 | vector 44      cycle 60-61
             > timeplate_1_0    101L100; //V44 S372 cycle 62 | cycle62:JTAG_TCK=0 | vector 45      cycle 62
             > timeplate_1_0    100L100; //V45 S377 cycle 63 | cycle63:JTAG_TCK=0 | vector 46      cycle 63
             > timeplate_1_0    101L100; //V46 S382 cycle 64 | cycle64:JTAG_TCK=0 | vector 47      cycle 64
  Repeat 7   > timeplate_1_0    100L100; //V47 S387 cycle 65-71 | cycle65-71:JTAG_TCK=0 | vector 48      cycle 65-71
             > timeplate_1_0    110L100; //V48 S392 cycle 72 | cycle72:JTAG_TCK=0 | vector 49      cycle 72
             > timeplate_1_0    110X100; //V49 S397 cycle 73 | cycle73:JTAG_TCK=0 | vector 50      cycle 73
             > timeplate_1_0    100X100; //V50 S403 cycle 74 | cycle74:JTAG_TCK=0 | vector 51      cycle 74
             > timeplate_1_0    100X100; //V51 S409 cycle 75 | Shift core_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle75:JTAG_TCK=0 | vector 52      cycle 75
             > timeplate_1_0    110X100; //V52 S414 cycle 76 | cycle76:JTAG_TCK=0 | vector 53      cycle 76
  Repeat 2   > timeplate_1_0    100X100; //V53 S419 cycle 77-78 | cycle77-78:JTAG_TCK=0 | vector 54      cycle 77-78
  Repeat 5   > timeplate_1_0    101X100; //V54 S428 cycle 79-83 | cycle79:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 0 | cycle80:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 1 | cycle81:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 2 | cycle82:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 3 | cycle83:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 4 | vector 55      cycle 79-83
  Repeat 46  > timeplate_1_0    100X100; //V55 S478 cycle 84-129 | cycle84:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 5 | cycle85:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 6 | cycle86:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 7 | cycle87:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 8 | cycle88:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 9 | cycle89:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 10 | cycle90:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 11 | cycle91:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 12 | cycle92:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 13 | cycle93:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 14 | cycle94:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 15 | cycle95:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 16 | cycle96:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 17 | cycle97:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 18 | cycle98:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 19 | cycle99:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 20 | cycle100:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 21 | cycle101:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 22 | cycle102:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 23 | cycle103:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 24 | cycle104:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 25 | cycle105:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 26 | cycle106:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 27 | cycle107:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 28 | cycle108:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 29 | cycle109:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 30 | cycle110:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 31 | cycle111:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 32 | cycle112:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 33 | cycle113:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 34 | cycle114:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 35 | cycle115:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 36 | cycle116:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 37 | cycle117:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 38 | cycle118:JTAG_TCK=0; Reg Name: core_pll_up; Bit N
  Repeat 3   > timeplate_1_0    100X100; //V56 S485 cycle 130-132 | cycle130:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 51 | cycle131:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 52 | cycle132:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 53 | vector 57      cycle 130-132
             > timeplate_1_0    110X100; //V57 S490 cycle 133 | cycle133:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 54 | vector 58      cycle 133
             > timeplate_1_0    110X100; //V58 S495 cycle 134 | cycle134:JTAG_TCK=0 | vector 59      cycle 134
             > timeplate_1_0    100X100; //V59 S501 cycle 135 | cycle135:JTAG_TCK=0 | vector 60      cycle 135
             > timeplate_1_0    100X100; //V60 S515 cycle 136 | set testbench parameters -instruction shift -instr dp_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=dp_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(dp_pll_up_ir=0000000010111101)! | cycle136:JTAG_TCK=0 | vector 61      cycle 136
  Repeat 2   > timeplate_1_0    110X100; //V61 S520 cycle 137-138 | cycle137-138:JTAG_TCK=0 | vector 62      cycle 137-138
  Repeat 2   > timeplate_1_0    100X100; //V62 S526 cycle 139-140 | cycle139-140:JTAG_TCK=0 | vector 63      cycle 139-140
             > timeplate_1_0    101H100; //V63 S532 cycle 141 | shift in instruction(dp_pll_up_ir=0000000010111101)! | cycle141:JTAG_TCK=0 | vector 64      cycle 141
             > timeplate_1_0    100L100; //V64 S537 cycle 142 | cycle142:JTAG_TCK=0 | vector 65      cycle 142
  Repeat 4   > timeplate_1_0    101L100; //V65 S542 cycle 143-146 | cycle143-146:JTAG_TCK=0 | vector 66      cycle 143-146
             > timeplate_1_0    100L100; //V66 S547 cycle 147 | cycle147:JTAG_TCK=0 | vector 67      cycle 147
             > timeplate_1_0    101L100; //V67 S552 cycle 148 | cycle148:JTAG_TCK=0 | vector 68      cycle 148
  Repeat 7   > timeplate_1_0    100L100; //V68 S557 cycle 149-155 | cycle149-155:JTAG_TCK=0 | vector 69      cycle 149-155
             > timeplate_1_0    110L100; //V69 S562 cycle 156 | cycle156:JTAG_TCK=0 | vector 70      cycle 156
             > timeplate_1_0    110X100; //V70 S567 cycle 157 | cycle157:JTAG_TCK=0 | vector 71      cycle 157
             > timeplate_1_0    100X100; //V71 S573 cycle 158 | cycle158:JTAG_TCK=0 | vector 72      cycle 158
             > timeplate_1_0    100X100; //V72 S579 cycle 159 | Shift dp_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle159:JTAG_TCK=0 | vector 73      cycle 159
             > timeplate_1_0    110X100; //V73 S584 cycle 160 | cycle160:JTAG_TCK=0 | vector 74      cycle 160
  Repeat 2   > timeplate_1_0    100X100; //V74 S589 cycle 161-162 | cycle161-162:JTAG_TCK=0 | vector 75      cycle 161-162
  Repeat 5   > timeplate_1_0    101X100; //V75 S598 cycle 163-167 | cycle163:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 0 | cycle164:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 1 | cycle165:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 2 | cycle166:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 3 | cycle167:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 4 | vector 76      cycle 163-167
  Repeat 47  > timeplate_1_0    100X100; //V76 S649 cycle 168-214 | cycle168:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 5 | cycle169:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 6 | cycle170:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 7 | cycle171:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 8 | cycle172:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 9 | cycle173:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 10 | cycle174:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 11 | cycle175:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 12 | cycle176:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 13 | cycle177:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 14 | cycle178:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 15 | cycle179:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 16 | cycle180:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 17 | cycle181:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 18 | cycle182:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 19 | cycle183:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 20 | cycle184:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 21 | cycle185:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 22 | cycle186:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 23 | cycle187:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 24 | cycle188:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 25 | cycle189:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 26 | cycle190:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 27 | cycle191:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 28 | cycle192:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 29 | cycle193:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 30 | cycle194:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 31 | cycle195:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 32 | cycle196:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 33 | cycle197:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 34 | cycle198:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 35 | cycle199:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 36 | cycle200:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 37 | cycle201:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 38 | cycle202:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 39 | cycle203:JTAG_TCK=0; Reg Name: dp_pll_up; Bit
  Repeat 2   > timeplate_1_0    100X100; //V77 S655 cycle 215-216 | cycle215:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 52 | cycle216:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 53 | vector 78      cycle 215-216
             > timeplate_1_0    110X100; //V78 S660 cycle 217 | cycle217:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 54 | vector 79      cycle 217
             > timeplate_1_0    110X100; //V79 S665 cycle 218 | cycle218:JTAG_TCK=0 | vector 80      cycle 218
             > timeplate_1_0    100X100; //V80 S671 cycle 219 | cycle219:JTAG_TCK=0 | vector 81      cycle 219
             > timeplate_1_0    100X100; //V81 S685 cycle 220 | set testbench parameters -instruction shift -instr ptp_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=ptp_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(ptp_pll_up_ir=0000000011000011)! | cycle220:JTAG_TCK=0 | vector 82      cycle 220
  Repeat 2   > timeplate_1_0    110X100; //V82 S690 cycle 221-222 | cycle221-222:JTAG_TCK=0 | vector 83      cycle 221-222
  Repeat 2   > timeplate_1_0    100X100; //V83 S696 cycle 223-224 | cycle223-224:JTAG_TCK=0 | vector 84      cycle 223-224
             > timeplate_1_0    101H100; //V84 S702 cycle 225 | shift in instruction(ptp_pll_up_ir=0000000011000011)! | cycle225:JTAG_TCK=0 | vector 85      cycle 225
             > timeplate_1_0    101L100; //V85 S707 cycle 226 | cycle226:JTAG_TCK=0 | vector 86      cycle 226
  Repeat 4   > timeplate_1_0    100L100; //V86 S712 cycle 227-230 | cycle227-230:JTAG_TCK=0 | vector 87      cycle 227-230
  Repeat 2   > timeplate_1_0    101L100; //V87 S717 cycle 231-232 | cycle231-232:JTAG_TCK=0 | vector 88      cycle 231-232
  Repeat 7   > timeplate_1_0    100L100; //V88 S722 cycle 233-239 | cycle233-239:JTAG_TCK=0 | vector 89      cycle 233-239
             > timeplate_1_0    110L100; //V89 S727 cycle 240 | cycle240:JTAG_TCK=0 | vector 90      cycle 240
             > timeplate_1_0    110X100; //V90 S732 cycle 241 | cycle241:JTAG_TCK=0 | vector 91      cycle 241
             > timeplate_1_0    100X100; //V91 S738 cycle 242 | cycle242:JTAG_TCK=0 | vector 92      cycle 242
             > timeplate_1_0    100X100; //V92 S744 cycle 243 | Shift ptp_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle243:JTAG_TCK=0 | vector 93      cycle 243
             > timeplate_1_0    110X100; //V93 S749 cycle 244 | cycle244:JTAG_TCK=0 | vector 94      cycle 244
  Repeat 2   > timeplate_1_0    100X100; //V94 S754 cycle 245-246 | cycle245-246:JTAG_TCK=0 | vector 95      cycle 245-246
  Repeat 5   > timeplate_1_0    101X100; //V95 S763 cycle 247-251 | cycle247:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 0 | cycle248:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 1 | cycle249:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 2 | cycle250:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 3 | cycle251:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 4 | vector 96      cycle 247-251
  Repeat 46  > timeplate_1_0    100X100; //V96 S813 cycle 252-297 | cycle252:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 5 | cycle253:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 6 | cycle254:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 7 | cycle255:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 8 | cycle256:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 9 | cycle257:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 10 | cycle258:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 11 | cycle259:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 12 | cycle260:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 13 | cycle261:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 14 | cycle262:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 15 | cycle263:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 16 | cycle264:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 17 | cycle265:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 18 | cycle266:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 19 | cycle267:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 20 | cycle268:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 21 | cycle269:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 22 | cycle270:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 23 | cycle271:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 24 | cycle272:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 25 | cycle273:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 26 | cycle274:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 27 | cycle275:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 28 | cycle276:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 29 | cycle277:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 30 | cycle278:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 31 | cycle279:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 32 | cycle280:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 33 | cycle281:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 34 | cycle282:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 35 | cycle283:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 36 | cycle284:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 37 | cycle285:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 38 | cycle286:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 39 | cycle287:J
  Repeat 3   > timeplate_1_0    100X100; //V97 S820 cycle 298-300 | cycle298:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 51 | cycle299:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 52 | cycle300:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 53 | vector 98      cycle 298-300
             > timeplate_1_0    110X100; //V98 S825 cycle 301 | cycle301:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 54 | vector 99      cycle 301
             > timeplate_1_0    110X100; //V99 S830 cycle 302 | cycle302:JTAG_TCK=0 | vector 100      cycle 302
             > timeplate_1_0    100X100; //V100 S836 cycle 303 | cycle303:JTAG_TCK=0 | vector 101      cycle 303
             > timeplate_1_0    100X100; //V101 S850 cycle 304 | set testbench parameters -instruction shift -instr ddr_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=ddr_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(ddr_pll_up_ir=0000000010110011)! | cycle304:JTAG_TCK=0 | vector 102      cycle 304
  Repeat 2   > timeplate_1_0    110X100; //V102 S855 cycle 305-306 | cycle305-306:JTAG_TCK=0 | vector 103      cycle 305-306
  Repeat 2   > timeplate_1_0    100X100; //V103 S861 cycle 307-308 | cycle307-308:JTAG_TCK=0 | vector 104      cycle 307-308
             > timeplate_1_0    101H100; //V104 S867 cycle 309 | shift in instruction(ddr_pll_up_ir=0000000010110011)! | cycle309:JTAG_TCK=0 | vector 105      cycle 309
             > timeplate_1_0    101L100; //V105 S872 cycle 310 | cycle310:JTAG_TCK=0 | vector 106      cycle 310
  Repeat 2   > timeplate_1_0    100L100; //V106 S877 cycle 311-312 | cycle311-312:JTAG_TCK=0 | vector 107      cycle 311-312
  Repeat 2   > timeplate_1_0    101L100; //V107 S882 cycle 313-314 | cycle313-314:JTAG_TCK=0 | vector 108      cycle 313-314
             > timeplate_1_0    100L100; //V108 S887 cycle 315 | cycle315:JTAG_TCK=0 | vector 109      cycle 315
             > timeplate_1_0    101L100; //V109 S892 cycle 316 | cycle316:JTAG_TCK=0 | vector 110      cycle 316
  Repeat 7   > timeplate_1_0    100L100; //V110 S897 cycle 317-323 | cycle317-323:JTAG_TCK=0 | vector 111      cycle 317-323
             > timeplate_1_0    110L100; //V111 S902 cycle 324 | cycle324:JTAG_TCK=0 | vector 112      cycle 324
             > timeplate_1_0    110X100; //V112 S907 cycle 325 | cycle325:JTAG_TCK=0 | vector 113      cycle 325
             > timeplate_1_0    100X100; //V113 S913 cycle 326 | cycle326:JTAG_TCK=0 | vector 114      cycle 326
             > timeplate_1_0    100X100; //V114 S919 cycle 327 | Shift ddr_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle327:JTAG_TCK=0 | vector 115      cycle 327
             > timeplate_1_0    110X100; //V115 S924 cycle 328 | cycle328:JTAG_TCK=0 | vector 116      cycle 328
  Repeat 2   > timeplate_1_0    100X100; //V116 S929 cycle 329-330 | cycle329-330:JTAG_TCK=0 | vector 117      cycle 329-330
  Repeat 5   > timeplate_1_0    101X100; //V117 S938 cycle 331-335 | cycle331:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 0 | cycle332:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 1 | cycle333:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 2 | cycle334:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 3 | cycle335:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 4 | vector 118      cycle 331-335
  Repeat 46  > timeplate_1_0    100X100; //V118 S988 cycle 336-381 | cycle336:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 5 | cycle337:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 6 | cycle338:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 7 | cycle339:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 8 | cycle340:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 9 | cycle341:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 10 | cycle342:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 11 | cycle343:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 12 | cycle344:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 13 | cycle345:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 14 | cycle346:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 15 | cycle347:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 16 | cycle348:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 17 | cycle349:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 18 | cycle350:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 19 | cycle351:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 20 | cycle352:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 21 | cycle353:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 22 | cycle354:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 23 | cycle355:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 24 | cycle356:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 25 | cycle357:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 26 | cycle358:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 27 | cycle359:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 28 | cycle360:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 29 | cycle361:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 30 | cycle362:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 31 | cycle363:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 32 | cycle364:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 33 | cycle365:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 34 | cycle366:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 35 | cycle367:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 36 | cycle368:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 37 | cycle369:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 38 | cycle370:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 39 | cycle371:J
  Repeat 3   > timeplate_1_0    100X100; //V119 S995 cycle 382-384 | cycle382:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 51 | cycle383:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 52 | cycle384:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 53 | vector 120      cycle 382-384
             > timeplate_1_0    110X100; //V120 S1000 cycle 385 | cycle385:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 54 | vector 121      cycle 385
             > timeplate_1_0    110X100; //V121 S1005 cycle 386 | cycle386:JTAG_TCK=0 | vector 122      cycle 386
             > timeplate_1_0    100X100; //V122 S1011 cycle 387 | cycle387:JTAG_TCK=0 | vector 123      cycle 387
             > timeplate_1_0    100X100; //V123 S1025 cycle 388 | set testbench parameters -instruction shift -instr an_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=an_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(an_pll_up_ir=0000000010100100)! | cycle388:JTAG_TCK=0 | vector 124      cycle 388
  Repeat 2   > timeplate_1_0    110X100; //V124 S1030 cycle 389-390 | cycle389-390:JTAG_TCK=0 | vector 125      cycle 389-390
  Repeat 2   > timeplate_1_0    100X100; //V125 S1036 cycle 391-392 | cycle391-392:JTAG_TCK=0 | vector 126      cycle 391-392
             > timeplate_1_0    100H100; //V126 S1042 cycle 393 | shift in instruction(an_pll_up_ir=0000000010100100)! | cycle393:JTAG_TCK=0 | vector 127      cycle 393
             > timeplate_1_0    100L100; //V127 S1047 cycle 394 | cycle394:JTAG_TCK=0 | vector 128      cycle 394
             > timeplate_1_0    101L100; //V128 S1052 cycle 395 | cycle395:JTAG_TCK=0 | vector 129      cycle 395
  Repeat 2   > timeplate_1_0    100L100; //V129 S1057 cycle 396-397 | cycle396-397:JTAG_TCK=0 | vector 130      cycle 396-397
             > timeplate_1_0    101L100; //V130 S1062 cycle 398 | cycle398:JTAG_TCK=0 | vector 131      cycle 398
             > timeplate_1_0    100L100; //V131 S1067 cycle 399 | cycle399:JTAG_TCK=0 | vector 132      cycle 399
             > timeplate_1_0    101L100; //V132 S1072 cycle 400 | cycle400:JTAG_TCK=0 | vector 133      cycle 400
  Repeat 7   > timeplate_1_0    100L100; //V133 S1077 cycle 401-407 | cycle401-407:JTAG_TCK=0 | vector 134      cycle 401-407
             > timeplate_1_0    110L100; //V134 S1082 cycle 408 | cycle408:JTAG_TCK=0 | vector 135      cycle 408
             > timeplate_1_0    110X100; //V135 S1087 cycle 409 | cycle409:JTAG_TCK=0 | vector 136      cycle 409
             > timeplate_1_0    100X100; //V136 S1093 cycle 410 | cycle410:JTAG_TCK=0 | vector 137      cycle 410
             > timeplate_1_0    100X100; //V137 S1099 cycle 411 | Shift an_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle411:JTAG_TCK=0 | vector 138      cycle 411
             > timeplate_1_0    110X100; //V138 S1104 cycle 412 | cycle412:JTAG_TCK=0 | vector 139      cycle 412
  Repeat 2   > timeplate_1_0    100X100; //V139 S1109 cycle 413-414 | cycle413-414:JTAG_TCK=0 | vector 140      cycle 413-414
  Repeat 5   > timeplate_1_0    101X100; //V140 S1118 cycle 415-419 | cycle415:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 0 | cycle416:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 1 | cycle417:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 2 | cycle418:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 3 | cycle419:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 4 | vector 141      cycle 415-419
  Repeat 47  > timeplate_1_0    100X100; //V141 S1169 cycle 420-466 | cycle420:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 5 | cycle421:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 6 | cycle422:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 7 | cycle423:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 8 | cycle424:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 9 | cycle425:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 10 | cycle426:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 11 | cycle427:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 12 | cycle428:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 13 | cycle429:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 14 | cycle430:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 15 | cycle431:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 16 | cycle432:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 17 | cycle433:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 18 | cycle434:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 19 | cycle435:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 20 | cycle436:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 21 | cycle437:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 22 | cycle438:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 23 | cycle439:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 24 | cycle440:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 25 | cycle441:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 26 | cycle442:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 27 | cycle443:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 28 | cycle444:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 29 | cycle445:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 30 | cycle446:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 31 | cycle447:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 32 | cycle448:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 33 | cycle449:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 34 | cycle450:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 35 | cycle451:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 36 | cycle452:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 37 | cycle453:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 38 | cycle454:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 39 | cycle455:JTAG_TCK=0; Reg Name: an_pll_up; Bit
  Repeat 2   > timeplate_1_0    100X100; //V142 S1175 cycle 467-468 | cycle467:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 52 | cycle468:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 53 | vector 143      cycle 467-468
             > timeplate_1_0    110X100; //V143 S1180 cycle 469 | cycle469:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 54 | vector 144      cycle 469
             > timeplate_1_0    110X100; //V144 S1185 cycle 470 | cycle470:JTAG_TCK=0 | vector 145      cycle 470
             > timeplate_1_0    100X100; //V145 S1191 cycle 471 | cycle471:JTAG_TCK=0 | vector 146      cycle 471
             > timeplate_1_0    100X100; //V146 S1205 cycle 472 | set testbench parameters -instruction shift -instr fic_esc_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=fic_esc_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fic_esc_pll_up_ir=0000000010111111)! | cycle472:JTAG_TCK=0 | vector 147      cycle 472
  Repeat 2   > timeplate_1_0    110X100; //V147 S1210 cycle 473-474 | cycle473-474:JTAG_TCK=0 | vector 148      cycle 473-474
  Repeat 2   > timeplate_1_0    100X100; //V148 S1216 cycle 475-476 | cycle475-476:JTAG_TCK=0 | vector 149      cycle 475-476
             > timeplate_1_0    101H100; //V149 S1222 cycle 477 | shift in instruction(fic_esc_pll_up_ir=0000000010111111)! | cycle477:JTAG_TCK=0 | vector 150      cycle 477
  Repeat 5   > timeplate_1_0    101L100; //V150 S1227 cycle 478-482 | cycle478-482:JTAG_TCK=0 | vector 151      cycle 478-482
             > timeplate_1_0    100L100; //V151 S1232 cycle 483 | cycle483:JTAG_TCK=0 | vector 152      cycle 483
             > timeplate_1_0    101L100; //V152 S1237 cycle 484 | cycle484:JTAG_TCK=0 | vector 153      cycle 484
  Repeat 7   > timeplate_1_0    100L100; //V153 S1242 cycle 485-491 | cycle485-491:JTAG_TCK=0 | vector 154      cycle 485-491
             > timeplate_1_0    110L100; //V154 S1247 cycle 492 | cycle492:JTAG_TCK=0 | vector 155      cycle 492
             > timeplate_1_0    110X100; //V155 S1252 cycle 493 | cycle493:JTAG_TCK=0 | vector 156      cycle 493
             > timeplate_1_0    100X100; //V156 S1258 cycle 494 | cycle494:JTAG_TCK=0 | vector 157      cycle 494
             > timeplate_1_0    100X100; //V157 S1264 cycle 495 | Shift fic_esc_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle495:JTAG_TCK=0 | vector 158      cycle 495
             > timeplate_1_0    110X100; //V158 S1269 cycle 496 | cycle496:JTAG_TCK=0 | vector 159      cycle 496
  Repeat 2   > timeplate_1_0    100X100; //V159 S1274 cycle 497-498 | cycle497-498:JTAG_TCK=0 | vector 160      cycle 497-498
  Repeat 5   > timeplate_1_0    101X100; //V160 S1283 cycle 499-503 | cycle499:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 0 | cycle500:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 1 | cycle501:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 2 | cycle502:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 3 | cycle503:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 4 | vector 161      cycle 499-503
  Repeat 43  > timeplate_1_0    100X100; //V161 S1330 cycle 504-546 | cycle504:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 5 | cycle505:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 6 | cycle506:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 7 | cycle507:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 8 | cycle508:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 9 | cycle509:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 10 | cycle510:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 11 | cycle511:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 12 | cycle512:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 13 | cycle513:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 14 | cycle514:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 15 | cycle515:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 16 | cycle516:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 17 | cycle517:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 18 | cycle518:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 19 | cycle519:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 20 | cycle520:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 21 | cycle521:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 22 | cycle522:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 23 | cycle523:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 24 | cycle524:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 25 | cycle525:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 26 | cycle526:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 27 | cycle527:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 28 | cycle528:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 29 | cycle529:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 30 | cycle530:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 31 | cycle531:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 32 | cycle532:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 33 | cycle533:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 34 | cycle534:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 35 | cycle535:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 36 | cycle536:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Nu
  Repeat 6   > timeplate_1_0    100X100; //V162 S1340 cycle 547-552 | cycle547:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 48 | cycle548:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 49 | cycle549:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 50 | cycle550:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 51 | cycle551:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 52 | cycle552:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 53 | vector 163      cycle 547-552
             > timeplate_1_0    110X100; //V163 S1345 cycle 553 | cycle553:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 54 | vector 164      cycle 553
             > timeplate_1_0    110X100; //V164 S1350 cycle 554 | cycle554:JTAG_TCK=0 | vector 165      cycle 554
             > timeplate_1_0    100X100; //V165 S1356 cycle 555 | cycle555:JTAG_TCK=0 | vector 166      cycle 555
             > timeplate_1_0    100X100; //V166 S1370 cycle 556 | set testbench parameters -instruction shift -instr mag_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=mag_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(mag_pll_up_ir=0000000011000000)! | cycle556:JTAG_TCK=0 | vector 167      cycle 556
  Repeat 2   > timeplate_1_0    110X100; //V167 S1375 cycle 557-558 | cycle557-558:JTAG_TCK=0 | vector 168      cycle 557-558
  Repeat 2   > timeplate_1_0    100X100; //V168 S1381 cycle 559-560 | cycle559-560:JTAG_TCK=0 | vector 169      cycle 559-560
             > timeplate_1_0    100H100; //V169 S1387 cycle 561 | shift in instruction(mag_pll_up_ir=0000000011000000)! | cycle561:JTAG_TCK=0 | vector 170      cycle 561
  Repeat 5   > timeplate_1_0    100L100; //V170 S1392 cycle 562-566 | cycle562-566:JTAG_TCK=0 | vector 171      cycle 562-566
  Repeat 2   > timeplate_1_0    101L100; //V171 S1397 cycle 567-568 | cycle567-568:JTAG_TCK=0 | vector 172      cycle 567-568
  Repeat 7   > timeplate_1_0    100L100; //V172 S1402 cycle 569-575 | cycle569-575:JTAG_TCK=0 | vector 173      cycle 569-575
             > timeplate_1_0    110L100; //V173 S1407 cycle 576 | cycle576:JTAG_TCK=0 | vector 174      cycle 576
             > timeplate_1_0    110X100; //V174 S1412 cycle 577 | cycle577:JTAG_TCK=0 | vector 175      cycle 577
             > timeplate_1_0    100X100; //V175 S1418 cycle 578 | cycle578:JTAG_TCK=0 | vector 176      cycle 578
             > timeplate_1_0    100X100; //V176 S1424 cycle 579 | Shift mag_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle579:JTAG_TCK=0 | vector 177      cycle 579
             > timeplate_1_0    110X100; //V177 S1429 cycle 580 | cycle580:JTAG_TCK=0 | vector 178      cycle 580
  Repeat 2   > timeplate_1_0    100X100; //V178 S1434 cycle 581-582 | cycle581-582:JTAG_TCK=0 | vector 179      cycle 581-582
  Repeat 5   > timeplate_1_0    101X100; //V179 S1443 cycle 583-587 | cycle583:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 0 | cycle584:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 1 | cycle585:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 2 | cycle586:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 3 | cycle587:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 4 | vector 180      cycle 583-587
  Repeat 46  > timeplate_1_0    100X100; //V180 S1493 cycle 588-633 | cycle588:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 5 | cycle589:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 6 | cycle590:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 7 | cycle591:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 8 | cycle592:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 9 | cycle593:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 10 | cycle594:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 11 | cycle595:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 12 | cycle596:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 13 | cycle597:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 14 | cycle598:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 15 | cycle599:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 16 | cycle600:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 17 | cycle601:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 18 | cycle602:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 19 | cycle603:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 20 | cycle604:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 21 | cycle605:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 22 | cycle606:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 23 | cycle607:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 24 | cycle608:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 25 | cycle609:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 26 | cycle610:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 27 | cycle611:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 28 | cycle612:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 29 | cycle613:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 30 | cycle614:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 31 | cycle615:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 32 | cycle616:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 33 | cycle617:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 34 | cycle618:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 35 | cycle619:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 36 | cycle620:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 37 | cycle621:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 38 | cycle622:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 39 | cycle623:J
  Repeat 3   > timeplate_1_0    100X100; //V181 S1500 cycle 634-636 | cycle634:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 51 | cycle635:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 52 | cycle636:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 53 | vector 182      cycle 634-636
             > timeplate_1_0    110X100; //V182 S1505 cycle 637 | cycle637:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 54 | vector 183      cycle 637
             > timeplate_1_0    110X100; //V183 S1510 cycle 638 | cycle638:JTAG_TCK=0 | vector 184      cycle 638
             > timeplate_1_0    100X100; //V184 S1516 cycle 639 | cycle639:JTAG_TCK=0 | vector 185      cycle 639
             > timeplate_1_0    100X100; //V185 S1536 cycle 640 | 3. PLL adaptor initialization | ###################################################### |  pll_adapt rst = 0 | ###################################################### | set testbench parameters -instruction shift -instr cp_top_reserved_ir | -shift_in  32'b0000000000000000_10_10_10_10_10_10_10_00 | -shift_out 32'bxxxxxxxxxxxxxxxx_xx_xx_xx_xx_xx_xx_xx_xx | -cycle 0; | Shift(InstrName=cp_top_reserved_ir,ShiftInValue=00000000000000001010101010101000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_reserved_ir=0000000010101100)! | cycle640:JTAG_TCK=0 | vector 186      cycle 640
  Repeat 2   > timeplate_1_0    110X100; //V186 S1541 cycle 641-642 | cycle641-642:JTAG_TCK=0 | vector 187      cycle 641-642
  Repeat 2   > timeplate_1_0    100X100; //V187 S1547 cycle 643-644 | cycle643-644:JTAG_TCK=0 | vector 188      cycle 643-644
             > timeplate_1_0    100H100; //V188 S1553 cycle 645 | shift in instruction(cp_top_reserved_ir=0000000010101100)! | cycle645:JTAG_TCK=0 | vector 189      cycle 645
             > timeplate_1_0    100L100; //V189 S1558 cycle 646 | cycle646:JTAG_TCK=0 | vector 190      cycle 646
  Repeat 2   > timeplate_1_0    101L100; //V190 S1563 cycle 647-648 | cycle647-648:JTAG_TCK=0 | vector 191      cycle 647-648
             > timeplate_1_0    100L100; //V191 S1568 cycle 649 | cycle649:JTAG_TCK=0 | vector 192      cycle 649
             > timeplate_1_0    101L100; //V192 S1573 cycle 650 | cycle650:JTAG_TCK=0 | vector 193      cycle 650
             > timeplate_1_0    100L100; //V193 S1578 cycle 651 | cycle651:JTAG_TCK=0 | vector 194      cycle 651
             > timeplate_1_0    101L100; //V194 S1583 cycle 652 | cycle652:JTAG_TCK=0 | vector 195      cycle 652
  Repeat 7   > timeplate_1_0    100L100; //V195 S1588 cycle 653-659 | cycle653-659:JTAG_TCK=0 | vector 196      cycle 653-659
             > timeplate_1_0    110L100; //V196 S1593 cycle 660 | cycle660:JTAG_TCK=0 | vector 197      cycle 660
             > timeplate_1_0    110X100; //V197 S1598 cycle 661 | cycle661:JTAG_TCK=0 | vector 198      cycle 661
             > timeplate_1_0    100X100; //V198 S1604 cycle 662 | cycle662:JTAG_TCK=0 | vector 199      cycle 662
             > timeplate_1_0    100X100; //V199 S1610 cycle 663 | Shift cp_top_reserved(InData=00000000000000001010101010101000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle663:JTAG_TCK=0 | vector 200      cycle 663
             > timeplate_1_0    110X100; //V200 S1615 cycle 664 | cycle664:JTAG_TCK=0 | vector 201      cycle 664
  Repeat 2   > timeplate_1_0    100X100; //V201 S1620 cycle 665-666 | cycle665-666:JTAG_TCK=0 | vector 202      cycle 665-666
  Repeat 3   > timeplate_1_0    100X100; //V202 S1627 cycle 667-669 | cycle667:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 0 | cycle668:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 1 | cycle669:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 2 | vector 203      cycle 667-669
             > timeplate_1_0    101X100; //V203 S1632 cycle 670 | cycle670:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 3 | vector 204      cycle 670
             > timeplate_1_0    100X100; //V204 S1637 cycle 671 | cycle671:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 4 | vector 205      cycle 671
             > timeplate_1_0    101X100; //V205 S1642 cycle 672 | cycle672:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 5 | vector 206      cycle 672
             > timeplate_1_0    100X100; //V206 S1647 cycle 673 | cycle673:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 6 | vector 207      cycle 673
             > timeplate_1_0    101X100; //V207 S1652 cycle 674 | cycle674:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 7 | vector 208      cycle 674
             > timeplate_1_0    100X100; //V208 S1657 cycle 675 | cycle675:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 8 | vector 209      cycle 675
             > timeplate_1_0    101X100; //V209 S1662 cycle 676 | cycle676:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 9 | vector 210      cycle 676
             > timeplate_1_0    100X100; //V210 S1667 cycle 677 | cycle677:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 10 | vector 211      cycle 677
             > timeplate_1_0    101X100; //V211 S1672 cycle 678 | cycle678:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 11 | vector 212      cycle 678
             > timeplate_1_0    100X100; //V212 S1677 cycle 679 | cycle679:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 12 | vector 213      cycle 679
             > timeplate_1_0    101X100; //V213 S1682 cycle 680 | cycle680:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 13 | vector 214      cycle 680
             > timeplate_1_0    100X100; //V214 S1687 cycle 681 | cycle681:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 14 | vector 215      cycle 681
             > timeplate_1_0    101X100; //V215 S1692 cycle 682 | cycle682:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 15 | vector 216      cycle 682
  Repeat 15  > timeplate_1_0    100X100; //V216 S1711 cycle 683-697 | cycle683:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 16 | cycle684:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 17 | cycle685:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 18 | cycle686:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 19 | cycle687:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 20 | cycle688:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 21 | cycle689:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 22 | cycle690:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 23 | cycle691:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 24 | cycle692:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 25 | cycle693:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 26 | cycle694:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 27 | cycle695:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 28 | cycle696:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 29 | cycle697:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 30 | vector 217      cycle 683-697
             > timeplate_1_0    110X100; //V217 S1716 cycle 698 | cycle698:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 31 | vector 218      cycle 698
             > timeplate_1_0    110X100; //V218 S1721 cycle 699 | cycle699:JTAG_TCK=0 | vector 219      cycle 699
             > timeplate_1_0    100X100; //V219 S1727 cycle 700 | cycle700:JTAG_TCK=0 | vector 220      cycle 700
             > timeplate_1_0    100X100; //V220 S1744 cycle 701 | ###################################################### |  pll_adapt rst = 1 | ###################################################### | set testbench parameters -instruction shift -instr cp_top_reserved_ir | -shift_in  32'b0000000000000000_11_11_11_11_11_11_11_00 | -shift_out 32'bxxxxxxxxxxxxxxxx_xx_xx_xx_xx_xx_xx_xx_xx | -cycle 0; | Shift(InstrName=cp_top_reserved_ir,ShiftInValue=00000000000000001111111111111100,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_reserved_ir=0000000010101100)! | cycle701:JTAG_TCK=0 | vector 221      cycle 701
  Repeat 2   > timeplate_1_0    110X100; //V221 S1749 cycle 702-703 | cycle702-703:JTAG_TCK=0 | vector 222      cycle 702-703
  Repeat 2   > timeplate_1_0    100X100; //V222 S1755 cycle 704-705 | cycle704-705:JTAG_TCK=0 | vector 223      cycle 704-705
             > timeplate_1_0    100H100; //V223 S1761 cycle 706 | shift in instruction(cp_top_reserved_ir=0000000010101100)! | cycle706:JTAG_TCK=0 | vector 224      cycle 706
             > timeplate_1_0    100L100; //V224 S1766 cycle 707 | cycle707:JTAG_TCK=0 | vector 225      cycle 707
  Repeat 2   > timeplate_1_0    101L100; //V225 S1771 cycle 708-709 | cycle708-709:JTAG_TCK=0 | vector 226      cycle 708-709
             > timeplate_1_0    100L100; //V226 S1776 cycle 710 | cycle710:JTAG_TCK=0 | vector 227      cycle 710
             > timeplate_1_0    101L100; //V227 S1781 cycle 711 | cycle711:JTAG_TCK=0 | vector 228      cycle 711
             > timeplate_1_0    100L100; //V228 S1786 cycle 712 | cycle712:JTAG_TCK=0 | vector 229      cycle 712
             > timeplate_1_0    101L100; //V229 S1791 cycle 713 | cycle713:JTAG_TCK=0 | vector 230      cycle 713
  Repeat 7   > timeplate_1_0    100L100; //V230 S1796 cycle 714-720 | cycle714-720:JTAG_TCK=0 | vector 231      cycle 714-720
             > timeplate_1_0    110L100; //V231 S1801 cycle 721 | cycle721:JTAG_TCK=0 | vector 232      cycle 721
             > timeplate_1_0    110X100; //V232 S1806 cycle 722 | cycle722:JTAG_TCK=0 | vector 233      cycle 722
             > timeplate_1_0    100X100; //V233 S1812 cycle 723 | cycle723:JTAG_TCK=0 | vector 234      cycle 723
             > timeplate_1_0    100X100; //V234 S1818 cycle 724 | Shift cp_top_reserved(InData=00000000000000001111111111111100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle724:JTAG_TCK=0 | vector 235      cycle 724
             > timeplate_1_0    110X100; //V235 S1823 cycle 725 | cycle725:JTAG_TCK=0 | vector 236      cycle 725
  Repeat 2   > timeplate_1_0    100X100; //V236 S1828 cycle 726-727 | cycle726-727:JTAG_TCK=0 | vector 237      cycle 726-727
  Repeat 2   > timeplate_1_0    100X100; //V237 S1834 cycle 728-729 | cycle728:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 0 | cycle729:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 1 | vector 238      cycle 728-729
  Repeat 14  > timeplate_1_0    101X100; //V238 S1852 cycle 730-743 | cycle730:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 2 | cycle731:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 3 | cycle732:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 4 | cycle733:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 5 | cycle734:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 6 | cycle735:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 7 | cycle736:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 8 | cycle737:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 9 | cycle738:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 10 | cycle739:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 11 | cycle740:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 12 | cycle741:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 13 | cycle742:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 14 | cycle743:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 15 | vector 239      cycle 730-743
  Repeat 15  > timeplate_1_0    100X100; //V239 S1871 cycle 744-758 | cycle744:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 16 | cycle745:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 17 | cycle746:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 18 | cycle747:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 19 | cycle748:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 20 | cycle749:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 21 | cycle750:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 22 | cycle751:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 23 | cycle752:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 24 | cycle753:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 25 | cycle754:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 26 | cycle755:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 27 | cycle756:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 28 | cycle757:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 29 | cycle758:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 30 | vector 240      cycle 744-758
             > timeplate_1_0    110X100; //V240 S1876 cycle 759 | cycle759:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 31 | vector 241      cycle 759
             > timeplate_1_0    110X100; //V241 S1881 cycle 760 | cycle760:JTAG_TCK=0 | vector 242      cycle 760
             > timeplate_1_0    100X100; //V242 S1887 cycle 761 | cycle761:JTAG_TCK=0 | vector 243      cycle 761
             > timeplate_1_0    100X100; //V243 S1917 cycle 762 | 4.swithch jtag control | ###################### | JTAG register,INSTRUCTION:pll_test_mode_ir | ###################### | bit6 : core_pll_test_mode | bit5 : dp_pll_test_mode | bit4 : ddr_pll_test_mode | bit3 : mag_pll_test_mode | bit2 : ptp_pll_test_mode | bit1 : an_pll_test_mode | bit0 : fic_esc_pll_test_mode | ##################### | set testbench parameters -instruction shift -instr pll_test_mode_ir | -shift_in  7'b1111111 | -shift_out 7'bxxxxxxx | -cycle 0; | Shift(InstrName=pll_test_mode_ir,ShiftInValue=1111111,ShiftOutValue=xxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(pll_test_mode_ir=0000000011000010)! | cycle762:JTAG_TCK=0 | vector 244      cycle 762
  Repeat 2   > timeplate_1_0    110X100; //V244 S1922 cycle 763-764 | cycle763-764:JTAG_TCK=0 | vector 245      cycle 763-764
  Repeat 2   > timeplate_1_0    100X100; //V245 S1928 cycle 765-766 | cycle765-766:JTAG_TCK=0 | vector 246      cycle 765-766
             > timeplate_1_0    100H100; //V246 S1934 cycle 767 | shift in instruction(pll_test_mode_ir=0000000011000010)! | cycle767:JTAG_TCK=0 | vector 247      cycle 767
             > timeplate_1_0    101L100; //V247 S1939 cycle 768 | cycle768:JTAG_TCK=0 | vector 248      cycle 768
  Repeat 4   > timeplate_1_0    100L100; //V248 S1944 cycle 769-772 | cycle769-772:JTAG_TCK=0 | vector 249      cycle 769-772
  Repeat 2   > timeplate_1_0    101L100; //V249 S1949 cycle 773-774 | cycle773-774:JTAG_TCK=0 | vector 250      cycle 773-774
  Repeat 7   > timeplate_1_0    100L100; //V250 S1954 cycle 775-781 | cycle775-781:JTAG_TCK=0 | vector 251      cycle 775-781
             > timeplate_1_0    110L100; //V251 S1959 cycle 782 | cycle782:JTAG_TCK=0 | vector 252      cycle 782
             > timeplate_1_0    110X100; //V252 S1964 cycle 783 | cycle783:JTAG_TCK=0 | vector 253      cycle 783
             > timeplate_1_0    100X100; //V253 S1970 cycle 784 | cycle784:JTAG_TCK=0 | vector 254      cycle 784
             > timeplate_1_0    100X100; //V254 S1976 cycle 785 | Shift pll_test_mode(InData=1111111, OutData=xxxxxxx)! | cycle785:JTAG_TCK=0 | vector 255      cycle 785
             > timeplate_1_0    110X100; //V255 S1981 cycle 786 | cycle786:JTAG_TCK=0 | vector 256      cycle 786
  Repeat 2   > timeplate_1_0    100X100; //V256 S1986 cycle 787-788 | cycle787-788:JTAG_TCK=0 | vector 257      cycle 787-788
  Repeat 6   > timeplate_1_0    101X100; //V257 S1996 cycle 789-794 | cycle789:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 0 | cycle790:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 1 | cycle791:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 2 | cycle792:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 3 | cycle793:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 4 | cycle794:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 5 | vector 258      cycle 789-794
             > timeplate_1_0    111X100; //V258 S2001 cycle 795 | cycle795:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 6 | vector 259      cycle 795
             > timeplate_1_0    111X100; //V259 S2006 cycle 796 | cycle796:JTAG_TCK=0 | vector 260      cycle 796
             > timeplate_1_0    101X100; //V260 S2011 cycle 797 | cycle797:JTAG_TCK=0 | vector 261      cycle 797
             > timeplate_1_0    101X100; //V261 S2074 cycle 798 |  start power down cfg  |       (IO) 4  ---> 5 ---> 6 ---> 7      8 <--- 9 <---19 <---18 <---17 |            |                                                        ^ |            v                                                        | |            3                                                       16(IO) |            |                                                        | |            v                                                        v |            2                                                       15 |            |                                                        | |            v                                                        v |            1                                                       14 |            |                                                        | |            v                                                        v |            0                                                       13 |                                                                     | |                                                                     v |                                                                10<--12 |                                                                 | |                                                                 v |                                                                11(IO) | attention:16 refclk1 can't convey to 9 & 8 | lmag_srd_top : 0--->7 ; fmag_srd_top : 8,9,12-->19  ; cp_top : 10,11 | _top_hilink_group_0_ctrl_ir | bit15                bsac | bit14                bsic | bit13                bsid1 | bit12                bsid0 | bit10                dft_through(spare_in2_cs) | bit9                 bse | bit8                 bstxe | bit7                 bshys1 | bit6                 bshys0 | bit5                 bshyr1 | bit4                 bshyr0 | bit3                 dft_share_scio | bit2                 ahb_disable | bit1                 hilink_dftctrl | bit0          
  Repeat 2   > timeplate_1_0    111X100; //V262 S2079 cycle 799-800 | cycle799-800:JTAG_TCK=0 | vector 263      cycle 799-800
  Repeat 2   > timeplate_1_0    101X100; //V263 S2085 cycle 801-802 | cycle801-802:JTAG_TCK=0 | vector 264      cycle 801-802
             > timeplate_1_0    100H100; //V264 S2091 cycle 803 | shift in instruction(lmag_srd_top_hilink_group_0_ctrl_ir=0000000011101000)! | cycle803:JTAG_TCK=0 | vector 265      cycle 803
  Repeat 2   > timeplate_1_0    100L100; //V265 S2096 cycle 804-805 | cycle804-805:JTAG_TCK=0 | vector 266      cycle 804-805
             > timeplate_1_0    101L100; //V266 S2101 cycle 806 | cycle806:JTAG_TCK=0 | vector 267      cycle 806
             > timeplate_1_0    100L100; //V267 S2106 cycle 807 | cycle807:JTAG_TCK=0 | vector 268      cycle 807
  Repeat 3   > timeplate_1_0    101L100; //V268 S2111 cycle 808-810 | cycle808-810:JTAG_TCK=0 | vector 269      cycle 808-810
  Repeat 7   > timeplate_1_0    100L100; //V269 S2116 cycle 811-817 | cycle811-817:JTAG_TCK=0 | vector 270      cycle 811-817
             > timeplate_1_0    110L100; //V270 S2121 cycle 818 | cycle818:JTAG_TCK=0 | vector 271      cycle 818
             > timeplate_1_0    110X100; //V271 S2126 cycle 819 | cycle819:JTAG_TCK=0 | vector 272      cycle 819
             > timeplate_1_0    100X100; //V272 S2132 cycle 820 | cycle820:JTAG_TCK=0 | vector 273      cycle 820
             > timeplate_1_0    100X100; //V273 S2138 cycle 821 | Shift lmag_srd_top_hilink_group_0_ctrl(InData=000000000000110, OutData=xxxxxxxxxxxxxxx)! | cycle821:JTAG_TCK=0 | vector 274      cycle 821
             > timeplate_1_0    110X100; //V274 S2143 cycle 822 | cycle822:JTAG_TCK=0 | vector 275      cycle 822
  Repeat 2   > timeplate_1_0    100X100; //V275 S2148 cycle 823-824 | cycle823-824:JTAG_TCK=0 | vector 276      cycle 823-824
             > timeplate_1_0    100X100; //V276 S2153 cycle 825 | cycle825:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 0 | vector 277      cycle 825
  Repeat 2   > timeplate_1_0    101X100; //V277 S2159 cycle 826-827 | cycle826:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 1 | cycle827:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 2 | vector 278      cycle 826-827
  Repeat 11  > timeplate_1_0    100X100; //V278 S2174 cycle 828-838 | cycle828:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 3 | cycle829:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 4 | cycle830:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 5 | cycle831:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 6 | cycle832:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 7 | cycle833:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 8 | cycle834:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 9 | cycle835:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 10 | cycle836:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 11 | cycle837:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 12 | cycle838:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 13 | vector 279      cycle 828-838
             > timeplate_1_0    110X100; //V279 S2179 cycle 839 | cycle839:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 14 | vector 280      cycle 839
             > timeplate_1_0    110X100; //V280 S2184 cycle 840 | cycle840:JTAG_TCK=0 | vector 281      cycle 840
             > timeplate_1_0    100X100; //V281 S2190 cycle 841 | cycle841:JTAG_TCK=0 | vector 282      cycle 841
             > timeplate_1_0    100X100; //V282 S2206 cycle 842 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_group_0_ctrl_ir | -shift_in   15'b000000000000110 | -shift_out  15'bxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_group_0_ctrl_ir,ShiftInValue=000000000000110,ShiftOutValue=xxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_group_0_ctrl_ir=0000000100001000)! | cycle842:JTAG_TCK=0 | vector 283      cycle 842
  Repeat 2   > timeplate_1_0    110X100; //V283 S2211 cycle 843-844 | cycle843-844:JTAG_TCK=0 | vector 284      cycle 843-844
  Repeat 2   > timeplate_1_0    100X100; //V284 S2217 cycle 845-846 | cycle845-846:JTAG_TCK=0 | vector 285      cycle 845-846
             > timeplate_1_0    100H100; //V285 S2223 cycle 847 | shift in instruction(fmag_srd_top_hilink_group_0_ctrl_ir=0000000100001000)! | cycle847:JTAG_TCK=0 | vector 286      cycle 847
  Repeat 2   > timeplate_1_0    100L100; //V286 S2228 cycle 848-849 | cycle848-849:JTAG_TCK=0 | vector 287      cycle 848-849
             > timeplate_1_0    101L100; //V287 S2233 cycle 850 | cycle850:JTAG_TCK=0 | vector 288      cycle 850
  Repeat 4   > timeplate_1_0    100L100; //V288 S2238 cycle 851-854 | cycle851-854:JTAG_TCK=0 | vector 289      cycle 851-854
             > timeplate_1_0    101L100; //V289 S2243 cycle 855 | cycle855:JTAG_TCK=0 | vector 290      cycle 855
  Repeat 6   > timeplate_1_0    100L100; //V290 S2248 cycle 856-861 | cycle856-861:JTAG_TCK=0 | vector 291      cycle 856-861
             > timeplate_1_0    110L100; //V291 S2253 cycle 862 | cycle862:JTAG_TCK=0 | vector 292      cycle 862
             > timeplate_1_0    110X100; //V292 S2258 cycle 863 | cycle863:JTAG_TCK=0 | vector 293      cycle 863
             > timeplate_1_0    100X100; //V293 S2264 cycle 864 | cycle864:JTAG_TCK=0 | vector 294      cycle 864
             > timeplate_1_0    100X100; //V294 S2270 cycle 865 | Shift fmag_srd_top_hilink_group_0_ctrl(InData=000000000000110, OutData=xxxxxxxxxxxxxxx)! | cycle865:JTAG_TCK=0 | vector 295      cycle 865
             > timeplate_1_0    110X100; //V295 S2275 cycle 866 | cycle866:JTAG_TCK=0 | vector 296      cycle 866
  Repeat 2   > timeplate_1_0    100X100; //V296 S2280 cycle 867-868 | cycle867-868:JTAG_TCK=0 | vector 297      cycle 867-868
             > timeplate_1_0    100X100; //V297 S2285 cycle 869 | cycle869:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 0 | vector 298      cycle 869
  Repeat 2   > timeplate_1_0    101X100; //V298 S2291 cycle 870-871 | cycle870:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 1 | cycle871:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 2 | vector 299      cycle 870-871
  Repeat 11  > timeplate_1_0    100X100; //V299 S2306 cycle 872-882 | cycle872:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 3 | cycle873:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 4 | cycle874:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 5 | cycle875:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 6 | cycle876:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 7 | cycle877:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 8 | cycle878:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 9 | cycle879:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 10 | cycle880:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 11 | cycle881:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 12 | cycle882:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 13 | vector 300      cycle 872-882
             > timeplate_1_0    110X100; //V300 S2311 cycle 883 | cycle883:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 14 | vector 301      cycle 883
             > timeplate_1_0    110X100; //V301 S2316 cycle 884 | cycle884:JTAG_TCK=0 | vector 302      cycle 884
             > timeplate_1_0    100X100; //V302 S2322 cycle 885 | cycle885:JTAG_TCK=0 | vector 303      cycle 885
             > timeplate_1_0    100X100; //V303 S2336 cycle 886 | set testbench parameters -instruction shift -instr cp_top_hilink_group_0_ctrl_ir | -shift_in   15'b000000000000110 | -shift_out  15'bxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_group_0_ctrl_ir,ShiftInValue=000000000000110,ShiftOutValue=xxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_group_0_ctrl_ir=0000000011001101)! | cycle886:JTAG_TCK=0 | vector 304      cycle 886
  Repeat 2   > timeplate_1_0    110X100; //V304 S2341 cycle 887-888 | cycle887-888:JTAG_TCK=0 | vector 305      cycle 887-888
  Repeat 2   > timeplate_1_0    100X100; //V305 S2347 cycle 889-890 | cycle889-890:JTAG_TCK=0 | vector 306      cycle 889-890
             > timeplate_1_0    101H100; //V306 S2353 cycle 891 | shift in instruction(cp_top_hilink_group_0_ctrl_ir=0000000011001101)! | cycle891:JTAG_TCK=0 | vector 307      cycle 891
             > timeplate_1_0    100L100; //V307 S2358 cycle 892 | cycle892:JTAG_TCK=0 | vector 308      cycle 892
  Repeat 2   > timeplate_1_0    101L100; //V308 S2363 cycle 893-894 | cycle893-894:JTAG_TCK=0 | vector 309      cycle 893-894
  Repeat 2   > timeplate_1_0    100L100; //V309 S2368 cycle 895-896 | cycle895-896:JTAG_TCK=0 | vector 310      cycle 895-896
  Repeat 2   > timeplate_1_0    101L100; //V310 S2373 cycle 897-898 | cycle897-898:JTAG_TCK=0 | vector 311      cycle 897-898
  Repeat 7   > timeplate_1_0    100L100; //V311 S2378 cycle 899-905 | cycle899-905:JTAG_TCK=0 | vector 312      cycle 899-905
             > timeplate_1_0    110L100; //V312 S2383 cycle 906 | cycle906:JTAG_TCK=0 | vector 313      cycle 906
             > timeplate_1_0    110X100; //V313 S2388 cycle 907 | cycle907:JTAG_TCK=0 | vector 314      cycle 907
             > timeplate_1_0    100X100; //V314 S2394 cycle 908 | cycle908:JTAG_TCK=0 | vector 315      cycle 908
             > timeplate_1_0    100X100; //V315 S2400 cycle 909 | Shift cp_top_hilink_group_0_ctrl(InData=000000000000110, OutData=xxxxxxxxxxxxxxx)! | cycle909:JTAG_TCK=0 | vector 316      cycle 909
             > timeplate_1_0    110X100; //V316 S2405 cycle 910 | cycle910:JTAG_TCK=0 | vector 317      cycle 910
  Repeat 2   > timeplate_1_0    100X100; //V317 S2410 cycle 911-912 | cycle911-912:JTAG_TCK=0 | vector 318      cycle 911-912
             > timeplate_1_0    100X100; //V318 S2415 cycle 913 | cycle913:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 0 | vector 319      cycle 913
  Repeat 2   > timeplate_1_0    101X100; //V319 S2421 cycle 914-915 | cycle914:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 1 | cycle915:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 2 | vector 320      cycle 914-915
  Repeat 11  > timeplate_1_0    100X100; //V320 S2436 cycle 916-926 | cycle916:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 3 | cycle917:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 4 | cycle918:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 5 | cycle919:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 6 | cycle920:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 7 | cycle921:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 8 | cycle922:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 9 | cycle923:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 10 | cycle924:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 11 | cycle925:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 12 | cycle926:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 13 | vector 321      cycle 916-926
             > timeplate_1_0    110X100; //V321 S2441 cycle 927 | cycle927:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 14 | vector 322      cycle 927
             > timeplate_1_0    110X100; //V322 S2446 cycle 928 | cycle928:JTAG_TCK=0 | vector 323      cycle 928
             > timeplate_1_0    100X100; //V323 S2452 cycle 929 | cycle929:JTAG_TCK=0 | vector 324      cycle 929
             > timeplate_1_0    100X100; //V324 S2494 cycle 930 | configuration order:4---->0; 4---->7; 16---->8;16---->11 | set grstb & macropwrdb to 0 |  macropwrdb=0 grstb=0 release cs_rstb =1 ds_rstb=1 | lmag_srd_top_hilink_4_ctrlsignal | bit35              refclk_sel (ss have) | bit                core_clk_selext | bit                core_clk_sel | bit                macropwrdb | bit                grstb | bit                lifeclk2dig_sel | bit                cs_rstb | bit                ds_rstb[3]~ds_rstb[0] | bit                hsel | bit                tx_quiet[3]~tx_quiet[0] | bit                tx_refresh[3]~tx_refresh[0] | bit                rx_quiet[3]~rx_quiet[0] | bit                rx_refresh[3]~rx_refresh[0] | bit                spi_csb[3]~spi_csb[0] | bit0               bit_slip[3]~bit_slip[0] | configuration order:4-->3-->2-->1-->0 | U_SRD4B_4 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_4_ctrlsignal_ir | -shift_in   36'b0_0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_4_ctrlsignal_ir,ShiftInValue=000000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_4_ctrlsignal_ir=0000000011011101)! | cycle930:JTAG_TCK=0 | vector 325      cycle 930
  Repeat 2   > timeplate_1_0    110X100; //V325 S2499 cycle 931-932 | cycle931-932:JTAG_TCK=0 | vector 326      cycle 931-932
  Repeat 2   > timeplate_1_0    100X100; //V326 S2505 cycle 933-934 | cycle933-934:JTAG_TCK=0 | vector 327      cycle 933-934
             > timeplate_1_0    101H100; //V327 S2511 cycle 935 | shift in instruction(lmag_srd_top_hilink_4_ctrlsignal_ir=0000000011011101)! | cycle935:JTAG_TCK=0 | vector 328      cycle 935
             > timeplate_1_0    100L100; //V328 S2516 cycle 936 | cycle936:JTAG_TCK=0 | vector 329      cycle 936
  Repeat 3   > timeplate_1_0    101L100; //V329 S2521 cycle 937-939 | cycle937-939:JTAG_TCK=0 | vector 330      cycle 937-939
             > timeplate_1_0    100L100; //V330 S2526 cycle 940 | cycle940:JTAG_TCK=0 | vector 331      cycle 940
  Repeat 2   > timeplate_1_0    101L100; //V331 S2531 cycle 941-942 | cycle941-942:JTAG_TCK=0 | vector 332      cycle 941-942
  Repeat 7   > timeplate_1_0    100L100; //V332 S2536 cycle 943-949 | cycle943-949:JTAG_TCK=0 | vector 333      cycle 943-949
             > timeplate_1_0    110L100; //V333 S2541 cycle 950 | cycle950:JTAG_TCK=0 | vector 334      cycle 950
             > timeplate_1_0    110X100; //V334 S2546 cycle 951 | cycle951:JTAG_TCK=0 | vector 335      cycle 951
             > timeplate_1_0    100X100; //V335 S2552 cycle 952 | cycle952:JTAG_TCK=0 | vector 336      cycle 952
             > timeplate_1_0    100X100; //V336 S2558 cycle 953 | Shift lmag_srd_top_hilink_4_ctrlsignal(InData=000000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle953:JTAG_TCK=0 | vector 337      cycle 953
             > timeplate_1_0    110X100; //V337 S2563 cycle 954 | cycle954:JTAG_TCK=0 | vector 338      cycle 954
  Repeat 2   > timeplate_1_0    100X100; //V338 S2568 cycle 955-956 | cycle955-956:JTAG_TCK=0 | vector 339      cycle 955-956
  Repeat 25  > timeplate_1_0    100X100; //V339 S2597 cycle 957-981 | cycle957:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 0 | cycle958:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 1 | cycle959:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 2 | cycle960:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 3 | cycle961:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 4 | cycle962:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 5 | cycle963:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 6 | cycle964:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 7 | cycle965:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 8 | cycle966:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 9 | cycle967:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 10 | cycle968:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 11 | cycle969:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 12 | cycle970:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 13 | cycle971:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 14 | cycle972:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 15 | cycle973:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 16 | cycle974:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 17 | cycle975:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 18 | cycle976:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 19 | cycle977:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 20 | cycle978:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 21 | cycle979:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 22 | cycle980:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 23 | cycle981:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 24 | vector 340      cycle 957-981
  Repeat 5   > timeplate_1_0    101X100; //V340 S2606 cycle 982-986 | cycle982:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 25 | cycle983:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 26 | cycle984:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 27 | cycle985:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 28 | cycle986:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 29 | vector 341      cycle 982-986
  Repeat 5   > timeplate_1_0    100X100; //V341 S2615 cycle 987-991 | cycle987:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 30 | cycle988:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 31 | cycle989:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 32 | cycle990:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 33 | cycle991:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 34 | vector 342      cycle 987-991
             > timeplate_1_0    110X100; //V342 S2620 cycle 992 | cycle992:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 35 | vector 343      cycle 992
             > timeplate_1_0    110X100; //V343 S2625 cycle 993 | cycle993:JTAG_TCK=0 | vector 344      cycle 993
             > timeplate_1_0    100X100; //V344 S2631 cycle 994 | cycle994:JTAG_TCK=0 | vector 345      cycle 994
             > timeplate_1_0    100X100; //V345 S2647 cycle 995 | U_SRD8B_3 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_3_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_3_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_3_ctrlsignal_ir=0000000011011010)! | cycle995:JTAG_TCK=0 | vector 346      cycle 995
  Repeat 2   > timeplate_1_0    110X100; //V346 S2652 cycle 996-997 | cycle996-997:JTAG_TCK=0 | vector 347      cycle 996-997
  Repeat 2   > timeplate_1_0    100X100; //V347 S2658 cycle 998-999 | cycle998-999:JTAG_TCK=0 | vector 348      cycle 998-999
             > timeplate_1_0    100H100; //V348 S2664 cycle 1000 | shift in instruction(lmag_srd_top_hilink_3_ctrlsignal_ir=0000000011011010)! | cycle1000:JTAG_TCK=0 | vector 349      cycle 1000
             > timeplate_1_0    101L100; //V349 S2669 cycle 1001 | cycle1001:JTAG_TCK=0 | vector 350      cycle 1001
             > timeplate_1_0    100L100; //V350 S2674 cycle 1002 | cycle1002:JTAG_TCK=0 | vector 351      cycle 1002
  Repeat 2   > timeplate_1_0    101L100; //V351 S2679 cycle 1003-1004 | cycle1003-1004:JTAG_TCK=0 | vector 352      cycle 1003-1004
             > timeplate_1_0    100L100; //V352 S2684 cycle 1005 | cycle1005:JTAG_TCK=0 | vector 353      cycle 1005
  Repeat 2   > timeplate_1_0    101L100; //V353 S2689 cycle 1006-1007 | cycle1006-1007:JTAG_TCK=0 | vector 354      cycle 1006-1007
  Repeat 7   > timeplate_1_0    100L100; //V354 S2694 cycle 1008-1014 | cycle1008-1014:JTAG_TCK=0 | vector 355      cycle 1008-1014
             > timeplate_1_0    110L100; //V355 S2699 cycle 1015 | cycle1015:JTAG_TCK=0 | vector 356      cycle 1015
             > timeplate_1_0    110X100; //V356 S2704 cycle 1016 | cycle1016:JTAG_TCK=0 | vector 357      cycle 1016
             > timeplate_1_0    100X100; //V357 S2710 cycle 1017 | cycle1017:JTAG_TCK=0 | vector 358      cycle 1017
             > timeplate_1_0    100X100; //V358 S2716 cycle 1018 | Shift lmag_srd_top_hilink_3_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1018:JTAG_TCK=0 | vector 359      cycle 1018
             > timeplate_1_0    110X100; //V359 S2721 cycle 1019 | cycle1019:JTAG_TCK=0 | vector 360      cycle 1019
  Repeat 2   > timeplate_1_0    100X100; //V360 S2726 cycle 1020-1021 | cycle1020-1021:JTAG_TCK=0 | vector 361      cycle 1020-1021
  Repeat 34  > timeplate_1_0    100X100; //V361 S2764 cycle 1022-1055 | cycle1022:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 0 | cycle1023:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 1 | cycle1024:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 2 | cycle1025:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 3 | cycle1026:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 4 | cycle1027:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 5 | cycle1028:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 6 | cycle1029:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 7 | cycle1030:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 8 | cycle1031:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 9 | cycle1032:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 10 | cycle1033:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 11 | cycle1034:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 12 | cycle1035:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 13 | cycle1036:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 14 | cycle1037:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 15 | cycle1038:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 16 | cycle1039:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 17 | cycle1040:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 18 | cycle1041:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 19 | cycle1042:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 20 | cycle1043:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 21 | cycle1044:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 22 | cycle1045:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 23 | cycle1046:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 24 | cycle1047:
  Repeat 15  > timeplate_1_0    100X100; //V362 S2783 cycle 1056-1070 | cycle1056:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 34 | cycle1057:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 35 | cycle1058:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 36 | cycle1059:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 37 | cycle1060:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 38 | cycle1061:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 39 | cycle1062:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 40 | cycle1063:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 41 | cycle1064:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 42 | cycle1065:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 43 | cycle1066:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 44 | cycle1067:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 45 | cycle1068:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 46 | cycle1069:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 47 | cycle1070:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 48 | vector 363      cycle 1056-1070
  Repeat 9   > timeplate_1_0    101X100; //V363 S2796 cycle 1071-1079 | cycle1071:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 49 | cycle1072:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 50 | cycle1073:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 51 | cycle1074:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 52 | cycle1075:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 53 | cycle1076:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 54 | cycle1077:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 55 | cycle1078:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 56 | cycle1079:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 57 | vector 364      cycle 1071-1079
  Repeat 4   > timeplate_1_0    100X100; //V364 S2804 cycle 1080-1083 | cycle1080:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 58 | cycle1081:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 59 | cycle1082:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 60 | cycle1083:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 61 | vector 365      cycle 1080-1083
             > timeplate_1_0    110X100; //V365 S2809 cycle 1084 | cycle1084:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 62 | vector 366      cycle 1084
             > timeplate_1_0    110X100; //V366 S2814 cycle 1085 | cycle1085:JTAG_TCK=0 | vector 367      cycle 1085
             > timeplate_1_0    100X100; //V367 S2820 cycle 1086 | cycle1086:JTAG_TCK=0 | vector 368      cycle 1086
             > timeplate_1_0    100X100; //V368 S2838 cycle 1087 | U_SRD8B_2 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_2_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_2_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_2_ctrlsignal_ir=0000000011010111)! | cycle1087:JTAG_TCK=0 | vector 369      cycle 1087
  Repeat 2   > timeplate_1_0    110X100; //V369 S2843 cycle 1088-1089 | cycle1088-1089:JTAG_TCK=0 | vector 370      cycle 1088-1089
  Repeat 2   > timeplate_1_0    100X100; //V370 S2849 cycle 1090-1091 | cycle1090-1091:JTAG_TCK=0 | vector 371      cycle 1090-1091
             > timeplate_1_0    101H100; //V371 S2855 cycle 1092 | shift in instruction(lmag_srd_top_hilink_2_ctrlsignal_ir=0000000011010111)! | cycle1092:JTAG_TCK=0 | vector 372      cycle 1092
  Repeat 2   > timeplate_1_0    101L100; //V372 S2860 cycle 1093-1094 | cycle1093-1094:JTAG_TCK=0 | vector 373      cycle 1093-1094
             > timeplate_1_0    100L100; //V373 S2865 cycle 1095 | cycle1095:JTAG_TCK=0 | vector 374      cycle 1095
             > timeplate_1_0    101L100; //V374 S2870 cycle 1096 | cycle1096:JTAG_TCK=0 | vector 375      cycle 1096
             > timeplate_1_0    100L100; //V375 S2875 cycle 1097 | cycle1097:JTAG_TCK=0 | vector 376      cycle 1097
  Repeat 2   > timeplate_1_0    101L100; //V376 S2880 cycle 1098-1099 | cycle1098-1099:JTAG_TCK=0 | vector 377      cycle 1098-1099
  Repeat 7   > timeplate_1_0    100L100; //V377 S2885 cycle 1100-1106 | cycle1100-1106:JTAG_TCK=0 | vector 378      cycle 1100-1106
             > timeplate_1_0    110L100; //V378 S2890 cycle 1107 | cycle1107:JTAG_TCK=0 | vector 379      cycle 1107
             > timeplate_1_0    110X100; //V379 S2895 cycle 1108 | cycle1108:JTAG_TCK=0 | vector 380      cycle 1108
             > timeplate_1_0    100X100; //V380 S2901 cycle 1109 | cycle1109:JTAG_TCK=0 | vector 381      cycle 1109
             > timeplate_1_0    100X100; //V381 S2907 cycle 1110 | Shift lmag_srd_top_hilink_2_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1110:JTAG_TCK=0 | vector 382      cycle 1110
             > timeplate_1_0    110X100; //V382 S2912 cycle 1111 | cycle1111:JTAG_TCK=0 | vector 383      cycle 1111
  Repeat 2   > timeplate_1_0    100X100; //V383 S2917 cycle 1112-1113 | cycle1112-1113:JTAG_TCK=0 | vector 384      cycle 1112-1113
  Repeat 34  > timeplate_1_0    100X100; //V384 S2955 cycle 1114-1147 | cycle1114:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 0 | cycle1115:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 1 | cycle1116:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 2 | cycle1117:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 3 | cycle1118:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 4 | cycle1119:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 5 | cycle1120:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 6 | cycle1121:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 7 | cycle1122:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 8 | cycle1123:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 9 | cycle1124:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 10 | cycle1125:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 11 | cycle1126:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 12 | cycle1127:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 13 | cycle1128:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 14 | cycle1129:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 15 | cycle1130:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 16 | cycle1131:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 17 | cycle1132:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 18 | cycle1133:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 19 | cycle1134:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 20 | cycle1135:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 21 | cycle1136:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 22 | cycle1137:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 23 | cycle1138:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 24 | cycle1139:
  Repeat 15  > timeplate_1_0    100X100; //V385 S2974 cycle 1148-1162 | cycle1148:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 34 | cycle1149:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 35 | cycle1150:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 36 | cycle1151:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 37 | cycle1152:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 38 | cycle1153:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 39 | cycle1154:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 40 | cycle1155:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 41 | cycle1156:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 42 | cycle1157:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 43 | cycle1158:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 44 | cycle1159:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 45 | cycle1160:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 46 | cycle1161:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 47 | cycle1162:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 48 | vector 386      cycle 1148-1162
  Repeat 9   > timeplate_1_0    101X100; //V386 S2987 cycle 1163-1171 | cycle1163:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 49 | cycle1164:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 50 | cycle1165:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 51 | cycle1166:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 52 | cycle1167:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 53 | cycle1168:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 54 | cycle1169:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 55 | cycle1170:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 56 | cycle1171:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 57 | vector 387      cycle 1163-1171
  Repeat 4   > timeplate_1_0    100X100; //V387 S2995 cycle 1172-1175 | cycle1172:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 58 | cycle1173:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 59 | cycle1174:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 60 | cycle1175:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 61 | vector 388      cycle 1172-1175
             > timeplate_1_0    110X100; //V388 S3000 cycle 1176 | cycle1176:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 62 | vector 389      cycle 1176
             > timeplate_1_0    110X100; //V389 S3005 cycle 1177 | cycle1177:JTAG_TCK=0 | vector 390      cycle 1177
             > timeplate_1_0    100X100; //V390 S3011 cycle 1178 | cycle1178:JTAG_TCK=0 | vector 391      cycle 1178
             > timeplate_1_0    100X100; //V391 S3029 cycle 1179 | U_SRD8B_1 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_1_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_1_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_1_ctrlsignal_ir=0000000011010100)! | cycle1179:JTAG_TCK=0 | vector 392      cycle 1179
  Repeat 2   > timeplate_1_0    110X100; //V392 S3034 cycle 1180-1181 | cycle1180-1181:JTAG_TCK=0 | vector 393      cycle 1180-1181
  Repeat 2   > timeplate_1_0    100X100; //V393 S3040 cycle 1182-1183 | cycle1182-1183:JTAG_TCK=0 | vector 394      cycle 1182-1183
             > timeplate_1_0    100H100; //V394 S3046 cycle 1184 | shift in instruction(lmag_srd_top_hilink_1_ctrlsignal_ir=0000000011010100)! | cycle1184:JTAG_TCK=0 | vector 395      cycle 1184
             > timeplate_1_0    100L100; //V395 S3051 cycle 1185 | cycle1185:JTAG_TCK=0 | vector 396      cycle 1185
             > timeplate_1_0    101L100; //V396 S3056 cycle 1186 | cycle1186:JTAG_TCK=0 | vector 397      cycle 1186
             > timeplate_1_0    100L100; //V397 S3061 cycle 1187 | cycle1187:JTAG_TCK=0 | vector 398      cycle 1187
             > timeplate_1_0    101L100; //V398 S3066 cycle 1188 | cycle1188:JTAG_TCK=0 | vector 399      cycle 1188
             > timeplate_1_0    100L100; //V399 S3071 cycle 1189 | cycle1189:JTAG_TCK=0 | vector 400      cycle 1189
  Repeat 2   > timeplate_1_0    101L100; //V400 S3076 cycle 1190-1191 | cycle1190-1191:JTAG_TCK=0 | vector 401      cycle 1190-1191
  Repeat 7   > timeplate_1_0    100L100; //V401 S3081 cycle 1192-1198 | cycle1192-1198:JTAG_TCK=0 | vector 402      cycle 1192-1198
             > timeplate_1_0    110L100; //V402 S3086 cycle 1199 | cycle1199:JTAG_TCK=0 | vector 403      cycle 1199
             > timeplate_1_0    110X100; //V403 S3091 cycle 1200 | cycle1200:JTAG_TCK=0 | vector 404      cycle 1200
             > timeplate_1_0    100X100; //V404 S3097 cycle 1201 | cycle1201:JTAG_TCK=0 | vector 405      cycle 1201
             > timeplate_1_0    100X100; //V405 S3103 cycle 1202 | Shift lmag_srd_top_hilink_1_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1202:JTAG_TCK=0 | vector 406      cycle 1202
             > timeplate_1_0    110X100; //V406 S3108 cycle 1203 | cycle1203:JTAG_TCK=0 | vector 407      cycle 1203
  Repeat 2   > timeplate_1_0    100X100; //V407 S3113 cycle 1204-1205 | cycle1204-1205:JTAG_TCK=0 | vector 408      cycle 1204-1205
  Repeat 34  > timeplate_1_0    100X100; //V408 S3151 cycle 1206-1239 | cycle1206:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle1207:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle1208:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle1209:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle1210:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle1211:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle1212:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle1213:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle1214:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle1215:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle1216:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle1217:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle1218:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle1219:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle1220:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle1221:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle1222:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle1223:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle1224:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle1225:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle1226:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle1227:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle1228:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle1229:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle1230:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 24 | cycle1231:
  Repeat 15  > timeplate_1_0    100X100; //V409 S3170 cycle 1240-1254 | cycle1240:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 34 | cycle1241:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 35 | cycle1242:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle1243:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle1244:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle1245:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle1246:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle1247:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle1248:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle1249:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle1250:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle1251:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle1252:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle1253:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle1254:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 48 | vector 410      cycle 1240-1254
  Repeat 9   > timeplate_1_0    101X100; //V410 S3183 cycle 1255-1263 | cycle1255:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle1256:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle1257:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle1258:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle1259:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle1260:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle1261:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle1262:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle1263:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 57 | vector 411      cycle 1255-1263
  Repeat 4   > timeplate_1_0    100X100; //V411 S3191 cycle 1264-1267 | cycle1264:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 58 | cycle1265:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 59 | cycle1266:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 60 | cycle1267:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 61 | vector 412      cycle 1264-1267
             > timeplate_1_0    110X100; //V412 S3196 cycle 1268 | cycle1268:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 62 | vector 413      cycle 1268
             > timeplate_1_0    110X100; //V413 S3201 cycle 1269 | cycle1269:JTAG_TCK=0 | vector 414      cycle 1269
             > timeplate_1_0    100X100; //V414 S3207 cycle 1270 | cycle1270:JTAG_TCK=0 | vector 415      cycle 1270
             > timeplate_1_0    100X100; //V415 S3223 cycle 1271 | U_SRD8B_0 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_0_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_0_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_0_ctrlsignal_ir=0000000011010001)! | cycle1271:JTAG_TCK=0 | vector 416      cycle 1271
  Repeat 2   > timeplate_1_0    110X100; //V416 S3228 cycle 1272-1273 | cycle1272-1273:JTAG_TCK=0 | vector 417      cycle 1272-1273
  Repeat 2   > timeplate_1_0    100X100; //V417 S3234 cycle 1274-1275 | cycle1274-1275:JTAG_TCK=0 | vector 418      cycle 1274-1275
             > timeplate_1_0    101H100; //V418 S3240 cycle 1276 | shift in instruction(lmag_srd_top_hilink_0_ctrlsignal_ir=0000000011010001)! | cycle1276:JTAG_TCK=0 | vector 419      cycle 1276
  Repeat 3   > timeplate_1_0    100L100; //V419 S3245 cycle 1277-1279 | cycle1277-1279:JTAG_TCK=0 | vector 420      cycle 1277-1279
             > timeplate_1_0    101L100; //V420 S3250 cycle 1280 | cycle1280:JTAG_TCK=0 | vector 421      cycle 1280
             > timeplate_1_0    100L100; //V421 S3255 cycle 1281 | cycle1281:JTAG_TCK=0 | vector 422      cycle 1281
  Repeat 2   > timeplate_1_0    101L100; //V422 S3260 cycle 1282-1283 | cycle1282-1283:JTAG_TCK=0 | vector 423      cycle 1282-1283
  Repeat 7   > timeplate_1_0    100L100; //V423 S3265 cycle 1284-1290 | cycle1284-1290:JTAG_TCK=0 | vector 424      cycle 1284-1290
             > timeplate_1_0    110L100; //V424 S3270 cycle 1291 | cycle1291:JTAG_TCK=0 | vector 425      cycle 1291
             > timeplate_1_0    110X100; //V425 S3275 cycle 1292 | cycle1292:JTAG_TCK=0 | vector 426      cycle 1292
             > timeplate_1_0    100X100; //V426 S3281 cycle 1293 | cycle1293:JTAG_TCK=0 | vector 427      cycle 1293
             > timeplate_1_0    100X100; //V427 S3287 cycle 1294 | Shift lmag_srd_top_hilink_0_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1294:JTAG_TCK=0 | vector 428      cycle 1294
             > timeplate_1_0    110X100; //V428 S3292 cycle 1295 | cycle1295:JTAG_TCK=0 | vector 429      cycle 1295
  Repeat 2   > timeplate_1_0    100X100; //V429 S3297 cycle 1296-1297 | cycle1296-1297:JTAG_TCK=0 | vector 430      cycle 1296-1297
  Repeat 34  > timeplate_1_0    100X100; //V430 S3335 cycle 1298-1331 | cycle1298:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle1299:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle1300:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle1301:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle1302:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle1303:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle1304:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle1305:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle1306:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle1307:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle1308:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle1309:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle1310:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle1311:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle1312:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle1313:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle1314:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle1315:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle1316:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle1317:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle1318:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle1319:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle1320:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle1321:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle1322:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 24 | cycle1323:
  Repeat 15  > timeplate_1_0    100X100; //V431 S3354 cycle 1332-1346 | cycle1332:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 34 | cycle1333:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 35 | cycle1334:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle1335:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle1336:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle1337:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle1338:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle1339:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle1340:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle1341:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 43 | cycle1342:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle1343:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 45 | cycle1344:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle1345:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle1346:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 48 | vector 432      cycle 1332-1346
  Repeat 9   > timeplate_1_0    101X100; //V432 S3367 cycle 1347-1355 | cycle1347:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 49 | cycle1348:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 50 | cycle1349:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 51 | cycle1350:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 52 | cycle1351:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 53 | cycle1352:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 54 | cycle1353:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 55 | cycle1354:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 56 | cycle1355:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 57 | vector 433      cycle 1347-1355
  Repeat 4   > timeplate_1_0    100X100; //V433 S3375 cycle 1356-1359 | cycle1356:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 58 | cycle1357:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 59 | cycle1358:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 60 | cycle1359:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 61 | vector 434      cycle 1356-1359
             > timeplate_1_0    110X100; //V434 S3380 cycle 1360 | cycle1360:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 62 | vector 435      cycle 1360
             > timeplate_1_0    110X100; //V435 S3385 cycle 1361 | cycle1361:JTAG_TCK=0 | vector 436      cycle 1361
             > timeplate_1_0    100X100; //V436 S3391 cycle 1362 | cycle1362:JTAG_TCK=0 | vector 437      cycle 1362
             > timeplate_1_0    100X100; //V437 S3408 cycle 1363 | configuration order:4-->5-->6-->7 | U_SRD4B_5 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_5_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_5_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_5_ctrlsignal_ir=0000000011100000)! | cycle1363:JTAG_TCK=0 | vector 438      cycle 1363
  Repeat 2   > timeplate_1_0    110X100; //V438 S3413 cycle 1364-1365 | cycle1364-1365:JTAG_TCK=0 | vector 439      cycle 1364-1365
  Repeat 2   > timeplate_1_0    100X100; //V439 S3419 cycle 1366-1367 | cycle1366-1367:JTAG_TCK=0 | vector 440      cycle 1366-1367
             > timeplate_1_0    100H100; //V440 S3425 cycle 1368 | shift in instruction(lmag_srd_top_hilink_5_ctrlsignal_ir=0000000011100000)! | cycle1368:JTAG_TCK=0 | vector 441      cycle 1368
  Repeat 4   > timeplate_1_0    100L100; //V441 S3430 cycle 1369-1372 | cycle1369-1372:JTAG_TCK=0 | vector 442      cycle 1369-1372
  Repeat 3   > timeplate_1_0    101L100; //V442 S3435 cycle 1373-1375 | cycle1373-1375:JTAG_TCK=0 | vector 443      cycle 1373-1375
  Repeat 7   > timeplate_1_0    100L100; //V443 S3440 cycle 1376-1382 | cycle1376-1382:JTAG_TCK=0 | vector 444      cycle 1376-1382
             > timeplate_1_0    110L100; //V444 S3445 cycle 1383 | cycle1383:JTAG_TCK=0 | vector 445      cycle 1383
             > timeplate_1_0    110X100; //V445 S3450 cycle 1384 | cycle1384:JTAG_TCK=0 | vector 446      cycle 1384
             > timeplate_1_0    100X100; //V446 S3456 cycle 1385 | cycle1385:JTAG_TCK=0 | vector 447      cycle 1385
             > timeplate_1_0    100X100; //V447 S3462 cycle 1386 | Shift lmag_srd_top_hilink_5_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1386:JTAG_TCK=0 | vector 448      cycle 1386
             > timeplate_1_0    110X100; //V448 S3467 cycle 1387 | cycle1387:JTAG_TCK=0 | vector 449      cycle 1387
  Repeat 2   > timeplate_1_0    100X100; //V449 S3472 cycle 1388-1389 | cycle1388-1389:JTAG_TCK=0 | vector 450      cycle 1388-1389
  Repeat 25  > timeplate_1_0    100X100; //V450 S3501 cycle 1390-1414 | cycle1390:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 0 | cycle1391:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 1 | cycle1392:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 2 | cycle1393:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 3 | cycle1394:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 4 | cycle1395:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 5 | cycle1396:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 6 | cycle1397:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 7 | cycle1398:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 8 | cycle1399:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 9 | cycle1400:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 10 | cycle1401:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 11 | cycle1402:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 12 | cycle1403:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 13 | cycle1404:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 14 | cycle1405:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 15 | cycle1406:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 16 | cycle1407:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 17 | cycle1408:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 18 | cycle1409:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 19 | cycle1410:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 20 | cycle1411:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 21 | cycle1412:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 22 | cycle1413:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 23 | cycle1414:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 24 | vector 451
  Repeat 5   > timeplate_1_0    101X100; //V451 S3510 cycle 1415-1419 | cycle1415:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 25 | cycle1416:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 26 | cycle1417:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 27 | cycle1418:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 28 | cycle1419:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 29 | vector 452      cycle 1415-1419
  Repeat 4   > timeplate_1_0    100X100; //V452 S3518 cycle 1420-1423 | cycle1420:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 30 | cycle1421:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 31 | cycle1422:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 32 | cycle1423:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 33 | vector 453      cycle 1420-1423
             > timeplate_1_0    110X100; //V453 S3523 cycle 1424 | cycle1424:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 34 | vector 454      cycle 1424
             > timeplate_1_0    110X100; //V454 S3528 cycle 1425 | cycle1425:JTAG_TCK=0 | vector 455      cycle 1425
             > timeplate_1_0    100X100; //V455 S3534 cycle 1426 | cycle1426:JTAG_TCK=0 | vector 456      cycle 1426
             > timeplate_1_0    100X100; //V456 S3552 cycle 1427 | U_SRD4B_6 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_6_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_6_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_6_ctrlsignal_ir=0000000011100011)! | cycle1427:JTAG_TCK=0 | vector 457      cycle 1427
  Repeat 2   > timeplate_1_0    110X100; //V457 S3557 cycle 1428-1429 | cycle1428-1429:JTAG_TCK=0 | vector 458      cycle 1428-1429
  Repeat 2   > timeplate_1_0    100X100; //V458 S3563 cycle 1430-1431 | cycle1430-1431:JTAG_TCK=0 | vector 459      cycle 1430-1431
             > timeplate_1_0    101H100; //V459 S3569 cycle 1432 | shift in instruction(lmag_srd_top_hilink_6_ctrlsignal_ir=0000000011100011)! | cycle1432:JTAG_TCK=0 | vector 460      cycle 1432
             > timeplate_1_0    101L100; //V460 S3574 cycle 1433 | cycle1433:JTAG_TCK=0 | vector 461      cycle 1433
  Repeat 3   > timeplate_1_0    100L100; //V461 S3579 cycle 1434-1436 | cycle1434-1436:JTAG_TCK=0 | vector 462      cycle 1434-1436
  Repeat 3   > timeplate_1_0    101L100; //V462 S3584 cycle 1437-1439 | cycle1437-1439:JTAG_TCK=0 | vector 463      cycle 1437-1439
  Repeat 7   > timeplate_1_0    100L100; //V463 S3589 cycle 1440-1446 | cycle1440-1446:JTAG_TCK=0 | vector 464      cycle 1440-1446
             > timeplate_1_0    110L100; //V464 S3594 cycle 1447 | cycle1447:JTAG_TCK=0 | vector 465      cycle 1447
             > timeplate_1_0    110X100; //V465 S3599 cycle 1448 | cycle1448:JTAG_TCK=0 | vector 466      cycle 1448
             > timeplate_1_0    100X100; //V466 S3605 cycle 1449 | cycle1449:JTAG_TCK=0 | vector 467      cycle 1449
             > timeplate_1_0    100X100; //V467 S3611 cycle 1450 | Shift lmag_srd_top_hilink_6_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1450:JTAG_TCK=0 | vector 468      cycle 1450
             > timeplate_1_0    110X100; //V468 S3616 cycle 1451 | cycle1451:JTAG_TCK=0 | vector 469      cycle 1451
  Repeat 2   > timeplate_1_0    100X100; //V469 S3621 cycle 1452-1453 | cycle1452-1453:JTAG_TCK=0 | vector 470      cycle 1452-1453
  Repeat 25  > timeplate_1_0    100X100; //V470 S3650 cycle 1454-1478 | cycle1454:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 0 | cycle1455:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 1 | cycle1456:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 2 | cycle1457:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 3 | cycle1458:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 4 | cycle1459:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 5 | cycle1460:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 6 | cycle1461:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 7 | cycle1462:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 8 | cycle1463:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 9 | cycle1464:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 10 | cycle1465:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 11 | cycle1466:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 12 | cycle1467:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 13 | cycle1468:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 14 | cycle1469:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 15 | cycle1470:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 16 | cycle1471:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 17 | cycle1472:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 18 | cycle1473:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 19 | cycle1474:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 20 | cycle1475:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 21 | cycle1476:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 22 | cycle1477:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 23 | cycle1478:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 24 | vector 471
  Repeat 5   > timeplate_1_0    101X100; //V471 S3659 cycle 1479-1483 | cycle1479:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 25 | cycle1480:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 26 | cycle1481:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 27 | cycle1482:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 28 | cycle1483:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 29 | vector 472      cycle 1479-1483
  Repeat 4   > timeplate_1_0    100X100; //V472 S3667 cycle 1484-1487 | cycle1484:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 30 | cycle1485:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 31 | cycle1486:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 32 | cycle1487:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 33 | vector 473      cycle 1484-1487
             > timeplate_1_0    110X100; //V473 S3672 cycle 1488 | cycle1488:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 34 | vector 474      cycle 1488
             > timeplate_1_0    110X100; //V474 S3677 cycle 1489 | cycle1489:JTAG_TCK=0 | vector 475      cycle 1489
             > timeplate_1_0    100X100; //V475 S3683 cycle 1490 | cycle1490:JTAG_TCK=0 | vector 476      cycle 1490
             > timeplate_1_0    100X100; //V476 S3701 cycle 1491 | U_SRD4B_7 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_7_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_7_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_7_ctrlsignal_ir=0000000011100110)! | cycle1491:JTAG_TCK=0 | vector 477      cycle 1491
  Repeat 2   > timeplate_1_0    110X100; //V477 S3706 cycle 1492-1493 | cycle1492-1493:JTAG_TCK=0 | vector 478      cycle 1492-1493
  Repeat 2   > timeplate_1_0    100X100; //V478 S3712 cycle 1494-1495 | cycle1494-1495:JTAG_TCK=0 | vector 479      cycle 1494-1495
             > timeplate_1_0    100H100; //V479 S3718 cycle 1496 | shift in instruction(lmag_srd_top_hilink_7_ctrlsignal_ir=0000000011100110)! | cycle1496:JTAG_TCK=0 | vector 480      cycle 1496
  Repeat 2   > timeplate_1_0    101L100; //V480 S3723 cycle 1497-1498 | cycle1497-1498:JTAG_TCK=0 | vector 481      cycle 1497-1498
  Repeat 2   > timeplate_1_0    100L100; //V481 S3728 cycle 1499-1500 | cycle1499-1500:JTAG_TCK=0 | vector 482      cycle 1499-1500
  Repeat 3   > timeplate_1_0    101L100; //V482 S3733 cycle 1501-1503 | cycle1501-1503:JTAG_TCK=0 | vector 483      cycle 1501-1503
  Repeat 7   > timeplate_1_0    100L100; //V483 S3738 cycle 1504-1510 | cycle1504-1510:JTAG_TCK=0 | vector 484      cycle 1504-1510
             > timeplate_1_0    110L100; //V484 S3743 cycle 1511 | cycle1511:JTAG_TCK=0 | vector 485      cycle 1511
             > timeplate_1_0    110X100; //V485 S3748 cycle 1512 | cycle1512:JTAG_TCK=0 | vector 486      cycle 1512
             > timeplate_1_0    100X100; //V486 S3754 cycle 1513 | cycle1513:JTAG_TCK=0 | vector 487      cycle 1513
             > timeplate_1_0    100X100; //V487 S3760 cycle 1514 | Shift lmag_srd_top_hilink_7_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1514:JTAG_TCK=0 | vector 488      cycle 1514
             > timeplate_1_0    110X100; //V488 S3765 cycle 1515 | cycle1515:JTAG_TCK=0 | vector 489      cycle 1515
  Repeat 2   > timeplate_1_0    100X100; //V489 S3770 cycle 1516-1517 | cycle1516-1517:JTAG_TCK=0 | vector 490      cycle 1516-1517
  Repeat 25  > timeplate_1_0    100X100; //V490 S3799 cycle 1518-1542 | cycle1518:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 0 | cycle1519:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 1 | cycle1520:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 2 | cycle1521:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 3 | cycle1522:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 4 | cycle1523:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 5 | cycle1524:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 6 | cycle1525:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 7 | cycle1526:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 8 | cycle1527:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 9 | cycle1528:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 10 | cycle1529:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 11 | cycle1530:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 12 | cycle1531:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 13 | cycle1532:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 14 | cycle1533:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 15 | cycle1534:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 16 | cycle1535:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 17 | cycle1536:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 18 | cycle1537:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 19 | cycle1538:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 20 | cycle1539:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 21 | cycle1540:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 22 | cycle1541:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 23 | cycle1542:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 24 | vector 491
  Repeat 5   > timeplate_1_0    101X100; //V491 S3808 cycle 1543-1547 | cycle1543:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 25 | cycle1544:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 26 | cycle1545:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 27 | cycle1546:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 28 | cycle1547:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 29 | vector 492      cycle 1543-1547
  Repeat 4   > timeplate_1_0    100X100; //V492 S3816 cycle 1548-1551 | cycle1548:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 30 | cycle1549:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 31 | cycle1550:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 32 | cycle1551:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 33 | vector 493      cycle 1548-1551
             > timeplate_1_0    110X100; //V493 S3821 cycle 1552 | cycle1552:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 34 | vector 494      cycle 1552
             > timeplate_1_0    110X100; //V494 S3826 cycle 1553 | cycle1553:JTAG_TCK=0 | vector 495      cycle 1553
             > timeplate_1_0    100X100; //V495 S3832 cycle 1554 | cycle1554:JTAG_TCK=0 | vector 496      cycle 1554
             > timeplate_1_0    100X100; //V496 S3851 cycle 1555 | configuration order:16-->17-->18-->19-->9-->8 | U_SRD4B_16 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_9_ctrlsignal_ir | -shift_in   36'b0_0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_9_ctrlsignal_ir,ShiftInValue=000000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_9_ctrlsignal_ir=0000000100000110)! | cycle1555:JTAG_TCK=0 | vector 497      cycle 1555
  Repeat 2   > timeplate_1_0    110X100; //V497 S3856 cycle 1556-1557 | cycle1556-1557:JTAG_TCK=0 | vector 498      cycle 1556-1557
  Repeat 2   > timeplate_1_0    100X100; //V498 S3862 cycle 1558-1559 | cycle1558-1559:JTAG_TCK=0 | vector 499      cycle 1558-1559
             > timeplate_1_0    100H100; //V499 S3868 cycle 1560 | shift in instruction(fmag_srd_top_hilink_9_ctrlsignal_ir=0000000100000110)! | cycle1560:JTAG_TCK=0 | vector 500      cycle 1560
  Repeat 2   > timeplate_1_0    101L100; //V500 S3873 cycle 1561-1562 | cycle1561-1562:JTAG_TCK=0 | vector 501      cycle 1561-1562
  Repeat 5   > timeplate_1_0    100L100; //V501 S3878 cycle 1563-1567 | cycle1563-1567:JTAG_TCK=0 | vector 502      cycle 1563-1567
             > timeplate_1_0    101L100; //V502 S3883 cycle 1568 | cycle1568:JTAG_TCK=0 | vector 503      cycle 1568
  Repeat 6   > timeplate_1_0    100L100; //V503 S3888 cycle 1569-1574 | cycle1569-1574:JTAG_TCK=0 | vector 504      cycle 1569-1574
             > timeplate_1_0    110L100; //V504 S3893 cycle 1575 | cycle1575:JTAG_TCK=0 | vector 505      cycle 1575
             > timeplate_1_0    110X100; //V505 S3898 cycle 1576 | cycle1576:JTAG_TCK=0 | vector 506      cycle 1576
             > timeplate_1_0    100X100; //V506 S3904 cycle 1577 | cycle1577:JTAG_TCK=0 | vector 507      cycle 1577
             > timeplate_1_0    100X100; //V507 S3910 cycle 1578 | Shift fmag_srd_top_hilink_9_ctrlsignal(InData=000000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1578:JTAG_TCK=0 | vector 508      cycle 1578
             > timeplate_1_0    110X100; //V508 S3915 cycle 1579 | cycle1579:JTAG_TCK=0 | vector 509      cycle 1579
  Repeat 2   > timeplate_1_0    100X100; //V509 S3920 cycle 1580-1581 | cycle1580-1581:JTAG_TCK=0 | vector 510      cycle 1580-1581
  Repeat 25  > timeplate_1_0    100X100; //V510 S3949 cycle 1582-1606 | cycle1582:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 0 | cycle1583:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 1 | cycle1584:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 2 | cycle1585:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 3 | cycle1586:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 4 | cycle1587:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 5 | cycle1588:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 6 | cycle1589:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 7 | cycle1590:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 8 | cycle1591:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 9 | cycle1592:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 10 | cycle1593:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 11 | cycle1594:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 12 | cycle1595:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 13 | cycle1596:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 14 | cycle1597:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 15 | cycle1598:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 16 | cycle1599:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 17 | cycle1600:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 18 | cycle1601:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 19 | cycle1602:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 20 | cycle1603:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 21 | cycle1604:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 22 | cycle1605:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 23 | cycle1606:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 24 | vector 511
  Repeat 5   > timeplate_1_0    101X100; //V511 S3958 cycle 1607-1611 | cycle1607:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 25 | cycle1608:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 26 | cycle1609:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 27 | cycle1610:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 28 | cycle1611:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 29 | vector 512      cycle 1607-1611
  Repeat 5   > timeplate_1_0    100X100; //V512 S3967 cycle 1612-1616 | cycle1612:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 30 | cycle1613:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 31 | cycle1614:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 32 | cycle1615:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 33 | cycle1616:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 34 | vector 513      cycle 1612-1616
             > timeplate_1_0    110X100; //V513 S3972 cycle 1617 | cycle1617:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 35 | vector 514      cycle 1617
             > timeplate_1_0    110X100; //V514 S3977 cycle 1618 | cycle1618:JTAG_TCK=0 | vector 515      cycle 1618
             > timeplate_1_0    100X100; //V515 S3983 cycle 1619 | cycle1619:JTAG_TCK=0 | vector 516      cycle 1619
             > timeplate_1_0    100X100; //V516 S3999 cycle 1620 | U_SRD4B_17 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_4_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_4_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_4_ctrlsignal_ir=0000000011110111)! | cycle1620:JTAG_TCK=0 | vector 517      cycle 1620
  Repeat 2   > timeplate_1_0    110X100; //V517 S4004 cycle 1621-1622 | cycle1621-1622:JTAG_TCK=0 | vector 518      cycle 1621-1622
  Repeat 2   > timeplate_1_0    100X100; //V518 S4010 cycle 1623-1624 | cycle1623-1624:JTAG_TCK=0 | vector 519      cycle 1623-1624
             > timeplate_1_0    101H100; //V519 S4016 cycle 1625 | shift in instruction(fmag_srd_top_hilink_4_ctrlsignal_ir=0000000011110111)! | cycle1625:JTAG_TCK=0 | vector 520      cycle 1625
  Repeat 2   > timeplate_1_0    101L100; //V520 S4021 cycle 1626-1627 | cycle1626-1627:JTAG_TCK=0 | vector 521      cycle 1626-1627
             > timeplate_1_0    100L100; //V521 S4026 cycle 1628 | cycle1628:JTAG_TCK=0 | vector 522      cycle 1628
  Repeat 4   > timeplate_1_0    101L100; //V522 S4031 cycle 1629-1632 | cycle1629-1632:JTAG_TCK=0 | vector 523      cycle 1629-1632
  Repeat 7   > timeplate_1_0    100L100; //V523 S4036 cycle 1633-1639 | cycle1633-1639:JTAG_TCK=0 | vector 524      cycle 1633-1639
             > timeplate_1_0    110L100; //V524 S4041 cycle 1640 | cycle1640:JTAG_TCK=0 | vector 525      cycle 1640
             > timeplate_1_0    110X100; //V525 S4046 cycle 1641 | cycle1641:JTAG_TCK=0 | vector 526      cycle 1641
             > timeplate_1_0    100X100; //V526 S4052 cycle 1642 | cycle1642:JTAG_TCK=0 | vector 527      cycle 1642
             > timeplate_1_0    100X100; //V527 S4058 cycle 1643 | Shift fmag_srd_top_hilink_4_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1643:JTAG_TCK=0 | vector 528      cycle 1643
             > timeplate_1_0    110X100; //V528 S4063 cycle 1644 | cycle1644:JTAG_TCK=0 | vector 529      cycle 1644
  Repeat 2   > timeplate_1_0    100X100; //V529 S4068 cycle 1645-1646 | cycle1645-1646:JTAG_TCK=0 | vector 530      cycle 1645-1646
  Repeat 25  > timeplate_1_0    100X100; //V530 S4097 cycle 1647-1671 | cycle1647:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 0 | cycle1648:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 1 | cycle1649:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 2 | cycle1650:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 3 | cycle1651:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 4 | cycle1652:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 5 | cycle1653:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 6 | cycle1654:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 7 | cycle1655:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 8 | cycle1656:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 9 | cycle1657:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 10 | cycle1658:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 11 | cycle1659:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 12 | cycle1660:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 13 | cycle1661:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 14 | cycle1662:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 15 | cycle1663:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 16 | cycle1664:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 17 | cycle1665:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 18 | cycle1666:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 19 | cycle1667:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 20 | cycle1668:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 21 | cycle1669:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 22 | cycle1670:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 23 | cycle1671:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 24 | vector 531
  Repeat 5   > timeplate_1_0    101X100; //V531 S4106 cycle 1672-1676 | cycle1672:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 25 | cycle1673:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 26 | cycle1674:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 27 | cycle1675:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 28 | cycle1676:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 29 | vector 532      cycle 1672-1676
  Repeat 4   > timeplate_1_0    100X100; //V532 S4114 cycle 1677-1680 | cycle1677:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 30 | cycle1678:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 31 | cycle1679:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 32 | cycle1680:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 33 | vector 533      cycle 1677-1680
             > timeplate_1_0    110X100; //V533 S4119 cycle 1681 | cycle1681:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 34 | vector 534      cycle 1681
             > timeplate_1_0    110X100; //V534 S4124 cycle 1682 | cycle1682:JTAG_TCK=0 | vector 535      cycle 1682
             > timeplate_1_0    100X100; //V535 S4130 cycle 1683 | cycle1683:JTAG_TCK=0 | vector 536      cycle 1683
             > timeplate_1_0    100X100; //V536 S4148 cycle 1684 | U_SRD4B_18 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_5_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_5_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_5_ctrlsignal_ir=0000000011111010)! | cycle1684:JTAG_TCK=0 | vector 537      cycle 1684
  Repeat 2   > timeplate_1_0    110X100; //V537 S4153 cycle 1685-1686 | cycle1685-1686:JTAG_TCK=0 | vector 538      cycle 1685-1686
  Repeat 2   > timeplate_1_0    100X100; //V538 S4159 cycle 1687-1688 | cycle1687-1688:JTAG_TCK=0 | vector 539      cycle 1687-1688
             > timeplate_1_0    100H100; //V539 S4165 cycle 1689 | shift in instruction(fmag_srd_top_hilink_5_ctrlsignal_ir=0000000011111010)! | cycle1689:JTAG_TCK=0 | vector 540      cycle 1689
             > timeplate_1_0    101L100; //V540 S4170 cycle 1690 | cycle1690:JTAG_TCK=0 | vector 541      cycle 1690
             > timeplate_1_0    100L100; //V541 S4175 cycle 1691 | cycle1691:JTAG_TCK=0 | vector 542      cycle 1691
  Repeat 5   > timeplate_1_0    101L100; //V542 S4180 cycle 1692-1696 | cycle1692-1696:JTAG_TCK=0 | vector 543      cycle 1692-1696
  Repeat 7   > timeplate_1_0    100L100; //V543 S4185 cycle 1697-1703 | cycle1697-1703:JTAG_TCK=0 | vector 544      cycle 1697-1703
             > timeplate_1_0    110L100; //V544 S4190 cycle 1704 | cycle1704:JTAG_TCK=0 | vector 545      cycle 1704
             > timeplate_1_0    110X100; //V545 S4195 cycle 1705 | cycle1705:JTAG_TCK=0 | vector 546      cycle 1705
             > timeplate_1_0    100X100; //V546 S4201 cycle 1706 | cycle1706:JTAG_TCK=0 | vector 547      cycle 1706
             > timeplate_1_0    100X100; //V547 S4207 cycle 1707 | Shift fmag_srd_top_hilink_5_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1707:JTAG_TCK=0 | vector 548      cycle 1707
             > timeplate_1_0    110X100; //V548 S4212 cycle 1708 | cycle1708:JTAG_TCK=0 | vector 549      cycle 1708
  Repeat 2   > timeplate_1_0    100X100; //V549 S4217 cycle 1709-1710 | cycle1709-1710:JTAG_TCK=0 | vector 550      cycle 1709-1710
  Repeat 25  > timeplate_1_0    100X100; //V550 S4246 cycle 1711-1735 | cycle1711:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 0 | cycle1712:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 1 | cycle1713:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 2 | cycle1714:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 3 | cycle1715:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 4 | cycle1716:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 5 | cycle1717:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 6 | cycle1718:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 7 | cycle1719:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 8 | cycle1720:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 9 | cycle1721:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 10 | cycle1722:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 11 | cycle1723:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 12 | cycle1724:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 13 | cycle1725:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 14 | cycle1726:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 15 | cycle1727:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 16 | cycle1728:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 17 | cycle1729:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 18 | cycle1730:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 19 | cycle1731:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 20 | cycle1732:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 21 | cycle1733:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 22 | cycle1734:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 23 | cycle1735:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 24 | vector 551
  Repeat 5   > timeplate_1_0    101X100; //V551 S4255 cycle 1736-1740 | cycle1736:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 25 | cycle1737:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 26 | cycle1738:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 27 | cycle1739:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 28 | cycle1740:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 29 | vector 552      cycle 1736-1740
  Repeat 4   > timeplate_1_0    100X100; //V552 S4263 cycle 1741-1744 | cycle1741:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 30 | cycle1742:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 31 | cycle1743:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 32 | cycle1744:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 33 | vector 553      cycle 1741-1744
             > timeplate_1_0    110X100; //V553 S4268 cycle 1745 | cycle1745:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 34 | vector 554      cycle 1745
             > timeplate_1_0    110X100; //V554 S4273 cycle 1746 | cycle1746:JTAG_TCK=0 | vector 555      cycle 1746
             > timeplate_1_0    100X100; //V555 S4279 cycle 1747 | cycle1747:JTAG_TCK=0 | vector 556      cycle 1747
             > timeplate_1_0    100X100; //V556 S4297 cycle 1748 | U_SRD4B_19 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_6_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_6_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_6_ctrlsignal_ir=0000000011111101)! | cycle1748:JTAG_TCK=0 | vector 557      cycle 1748
  Repeat 2   > timeplate_1_0    110X100; //V557 S4302 cycle 1749-1750 | cycle1749-1750:JTAG_TCK=0 | vector 558      cycle 1749-1750
  Repeat 2   > timeplate_1_0    100X100; //V558 S4308 cycle 1751-1752 | cycle1751-1752:JTAG_TCK=0 | vector 559      cycle 1751-1752
             > timeplate_1_0    101H100; //V559 S4314 cycle 1753 | shift in instruction(fmag_srd_top_hilink_6_ctrlsignal_ir=0000000011111101)! | cycle1753:JTAG_TCK=0 | vector 560      cycle 1753
             > timeplate_1_0    100L100; //V560 S4319 cycle 1754 | cycle1754:JTAG_TCK=0 | vector 561      cycle 1754
  Repeat 6   > timeplate_1_0    101L100; //V561 S4324 cycle 1755-1760 | cycle1755-1760:JTAG_TCK=0 | vector 562      cycle 1755-1760
  Repeat 7   > timeplate_1_0    100L100; //V562 S4329 cycle 1761-1767 | cycle1761-1767:JTAG_TCK=0 | vector 563      cycle 1761-1767
             > timeplate_1_0    110L100; //V563 S4334 cycle 1768 | cycle1768:JTAG_TCK=0 | vector 564      cycle 1768
             > timeplate_1_0    110X100; //V564 S4339 cycle 1769 | cycle1769:JTAG_TCK=0 | vector 565      cycle 1769
             > timeplate_1_0    100X100; //V565 S4345 cycle 1770 | cycle1770:JTAG_TCK=0 | vector 566      cycle 1770
             > timeplate_1_0    100X100; //V566 S4351 cycle 1771 | Shift fmag_srd_top_hilink_6_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1771:JTAG_TCK=0 | vector 567      cycle 1771
             > timeplate_1_0    110X100; //V567 S4356 cycle 1772 | cycle1772:JTAG_TCK=0 | vector 568      cycle 1772
  Repeat 2   > timeplate_1_0    100X100; //V568 S4361 cycle 1773-1774 | cycle1773-1774:JTAG_TCK=0 | vector 569      cycle 1773-1774
  Repeat 25  > timeplate_1_0    100X100; //V569 S4390 cycle 1775-1799 | cycle1775:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 0 | cycle1776:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 1 | cycle1777:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 2 | cycle1778:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 3 | cycle1779:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 4 | cycle1780:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 5 | cycle1781:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 6 | cycle1782:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 7 | cycle1783:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 8 | cycle1784:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 9 | cycle1785:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 10 | cycle1786:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 11 | cycle1787:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 12 | cycle1788:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 13 | cycle1789:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 14 | cycle1790:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 15 | cycle1791:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 16 | cycle1792:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 17 | cycle1793:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 18 | cycle1794:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 19 | cycle1795:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 20 | cycle1796:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 21 | cycle1797:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 22 | cycle1798:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 23 | cycle1799:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 24 | vector 570
  Repeat 5   > timeplate_1_0    101X100; //V570 S4399 cycle 1800-1804 | cycle1800:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 25 | cycle1801:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 26 | cycle1802:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 27 | cycle1803:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 28 | cycle1804:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 29 | vector 571      cycle 1800-1804
  Repeat 4   > timeplate_1_0    100X100; //V571 S4407 cycle 1805-1808 | cycle1805:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 30 | cycle1806:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 31 | cycle1807:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 32 | cycle1808:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 33 | vector 572      cycle 1805-1808
             > timeplate_1_0    110X100; //V572 S4412 cycle 1809 | cycle1809:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 34 | vector 573      cycle 1809
             > timeplate_1_0    110X100; //V573 S4417 cycle 1810 | cycle1810:JTAG_TCK=0 | vector 574      cycle 1810
             > timeplate_1_0    100X100; //V574 S4423 cycle 1811 | cycle1811:JTAG_TCK=0 | vector 575      cycle 1811
             > timeplate_1_0    100X100; //V575 S4441 cycle 1812 | U_SRD4B_9 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_8_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_8_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_8_ctrlsignal_ir=0000000100000011)! | cycle1812:JTAG_TCK=0 | vector 576      cycle 1812
  Repeat 2   > timeplate_1_0    110X100; //V576 S4446 cycle 1813-1814 | cycle1813-1814:JTAG_TCK=0 | vector 577      cycle 1813-1814
  Repeat 2   > timeplate_1_0    100X100; //V577 S4452 cycle 1815-1816 | cycle1815-1816:JTAG_TCK=0 | vector 578      cycle 1815-1816
             > timeplate_1_0    101H100; //V578 S4458 cycle 1817 | shift in instruction(fmag_srd_top_hilink_8_ctrlsignal_ir=0000000100000011)! | cycle1817:JTAG_TCK=0 | vector 579      cycle 1817
             > timeplate_1_0    101L100; //V579 S4463 cycle 1818 | cycle1818:JTAG_TCK=0 | vector 580      cycle 1818
  Repeat 6   > timeplate_1_0    100L100; //V580 S4468 cycle 1819-1824 | cycle1819-1824:JTAG_TCK=0 | vector 581      cycle 1819-1824
             > timeplate_1_0    101L100; //V581 S4473 cycle 1825 | cycle1825:JTAG_TCK=0 | vector 582      cycle 1825
  Repeat 6   > timeplate_1_0    100L100; //V582 S4478 cycle 1826-1831 | cycle1826-1831:JTAG_TCK=0 | vector 583      cycle 1826-1831
             > timeplate_1_0    110L100; //V583 S4483 cycle 1832 | cycle1832:JTAG_TCK=0 | vector 584      cycle 1832
             > timeplate_1_0    110X100; //V584 S4488 cycle 1833 | cycle1833:JTAG_TCK=0 | vector 585      cycle 1833
             > timeplate_1_0    100X100; //V585 S4494 cycle 1834 | cycle1834:JTAG_TCK=0 | vector 586      cycle 1834
             > timeplate_1_0    100X100; //V586 S4500 cycle 1835 | Shift fmag_srd_top_hilink_8_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1835:JTAG_TCK=0 | vector 587      cycle 1835
             > timeplate_1_0    110X100; //V587 S4505 cycle 1836 | cycle1836:JTAG_TCK=0 | vector 588      cycle 1836
  Repeat 2   > timeplate_1_0    100X100; //V588 S4510 cycle 1837-1838 | cycle1837-1838:JTAG_TCK=0 | vector 589      cycle 1837-1838
  Repeat 25  > timeplate_1_0    100X100; //V589 S4539 cycle 1839-1863 | cycle1839:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 0 | cycle1840:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 1 | cycle1841:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 2 | cycle1842:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 3 | cycle1843:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 4 | cycle1844:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 5 | cycle1845:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 6 | cycle1846:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 7 | cycle1847:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 8 | cycle1848:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 9 | cycle1849:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 10 | cycle1850:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 11 | cycle1851:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 12 | cycle1852:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 13 | cycle1853:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 14 | cycle1854:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 15 | cycle1855:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 16 | cycle1856:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 17 | cycle1857:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 18 | cycle1858:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 19 | cycle1859:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 20 | cycle1860:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 21 | cycle1861:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 22 | cycle1862:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 23 | cycle1863:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 24 | vector 590
  Repeat 5   > timeplate_1_0    101X100; //V590 S4548 cycle 1864-1868 | cycle1864:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 25 | cycle1865:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 26 | cycle1866:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 27 | cycle1867:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 28 | cycle1868:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 29 | vector 591      cycle 1864-1868
  Repeat 4   > timeplate_1_0    100X100; //V591 S4556 cycle 1869-1872 | cycle1869:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 30 | cycle1870:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 31 | cycle1871:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 32 | cycle1872:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 33 | vector 592      cycle 1869-1872
             > timeplate_1_0    110X100; //V592 S4561 cycle 1873 | cycle1873:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 34 | vector 593      cycle 1873
             > timeplate_1_0    110X100; //V593 S4566 cycle 1874 | cycle1874:JTAG_TCK=0 | vector 594      cycle 1874
             > timeplate_1_0    100X100; //V594 S4572 cycle 1875 | cycle1875:JTAG_TCK=0 | vector 595      cycle 1875
             > timeplate_1_0    100X100; //V595 S4590 cycle 1876 | U_SRD4B_8 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_7_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_7_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_7_ctrlsignal_ir=0000000100000000)! | cycle1876:JTAG_TCK=0 | vector 596      cycle 1876
  Repeat 2   > timeplate_1_0    110X100; //V596 S4595 cycle 1877-1878 | cycle1877-1878:JTAG_TCK=0 | vector 597      cycle 1877-1878
  Repeat 2   > timeplate_1_0    100X100; //V597 S4601 cycle 1879-1880 | cycle1879-1880:JTAG_TCK=0 | vector 598      cycle 1879-1880
             > timeplate_1_0    100H100; //V598 S4607 cycle 1881 | shift in instruction(fmag_srd_top_hilink_7_ctrlsignal_ir=0000000100000000)! | cycle1881:JTAG_TCK=0 | vector 599      cycle 1881
  Repeat 7   > timeplate_1_0    100L100; //V599 S4612 cycle 1882-1888 | cycle1882-1888:JTAG_TCK=0 | vector 600      cycle 1882-1888
             > timeplate_1_0    101L100; //V600 S4617 cycle 1889 | cycle1889:JTAG_TCK=0 | vector 601      cycle 1889
  Repeat 6   > timeplate_1_0    100L100; //V601 S4622 cycle 1890-1895 | cycle1890-1895:JTAG_TCK=0 | vector 602      cycle 1890-1895
             > timeplate_1_0    110L100; //V602 S4627 cycle 1896 | cycle1896:JTAG_TCK=0 | vector 603      cycle 1896
             > timeplate_1_0    110X100; //V603 S4632 cycle 1897 | cycle1897:JTAG_TCK=0 | vector 604      cycle 1897
             > timeplate_1_0    100X100; //V604 S4638 cycle 1898 | cycle1898:JTAG_TCK=0 | vector 605      cycle 1898
             > timeplate_1_0    100X100; //V605 S4644 cycle 1899 | Shift fmag_srd_top_hilink_7_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1899:JTAG_TCK=0 | vector 606      cycle 1899
             > timeplate_1_0    110X100; //V606 S4649 cycle 1900 | cycle1900:JTAG_TCK=0 | vector 607      cycle 1900
  Repeat 2   > timeplate_1_0    100X100; //V607 S4654 cycle 1901-1902 | cycle1901-1902:JTAG_TCK=0 | vector 608      cycle 1901-1902
  Repeat 25  > timeplate_1_0    100X100; //V608 S4683 cycle 1903-1927 | cycle1903:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 0 | cycle1904:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 1 | cycle1905:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 2 | cycle1906:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 3 | cycle1907:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 4 | cycle1908:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 5 | cycle1909:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 6 | cycle1910:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 7 | cycle1911:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 8 | cycle1912:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 9 | cycle1913:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 10 | cycle1914:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 11 | cycle1915:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 12 | cycle1916:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 13 | cycle1917:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 14 | cycle1918:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 15 | cycle1919:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 16 | cycle1920:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 17 | cycle1921:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 18 | cycle1922:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 19 | cycle1923:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 20 | cycle1924:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 21 | cycle1925:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 22 | cycle1926:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 23 | cycle1927:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 24 | vector 609
  Repeat 5   > timeplate_1_0    101X100; //V609 S4692 cycle 1928-1932 | cycle1928:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 25 | cycle1929:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 26 | cycle1930:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 27 | cycle1931:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 28 | cycle1932:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 29 | vector 610      cycle 1928-1932
  Repeat 4   > timeplate_1_0    100X100; //V610 S4700 cycle 1933-1936 | cycle1933:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 30 | cycle1934:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 31 | cycle1935:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 32 | cycle1936:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 33 | vector 611      cycle 1933-1936
             > timeplate_1_0    110X100; //V611 S4705 cycle 1937 | cycle1937:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 34 | vector 612      cycle 1937
             > timeplate_1_0    110X100; //V612 S4710 cycle 1938 | cycle1938:JTAG_TCK=0 | vector 613      cycle 1938
             > timeplate_1_0    100X100; //V613 S4716 cycle 1939 | cycle1939:JTAG_TCK=0 | vector 614      cycle 1939
             > timeplate_1_0    100X100; //V614 S4733 cycle 1940 | configuration order:16-->15-->14-->13-->12-->10-->11 | U_SRD8B_15 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_3_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_3_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_3_ctrlsignal_ir=0000000011110100)! | cycle1940:JTAG_TCK=0 | vector 615      cycle 1940
  Repeat 2   > timeplate_1_0    110X100; //V615 S4738 cycle 1941-1942 | cycle1941-1942:JTAG_TCK=0 | vector 616      cycle 1941-1942
  Repeat 2   > timeplate_1_0    100X100; //V616 S4744 cycle 1943-1944 | cycle1943-1944:JTAG_TCK=0 | vector 617      cycle 1943-1944
             > timeplate_1_0    100H100; //V617 S4750 cycle 1945 | shift in instruction(fmag_srd_top_hilink_3_ctrlsignal_ir=0000000011110100)! | cycle1945:JTAG_TCK=0 | vector 618      cycle 1945
             > timeplate_1_0    100L100; //V618 S4755 cycle 1946 | cycle1946:JTAG_TCK=0 | vector 619      cycle 1946
             > timeplate_1_0    101L100; //V619 S4760 cycle 1947 | cycle1947:JTAG_TCK=0 | vector 620      cycle 1947
             > timeplate_1_0    100L100; //V620 S4765 cycle 1948 | cycle1948:JTAG_TCK=0 | vector 621      cycle 1948
  Repeat 4   > timeplate_1_0    101L100; //V621 S4770 cycle 1949-1952 | cycle1949-1952:JTAG_TCK=0 | vector 622      cycle 1949-1952
  Repeat 7   > timeplate_1_0    100L100; //V622 S4775 cycle 1953-1959 | cycle1953-1959:JTAG_TCK=0 | vector 623      cycle 1953-1959
             > timeplate_1_0    110L100; //V623 S4780 cycle 1960 | cycle1960:JTAG_TCK=0 | vector 624      cycle 1960
             > timeplate_1_0    110X100; //V624 S4785 cycle 1961 | cycle1961:JTAG_TCK=0 | vector 625      cycle 1961
             > timeplate_1_0    100X100; //V625 S4791 cycle 1962 | cycle1962:JTAG_TCK=0 | vector 626      cycle 1962
             > timeplate_1_0    100X100; //V626 S4797 cycle 1963 | Shift fmag_srd_top_hilink_3_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1963:JTAG_TCK=0 | vector 627      cycle 1963
             > timeplate_1_0    110X100; //V627 S4802 cycle 1964 | cycle1964:JTAG_TCK=0 | vector 628      cycle 1964
  Repeat 2   > timeplate_1_0    100X100; //V628 S4807 cycle 1965-1966 | cycle1965-1966:JTAG_TCK=0 | vector 629      cycle 1965-1966
  Repeat 34  > timeplate_1_0    100X100; //V629 S4845 cycle 1967-2000 | cycle1967:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 0 | cycle1968:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 1 | cycle1969:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 2 | cycle1970:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 3 | cycle1971:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 4 | cycle1972:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 5 | cycle1973:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 6 | cycle1974:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 7 | cycle1975:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 8 | cycle1976:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 9 | cycle1977:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 10 | cycle1978:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 11 | cycle1979:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 12 | cycle1980:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 13 | cycle1981:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 14 | cycle1982:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 15 | cycle1983:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 16 | cycle1984:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 17 | cycle1985:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 18 | cycle1986:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 19 | cycle1987:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 20 | cycle1988:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 21 | cycle1989:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 22 | cycle1990:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 23 | cycle1991:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 24 | cycle1992:
  Repeat 15  > timeplate_1_0    100X100; //V630 S4864 cycle 2001-2015 | cycle2001:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 34 | cycle2002:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 35 | cycle2003:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 36 | cycle2004:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 37 | cycle2005:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 38 | cycle2006:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 39 | cycle2007:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 40 | cycle2008:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 41 | cycle2009:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 42 | cycle2010:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 43 | cycle2011:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 44 | cycle2012:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 45 | cycle2013:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 46 | cycle2014:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 47 | cycle2015:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 48 | vector 631      cycle 2001-2015
  Repeat 9   > timeplate_1_0    101X100; //V631 S4877 cycle 2016-2024 | cycle2016:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 49 | cycle2017:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 50 | cycle2018:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 51 | cycle2019:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 52 | cycle2020:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 53 | cycle2021:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 54 | cycle2022:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 55 | cycle2023:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 56 | cycle2024:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 57 | vector 632      cycle 2016-2024
  Repeat 4   > timeplate_1_0    100X100; //V632 S4885 cycle 2025-2028 | cycle2025:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 58 | cycle2026:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 59 | cycle2027:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 60 | cycle2028:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 61 | vector 633      cycle 2025-2028
             > timeplate_1_0    110X100; //V633 S4890 cycle 2029 | cycle2029:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 62 | vector 634      cycle 2029
             > timeplate_1_0    110X100; //V634 S4895 cycle 2030 | cycle2030:JTAG_TCK=0 | vector 635      cycle 2030
             > timeplate_1_0    100X100; //V635 S4901 cycle 2031 | cycle2031:JTAG_TCK=0 | vector 636      cycle 2031
             > timeplate_1_0    100X100; //V636 S4919 cycle 2032 | U_SRD8B_14 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_2_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_2_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_2_ctrlsignal_ir=0000000011110001)! | cycle2032:JTAG_TCK=0 | vector 637      cycle 2032
  Repeat 2   > timeplate_1_0    110X100; //V637 S4924 cycle 2033-2034 | cycle2033-2034:JTAG_TCK=0 | vector 638      cycle 2033-2034
  Repeat 2   > timeplate_1_0    100X100; //V638 S4930 cycle 2035-2036 | cycle2035-2036:JTAG_TCK=0 | vector 639      cycle 2035-2036
             > timeplate_1_0    101H100; //V639 S4936 cycle 2037 | shift in instruction(fmag_srd_top_hilink_2_ctrlsignal_ir=0000000011110001)! | cycle2037:JTAG_TCK=0 | vector 640      cycle 2037
  Repeat 3   > timeplate_1_0    100L100; //V640 S4941 cycle 2038-2040 | cycle2038-2040:JTAG_TCK=0 | vector 641      cycle 2038-2040
  Repeat 4   > timeplate_1_0    101L100; //V641 S4946 cycle 2041-2044 | cycle2041-2044:JTAG_TCK=0 | vector 642      cycle 2041-2044
  Repeat 7   > timeplate_1_0    100L100; //V642 S4951 cycle 2045-2051 | cycle2045-2051:JTAG_TCK=0 | vector 643      cycle 2045-2051
             > timeplate_1_0    110L100; //V643 S4956 cycle 2052 | cycle2052:JTAG_TCK=0 | vector 644      cycle 2052
             > timeplate_1_0    110X100; //V644 S4961 cycle 2053 | cycle2053:JTAG_TCK=0 | vector 645      cycle 2053
             > timeplate_1_0    100X100; //V645 S4967 cycle 2054 | cycle2054:JTAG_TCK=0 | vector 646      cycle 2054
             > timeplate_1_0    100X100; //V646 S4973 cycle 2055 | Shift fmag_srd_top_hilink_2_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2055:JTAG_TCK=0 | vector 647      cycle 2055
             > timeplate_1_0    110X100; //V647 S4978 cycle 2056 | cycle2056:JTAG_TCK=0 | vector 648      cycle 2056
  Repeat 2   > timeplate_1_0    100X100; //V648 S4983 cycle 2057-2058 | cycle2057-2058:JTAG_TCK=0 | vector 649      cycle 2057-2058
  Repeat 34  > timeplate_1_0    100X100; //V649 S5021 cycle 2059-2092 | cycle2059:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 0 | cycle2060:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 1 | cycle2061:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 2 | cycle2062:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 3 | cycle2063:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 4 | cycle2064:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 5 | cycle2065:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 6 | cycle2066:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 7 | cycle2067:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 8 | cycle2068:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 9 | cycle2069:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 10 | cycle2070:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 11 | cycle2071:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 12 | cycle2072:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 13 | cycle2073:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 14 | cycle2074:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 15 | cycle2075:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 16 | cycle2076:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 17 | cycle2077:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 18 | cycle2078:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 19 | cycle2079:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 20 | cycle2080:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 21 | cycle2081:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 22 | cycle2082:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 23 | cycle2083:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 24 | cycle2084:
  Repeat 15  > timeplate_1_0    100X100; //V650 S5040 cycle 2093-2107 | cycle2093:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 34 | cycle2094:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 35 | cycle2095:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 36 | cycle2096:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 37 | cycle2097:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 38 | cycle2098:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 39 | cycle2099:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 40 | cycle2100:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 41 | cycle2101:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 42 | cycle2102:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 43 | cycle2103:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 44 | cycle2104:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 45 | cycle2105:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 46 | cycle2106:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 47 | cycle2107:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 48 | vector 651      cycle 2093-2107
  Repeat 9   > timeplate_1_0    101X100; //V651 S5053 cycle 2108-2116 | cycle2108:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 49 | cycle2109:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 50 | cycle2110:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 51 | cycle2111:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 52 | cycle2112:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 53 | cycle2113:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 54 | cycle2114:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 55 | cycle2115:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 56 | cycle2116:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 57 | vector 652      cycle 2108-2116
  Repeat 4   > timeplate_1_0    100X100; //V652 S5061 cycle 2117-2120 | cycle2117:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 58 | cycle2118:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 59 | cycle2119:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 60 | cycle2120:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 61 | vector 653      cycle 2117-2120
             > timeplate_1_0    110X100; //V653 S5066 cycle 2121 | cycle2121:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 62 | vector 654      cycle 2121
             > timeplate_1_0    110X100; //V654 S5071 cycle 2122 | cycle2122:JTAG_TCK=0 | vector 655      cycle 2122
             > timeplate_1_0    100X100; //V655 S5077 cycle 2123 | cycle2123:JTAG_TCK=0 | vector 656      cycle 2123
             > timeplate_1_0    100X100; //V656 S5095 cycle 2124 | U_SRD8B_13 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_1_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_1_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_1_ctrlsignal_ir=0000000011101110)! | cycle2124:JTAG_TCK=0 | vector 657      cycle 2124
  Repeat 2   > timeplate_1_0    110X100; //V657 S5100 cycle 2125-2126 | cycle2125-2126:JTAG_TCK=0 | vector 658      cycle 2125-2126
  Repeat 2   > timeplate_1_0    100X100; //V658 S5106 cycle 2127-2128 | cycle2127-2128:JTAG_TCK=0 | vector 659      cycle 2127-2128
             > timeplate_1_0    100H100; //V659 S5112 cycle 2129 | shift in instruction(fmag_srd_top_hilink_1_ctrlsignal_ir=0000000011101110)! | cycle2129:JTAG_TCK=0 | vector 660      cycle 2129
  Repeat 3   > timeplate_1_0    101L100; //V660 S5117 cycle 2130-2132 | cycle2130-2132:JTAG_TCK=0 | vector 661      cycle 2130-2132
             > timeplate_1_0    100L100; //V661 S5122 cycle 2133 | cycle2133:JTAG_TCK=0 | vector 662      cycle 2133
  Repeat 3   > timeplate_1_0    101L100; //V662 S5127 cycle 2134-2136 | cycle2134-2136:JTAG_TCK=0 | vector 663      cycle 2134-2136
  Repeat 7   > timeplate_1_0    100L100; //V663 S5132 cycle 2137-2143 | cycle2137-2143:JTAG_TCK=0 | vector 664      cycle 2137-2143
             > timeplate_1_0    110L100; //V664 S5137 cycle 2144 | cycle2144:JTAG_TCK=0 | vector 665      cycle 2144
             > timeplate_1_0    110X100; //V665 S5142 cycle 2145 | cycle2145:JTAG_TCK=0 | vector 666      cycle 2145
             > timeplate_1_0    100X100; //V666 S5148 cycle 2146 | cycle2146:JTAG_TCK=0 | vector 667      cycle 2146
             > timeplate_1_0    100X100; //V667 S5154 cycle 2147 | Shift fmag_srd_top_hilink_1_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2147:JTAG_TCK=0 | vector 668      cycle 2147
             > timeplate_1_0    110X100; //V668 S5159 cycle 2148 | cycle2148:JTAG_TCK=0 | vector 669      cycle 2148
  Repeat 2   > timeplate_1_0    100X100; //V669 S5164 cycle 2149-2150 | cycle2149-2150:JTAG_TCK=0 | vector 670      cycle 2149-2150
  Repeat 34  > timeplate_1_0    100X100; //V670 S5202 cycle 2151-2184 | cycle2151:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle2152:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle2153:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle2154:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle2155:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle2156:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle2157:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle2158:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle2159:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle2160:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle2161:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle2162:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle2163:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle2164:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle2165:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle2166:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle2167:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle2168:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle2169:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle2170:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle2171:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle2172:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle2173:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle2174:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle2175:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 24 | cycle2176:
  Repeat 15  > timeplate_1_0    100X100; //V671 S5221 cycle 2185-2199 | cycle2185:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 34 | cycle2186:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 35 | cycle2187:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle2188:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle2189:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle2190:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle2191:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle2192:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle2193:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle2194:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle2195:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle2196:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle2197:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle2198:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle2199:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 48 | vector 672      cycle 2185-2199
  Repeat 9   > timeplate_1_0    101X100; //V672 S5234 cycle 2200-2208 | cycle2200:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle2201:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle2202:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle2203:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle2204:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle2205:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle2206:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle2207:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle2208:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 57 | vector 673      cycle 2200-2208
  Repeat 4   > timeplate_1_0    100X100; //V673 S5242 cycle 2209-2212 | cycle2209:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 58 | cycle2210:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 59 | cycle2211:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 60 | cycle2212:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 61 | vector 674      cycle 2209-2212
             > timeplate_1_0    110X100; //V674 S5247 cycle 2213 | cycle2213:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 62 | vector 675      cycle 2213
             > timeplate_1_0    110X100; //V675 S5252 cycle 2214 | cycle2214:JTAG_TCK=0 | vector 676      cycle 2214
             > timeplate_1_0    100X100; //V676 S5258 cycle 2215 | cycle2215:JTAG_TCK=0 | vector 677      cycle 2215
             > timeplate_1_0    100X100; //V677 S5276 cycle 2216 | U_SRD8B_12 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_0_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_0_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_0_ctrlsignal_ir=0000000011101011)! | cycle2216:JTAG_TCK=0 | vector 678      cycle 2216
  Repeat 2   > timeplate_1_0    110X100; //V678 S5281 cycle 2217-2218 | cycle2217-2218:JTAG_TCK=0 | vector 679      cycle 2217-2218
  Repeat 2   > timeplate_1_0    100X100; //V679 S5287 cycle 2219-2220 | cycle2219-2220:JTAG_TCK=0 | vector 680      cycle 2219-2220
             > timeplate_1_0    101H100; //V680 S5293 cycle 2221 | shift in instruction(fmag_srd_top_hilink_0_ctrlsignal_ir=0000000011101011)! | cycle2221:JTAG_TCK=0 | vector 681      cycle 2221
             > timeplate_1_0    101L100; //V681 S5298 cycle 2222 | cycle2222:JTAG_TCK=0 | vector 682      cycle 2222
             > timeplate_1_0    100L100; //V682 S5303 cycle 2223 | cycle2223:JTAG_TCK=0 | vector 683      cycle 2223
             > timeplate_1_0    101L100; //V683 S5308 cycle 2224 | cycle2224:JTAG_TCK=0 | vector 684      cycle 2224
             > timeplate_1_0    100L100; //V684 S5313 cycle 2225 | cycle2225:JTAG_TCK=0 | vector 685      cycle 2225
  Repeat 3   > timeplate_1_0    101L100; //V685 S5318 cycle 2226-2228 | cycle2226-2228:JTAG_TCK=0 | vector 686      cycle 2226-2228
  Repeat 7   > timeplate_1_0    100L100; //V686 S5323 cycle 2229-2235 | cycle2229-2235:JTAG_TCK=0 | vector 687      cycle 2229-2235
             > timeplate_1_0    110L100; //V687 S5328 cycle 2236 | cycle2236:JTAG_TCK=0 | vector 688      cycle 2236
             > timeplate_1_0    110X100; //V688 S5333 cycle 2237 | cycle2237:JTAG_TCK=0 | vector 689      cycle 2237
             > timeplate_1_0    100X100; //V689 S5339 cycle 2238 | cycle2238:JTAG_TCK=0 | vector 690      cycle 2238
             > timeplate_1_0    100X100; //V690 S5345 cycle 2239 | Shift fmag_srd_top_hilink_0_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2239:JTAG_TCK=0 | vector 691      cycle 2239
             > timeplate_1_0    110X100; //V691 S5350 cycle 2240 | cycle2240:JTAG_TCK=0 | vector 692      cycle 2240
  Repeat 2   > timeplate_1_0    100X100; //V692 S5355 cycle 2241-2242 | cycle2241-2242:JTAG_TCK=0 | vector 693      cycle 2241-2242
  Repeat 34  > timeplate_1_0    100X100; //V693 S5393 cycle 2243-2276 | cycle2243:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle2244:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle2245:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle2246:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle2247:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle2248:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle2249:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle2250:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle2251:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle2252:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle2253:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle2254:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle2255:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle2256:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle2257:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle2258:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle2259:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle2260:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle2261:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle2262:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle2263:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle2264:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle2265:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle2266:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle2267:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 24 | cycle2268:
  Repeat 15  > timeplate_1_0    100X100; //V694 S5412 cycle 2277-2291 | cycle2277:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 34 | cycle2278:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 35 | cycle2279:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle2280:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle2281:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle2282:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle2283:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle2284:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle2285:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle2286:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 43 | cycle2287:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle2288:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 45 | cycle2289:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle2290:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle2291:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 48 | vector 695      cycle 2277-2291
  Repeat 9   > timeplate_1_0    101X100; //V695 S5425 cycle 2292-2300 | cycle2292:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 49 | cycle2293:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 50 | cycle2294:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 51 | cycle2295:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 52 | cycle2296:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 53 | cycle2297:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 54 | cycle2298:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 55 | cycle2299:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 56 | cycle2300:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 57 | vector 696      cycle 2292-2300
  Repeat 4   > timeplate_1_0    100X100; //V696 S5433 cycle 2301-2304 | cycle2301:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 58 | cycle2302:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 59 | cycle2303:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 60 | cycle2304:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 61 | vector 697      cycle 2301-2304
             > timeplate_1_0    110X100; //V697 S5438 cycle 2305 | cycle2305:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 62 | vector 698      cycle 2305
             > timeplate_1_0    110X100; //V698 S5443 cycle 2306 | cycle2306:JTAG_TCK=0 | vector 699      cycle 2306
             > timeplate_1_0    100X100; //V699 S5449 cycle 2307 | cycle2307:JTAG_TCK=0 | vector 700      cycle 2307
             > timeplate_1_0    100X100; //V700 S5470 cycle 2308 | U_SRD1A_10 | bit49:macropwrdb bit48:grstb bit45:lifeclk2dig_sel bit44:lrstb | macropwrdb=0 grstb=0 | cs:refclk0 00000 refclk1 11100 w-->s&e only use refclk1,so lifeclk2dig_sel | must setup 1 | set testbench parameters -instruction shift -instr cp_top_hilink_0_ctrlsignal_ir | -shift_in   52'b0000001100000000000000000000000000000000000000000000 | -shift_out  52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_0_ctrlsignal_ir,ShiftInValue=0000001100000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_0_ctrlsignal_ir=0000000011001000)! | cycle2308:JTAG_TCK=0 | vector 701      cycle 2308
  Repeat 2   > timeplate_1_0    110X100; //V701 S5475 cycle 2309-2310 | cycle2309-2310:JTAG_TCK=0 | vector 702      cycle 2309-2310
  Repeat 2   > timeplate_1_0    100X100; //V702 S5481 cycle 2311-2312 | cycle2311-2312:JTAG_TCK=0 | vector 703      cycle 2311-2312
             > timeplate_1_0    100H100; //V703 S5487 cycle 2313 | shift in instruction(cp_top_hilink_0_ctrlsignal_ir=0000000011001000)! | cycle2313:JTAG_TCK=0 | vector 704      cycle 2313
  Repeat 2   > timeplate_1_0    100L100; //V704 S5492 cycle 2314-2315 | cycle2314-2315:JTAG_TCK=0 | vector 705      cycle 2314-2315
             > timeplate_1_0    101L100; //V705 S5497 cycle 2316 | cycle2316:JTAG_TCK=0 | vector 706      cycle 2316
  Repeat 2   > timeplate_1_0    100L100; //V706 S5502 cycle 2317-2318 | cycle2317-2318:JTAG_TCK=0 | vector 707      cycle 2317-2318
  Repeat 2   > timeplate_1_0    101L100; //V707 S5507 cycle 2319-2320 | cycle2319-2320:JTAG_TCK=0 | vector 708      cycle 2319-2320
  Repeat 7   > timeplate_1_0    100L100; //V708 S5512 cycle 2321-2327 | cycle2321-2327:JTAG_TCK=0 | vector 709      cycle 2321-2327
             > timeplate_1_0    110L100; //V709 S5517 cycle 2328 | cycle2328:JTAG_TCK=0 | vector 710      cycle 2328
             > timeplate_1_0    110X100; //V710 S5522 cycle 2329 | cycle2329:JTAG_TCK=0 | vector 711      cycle 2329
             > timeplate_1_0    100X100; //V711 S5528 cycle 2330 | cycle2330:JTAG_TCK=0 | vector 712      cycle 2330
             > timeplate_1_0    100X100; //V712 S5534 cycle 2331 | Shift cp_top_hilink_0_ctrlsignal(InData=0000001100000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2331:JTAG_TCK=0 | vector 713      cycle 2331
             > timeplate_1_0    110X100; //V713 S5539 cycle 2332 | cycle2332:JTAG_TCK=0 | vector 714      cycle 2332
  Repeat 2   > timeplate_1_0    100X100; //V714 S5544 cycle 2333-2334 | cycle2333-2334:JTAG_TCK=0 | vector 715      cycle 2333-2334
  Repeat 36  > timeplate_1_0    100X100; //V715 S5584 cycle 2335-2370 | cycle2335:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle2336:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle2337:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle2338:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle2339:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle2340:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle2341:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle2342:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle2343:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle2344:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle2345:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle2346:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle2347:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle2348:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle2349:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle2350:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle2351:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle2352:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle2353:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle2354:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle2355:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle2356:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle2357:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle2358:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle2359:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 24 | cycle2360:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 25 | cycle2361:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 26 | cycle2362:JT
  Repeat 8   > timeplate_1_0    100X100; //V716 S5596 cycle 2371-2378 | cycle2371:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle2372:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle2373:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle2374:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle2375:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle2376:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle2377:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle2378:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 43 | vector 717      cycle 2371-2378
  Repeat 2   > timeplate_1_0    101X100; //V717 S5602 cycle 2379-2380 | cycle2379:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle2380:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 45 | vector 718      cycle 2379-2380
  Repeat 5   > timeplate_1_0    100X100; //V718 S5611 cycle 2381-2385 | cycle2381:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle2382:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle2383:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 48 | cycle2384:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 49 | cycle2385:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 50 | vector 719      cycle 2381-2385
             > timeplate_1_0    110X100; //V719 S5616 cycle 2386 | cycle2386:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 51 | vector 720      cycle 2386
             > timeplate_1_0    110X100; //V720 S5621 cycle 2387 | cycle2387:JTAG_TCK=0 | vector 721      cycle 2387
             > timeplate_1_0    100X100; //V721 S5627 cycle 2388 | cycle2388:JTAG_TCK=0 | vector 722      cycle 2388
             > timeplate_1_0    100X100; //V722 S5646 cycle 2389 | U_SRD2A_11 | bit92:macropwrdb bit91:grstb bit87:lrstb[1] bit86:lrstb[0] | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr cp_top_hilink_1_ctrlsignal_ir | -shift_in   95'b00000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 | -shift_out  95'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_1_ctrlsignal_ir,ShiftInValue=00000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_1_ctrlsignal_ir=0000000011001011)! | cycle2389:JTAG_TCK=0 | vector 723      cycle 2389
  Repeat 2   > timeplate_1_0    110X100; //V723 S5651 cycle 2390-2391 | cycle2390-2391:JTAG_TCK=0 | vector 724      cycle 2390-2391
  Repeat 2   > timeplate_1_0    100X100; //V724 S5657 cycle 2392-2393 | cycle2392-2393:JTAG_TCK=0 | vector 725      cycle 2392-2393
             > timeplate_1_0    101H100; //V725 S5663 cycle 2394 | shift in instruction(cp_top_hilink_1_ctrlsignal_ir=0000000011001011)! | cycle2394:JTAG_TCK=0 | vector 726      cycle 2394
             > timeplate_1_0    101L100; //V726 S5668 cycle 2395 | cycle2395:JTAG_TCK=0 | vector 727      cycle 2395
             > timeplate_1_0    100L100; //V727 S5673 cycle 2396 | cycle2396:JTAG_TCK=0 | vector 728      cycle 2396
             > timeplate_1_0    101L100; //V728 S5678 cycle 2397 | cycle2397:JTAG_TCK=0 | vector 729      cycle 2397
  Repeat 2   > timeplate_1_0    100L100; //V729 S5683 cycle 2398-2399 | cycle2398-2399:JTAG_TCK=0 | vector 730      cycle 2398-2399
  Repeat 2   > timeplate_1_0    101L100; //V730 S5688 cycle 2400-2401 | cycle2400-2401:JTAG_TCK=0 | vector 731      cycle 2400-2401
  Repeat 7   > timeplate_1_0    100L100; //V731 S5693 cycle 2402-2408 | cycle2402-2408:JTAG_TCK=0 | vector 732      cycle 2402-2408
             > timeplate_1_0    110L100; //V732 S5698 cycle 2409 | cycle2409:JTAG_TCK=0 | vector 733      cycle 2409
             > timeplate_1_0    110X100; //V733 S5703 cycle 2410 | cycle2410:JTAG_TCK=0 | vector 734      cycle 2410
             > timeplate_1_0    100X100; //V734 S5709 cycle 2411 | cycle2411:JTAG_TCK=0 | vector 735      cycle 2411
             > timeplate_1_0    100X100; //V735 S5715 cycle 2412 | Shift cp_top_hilink_1_ctrlsignal(InData=00000001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2412:JTAG_TCK=0 | vector 736      cycle 2412
             > timeplate_1_0    110X100; //V736 S5720 cycle 2413 | cycle2413:JTAG_TCK=0 | vector 737      cycle 2413
  Repeat 2   > timeplate_1_0    100X100; //V737 S5725 cycle 2414-2415 | cycle2414-2415:JTAG_TCK=0 | vector 738      cycle 2414-2415
  Repeat 36  > timeplate_1_0    100X100; //V738 S5765 cycle 2416-2451 | cycle2416:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle2417:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle2418:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle2419:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle2420:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle2421:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle2422:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle2423:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle2424:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle2425:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle2426:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle2427:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle2428:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle2429:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle2430:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle2431:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle2432:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle2433:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle2434:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle2435:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle2436:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle2437:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle2438:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle2439:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle2440:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 24 | cycle2441:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 25 | cycle2442:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 26 | cycle2443:JT
  Repeat 36  > timeplate_1_0    100X100; //V739 S5805 cycle 2452-2487 | cycle2452:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle2453:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle2454:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle2455:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle2456:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle2457:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle2458:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle2459:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle2460:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle2461:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle2462:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle2463:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle2464:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 48 | cycle2465:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle2466:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle2467:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle2468:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle2469:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle2470:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle2471:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle2472:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle2473:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 57 | cycle2474:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 58 | cycle2475:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 59 | cycle2476:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 60 | cycle2477:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 61 | cycle2478:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 62 | cy
  Repeat 14  > timeplate_1_0    100X100; //V740 S5823 cycle 2488-2501 | cycle2488:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 72 | cycle2489:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 73 | cycle2490:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 74 | cycle2491:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 75 | cycle2492:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 76 | cycle2493:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 77 | cycle2494:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 78 | cycle2495:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 79 | cycle2496:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 80 | cycle2497:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 81 | cycle2498:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 82 | cycle2499:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 83 | cycle2500:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 84 | cycle2501:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 85 | vector 741      cycle 2488-2501
  Repeat 2   > timeplate_1_0    101X100; //V741 S5829 cycle 2502-2503 | cycle2502:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 86 | cycle2503:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 87 | vector 742      cycle 2502-2503
  Repeat 6   > timeplate_1_0    100X100; //V742 S5839 cycle 2504-2509 | cycle2504:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 88 | cycle2505:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 89 | cycle2506:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 90 | cycle2507:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 91 | cycle2508:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 92 | cycle2509:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 93 | vector 743      cycle 2504-2509
             > timeplate_1_0    110X100; //V743 S5844 cycle 2510 | cycle2510:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 94 | vector 744      cycle 2510
             > timeplate_1_0    110X100; //V744 S5849 cycle 2511 | cycle2511:JTAG_TCK=0 | vector 745      cycle 2511
             > timeplate_1_0    100X100; //V745 S5855 cycle 2512 | cycle2512:JTAG_TCK=0 | vector 746      cycle 2512
  Repeat 5000  > timeplate_1_0    100X100; //V746 S5868 cycle 2513-7512 | wait Tres >= 10us (jtag tck = 25Mhz , wait 5000 cycles) | set testbench parameters -instruction wait -cycle 5000; | Wait clock(JTAG_TCK) for 5000/5000<1> cycles! | cycle2513-7512:JTAG_TCK=0 | vector 747      cycle 2513-7512
}