$date
	Tue Jan 23 19:38:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module cla_testbench $end
$var wire 4 ! so [3:0] $end
$var wire 1 " co $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module m1 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 4 ( so_temp [3:0] $end
$var wire 4 ) co_temp [3:0] $end
$var reg 1 " co $end
$var reg 4 * so [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
bx '
bx &
x%
bx $
bx #
x"
bx !
$end
#50
0"
b10 !
b10 *
b10 (
b0 )
0%
b10 $
b10 '
b0 #
b0 &
#100
b101 !
b101 *
b101 (
b11 )
1%
b11 $
b11 '
b1 #
b1 &
#150
0"
b1111 !
b1111 *
b1111 (
b0 )
0%
b1010 $
b1010 '
b101 #
b101 &
#200
1"
b0 !
b0 *
b0 (
b1111 )
1%
#250
