pp	,	V_43
portrxfis_saved	,	V_59
ENOMEM	,	V_89
ahci_platform_enable_clks	,	F_35
"Unable to set dma mask\n"	,	L_9
channel	,	V_21
ata_port	,	V_37
xgene_ahci_context	,	V_1
xgene_ahci_host_stop	,	F_24
ATA_ID_FEATURE_SUPP	,	V_16
d2h_fis	,	V_44
msleep	,	F_5
PORT_CMD_START	,	V_20
PORTPHY1CFG	,	V_26
"X-Gene SATA host controller initialized\n"	,	L_10
dev	,	V_3
PORT_CMD_ISSUE	,	V_17
portrxfishi_saved	,	V_60
id	,	V_11
eh_context	,	V_36
val	,	V_24
ERRINTSTATUSMASK	,	V_72
ata_device	,	V_8
PORTAXICFG_EN_CONTEXT_SET	,	F_13
ctx	,	V_2
ap	,	V_15
portclb_saved	,	V_57
ata_host	,	V_66
xgene_ahci_read_id	,	F_7
rc	,	V_47
"failed to release memory from shutdown\n"	,	L_2
ata_tf_init	,	F_17
ata_tf_to_fis	,	F_18
ahci_port_priv	,	V_42
GFP_KERNEL	,	V_88
plat_data	,	V_41
device	,	V_48
ENODEV	,	V_7
xgene_ahci_mux_select	,	F_27
SLVWRERRATTRIBUTES	,	V_76
private_data	,	V_40
ata_do_dev_read_id	,	F_9
PORTAXICFG_OUTTRANS_SET	,	F_14
sata_ehc_deb_timing	,	F_16
PORTCFG	,	V_25
xgene_ahci_init_memram	,	F_1
u16	,	T_1
deadline	,	V_33
ahci_platform_get_resources	,	F_30
BLOCK_MEM_RDY	,	V_6
RX_FIS_D2H_REG	,	V_46
devm_ioremap_resource	,	F_34
u8	,	T_4
PORT_FIS_ADDR	,	V_63
i	,	V_67
PORTADDR_SET	,	F_11
PORTPHY4CFG	,	V_29
ahci_platform_disable_resources	,	F_25
PORTAXICFG	,	V_31
tf	,	V_10
start_engine	,	V_65
sata_link_hardreset	,	F_19
PORTPHY5CFG_RTCHG_SET	,	F_12
xgene_ahci_do_hardreset	,	F_15
HOST_IRQ_STAT	,	V_69
platform_device	,	V_84
dma_set_mask_and_coherent	,	F_38
PORT_CMD	,	V_19
PORT_SCR_ERR	,	V_52
SERR_DISPARITY	,	V_53
__iomem	,	T_3
dev_dbg	,	F_2
IOFMSTRWAUX	,	V_80
"SATA mux selection failed error %d\n"	,	L_8
PORTPHY5CFG	,	V_30
pdev	,	V_85
ata_link	,	V_32
ahci_dev_classify	,	F_23
CFG_SATA_ENET_SELECT_MASK	,	V_83
u32	,	T_2
CFG_MEM_RAM_SHUTDOWN	,	V_5
host	,	V_39
"VAddr 0x%p Mmio VAddr 0x%p\n"	,	L_7
MAX_AHCI_CHN_PERCTR	,	V_68
res	,	V_87
ahci_port_base	,	F_8
resource	,	V_86
disable_resources	,	V_91
timing	,	V_35
INTSTATUSMASK	,	V_71
ahci_platform_disable_clks	,	F_36
csr_mux	,	V_81
ata_taskfile	,	V_9
INT_SLV_TMOMASK	,	V_74
PTR_ERR	,	F_31
MSTRDERRATTRIBUTES	,	V_77
PORTPHY2CFG	,	V_27
xgene_ahci_hw_init	,	F_26
ahci_host_priv	,	V_38
xgene_ahci_probe	,	F_29
platform_get_resource	,	F_33
portcmd_saved	,	V_56
port_mmio	,	V_13
ahci_stop_engine	,	F_22
devm_kzalloc	,	F_32
xgene_ahci_set_phy_cfg	,	F_10
ahci_check_ready	,	V_51
ahci_platform_init_host	,	F_40
rx_fis	,	V_45
xgene_ahci_port_info	,	V_92
link	,	V_14
"top level interrupt mask 0x%X value 0x%08X\n"	,	L_5
PORTPHY3CFG	,	V_28
csr_core	,	V_70
MSTWRERRATTRIBUTES	,	V_78
dev_err	,	F_6
SLVRDERRATTRIBUTES	,	V_75
err_mask	,	V_12
ATA_BUSY	,	V_50
BUSCTLREG	,	V_79
IORESOURCE_MEM	,	V_90
"link has error\n"	,	L_4
class	,	V_55
PORT_FIS_ADDR_HI	,	V_64
SATA_ENET_CONFIG_REG	,	V_82
readl	,	F_4
"port configure mmio 0x%p channel %d\n"	,	L_3
PORT_LST_ADDR_HI	,	V_62
writel	,	F_3
"coherency 0x%X value 0x%08X\n"	,	L_6
portclbhi_saved	,	V_58
PORT_CMD_FIS_RX	,	V_18
dev_warn	,	F_20
DMA_BIT_MASK	,	F_39
csr_axi	,	V_73
ahci_platform_enable_resources	,	F_37
command	,	V_49
PORT_LST_ADDR	,	V_61
mmio	,	V_22
xgene_ahci_hardreset	,	F_21
"Release memory from shutdown\n"	,	L_1
hpriv	,	V_23
online	,	V_34
csr_diag	,	V_4
SERR_10B_8B_ERR	,	V_54
IS_ERR	,	F_28
