# ğŸ“˜ Appendix 2.1ï¼š2.5D/3Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸é–¢é€£ç”¨èªé›†  
# ğŸ“˜ Appendix 2.1: Glossary of Terms for 2.5D/3D Packaging

---

æœ¬è£œè¶³è³‡æ–™ã§ã¯ã€ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆæŠ€è¡“ã‚„å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å®Ÿè£…ã§é »å‡ºã™ã‚‹**å°‚é–€ç”¨èªãƒ»ç•¥èªã®æ„å‘³ã¨èƒŒæ™¯**ã‚’ç°¡æ½”ã«è§£èª¬ã—ã¾ã™ã€‚  
This appendix provides concise explanations of key **terms and abbreviations** commonly used in chiplet and advanced packaging technologies.

---

## ğŸ”¤ ç”¨èªä¸€è¦§ï¼ˆã‚¢ãƒ«ãƒ•ã‚¡ãƒ™ãƒƒãƒˆé †ï¼‰  
## ğŸ”¤ Glossary (Alphabetical Order)

| ç”¨èª / Term | æ„å‘³ãƒ»èª¬æ˜ / Definition |
|-------------|--------------------------|
| **2.5D** | ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã‚„RDLä¸Šã«è¤‡æ•°ãƒ€ã‚¤ã‚’æ°´å¹³é…ç½®ã™ã‚‹æ–¹å¼ã€‚<br>Horizontal die arrangement using interposer or RDL. |
| **3D IC** | TSVã‚„Hybrid Bondingã§å‚ç›´ç©å±¤ã•ã‚ŒãŸICæ§‹é€ ã€‚<br>ICs stacked vertically via TSV or hybrid bonding. |
| **Bump** | ãƒãƒƒãƒ—é–“ã®å°å‹é‡‘å±çªèµ·ã«ã‚ˆã‚‹é›»æ°—æ¥ç¶šéƒ¨ã€‚<br>Metal protrusions for inter-die electrical connections. |
| **CoWoS** | TSMCã®2.5DæŠ€è¡“ã€ŒChip-on-Wafer-on-Substrateã€ã€‚<br>TSMC's 2.5D tech for wafer-level chip integration. |
| **DBI** | ãƒãƒ³ãƒ—ä¸è¦ã®æ¥åˆæ–¹å¼ã€ŒDirect Bond Interconnectã€ã€‚<br>Bumpless bonding technology by Xperi. |
| **EMIB** | Intelã®éƒ¨åˆ†ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶æ¥ç¶šæŠ€è¡“ã€‚<br>Intelâ€™s Embedded Multi-die Interconnect Bridge. |
| **FOWLP** | å†é…ç·šå±¤ã‚’æ´»ç”¨ã—ãŸè–„å‹ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“ã€‚<br>Thin-package tech using redistribution layers. |
| **Foveros** | TSVã‚’ç”¨ã„ãŸIntelã®3Dãƒ­ã‚¸ãƒƒã‚¯ç©å±¤æŠ€è¡“ã€‚<br>Intelâ€™s TSV-based 3D logic stacking. |
| **GGD** | Known-Good Dieï¼šè‰¯å“ãƒãƒƒãƒ—ã®ã¿ã‚’ç”¨ã„ã‚‹æ‰‹æ³•ã€‚<br>Packaging method using pre-tested dies. |
| **HBM** | é«˜å¸¯åŸŸå¹…DRAMã€‚2.5D/3Då®Ÿè£…ã§æ´»ç”¨ã€‚<br>High Bandwidth Memory, stacked DRAM. |
| **Hybrid Bonding** | é‡‘å±-çµ¶ç¸ä½“ã®ç›´æ¥æ¥åˆã«ã‚ˆã‚‹3Dæ¥ç¶šæŠ€è¡“ã€‚<br>Direct bonding of metal and dielectric layers. |
| **Interposer** | é«˜å¯†åº¦é…ç·šã‚’æ‹…ã†ä¸­é–“åŸºæ¿ã€‚<br>Intermediate layer for die-to-die connections. |
| **Î¼-bump** | ãƒã‚¤ã‚¯ãƒ­ãƒãƒ³ãƒ—ã€‚å°å‹ã®ãƒãƒƒãƒ—æ¥ç¶šãƒãƒ³ãƒ—ã€‚<br>Micron-scale bumps for inter-chip links. |
| **RDL** | Redistribution Layerï¼šå†é…ç·šç”¨è–„è†œå±¤ã€‚<br>Thin-film metal layers for pad re-routing. |
| **SoIC** | TSMCã®ãƒ€ã‚¤ãƒ¬ã‚¯ãƒˆ3Dç©å±¤æŠ€è¡“ï¼ˆSystem on Integrated Chipsï¼‰ã€‚<br>TSMCâ€™s 3D stacking with direct die bonding. |
| **TSV** | ã‚·ãƒªã‚³ãƒ³è²«é€šãƒ“ã‚¢ã€‚å‚ç›´æ¥ç¶šã«ç”¨ã„ã‚‰ã‚Œã‚‹ã€‚<br>Vertical via through silicon for 3D interconnects. |
| **UBM** | ãƒãƒ³ãƒ—ä¸‹ã«å½¢æˆã•ã‚Œã‚‹é‡‘å±å±¤ï¼ˆUnder Bump Metallizationï¼‰ã€‚<br>Metal layer under bumps for adhesion and conduction. |
| **UCIe** | Universal Chiplet Interconnect Expressã€‚<br>Open standard for chiplet-to-chiplet interfaces. |

---

## ğŸ“ å‚™è€ƒ / Notes

- æœ¬ç”¨èªé›†ã¯ä»Šå¾Œã®æŠ€è¡“é€²å±•ã«ã‚ã‚ã›ã¦**éšæ™‚æ‹¡å¼µå¯èƒ½**ã§ã™ã€‚  
  This glossary can be **expanded or updated** as technology evolves.
- è©³ç´°ãªæŠ€è¡“èƒŒæ™¯ã«ã¤ã„ã¦ã¯ã€**å„ç¯€ã‚„åˆ¥ã®è£œè¶³è³‡æ–™**ã‚’å‚ç…§ã—ã¦ãã ã•ã„ã€‚  
  For technical depth, refer to **relevant sections or supplementary appendices**.

---
