/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 360 144)
	(text "Instruction_Register" (rect 5 0 121 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "INST_REG_OUT" (rect 0 0 95 19)(font "Intel Clear" (font_size 8)))
		(text "INST_REG_OUT" (rect 21 27 116 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "INST_REG_IN" (rect 0 0 81 19)(font "Intel Clear" (font_size 8)))
		(text "INST_REG_IN" (rect 21 43 102 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "INST_REG_IN_DB[7..0]" (rect 0 0 136 19)(font "Intel Clear" (font_size 8)))
		(text "INST_REG_IN_DB[7..0]" (rect 21 59 157 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 75 44 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "CLR" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLR" (rect 21 91 44 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 344 32)
		(output)
		(text "INST_REG_OUT_DB[7..0]" (rect 0 0 151 19)(font "Intel Clear" (font_size 8)))
		(text "INST_REG_OUT_DB[7..0]" (rect 172 27 323 46)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32)(line_width 3))
	)
	(port
		(pt 344 48)
		(output)
		(text "INST_REG_DISPLAY[7..0]" (rect 0 0 152 19)(font "Intel Clear" (font_size 8)))
		(text "INST_REG_DISPLAY[7..0]" (rect 171 43 323 62)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48)(line_width 3))
	)
	(port
		(pt 344 64)
		(output)
		(text "INST_OPCODE[3..0]" (rect 0 0 119 19)(font "Intel Clear" (font_size 8)))
		(text "INST_OPCODE[3..0]" (rect 204 59 323 78)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64)(line_width 3))
	)
	(port
		(pt 344 80)
		(output)
		(text "INST_OPERAND[3..0]" (rect 0 0 127 19)(font "Intel Clear" (font_size 8)))
		(text "INST_OPERAND[3..0]" (rect 196 75 323 94)(font "Intel Clear" (font_size 8)))
		(line (pt 344 80)(pt 328 80)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 328 112))
	)
)
