0.7
2020.2
May 22 2024
19:03:11
C:/Users/alexp/Documents/GitHub/Vivado Projects/FIFO_RAM/FIFO-RAM/FIFO_RAM.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/alexp/Documents/GitHub/Vivado Projects/FIFO_RAM/FIFO-RAM/FIFO_RAM.srcs/sim_1/new/fifo_ram_tb.v,1735011365,verilog,,,,fifo_ram_tb,,,,,,,,
C:/Users/alexp/Documents/GitHub/Vivado Projects/FIFO_RAM/FIFO-RAM/FIFO_RAM.srcs/sources_1/new/fifo_ram.v,1735011593,verilog,,C:/Users/alexp/Documents/GitHub/Vivado Projects/FIFO_RAM/FIFO-RAM/FIFO_RAM.srcs/sim_1/new/fifo_ram_tb.v,,fifo_ram,,,,,,,,
