#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Mar  1 00:30:25 2019
# Process ID: 4156
# Current directory: D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.runs/system_image_process_v1_0_0_0_synth_1
# Command line: vivado.exe -log system_image_process_v1_0_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_image_process_v1_0_0_0.tcl
# Log file: D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.runs/system_image_process_v1_0_0_0_synth_1/system_image_process_v1_0_0_0.vds
# Journal file: D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.runs/system_image_process_v1_0_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_image_process_v1_0_0_0.tcl -notrace
Command: synth_design -top system_image_process_v1_0_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 452.254 ; gain = 93.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_image_process_v1_0_0_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_image_process_v1_0_0_0/synth/system_image_process_v1_0_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'image_process_v1_0' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/image_process_v1_0.v:3]
	Parameter AXIS_Pipeline_Length bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pipelined_Unit' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/Pipelined_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'gray_shift' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/gray_shift.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gray_shift' (1#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/gray_shift.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pipelined_Unit' (2#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/Pipelined_Unit.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/fifo.v:3]
	Parameter data_width bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/fifo.v:3]
WARNING: [Synth 8-689] width (24) of port connection 'data_in' does not match port width (23) of module 'fifo' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/image_process_v1_0.v:86]
WARNING: [Synth 8-689] width (24) of port connection 'data_out' does not match port width (23) of module 'fifo' [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/image_process_v1_0.v:87]
INFO: [Synth 8-6155] done synthesizing module 'image_process_v1_0' (4#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/image_process_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_image_process_v1_0_0_0' (5#1) [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_image_process_v1_0_0_0/synth/system_image_process_v1_0_0_0.v:58]
WARNING: [Synth 8-3331] design image_process_v1_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design image_process_v1_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design image_process_v1_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design image_process_v1_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design image_process_v1_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design image_process_v1_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design image_process_v1_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design image_process_v1_0 has unconnected port s00_axis_tdata[24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 506.566 ; gain = 148.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 506.566 ; gain = 148.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 506.566 ; gain = 148.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.349 . Memory (MB): peak = 811.012 ; gain = 3.133
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 811.012 ; gain = 452.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 811.012 ; gain = 452.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 811.012 ; gain = 452.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ipshared/c948/src/fifo.v:37]
INFO: [Synth 8-5546] ROM "full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "almost_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "almost_empty" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 811.012 ; gain = 452.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              736 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gray_shift 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module Pipelined_Unit 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
+---RAMs : 
	              736 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module image_process_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design system_image_process_v1_0_0_0 has port m00_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design system_image_process_v1_0_0_0 has port m00_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design system_image_process_v1_0_0_0 has port m00_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design system_image_process_v1_0_0_0 has port m00_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design system_image_process_v1_0_0_0 has port m00_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design system_image_process_v1_0_0_0 has port m00_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design system_image_process_v1_0_0_0 has port m00_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design system_image_process_v1_0_0_0 has port m00_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design system_image_process_v1_0_0_0 has port m00_axis_tdata[23] driven by constant 0
WARNING: [Synth 8-3331] design system_image_process_v1_0_0_0 has unconnected port s00_axis_tdata[31]
WARNING: [Synth 8-3331] design system_image_process_v1_0_0_0 has unconnected port s00_axis_tdata[30]
WARNING: [Synth 8-3331] design system_image_process_v1_0_0_0 has unconnected port s00_axis_tdata[29]
WARNING: [Synth 8-3331] design system_image_process_v1_0_0_0 has unconnected port s00_axis_tdata[28]
WARNING: [Synth 8-3331] design system_image_process_v1_0_0_0 has unconnected port s00_axis_tdata[27]
WARNING: [Synth 8-3331] design system_image_process_v1_0_0_0 has unconnected port s00_axis_tdata[26]
WARNING: [Synth 8-3331] design system_image_process_v1_0_0_0 has unconnected port s00_axis_tdata[25]
WARNING: [Synth 8-3331] design system_image_process_v1_0_0_0 has unconnected port s00_axis_tdata[24]
INFO: [Synth 8-3332] Sequential element (inst/u_pipelined_unit/u_gray_shift/gray_reg[23]) is unused and will be removed from module system_image_process_v1_0_0_0.
INFO: [Synth 8-3332] Sequential element (inst/u_pipelined_unit/gray_buffer_reg[23]) is unused and will be removed from module system_image_process_v1_0_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 811.012 ; gain = 452.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------+--------------------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object               | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+--------------------------+-----------+----------------------+--------------+
|system_image_process_v1_0_0_0 | inst/u_fifo_0/memory_reg | Implied   | 32 x 23              | RAM32M x 4   | 
+------------------------------+--------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 836.066 ; gain = 477.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 836.141 ; gain = 477.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------------------------+--------------------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object               | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+--------------------------+-----------+----------------------+--------------+
|system_image_process_v1_0_0_0 | inst/u_fifo_0/memory_reg | Implied   | 32 x 23              | RAM32M x 4   | 
+------------------------------+--------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/u_fifo_0/rd_p_reg_rep[1]' (FDRE) to 'inst/u_fifo_0/rd_p_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_fifo_0/rd_p_reg_rep[0]' (FDRE) to 'inst/u_fifo_0/rd_p_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_fifo_0/rd_p_reg_rep[2]' (FDRE) to 'inst/u_fifo_0/rd_p_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/u_fifo_0/rd_p_reg_rep[3]' (FDRE) to 'inst/u_fifo_0/rd_p_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_fifo_0/rd_p_reg_rep[4]' (FDRE) to 'inst/u_fifo_0/rd_p_reg[4]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:58 . Memory (MB): peak = 855.355 ; gain = 497.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 855.355 ; gain = 497.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 855.355 ; gain = 497.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 855.355 ; gain = 497.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 855.355 ; gain = 497.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 855.355 ; gain = 497.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 855.355 ; gain = 497.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    27|
|2     |LUT2   |     3|
|3     |LUT3   |     3|
|4     |LUT4   |     3|
|5     |LUT5   |     8|
|6     |LUT6   |    13|
|7     |MUXF7  |     2|
|8     |RAM32M |     4|
|9     |FDRE   |    66|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+-------------------+------+
|      |Instance             |Module             |Cells |
+------+---------------------+-------------------+------+
|1     |top                  |                   |   129|
|2     |  inst               |image_process_v1_0 |   129|
|3     |    u_fifo_0         |fifo               |    54|
|4     |    u_pipelined_unit |Pipelined_Unit     |    70|
|5     |      u_gray_shift   |gray_shift         |    47|
+------+---------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 855.355 ; gain = 497.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 855.355 ; gain = 192.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:01 . Memory (MB): peak = 855.355 ; gain = 497.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 856.836 ; gain = 510.047
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.runs/system_image_process_v1_0_0_0_synth_1/system_image_process_v1_0_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.srcs/sources_1/bd/system/ip/system_image_process_v1_0_0_0/system_image_process_v1_0_0_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/git/Image-processing-library-with-RTL/project/test_bmp/test_bmp.runs/system_image_process_v1_0_0_0_synth_1/system_image_process_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_image_process_v1_0_0_0_utilization_synth.rpt -pb system_image_process_v1_0_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 856.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 00:31:53 2019...
