<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3317" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3317{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3317{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3317{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3317{left:70px;bottom:1083px;letter-spacing:0.12px;}
#t5_3317{left:152px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3317{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t7_3317{left:835px;bottom:1065px;letter-spacing:-0.03px;}
#t8_3317{left:70px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3317{left:70px;bottom:1025px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_3317{left:70px;bottom:1008px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tb_3317{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3317{left:70px;bottom:967px;letter-spacing:-0.18px;word-spacing:-0.49px;}
#td_3317{left:289px;bottom:974px;letter-spacing:-0.03px;}
#te_3317{left:303px;bottom:967px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tf_3317{left:487px;bottom:974px;letter-spacing:-0.03px;}
#tg_3317{left:501px;bottom:967px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#th_3317{left:70px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#ti_3317{left:70px;bottom:933px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3317{left:70px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3317{left:70px;bottom:892px;letter-spacing:-0.16px;word-spacing:-1.02px;}
#tl_3317{left:70px;bottom:875px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_3317{left:70px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3317{left:70px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3317{left:70px;bottom:817px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tp_3317{left:70px;bottom:793px;letter-spacing:-0.14px;}
#tq_3317{left:96px;bottom:793px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tr_3317{left:70px;bottom:768px;letter-spacing:-0.13px;}
#ts_3317{left:96px;bottom:768px;letter-spacing:-0.15px;word-spacing:-1.02px;}
#tt_3317{left:96px;bottom:752px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_3317{left:96px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3317{left:70px;bottom:710px;letter-spacing:-0.15px;}
#tw_3317{left:96px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tx_3317{left:96px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_3317{left:96px;bottom:669px;letter-spacing:-0.14px;}
#tz_3317{left:122px;bottom:669px;letter-spacing:-0.16px;word-spacing:-0.89px;}
#t10_3317{left:122px;bottom:652px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t11_3317{left:122px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t12_3317{left:122px;bottom:619px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t13_3317{left:122px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3317{left:122px;bottom:585px;letter-spacing:-0.16px;word-spacing:-0.97px;}
#t15_3317{left:122px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_3317{left:96px;bottom:544px;letter-spacing:-0.26px;}
#t17_3317{left:122px;bottom:544px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_3317{left:122px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.89px;}
#t19_3317{left:122px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3317{left:122px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#t1b_3317{left:122px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1c_3317{left:96px;bottom:452px;letter-spacing:-0.11px;}
#t1d_3317{left:122px;bottom:452px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_3317{left:122px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1f_3317{left:122px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1g_3317{left:122px;bottom:402px;letter-spacing:-0.17px;word-spacing:-0.82px;}
#t1h_3317{left:122px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_3317{left:122px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1j_3317{left:122px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1k_3317{left:96px;bottom:327px;letter-spacing:-0.14px;}
#t1l_3317{left:122px;bottom:327px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1m_3317{left:96px;bottom:302px;letter-spacing:-0.13px;}
#t1n_3317{left:122px;bottom:302px;letter-spacing:-0.17px;word-spacing:-0.55px;}
#t1o_3317{left:122px;bottom:286px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t1p_3317{left:96px;bottom:261px;letter-spacing:-0.88px;}
#t1q_3317{left:122px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1r_3317{left:70px;bottom:209px;letter-spacing:-0.11px;}
#t1s_3317{left:92px;bottom:192px;letter-spacing:-0.11px;}
#t1t_3317{left:70px;bottom:171px;letter-spacing:-0.12px;}
#t1u_3317{left:92px;bottom:154px;letter-spacing:-0.11px;}
#t1v_3317{left:70px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_3317{left:92px;bottom:116px;letter-spacing:-0.11px;}

.s1_3317{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3317{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3317{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3317{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3317{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3317{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3317" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3317Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3317" style="-webkit-user-select: none;"><object width="935" height="1210" data="3317/3317.svg" type="image/svg+xml" id="pdf3317" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3317" class="t s1_3317">Vol. 3A </span><span id="t2_3317" class="t s1_3317">9-41 </span>
<span id="t3_3317" class="t s2_3317">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3317" class="t s3_3317">9.9.4 </span><span id="t5_3317" class="t s3_3317">Algorithm for Three-Domain Mappings of APIC_ID </span>
<span id="t6_3317" class="t s4_3317">Software can gather the initial APIC_IDs for each logical processor supported by the operating system at runtime </span>
<span id="t7_3317" class="t s5_3317">11 </span>
<span id="t8_3317" class="t s4_3317">and extract identifiers corresponding to the three domains of sharing topology (package, core, and logical </span>
<span id="t9_3317" class="t s4_3317">processor). The three-domain algorithms below focus on a non-clustered MP system for simplicity. They do not </span>
<span id="ta_3317" class="t s4_3317">assume APIC IDs are contiguous or that all logical processors on the platform are enabled. </span>
<span id="tb_3317" class="t s4_3317">Intel supports multi-threading systems where all physical processors report identical values in CPUID leaf 0BH, </span>
<span id="tc_3317" class="t s4_3317">CPUID.1:EBX[23:16]), CPUID.4 </span>
<span id="td_3317" class="t s5_3317">12 </span>
<span id="te_3317" class="t s4_3317">:EAX[31:26], and CPUID.4 </span>
<span id="tf_3317" class="t s5_3317">13 </span>
<span id="tg_3317" class="t s4_3317">:EAX[25:14]. The algorithms below assume the </span>
<span id="th_3317" class="t s4_3317">target system has symmetry across physical package boundaries with respect to the number of logical processors </span>
<span id="ti_3317" class="t s4_3317">per package, number of cores per package, and cache topology within a package. </span>
<span id="tj_3317" class="t s4_3317">Software can choose to assume three-domain hierarchy if it was developed to understand only three domains. </span>
<span id="tk_3317" class="t s4_3317">However, software implementation needs to ensure it does not break if it runs on systems that have more domains </span>
<span id="tl_3317" class="t s4_3317">in the hierarchy even if it does not recognize them. </span>
<span id="tm_3317" class="t s4_3317">The extraction algorithm (for three-domain mappings from an APIC ID) uses the general procedure depicted in </span>
<span id="tn_3317" class="t s4_3317">Example 9-19, and is supplemented by more detailed descriptions on the derivation of topology enumeration </span>
<span id="to_3317" class="t s4_3317">parameters for extraction bit masks: </span>
<span id="tp_3317" class="t s4_3317">1. </span><span id="tq_3317" class="t s4_3317">Detect hardware multi-threading support in the processor. </span>
<span id="tr_3317" class="t s4_3317">2. </span><span id="ts_3317" class="t s4_3317">Derive a set of bit masks that can extract the sub ID of each hierarchical domain of the topology. The algorithm </span>
<span id="tt_3317" class="t s4_3317">to derive extraction bit masks for LOGICAL_PROCESSOR_ID/CORE_ID/PACKAGE_ID differs based on APIC ID </span>
<span id="tu_3317" class="t s4_3317">is 32-bit (see step 3 below) or 8-bit (see step 4 below). </span>
<span id="tv_3317" class="t s4_3317">3. </span><span id="tw_3317" class="t s4_3317">If the processor supports CPUID leaf 0BH, each APIC ID contains a 32-bit value, the topology enumeration </span>
<span id="tx_3317" class="t s4_3317">parameters needed to derive three-domain extraction bit masks are: </span>
<span id="ty_3317" class="t s4_3317">a. </span><span id="tz_3317" class="t s4_3317">Query the right-shift value for the LOGICAL_PROCESSOR_ID domain of the topology using CPUID leaf 0BH </span>
<span id="t10_3317" class="t s4_3317">with ECX =0H as input. The number of bits to shift-right on x2APIC ID (EAX[4:0]) can distinguish different </span>
<span id="t11_3317" class="t s4_3317">higher-domain entities above logical processor in the same physical package. This is also the width of the </span>
<span id="t12_3317" class="t s4_3317">bit mask to extract the LOGICAL_PROCESSOR_ID. The shift value may be 0 and enumerate no logical </span>
<span id="t13_3317" class="t s4_3317">processor bit mask to create. A platform where cores only have one logical processor are not required to </span>
<span id="t14_3317" class="t s4_3317">enumerate a separate bit layout for logical processor, and the lowest bits may only identify the core (where </span>
<span id="t15_3317" class="t s4_3317">core and logical processor are then synonymous). </span>
<span id="t16_3317" class="t s4_3317">b. </span><span id="t17_3317" class="t s4_3317">Enumerate until the desired domain is found (i.e., processor cores). Determine if the next domain is the </span>
<span id="t18_3317" class="t s4_3317">expected domain. If the next domain is not known to the software, keep enumerating until the next known </span>
<span id="t19_3317" class="t s4_3317">or the last domain. Software should use the previous domain before this to represent the last previously </span>
<span id="t1a_3317" class="t s4_3317">known domain (i.e., processor cores). If the software does not recognize or implement certain hierarchical </span>
<span id="t1b_3317" class="t s4_3317">domains, it should assume these unknown domains as an extension of the last known domain. </span>
<span id="t1c_3317" class="t s4_3317">c. </span><span id="t1d_3317" class="t s4_3317">Query CPUID leaf 0BH for the amount of bit shift to distinguish next higher-domain entities (e.g., physical </span>
<span id="t1e_3317" class="t s4_3317">processor packages) in the system. This describes an explicit three-domain-topology situation for </span>
<span id="t1f_3317" class="t s4_3317">commonly available processors. Consult Example 9-17 to adapt to situations beyond a three-domain </span>
<span id="t1g_3317" class="t s4_3317">topology of a physical processor. The width of the extraction bit mask can be used to derive the cumulative </span>
<span id="t1h_3317" class="t s4_3317">extraction bitmask to extract the sub IDs of logical processors (including different processor cores) in the </span>
<span id="t1i_3317" class="t s4_3317">same physical package. The extraction bit mask to distinguish merely different processor cores can be </span>
<span id="t1j_3317" class="t s4_3317">derived by xor’ing the logical processor extraction bit mask from the cumulative extraction bit mask. </span>
<span id="t1k_3317" class="t s4_3317">d. </span><span id="t1l_3317" class="t s4_3317">Query the 32-bit x2APIC ID for the logical processor where the current thread is executing. </span>
<span id="t1m_3317" class="t s4_3317">e. </span><span id="t1n_3317" class="t s4_3317">Derive the extraction bit masks corresponding to LOGICAL_PROCESSOR_ID, CORE_ID, and PACKAGE_ID, </span>
<span id="t1o_3317" class="t s4_3317">starting from LOGICAL_PROCESSOR_ID. </span>
<span id="t1p_3317" class="t s4_3317">f. </span><span id="t1q_3317" class="t s4_3317">Apply each extraction bit mask to the 32-bit x2APIC ID to extract sub-field IDs. </span>
<span id="t1r_3317" class="t s6_3317">11. As noted in Section 9.6 and Section 9.9.3, the number of logical processors supported by the OS at runtime may be less than the </span>
<span id="t1s_3317" class="t s6_3317">total number logical processors available in the platform hardware. </span>
<span id="t1t_3317" class="t s6_3317">12. Maximum number of addressable ID for processor cores in a physical processor is obtained by executing CPUID with EAX=4 and a </span>
<span id="t1u_3317" class="t s6_3317">valid ECX index. The ECX index starts at 0. </span>
<span id="t1v_3317" class="t s6_3317">13. Maximum number addressable ID for processor cores sharing the target cache level is obtained by executing CPUID with EAX = 4 </span>
<span id="t1w_3317" class="t s6_3317">and the ECX index corresponding to the target cache level. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
