# spi_3wire_slave
SystemVerilog implementation of a SPI 3 wire slave with a simple register map. Auto-increment reads and writes supported.
A standard 4wire SPI can interface to this FPGA SPI 3wire slave.

![picture](https://github.com/charkster/spi_3wire_slave/blob/main/spi_4wire_to_3wire.png)

![picture](https://github.com/charkster/spi_3wire_slave/blob/main/spi_3wire_write_and_read.png)
