<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml testbench.twx testbench.ncd -o testbench.twr testbench.pcf

</twCmdLine><twDesign>testbench.ncd</twDesign><twDesignPath>testbench.ncd</twDesignPath><twPCF>testbench.pcf</twPCF><twPcfPath>testbench.pcf</twPcfPath><twDevInfo arch="artix7" pkg="csg324"><twDevName>xc7a100t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CLK = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="mydcm1/mmcm_adv_inst/CLKIN1" logResource="mydcm1/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="mydcm1/clkin1"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="mydcm1/mmcm_adv_inst/CLKIN1" logResource="mydcm1/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="mydcm1/clkin1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="mydcm1/mmcm_adv_inst/CLKIN1" logResource="mydcm1/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X1Y2.CLKIN1" clockNet="mydcm1/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_mydcm1_clkout1 = PERIOD TIMEGRP &quot;mydcm1_clkout1&quot; TS_CLK / 0.5 HIGH 50%;</twConstName><twItemCnt>8884956</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3143</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>12.694</twMinPer></twConstHead><twPathRptBanner iPaths="101749" iCriticalPaths="0" sType="EndPoint">Paths for end point rsrc1/rsrccreg/c_30 (SLICE_X28Y95.A1), 101749 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.306</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_30</twDest><twTotPathDel>12.526</twTotPathDel><twClkSkew dest = "1.152" src = "1.238">0.086</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_30</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X9Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X9Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd3</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/notx</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in1121</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>45</twFanCnt><twDelInfo twEdge="twRising">0.836</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in1121</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcpc/pc&lt;7&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_grc11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>rsrc1/grc</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;22&gt;</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y70.A1</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.958</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg12&lt;11&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux2_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>rsrc1/rsrcregfile/mux2_10</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>rsrc1/rsrcregfile/mux2_82</twComp><twBEL>rsrc1/rsrcregfile/mux2_2_f7_G</twBEL><twBEL>rsrc1/rsrcregfile/mux2_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/cpu_bus&lt;11&gt;LogicTrst1</twComp><twBEL>rsrc1/cpu_bus&lt;11&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>rsrc1/cpu_bus&lt;11&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg19&lt;15&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out261</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N196</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;611</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y92.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out141</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/sub</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;11</twBEL><twBEL>rsrc1/rsrccreg/c_30</twBEL></twPathDel><twLogDel>1.696</twLogDel><twRouteDel>10.830</twRouteDel><twTotDel>12.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.361</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd2_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_30</twDest><twTotPathDel>12.471</twTotPathDel><twClkSkew dest = "1.152" src = "1.238">0.086</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd2_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd2_1</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;22&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg16&lt;11&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux2_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>rsrc1/rsrcregfile/mux2_81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux2_82</twComp><twBEL>rsrc1/rsrcregfile/mux2_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux2_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/cpu_bus&lt;11&gt;LogicTrst1</twComp><twBEL>rsrc1/cpu_bus&lt;11&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>rsrc1/cpu_bus&lt;11&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg19&lt;15&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out261</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N196</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;611</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y92.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out141</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/sub</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;11</twBEL><twBEL>rsrc1/rsrccreg/c_30</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>10.633</twRouteDel><twTotDel>12.471</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.412</twSlack><twSrc BELType="FF">rsrc1/rsrcirreg/ir_28</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_30</twDest><twTotPathDel>12.459</twTotPathDel><twClkSkew dest = "0.577" src = "0.624">0.047</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrcirreg/ir_28</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X10Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X10Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrcirreg/ir_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;22&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y71.A3</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg16&lt;11&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux2_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y71.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>rsrc1/rsrcregfile/mux2_81</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y71.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux2_82</twComp><twBEL>rsrc1/rsrcregfile/mux2_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux2_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y86.A2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/cpu_bus&lt;11&gt;LogicTrst1</twComp><twBEL>rsrc1/cpu_bus&lt;11&gt;LogicTrst_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y87.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>rsrc1/cpu_bus&lt;11&gt;LogicTrst1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg19&lt;15&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out261</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N196</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;611</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y92.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.102</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out141</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y92.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/sub</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;8</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.796</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;9</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;30&gt;8</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y95.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;31&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;30&gt;11</twBEL><twBEL>rsrc1/rsrccreg/c_30</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>10.621</twRouteDel><twTotDel>12.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="75158" iCriticalPaths="0" sType="EndPoint">Paths for end point rsrc1/rsrccreg/c_2 (SLICE_X31Y87.A2), 75158 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.788</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd2_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_2</twDest><twTotPathDel>12.040</twTotPathDel><twClkSkew dest = "1.148" src = "1.238">0.090</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd2_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd2_1</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;22&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg24&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux20_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>rsrc1/rsrcregfile/mux20_81</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y111.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux20_82</twComp><twBEL>rsrc1/rsrcregfile/mux20_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux20_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg0&lt;31&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;28&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>rsrc1/cpu_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out5</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out5</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;26&gt;2</twComp><twBEL>rsrc1/rsrcalu/n&lt;2&gt;1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;2&gt;_mmx_out210</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>rsrc1/rsrcalu/c&lt;18&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;18&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out101</twComp><twBEL>rsrc1/rsrcalu/c&lt;2&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;2&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;3&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;2&gt;9</twBEL><twBEL>rsrc1/rsrccreg/c_2</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>10.202</twRouteDel><twTotDel>12.040</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.809</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd2_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_2</twDest><twTotPathDel>12.019</twTotPathDel><twClkSkew dest = "1.148" src = "1.238">0.090</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd2_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_2</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd2_1</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;22&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y114.C1</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y114.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg8&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux23_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y110.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>rsrc1/rsrcregfile/mux23_81</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y110.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>rsrc1/rsrcregfile/mux23_82</twComp><twBEL>rsrc1/rsrcregfile/mux23_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux23_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y97.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;28&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;0&gt;_mmx_out131</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y94.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.884</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;0&gt;_mmx_out13</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out221</twComp><twBEL>rsrc1/rsrcalu/n&lt;2&gt;1141_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y91.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.963</twDelInfo><twComp>N415</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcareg/a&lt;19&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y89.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out101</twComp><twBEL>rsrc1/rsrcalu/c&lt;2&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;2&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;3&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;2&gt;9</twBEL><twBEL>rsrc1/rsrccreg/c_2</twBEL></twPathDel><twLogDel>1.730</twLogDel><twRouteDel>10.289</twRouteDel><twTotDel>12.019</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.839</twSlack><twSrc BELType="FF">rsrc1/rsrcirreg/ir_28</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_2</twDest><twTotPathDel>12.028</twTotPathDel><twClkSkew dest = "0.573" src = "0.624">0.051</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrcirreg/ir_28</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_2</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X10Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X10Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrcirreg/ir_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;22&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y115.D1</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">2.110</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y115.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg24&lt;31&gt;</twComp><twBEL>rsrc1/rsrcregfile/mux20_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y111.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>rsrc1/rsrcregfile/mux20_81</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y111.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux20_82</twComp><twBEL>rsrc1/rsrcregfile/mux20_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux20_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y102.A2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y102.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg0&lt;31&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;28&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y97.D1</twSite><twDelType>net</twDelType><twFanCnt>47</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>rsrc1/cpu_bus&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y97.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out5</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y93.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out5</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y93.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;26&gt;2</twComp><twBEL>rsrc1/rsrcalu/n&lt;2&gt;1231</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y91.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.558</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;2&gt;_mmx_out210</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y91.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N144</twComp><twBEL>rsrc1/rsrcalu/c&lt;18&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y89.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;18&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y89.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;3&gt;_mmx_out101</twComp><twBEL>rsrc1/rsrcalu/c&lt;2&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y87.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;2&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.067</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;3&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;2&gt;9</twBEL><twBEL>rsrc1/rsrccreg/c_2</twBEL></twPathDel><twLogDel>1.838</twLogDel><twRouteDel>10.190</twRouteDel><twTotDel>12.028</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="43732" iCriticalPaths="0" sType="EndPoint">Paths for end point rsrc1/rsrccreg/c_29 (SLICE_X14Y94.C2), 43732 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.929</twSlack><twSrc BELType="FF">rsrc1/rsrccontrol/state_FSM_FFd2_1</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_29</twDest><twTotPathDel>11.907</twTotPathDel><twClkSkew dest = "1.156" src = "1.238">0.082</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrccontrol/state_FSM_FFd2_1</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_29</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X8Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X8Y101.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd2_1</twComp><twBEL>rsrc1/rsrccontrol/state_FSM_FFd2_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>rsrc1/rsrccontrol/state_FSM_FFd2_1</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;22&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.879</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux45_81</twComp><twBEL>rsrc1/rsrcregfile/mux13_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rsrc1/rsrcregfile/mux13_81</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y96.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux13_82</twComp><twBEL>rsrc1/rsrcregfile/mux13_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux13_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg19&lt;23&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;21&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>rsrc1/cpu_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;3&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2521</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out252</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N74</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;1611_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N369</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N370</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y94.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;29&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;29&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;6</twBEL><twBEL>rsrc1/rsrccreg/c_29</twBEL></twPathDel><twLogDel>1.701</twLogDel><twRouteDel>10.206</twRouteDel><twTotDel>11.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.980</twSlack><twSrc BELType="FF">rsrc1/rsrcirreg/ir_28</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_29</twDest><twTotPathDel>11.895</twTotPathDel><twClkSkew dest = "0.581" src = "0.624">0.043</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrcirreg/ir_28</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_29</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X10Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X10Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrcirreg/ir_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.D1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;22&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.879</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux45_81</twComp><twBEL>rsrc1/rsrcregfile/mux13_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rsrc1/rsrcregfile/mux13_81</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y96.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux13_82</twComp><twBEL>rsrc1/rsrcregfile/mux13_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux13_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg19&lt;23&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;21&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>rsrc1/cpu_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;3&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2521</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out252</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N74</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;1611_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N369</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N370</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y94.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;29&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;29&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;6</twBEL><twBEL>rsrc1/rsrccreg/c_29</twBEL></twPathDel><twLogDel>1.701</twLogDel><twRouteDel>10.194</twRouteDel><twTotDel>11.895</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.998</twSlack><twSrc BELType="FF">rsrc1/rsrcirreg/ir_27</twSrc><twDest BELType="FF">rsrc1/rsrccreg/c_29</twDest><twTotPathDel>11.877</twTotPathDel><twClkSkew dest = "0.581" src = "0.624">0.043</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrcirreg/ir_27</twSrc><twDest BELType='FF'>rsrc1/rsrccreg/c_29</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X10Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X10Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrcirreg/ir_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.D3</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y99.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in162</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y95.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in161</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in163_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>rsrc1/rsrccontrol/Mmux_c_in163</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;22&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_c_in121</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.944</twDelInfo><twComp>rsrc1/gra</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux_7</twComp><twBEL>rsrc1/rsrcregfile/Mmux_mux_out&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y98.B3</twSite><twDelType>net</twDelType><twFanCnt>288</twFanCnt><twDelInfo twEdge="twRising">1.879</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y98.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/mux45_81</twComp><twBEL>rsrc1/rsrcregfile/mux13_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>rsrc1/rsrcregfile/mux13_81</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y96.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>rsrc1/rsrcregfile/mux13_82</twComp><twBEL>rsrc1/rsrcregfile/mux13_2_f7_F</twBEL><twBEL>rsrc1/rsrcregfile/mux13_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y97.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>rsrc1/rsrcregfile/mux_out[4]_reg31[31]_wide_mux_103_OUT&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcregfile/reg19&lt;23&gt;</twComp><twBEL>rsrc1/cpu_bus&lt;21&gt;LogicTrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.952</twDelInfo><twComp>rsrc1/cpu_bus&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;3&gt;</twComp><twBEL>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out2521</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.269</twDelInfo><twComp>rsrc1/rsrcalu/n&lt;1&gt;_mmx_out252</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N74</twComp><twBEL>rsrc1/rsrcalu/n&lt;3&gt;1611_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>N369</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N370</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y94.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>rsrc1/rsrcalu/c&lt;29&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>rsrc1/rsrccreg/c&lt;29&gt;</twComp><twBEL>rsrc1/rsrcalu/c&lt;29&gt;6</twBEL><twBEL>rsrc1/rsrccreg/c_29</twBEL></twPathDel><twLogDel>1.701</twLogDel><twRouteDel>10.176</twRouteDel><twTotDel>11.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_mydcm1_clkout1 = PERIOD TIMEGRP &quot;mydcm1_clkout1&quot; TS_CLK / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="183" iCriticalPaths="0" sType="EndPoint">Paths for end point sram1/Mram_myarray (RAMB36_X0Y20.DIADI8), 183 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.014</twSlack><twSrc BELType="FF">rsrc1/rsrcmdreg/mdo_8</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.093</twTotPathDel><twClkSkew dest = "0.661" src = "0.582">-0.079</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmdreg/mdo_8</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X11Y101.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>rsrc1/rsrcmdreg/mdo&lt;11&gt;</twComp><twBEL>rsrc1/rsrcmdreg/mdo_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y101.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>rsrc1/rsrcmdreg/mdo&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.078</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;10&gt;</twComp><twBEL>d&lt;8&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y20.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>d&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.593</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.241</twLogDel><twRouteDel>0.334</twRouteDel><twTotDel>0.093</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-259.1</twPctLog><twPctRoute>359.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.534</twSlack><twSrc BELType="FF">rsrc1/rsrcirreg/ir_28</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.834</twTotPathDel><twClkSkew dest = "0.874" src = "0.574">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcirreg/ir_28</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X10Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrcirreg/ir_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdo&lt;19&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_md_wr11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>rsrc1/md_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;10&gt;</twComp><twBEL>d&lt;8&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y20.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>d&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.876</twRouteDel><twTotDel>0.834</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-5.0</twPctLog><twPctRoute>105.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.577</twSlack><twSrc BELType="FF">rsrc1/rsrcirreg/ir_29</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.877</twTotPathDel><twClkSkew dest = "0.874" src = "0.574">-0.300</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcirreg/ir_29</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X10Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X10Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;30&gt;</twComp><twBEL>rsrc1/rsrcirreg/ir_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y100.D5</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>rsrc1/rsrcirreg/ir&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y100.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdo&lt;19&gt;</twComp><twBEL>rsrc1/rsrccontrol/Mmux_md_wr11</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y101.A1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>rsrc1/md_wr</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y101.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>rsrc1/rsrcmdreg/mdi&lt;10&gt;</twComp><twBEL>d&lt;8&gt;LogicTrst1</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y20.DIADI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>d&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y20.CLKARDCLKL</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.919</twRouteDel><twTotDel>0.877</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-4.8</twPctLog><twPctRoute>104.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sram1/Mram_myarray (RAMB36_X0Y20.ADDRARDADDRU9), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">rsrc1/rsrcmareg/address_6</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.130</twTotPathDel><twClkSkew dest = "0.123" src = "0.071">-0.052</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmareg/address_6</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X9Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;7&gt;</twComp><twBEL>rsrc1/rsrcmareg/address_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y20.ADDRARDADDRU9</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y20.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.130</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-32.3</twPctLog><twPctRoute>132.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sram1/Mram_myarray (RAMB36_X0Y20.ADDRARDADDRL9), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.079</twSlack><twSrc BELType="FF">rsrc1/rsrcmareg/address_6</twSrc><twDest BELType="RAM">sram1/Mram_myarray</twDest><twTotPathDel>0.131</twTotPathDel><twClkSkew dest = "0.123" src = "0.071">-0.052</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>rsrc1/rsrcmareg/address_6</twSrc><twDest BELType='RAM'>sram1/Mram_myarray</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twSrcClk><twPathDel><twSite>SLICE_X9Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;7&gt;</twComp><twBEL>rsrc1/rsrcmareg/address_6</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y20.ADDRARDADDRL9</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.173</twDelInfo><twComp>rsrc1/rsrcmareg/address&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y20.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>sram1/Mram_myarray</twComp><twBEL>sram1/Mram_myarray</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.173</twRouteDel><twTotDel>0.131</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_out2</twDestClk><twPctLog>-32.1</twPctLog><twPctRoute>132.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_mydcm1_clkout1 = PERIOD TIMEGRP &quot;mydcm1_clkout1&quot; TS_CLK / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA" slack="18.038" period="20.000" constraintValue="20.000" deviceLimit="1.962" freqLimit="509.684" physResource="sram1/Mram_myarray/CLKARDCLKL" logResource="sram1/Mram_myarray/CLKARDCLKL" locationPin="RAMB36_X0Y20.CLKARDCLKL" clockNet="clk_out2"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLKA" slack="18.038" period="20.000" constraintValue="20.000" deviceLimit="1.962" freqLimit="509.684" physResource="sram1/Mram_myarray/CLKARDCLKU" logResource="sram1/Mram_myarray/CLKARDCLKU" locationPin="RAMB36_X0Y20.CLKARDCLKU" clockNet="clk_out2"/><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKB" slack="18.038" period="20.000" constraintValue="20.000" deviceLimit="1.962" freqLimit="509.684" physResource="sram1/Mram_myarray/CLKBWRCLKL" logResource="sram1/Mram_myarray/CLKBWRCLKL" locationPin="RAMB36_X0Y20.CLKBWRCLKL" clockNet="clk_out2"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="43"><twConstRollup name="TS_CLK" fullName="TS_CLK = PERIOD TIMEGRP &quot;clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="6.347" errors="0" errorRollup="0" items="0" itemsRollup="8884956"/><twConstRollup name="TS_mydcm1_clkout1" fullName="TS_mydcm1_clkout1 = PERIOD TIMEGRP &quot;mydcm1_clkout1&quot; TS_CLK / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="12.694" actualRollup="N/A" errors="0" errorRollup="0" items="8884956" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="44">0</twUnmetConstCnt><twDataSheet anchorID="45" twNameLen="15"><twClk2SUList anchorID="46" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>12.694</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="47"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>8884956</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>11085</twConnCnt></twConstCov><twStats anchorID="48"><twMinPer>12.694</twMinPer><twFootnote number="1" /><twMaxFreq>78.777</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Mar  5 14:43:08 2019 </twTimestamp></twFoot><twClientInfo anchorID="49"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 793 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
