// Seed: 2214483247
`timescale 1ps / 1ps
module module_0;
  logic id_0 = id_0;
  type_2(
      1, 1, id_1, 1'b0 & 1
  );
endmodule
