===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.1565 seconds

  ----Wall Time----  ----Name----
    4.1656 ( 11.8%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.4454 (  9.8%)    Parse modules
    0.6822 (  1.9%)    Verify circuit
   18.6532 ( 53.1%)  'firrtl.circuit' Pipeline
    1.4616 (  4.2%)    'firrtl.module' Pipeline
    1.3706 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0910 (  0.3%)      LowerCHIRRTLPass
    0.1131 (  0.3%)    InferWidths
    0.8444 (  2.4%)    InferResets
    0.0512 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0815 (  0.2%)    WireDFT
    0.0863 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7587 (  2.2%)    LowerFIRRTLTypes
    7.5726 ( 21.5%)    'firrtl.module' Pipeline
    0.8466 (  2.4%)      ExpandWhens
    0.0225 (  0.1%)      RemoveInvalid
    6.3148 ( 18.0%)      Canonicalizer
    0.3886 (  1.1%)      InferReadWrite
    0.5720 (  1.6%)    Inliner
    1.1956 (  3.4%)    IMConstProp
    0.0708 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0682 (  0.2%)    BlackBoxReader
    0.0682 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.8479 ( 13.8%)    'firrtl.module' Pipeline
    4.8479 ( 13.8%)      Canonicalizer
    0.4723 (  1.3%)    RemoveUnusedPorts
    0.0702 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4355 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.6018 ( 10.2%)  LowerFIRRTLToHW
    0.0699 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.0296 ( 11.5%)  'hw.module' Pipeline
    1.0043 (  2.9%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.4166 (  6.9%)    Canonicalizer
    0.6087 (  1.7%)    HWCleanup
    0.7324 (  2.1%)  'hw.module' Pipeline
    0.0650 (  0.2%)    HWLegalizeModules
    0.6675 (  1.9%)    PrettifyVerilog
    3.7864 ( 10.8%)  ExportVerilog
    0.0024 (  0.0%)  Rest
   35.1565 (100.0%)  Total

{
  totalTime: 35.179,
  maxMemory: 698343424
}
