Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul 16 22:51:48 2023
| Host         : Vincent-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  166         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (166)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (296)
5. checking no_input_delay (10)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (166)
--------------------------
 There are 152 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CDIV/cout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (296)
--------------------------------------------------
 There are 296 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  315          inf        0.000                      0                  315           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           315 Endpoints
Min Delay           315 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LSFR/q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.292ns  (logic 4.233ns (41.132%)  route 6.058ns (58.868%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  LSFR/q_reg[7]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LSFR/q_reg[7]/Q
                         net (fo=10, routed)          2.327     2.783    LSFR/Q[7]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.124     2.907 r  LSFR/disp_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.797     3.704    LSFR/disp_OBUF[1]_inst_i_2_n_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.828 r  LSFR/disp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.934     6.762    disp_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.292 r  disp_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.292    disp[1]
    W6                                                                r  disp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LSFR/q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 4.215ns (41.373%)  route 5.972ns (58.627%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  LSFR/q_reg[7]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LSFR/q_reg[7]/Q
                         net (fo=10, routed)          2.328     2.784    LSFR/Q[7]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.124     2.908 r  LSFR/disp_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.812     3.720    LSFR/disp_OBUF[0]_inst_i_2_n_0
    SLICE_X29Y16         LUT5 (Prop_lut5_I0_O)        0.124     3.844 r  LSFR/disp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.832     6.676    disp_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.187 r  disp_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.187    disp[0]
    W7                                                                r  disp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LSFR/q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.041ns  (logic 4.224ns (42.066%)  route 5.817ns (57.934%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  LSFR/q_reg[7]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  LSFR/q_reg[7]/Q
                         net (fo=10, routed)          2.105     2.561    LSFR/Q[7]
    SLICE_X28Y15         LUT6 (Prop_lut6_I3_O)        0.124     2.685 r  LSFR/disp_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.810     3.495    LSFR/disp_OBUF[4]_inst_i_2_n_0
    SLICE_X28Y16         LUT4 (Prop_lut4_I0_O)        0.124     3.619 r  LSFR/disp_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.903     6.521    disp_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.041 r  disp_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.041    disp[4]
    U5                                                                r  disp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LSFR/q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 4.239ns (43.284%)  route 5.555ns (56.716%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  LSFR/q_reg[7]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LSFR/q_reg[7]/Q
                         net (fo=10, routed)          2.328     2.784    LSFR/Q[7]
    SLICE_X29Y15         LUT6 (Prop_lut6_I3_O)        0.124     2.908 r  LSFR/disp_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.292     3.200    LSFR/disp_OBUF[2]_inst_i_2_n_0
    SLICE_X29Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.324 r  LSFR/disp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.934     6.259    disp_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.794 r  disp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.794    disp[2]
    U8                                                                r  disp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LSFR/q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.746ns  (logic 4.240ns (43.500%)  route 5.507ns (56.500%))
  Logic Levels:           4  (FDRE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  LSFR/q_reg[6]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LSFR/q_reg[6]/Q
                         net (fo=9, routed)           1.939     2.395    LSFR/Q[6]
    SLICE_X28Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.519 r  LSFR/disp_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.647     3.167    LSFR/disp_OBUF[3]_inst_i_2_n_0
    SLICE_X28Y17         LUT6 (Prop_lut6_I0_O)        0.124     3.291 r  LSFR/disp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.920     6.211    disp_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.746 r  disp_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.746    disp[3]
    V8                                                                r  disp[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LSFR/q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.703ns  (logic 4.235ns (43.649%)  route 5.468ns (56.351%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE                         0.000     0.000 r  LSFR/q_reg[7]/C
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LSFR/q_reg[7]/Q
                         net (fo=10, routed)          1.910     2.366    LSFR/Q[7]
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     2.490 r  LSFR/disp_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.665     3.155    LSFR/disp_OBUF[6]_inst_i_2_n_0
    SLICE_X29Y13         LUT3 (Prop_lut3_I0_O)        0.124     3.279 r  LSFR/disp_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.893     6.172    disp_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.703 r  disp_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.703    disp[6]
    U7                                                                r  disp[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LSFR/q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            disp[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.473ns  (logic 4.208ns (44.427%)  route 5.264ns (55.573%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  LSFR/q_reg[1]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  LSFR/q_reg[1]/Q
                         net (fo=11, routed)          2.225     2.681    LSFR/Q[1]
    SLICE_X28Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.805 r  LSFR/disp_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     3.239    LSFR/disp_OBUF[5]_inst_i_3_n_0
    SLICE_X28Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.363 r  LSFR/disp_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.605     5.968    disp_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.473 r  disp_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.473    disp[5]
    V5                                                                r  disp[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.242ns  (logic 4.326ns (52.491%)  route 3.916ns (47.509%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE                         0.000     0.000 r  count_reg[18]/C
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  count_reg[18]/Q
                         net (fo=26, routed)          2.108     2.564    p_0_in[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     2.716 r  anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     4.524    anode_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     8.242 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.242    anode[3]
    W4                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 4.313ns (53.014%)  route 3.822ns (46.986%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE                         0.000     0.000 r  count_reg[18]/C
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[18]/Q
                         net (fo=26, routed)          2.106     2.562    p_0_in[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     2.714 r  anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     4.430    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.135 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.135    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 4.079ns (51.915%)  route 3.778ns (48.085%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE                         0.000     0.000 r  count_reg[18]/C
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  count_reg[18]/Q
                         net (fo=26, routed)          2.106     2.562    p_0_in[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     2.686 r  anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.358    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.857 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.857    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LSFR/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LSFR/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.186ns (68.888%)  route 0.084ns (31.112%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE                         0.000     0.000 r  LSFR/q_reg[3]/C
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LSFR/q_reg[3]/Q
                         net (fo=11, routed)          0.084     0.225    LSFR/Q[3]
    SLICE_X0Y13          LUT6 (Prop_lut6_I1_O)        0.045     0.270 r  LSFR/q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.270    LSFR/q[0]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  LSFR/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CDIV/count0_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CDIV/count0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE                         0.000     0.000 r  CDIV/count0_reg[0]/C
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CDIV/count0_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    CDIV/count0[0]
    SLICE_X3Y5           LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  CDIV/count0[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    CDIV/p_1_in[0]
    SLICE_X3Y5           FDRE                                         r  CDIV/count0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE                         0.000     0.000 r  count_reg[11]/C
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    count_reg_n_0_[11]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_reg[8]_i_1_n_4
    SLICE_X37Y18         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  count_reg[15]/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    count_reg_n_0_[15]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_reg[12]_i_1_n_4
    SLICE_X37Y19         FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE                         0.000     0.000 r  count_reg[3]/C
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    count_reg_n_0_[3]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_reg[0]_i_1_n_4
    SLICE_X37Y16         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE                         0.000     0.000 r  count_reg[7]/C
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    count_reg_n_0_[7]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    count_reg[4]_i_1_n_4
    SLICE_X37Y17         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  count_reg[12]/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    count_reg_n_0_[12]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_reg[12]_i_1_n_7
    SLICE_X37Y19         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE                         0.000     0.000 r  count_reg[16]/C
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    count_reg_n_0_[16]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_reg[16]_i_1_n_7
    SLICE_X37Y20         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE                         0.000     0.000 r  count_reg[4]/C
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    count_reg_n_0_[4]
    SLICE_X37Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_reg[4]_i_1_n_7
    SLICE_X37Y17         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE                         0.000     0.000 r  count_reg[8]/C
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    count_reg_n_0_[8]
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    count_reg[8]_i_1_n_7
    SLICE_X37Y18         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------





