#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffc09ca2a0 .scope module, "audio_clock_mux" "audio_clock_mux" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_48k"
    .port_info 1 /INPUT 1 "clk_88_2k"
    .port_info 2 /INPUT 1 "clk_96k"
    .port_info 3 /INPUT 4 "clk_sel"
    .port_info 4 /OUTPUT 1 "clk_out"
P_0x7fffc09d7060 .param/l "s_48k" 0 2 12, +C4<00000000000000000000000000000000>;
P_0x7fffc09d70a0 .param/l "s_88_2k" 0 2 12, +C4<00000000000000000000000000000001>;
P_0x7fffc09d70e0 .param/l "s_96k" 0 2 12, +C4<00000000000000000000000000000010>;
v0x7fffc09d9e80_0 .net *"_s0", 31 0, L_0x7fffc0a07660;  1 drivers
L_0x7f5d539d00a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc09dbea0_0 .net *"_s11", 27 0, L_0x7f5d539d00a8;  1 drivers
L_0x7f5d539d00f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffc09d6b50_0 .net/2u *"_s12", 31 0, L_0x7f5d539d00f0;  1 drivers
v0x7fffc09ddd90_0 .net *"_s14", 0 0, L_0x7fffc0a17a70;  1 drivers
v0x7fffc09de1c0_0 .net *"_s16", 31 0, L_0x7fffc0a17c10;  1 drivers
L_0x7f5d539d0138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc0a00b00_0 .net *"_s19", 27 0, L_0x7f5d539d0138;  1 drivers
L_0x7f5d539d0180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffc0a00be0_0 .net/2u *"_s20", 31 0, L_0x7f5d539d0180;  1 drivers
v0x7fffc0a00cc0_0 .net *"_s22", 0 0, L_0x7fffc0a17d50;  1 drivers
v0x7fffc0a00d80_0 .net *"_s24", 0 0, L_0x7fffc0a17ed0;  1 drivers
v0x7fffc0a00e60_0 .net *"_s26", 0 0, L_0x7fffc0a17fc0;  1 drivers
L_0x7f5d539d0018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc0a00f40_0 .net *"_s3", 27 0, L_0x7f5d539d0018;  1 drivers
L_0x7f5d539d0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc0a01020_0 .net/2u *"_s4", 31 0, L_0x7f5d539d0060;  1 drivers
v0x7fffc0a01100_0 .net *"_s6", 0 0, L_0x7fffc0a177c0;  1 drivers
v0x7fffc0a011c0_0 .net *"_s8", 31 0, L_0x7fffc0a17930;  1 drivers
o0x7f5d53a702b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0a012a0_0 .net "clk_48k", 0 0, o0x7f5d53a702b8;  0 drivers
o0x7f5d53a702e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0a01360_0 .net "clk_88_2k", 0 0, o0x7f5d53a702e8;  0 drivers
o0x7f5d53a70318 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0a01420_0 .net "clk_96k", 0 0, o0x7f5d53a70318;  0 drivers
v0x7fffc0a014e0_0 .net "clk_out", 0 0, L_0x7fffc0a18150;  1 drivers
o0x7f5d53a70378 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffc0a015a0_0 .net "clk_sel", 3 0, o0x7f5d53a70378;  0 drivers
L_0x7fffc0a07660 .concat [ 4 28 0 0], o0x7f5d53a70378, L_0x7f5d539d0018;
L_0x7fffc0a177c0 .cmp/eq 32, L_0x7fffc0a07660, L_0x7f5d539d0060;
L_0x7fffc0a17930 .concat [ 4 28 0 0], o0x7f5d53a70378, L_0x7f5d539d00a8;
L_0x7fffc0a17a70 .cmp/eq 32, L_0x7fffc0a17930, L_0x7f5d539d00f0;
L_0x7fffc0a17c10 .concat [ 4 28 0 0], o0x7f5d53a70378, L_0x7f5d539d0138;
L_0x7fffc0a17d50 .cmp/eq 32, L_0x7fffc0a17c10, L_0x7f5d539d0180;
L_0x7fffc0a17ed0 .functor MUXZ 1, o0x7f5d53a702b8, o0x7f5d53a70318, L_0x7fffc0a17d50, C4<>;
L_0x7fffc0a17fc0 .functor MUXZ 1, L_0x7fffc0a17ed0, o0x7f5d53a702e8, L_0x7fffc0a17a70, C4<>;
L_0x7fffc0a18150 .functor MUXZ 1, L_0x7fffc0a17fc0, o0x7f5d53a702b8, L_0x7fffc0a177c0, C4<>;
S_0x7fffc09d58f0 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
v0x7fffc0a071b0_0 .var "CLK", 0 0;
v0x7fffc0a072a0_0 .net "I2S_CLK_OUT", 0 0, v0x7fffc0a03000_0;  1 drivers
v0x7fffc0a07390_0 .net "I2S_DATA_OUT", 0 0, v0x7fffc0a03260_0;  1 drivers
v0x7fffc0a07480_0 .net "I2S_WORD_SELECT", 0 0, L_0x7fffc0a18920;  1 drivers
v0x7fffc0a07570_0 .var "RST", 0 0;
E_0x7fffc09abd00 .event edge, v0x7fffc0a06ac0_0;
S_0x7fffc0a01760 .scope module, "uut" "top" 3 14, 4 6 0, S_0x7fffc09d58f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "fpga_clk"
    .port_info 1 /INPUT 1 "nrst"
    .port_info 2 /INPUT 8 "FIFO_IO"
    .port_info 3 /INPUT 1 "FIFO_RXF"
    .port_info 4 /INPUT 1 "FIFO_TXE"
    .port_info 5 /INPUT 1 "FIFO_PWREN"
    .port_info 6 /OUTPUT 8 "LED"
    .port_info 7 /OUTPUT 1 "FIFO_RD"
    .port_info 8 /OUTPUT 1 "FIFO_WR"
    .port_info 9 /OUTPUT 1 "FIFO_RST"
    .port_info 10 /OUTPUT 1 "I2S_word_select"
    .port_info 11 /OUTPUT 1 "I2S_data_out"
    .port_info 12 /OUTPUT 1 "I2S_clk_out"
P_0x7fffc0a01900 .param/l "SAMPLE_SIZE" 0 4 27, +C4<00000000000000000000000000000011>;
P_0x7fffc0a01940 .param/l "SEED" 0 4 25, C4<00000000000000000000000000001010>;
P_0x7fffc0a01980 .param/l "S_12BIT" 0 4 26, +C4<00000000000000000000000000000001>;
P_0x7fffc0a019c0 .param/l "S_16BIT" 0 4 26, +C4<00000000000000000000000000000011>;
P_0x7fffc0a01a00 .param/l "S_24BIT" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x7fffc0a01a40 .param/l "S_32BIT" 0 4 26, +C4<00000000000000000000000000000101>;
P_0x7fffc0a01a80 .param/l "S_8BIT" 0 4 26, +C4<00000000000000000000000000000000>;
P_0x7fffc0a01ac0 .param/l "s_48k" 0 4 24, +C4<00000000000000000000000000000000>;
P_0x7fffc0a01b00 .param/l "s_88_2k" 0 4 24, +C4<00000000000000000000000000000001>;
P_0x7fffc0a01b40 .param/l "s_96k" 0 4 24, +C4<00000000000000000000000000000010>;
L_0x7fffc09b28f0 .functor NOT 1, v0x7fffc0a07570_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc09ac600 .functor BUFZ 1, v0x7fffc0a071b0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffc09ac710 .functor BUFZ 1, L_0x7fffc09ac600, C4<0>, C4<0>, C4<0>;
o0x7f5d53a70eb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffc0a05e70_0 .net "FIFO_IO", 7 0, o0x7f5d53a70eb8;  0 drivers
o0x7f5d53a70ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0a05f70_0 .net "FIFO_PWREN", 0 0, o0x7f5d53a70ee8;  0 drivers
o0x7f5d53a70f18 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0a06030_0 .net "FIFO_RD", 0 0, o0x7f5d53a70f18;  0 drivers
o0x7f5d53a70f48 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0a060d0_0 .net "FIFO_RST", 0 0, o0x7f5d53a70f48;  0 drivers
o0x7f5d53a70f78 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0a06190_0 .net "FIFO_RXF", 0 0, o0x7f5d53a70f78;  0 drivers
o0x7f5d53a70fa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0a062a0_0 .net "FIFO_TXE", 0 0, o0x7f5d53a70fa8;  0 drivers
o0x7f5d53a70fd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffc0a06360_0 .net "FIFO_WR", 0 0, o0x7f5d53a70fd8;  0 drivers
v0x7fffc0a06420_0 .net "I2S_clk_out", 0 0, v0x7fffc0a03000_0;  alias, 1 drivers
v0x7fffc0a064c0_0 .net "I2S_data_out", 0 0, v0x7fffc0a03260_0;  alias, 1 drivers
v0x7fffc0a06590_0 .net "I2S_word_select", 0 0, L_0x7fffc0a18920;  alias, 1 drivers
v0x7fffc0a06660_0 .var "LED", 7 0;
L_0x7f5d539d0210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffc0a06700_0 .net/2s *"_s10", 31 0, L_0x7f5d539d0210;  1 drivers
L_0x7f5d539d0258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffc0a067c0_0 .net/2s *"_s14", 31 0, L_0x7f5d539d0258;  1 drivers
L_0x7f5d539d02a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffc0a068a0_0 .net/2s *"_s18", 31 0, L_0x7f5d539d02a0;  1 drivers
v0x7fffc0a06980_0 .net "audio_clk_out", 0 0, L_0x7fffc09ac710;  1 drivers
v0x7fffc0a06a20_0 .net "data_stream_start", 0 0, v0x7fffc0a057d0_0;  1 drivers
v0x7fffc0a06ac0_0 .net "fpga_clk", 0 0, v0x7fffc0a071b0_0;  1 drivers
v0x7fffc0a06c90_0 .net "main_clk", 0 0, L_0x7fffc09ac600;  1 drivers
v0x7fffc0a06d50_0 .net "main_rst", 0 0, L_0x7fffc09b28f0;  1 drivers
v0x7fffc0a06df0_0 .net "nrst", 0 0, v0x7fffc0a07570_0;  1 drivers
v0x7fffc0a06eb0_0 .net "sample_gen_out", 7 0, L_0x7fffc0a183c0;  1 drivers
v0x7fffc0a06f70_0 .net "sample_processor_out", 31 0, L_0x7fffc09d4eb0;  1 drivers
L_0x7fffc0a183c0 .part v0x7fffc0a04120_0, 0, 8;
L_0x7fffc0a186a0 .part L_0x7f5d539d0210, 0, 4;
L_0x7fffc0a18850 .part L_0x7f5d539d0258, 0, 1;
L_0x7fffc0a189c0 .part L_0x7f5d539d02a0, 0, 4;
S_0x7fffc0a021a0 .scope module, "I2S_shift_register1" "shift_register" 4 91, 5 1 0, S_0x7fffc0a01760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "sample_left"
    .port_info 2 /INPUT 32 "sample_right"
    .port_info 3 /INPUT 4 "sample_size"
    .port_info 4 /INPUT 1 "start"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /OUTPUT 1 "busy_right"
    .port_info 7 /OUTPUT 1 "busy_left"
    .port_info 8 /OUTPUT 1 "word_select"
    .port_info 9 /OUTPUT 1 "data_out"
    .port_info 10 /OUTPUT 1 "clk_out"
P_0x7fffc0a02390 .param/l "IDLE_s" 0 5 15, +C4<00000000000000000000000000000000>;
P_0x7fffc0a023d0 .param/l "LEFT" 0 5 17, +C4<00000000000000000000000000000000>;
P_0x7fffc0a02410 .param/l "RIGHT" 0 5 17, +C4<00000000000000000000000000000001>;
P_0x7fffc0a02450 .param/l "RUNNING_s" 0 5 15, +C4<00000000000000000000000000000011>;
P_0x7fffc0a02490 .param/l "START_s" 0 5 15, +C4<00000000000000000000000000000001>;
P_0x7fffc0a024d0 .param/l "S_12BIT" 0 5 16, +C4<00000000000000000000000000000001>;
P_0x7fffc0a02510 .param/l "S_16BIT" 0 5 16, +C4<00000000000000000000000000000011>;
P_0x7fffc0a02550 .param/l "S_24BIT" 0 5 16, +C4<00000000000000000000000000000100>;
P_0x7fffc0a02590 .param/l "S_32BIT" 0 5 16, +C4<00000000000000000000000000000101>;
P_0x7fffc0a025d0 .param/l "S_8BIT" 0 5 16, +C4<00000000000000000000000000000000>;
L_0x7fffc0a18920 .functor BUFZ 1, v0x7fffc0a031a0_0, C4<0>, C4<0>, C4<0>;
v0x7fffc0a02b80_0 .var "bit_counter_left", 7 0;
v0x7fffc0a02c80_0 .var "bit_counter_right", 7 0;
v0x7fffc0a02d60_0 .var "busy_left", 0 0;
v0x7fffc0a02e30_0 .var "busy_right", 0 0;
v0x7fffc0a02ef0_0 .net "clk", 0 0, L_0x7fffc09ac710;  alias, 1 drivers
v0x7fffc0a03000_0 .var "clk_out", 0 0;
v0x7fffc0a030c0_0 .var "counter_size", 7 0;
v0x7fffc0a031a0_0 .var "current_out", 0 0;
v0x7fffc0a03260_0 .var "data_out", 0 0;
v0x7fffc0a03320_0 .var "next_state", 3 0;
v0x7fffc0a03400_0 .net "rst", 0 0, L_0x7fffc09b28f0;  alias, 1 drivers
v0x7fffc0a034c0_0 .net "sample_left", 31 0, L_0x7fffc09d4eb0;  alias, 1 drivers
v0x7fffc0a035a0_0 .var "sample_left_r", 7 0;
v0x7fffc0a03680_0 .net "sample_right", 31 0, L_0x7fffc09d4eb0;  alias, 1 drivers
v0x7fffc0a03740_0 .var "sample_right_r", 7 0;
v0x7fffc0a03800_0 .net "sample_size", 3 0, L_0x7fffc0a189c0;  1 drivers
v0x7fffc0a038e0_0 .net "start", 0 0, v0x7fffc0a057d0_0;  alias, 1 drivers
v0x7fffc0a03ab0_0 .var "state", 3 0;
v0x7fffc0a03b90_0 .net "word_select", 0 0, L_0x7fffc0a18920;  alias, 1 drivers
E_0x7fffc09abf00 .event posedge, v0x7fffc0a02ef0_0;
E_0x7fffc09ac4f0 .event edge, v0x7fffc0a03ab0_0, v0x7fffc0a038e0_0;
S_0x7fffc0a03db0 .scope module, "sample_generator1" "sample_generator" 4 73, 6 3 0, S_0x7fffc0a01760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "seed"
    .port_info 3 /OUTPUT 32 "out"
P_0x7fffc0a03f50 .param/l "NBIT" 0 6 5, +C4<00000000000000000000000000100000>;
v0x7fffc0a04050_0 .net "clk", 0 0, L_0x7fffc09ac710;  alias, 1 drivers
v0x7fffc0a04120_0 .var "out", 31 0;
v0x7fffc0a041e0_0 .net "rst", 0 0, L_0x7fffc09b28f0;  alias, 1 drivers
L_0x7f5d539d01c8 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x7fffc0a042e0_0 .net "seed", 31 0, L_0x7f5d539d01c8;  1 drivers
S_0x7fffc0a04430 .scope module, "sample_processor1" "sample_processor" 4 80, 7 1 0, S_0x7fffc0a01760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "data_in"
    .port_info 3 /OUTPUT 32 "data_out"
    .port_info 4 /INPUT 4 "sample_size"
    .port_info 5 /INPUT 1 "data_available"
    .port_info 6 /OUTPUT 1 "data_ready"
P_0x7fffc0a04600 .param/l "S_12BIT" 0 7 10, +C4<00000000000000000000000000000001>;
P_0x7fffc0a04640 .param/l "S_16BIT" 0 7 10, +C4<00000000000000000000000000000011>;
P_0x7fffc0a04680 .param/l "S_24BIT" 0 7 10, +C4<00000000000000000000000000000100>;
P_0x7fffc0a046c0 .param/l "S_32BIT" 0 7 10, +C4<00000000000000000000000000000101>;
P_0x7fffc0a04700 .param/l "S_8BIT" 0 7 10, +C4<00000000000000000000000000000000>;
P_0x7fffc0a04740 .param/l "S_BLOCK_12BIT" 0 7 11, +C4<00000000000000000000000000000010>;
P_0x7fffc0a04780 .param/l "S_BLOCK_16BIT" 0 7 11, +C4<00000000000000000000000000000010>;
P_0x7fffc0a047c0 .param/l "S_BLOCK_24BIT" 0 7 11, +C4<00000000000000000000000000000011>;
P_0x7fffc0a04800 .param/l "S_BLOCK_32BIT" 0 7 11, +C4<00000000000000000000000000000100>;
P_0x7fffc0a04840 .param/l "S_BLOCK_8BIT" 0 7 11, +C4<00000000000000000000000000000001>;
P_0x7fffc0a04880 .param/l "S_MASK_12BIT" 0 7 12, C4<00000000000000000000111111111111>;
P_0x7fffc0a048c0 .param/l "S_MASK_16BIT" 0 7 12, C4<00000000000000001111111111111111>;
P_0x7fffc0a04900 .param/l "S_MASK_24BIT" 0 7 12, C4<00000000000011111111111111111111>;
P_0x7fffc0a04940 .param/l "S_MASK_32BIT" 0 7 12, C4<11111111111111111111111111111111>;
P_0x7fffc0a04980 .param/l "S_MASK_8BIT" 0 7 12, C4<00000000000000000000000011111111>;
L_0x7fffc09ac820 .functor OR 1, L_0x7fffc09b28f0, v0x7fffc0a057d0_0, C4<0>, C4<0>;
L_0x7fffc09d4eb0 .functor AND 32, L_0x7fffc0a184b0, v0x7fffc0a05bd0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x7fffc0a05220_0 .net *"_s6", 31 0, L_0x7fffc0a184b0;  1 drivers
v0x7fffc0a05320_0 .net "clk", 0 0, L_0x7fffc09ac710;  alias, 1 drivers
v0x7fffc0a05430_0 .var "current_block_n", 3 0;
v0x7fffc0a054d0_0 .net "data_available", 0 0, L_0x7fffc0a18850;  1 drivers
v0x7fffc0a05590_0 .net "data_in", 7 0, L_0x7fffc0a183c0;  alias, 1 drivers
v0x7fffc0a056c0_0 .net "data_out", 31 0, L_0x7fffc09d4eb0;  alias, 1 drivers
v0x7fffc0a057d0_0 .var "data_ready", 0 0;
v0x7fffc0a05870_0 .var "n_blocks_per_sample", 3 0;
v0x7fffc0a05930_0 .net "rst", 0 0, L_0x7fffc09b28f0;  alias, 1 drivers
v0x7fffc0a059d0_0 .net "rst_condition", 0 0, L_0x7fffc09ac820;  1 drivers
v0x7fffc0a05a90 .array "sample_blocks", 0 3, 7 0;
v0x7fffc0a05bd0_0 .var "sample_mask", 31 0;
v0x7fffc0a05cb0_0 .net "sample_size", 3 0, L_0x7fffc0a186a0;  1 drivers
E_0x7fffc09e3390 .event edge, v0x7fffc0a05cb0_0;
v0x7fffc0a05a90_0 .array/port v0x7fffc0a05a90, 0;
v0x7fffc0a05a90_1 .array/port v0x7fffc0a05a90, 1;
v0x7fffc0a05a90_2 .array/port v0x7fffc0a05a90, 2;
v0x7fffc0a05a90_3 .array/port v0x7fffc0a05a90, 3;
L_0x7fffc0a184b0 .concat [ 8 8 8 8], v0x7fffc0a05a90_0, v0x7fffc0a05a90_1, v0x7fffc0a05a90_2, v0x7fffc0a05a90_3;
    .scope S_0x7fffc0a03db0;
T_0 ;
    %wait E_0x7fffc09abf00;
    %load/vec4 v0x7fffc0a041e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffc0a042e0_0;
    %assign/vec4 v0x7fffc0a04120_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffc0a04120_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x7fffc0a04120_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fffc0a04120_0;
    %parti/s 1, 22, 6;
    %xor;
    %load/vec4 v0x7fffc0a04120_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x7fffc0a04120_0;
    %parti/s 1, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffc0a04120_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffc0a04430;
T_1 ;
    %wait E_0x7fffc09e3390;
    %load/vec4 v0x7fffc0a05cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffc0a05870_0, 0;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffc0a05870_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffc0a05870_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fffc0a05870_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fffc0a05870_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffc0a04430;
T_2 ;
    %wait E_0x7fffc09e3390;
    %load/vec4 v0x7fffc0a05cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 255, 0, 32;
    %assign/vec4 v0x7fffc0a05bd0_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 4095, 0, 32;
    %assign/vec4 v0x7fffc0a05bd0_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 65535, 0, 32;
    %assign/vec4 v0x7fffc0a05bd0_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1048575, 0, 32;
    %assign/vec4 v0x7fffc0a05bd0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7fffc0a05bd0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffc0a04430;
T_3 ;
    %wait E_0x7fffc09abf00;
    %load/vec4 v0x7fffc0a059d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc0a057d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffc0a05430_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc0a05a90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc0a05a90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc0a05a90, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffc0a05a90, 4, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffc0a054d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fffc0a05430_0;
    %load/vec4 v0x7fffc0a05870_0;
    %cmp/e;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc0a057d0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fffc0a05590_0;
    %ix/getv 3, v0x7fffc0a05430_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffc0a05a90, 0, 4;
    %load/vec4 v0x7fffc0a05430_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fffc0a05430_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffc0a021a0;
T_4 ;
    %wait E_0x7fffc09abf00;
    %load/vec4 v0x7fffc0a03800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7fffc0a030c0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x7fffc0a030c0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x7fffc0a030c0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x7fffc0a030c0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffc0a021a0;
T_5 ;
    %wait E_0x7fffc09abf00;
    %load/vec4 v0x7fffc0a03400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffc0a03ab0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffc0a03320_0;
    %assign/vec4 v0x7fffc0a03ab0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffc0a021a0;
T_6 ;
    %wait E_0x7fffc09ac4f0;
    %load/vec4 v0x7fffc0a03ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffc0a03320_0, 0, 4;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fffc0a038e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffc0a03320_0, 0, 4;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffc0a03320_0, 0, 4;
T_6.6 ;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fffc0a03320_0, 0, 4;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fffc0a03320_0, 0, 4;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffc0a021a0;
T_7 ;
    %wait E_0x7fffc09abf00;
    %load/vec4 v0x7fffc0a03400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffc0a035a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffc0a03740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc0a02e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc0a02d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc0a03260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc0a03000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc0a031a0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fffc0a03ab0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x7fffc0a034c0_0;
    %pad/u 8;
    %assign/vec4 v0x7fffc0a035a0_0, 0;
    %load/vec4 v0x7fffc0a03680_0;
    %pad/u 8;
    %assign/vec4 v0x7fffc0a03740_0, 0;
    %load/vec4 v0x7fffc0a030c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffc0a02c80_0, 0;
    %load/vec4 v0x7fffc0a030c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffc0a02b80_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fffc0a03ab0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x7fffc0a031a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x7fffc0a02b80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x7fffc0a035a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fffc0a03260_0, 0;
    %load/vec4 v0x7fffc0a035a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fffc0a035a0_0, 0;
    %load/vec4 v0x7fffc0a02b80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fffc0a02b80_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffc0a031a0_0, 0;
    %load/vec4 v0x7fffc0a03680_0;
    %pad/u 8;
    %assign/vec4 v0x7fffc0a03740_0, 0;
    %load/vec4 v0x7fffc0a030c0_0;
    %assign/vec4 v0x7fffc0a02b80_0, 0;
T_7.9 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x7fffc0a031a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x7fffc0a02c80_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x7fffc0a03740_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fffc0a03260_0, 0;
    %load/vec4 v0x7fffc0a03740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fffc0a03740_0, 0;
    %load/vec4 v0x7fffc0a02c80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x7fffc0a02c80_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffc0a031a0_0, 0;
    %load/vec4 v0x7fffc0a034c0_0;
    %pad/u 8;
    %assign/vec4 v0x7fffc0a035a0_0, 0;
    %load/vec4 v0x7fffc0a030c0_0;
    %assign/vec4 v0x7fffc0a02c80_0, 0;
T_7.13 ;
T_7.10 ;
T_7.7 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffc09d58f0;
T_8 ;
    %vpi_call 3 24 "$dumpfile", "top_test.vcd" {0 0 0};
    %vpi_call 3 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0a071b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0a07570_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fffc09d58f0;
T_9 ;
T_9.0 ;
    %load/vec4 v0x7fffc0a071b0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.1, 6;
    %wait E_0x7fffc09abd00;
    %jmp T_9.0;
T_9.1 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffc0a07570_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffc0a07570_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7fffc09d58f0;
T_10 ;
    %delay 3000000, 0;
    %vpi_call 3 47 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fffc09d58f0;
T_11 ;
    %delay 2000, 0;
    %load/vec4 v0x7fffc0a071b0_0;
    %nor/r;
    %store/vec4 v0x7fffc0a071b0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "audio_clock_mux.v";
    "top_tb.v";
    "top.v";
    "I2S_shift_register.v";
    "sample_generator.v";
    "sample_processor.v";
