

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i5'
================================================================
* Date:           Sun Sep  3 07:19:51 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  0.960 us|  0.960 us|   96|   96|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i5  |       94|       94|        29|          6|          1|    12|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 6, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i5 = alloca i32 1"   --->   Operation 32 'alloca' 'i5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i5"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %l_j5.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i5_1 = load i4 %i5" [kernel.cpp:114]   --->   Operation 35 'load' 'i5_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.30ns)   --->   "%icmp_ln114 = icmp_eq  i4 %i5_1, i4 12" [kernel.cpp:114]   --->   Operation 37 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.73ns)   --->   "%add_ln114 = add i4 %i5_1, i4 1" [kernel.cpp:114]   --->   Operation 39 'add' 'add_ln114' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %l_j5.i.split_ifconv, void %for.inc.i14.preheader.exitStub" [kernel.cpp:114]   --->   Operation 40 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i5_cast = zext i4 %i5_1" [kernel.cpp:114]   --->   Operation 41 'zext' 'i5_cast' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i5_1, i4 0" [kernel.cpp:116]   --->   Operation 42 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i5_1, i2 0" [kernel.cpp:116]   --->   Operation 43 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i6 %tmp_19" [kernel.cpp:116]   --->   Operation 44 'zext' 'zext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.91ns)   --->   "%sub_ln116 = sub i8 %tmp_s, i8 %zext_ln116" [kernel.cpp:116]   --->   Operation 45 'sub' 'sub_ln116' <Predicate = (!icmp_ln114)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i8 %sub_ln116" [kernel.cpp:116]   --->   Operation 46 'zext' 'zext_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%v95_addr = getelementptr i32 %v95, i64 0, i64 %zext_ln116_1" [kernel.cpp:116]   --->   Operation 47 'getelementptr' 'v95_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln116 = or i8 %sub_ln116, i8 1" [kernel.cpp:116]   --->   Operation 48 'or' 'or_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i8 %or_ln116" [kernel.cpp:116]   --->   Operation 49 'zext' 'zext_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%v95_addr_1 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_2" [kernel.cpp:116]   --->   Operation 50 'getelementptr' 'v95_addr_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %i5_cast" [kernel.cpp:114]   --->   Operation 51 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%v62 = load i4 %inp_sumRow_addr" [kernel.cpp:114]   --->   Operation 52 'load' 'v62' <Predicate = (!icmp_ln114)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%v95_load = load i8 %v95_addr" [kernel.cpp:116]   --->   Operation 53 'load' 'v95_load' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%v95_load_1 = load i8 %v95_addr_1" [kernel.cpp:116]   --->   Operation 54 'load' 'v95_load_1' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln114 = store i4 %add_ln114, i4 %i5" [kernel.cpp:114]   --->   Operation 55 'store' 'store_ln114' <Predicate = (!icmp_ln114)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln116_1 = or i8 %sub_ln116, i8 2" [kernel.cpp:116]   --->   Operation 56 'or' 'or_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i8 %or_ln116_1" [kernel.cpp:116]   --->   Operation 57 'zext' 'zext_ln116_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%v95_addr_2 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_3" [kernel.cpp:116]   --->   Operation 58 'getelementptr' 'v95_addr_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln116_2 = or i8 %sub_ln116, i8 3" [kernel.cpp:116]   --->   Operation 59 'or' 'or_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i8 %or_ln116_2" [kernel.cpp:116]   --->   Operation 60 'zext' 'zext_ln116_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%v95_addr_3 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_4" [kernel.cpp:116]   --->   Operation 61 'getelementptr' 'v95_addr_3' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%v62 = load i4 %inp_sumRow_addr" [kernel.cpp:114]   --->   Operation 62 'load' 'v62' <Predicate = (!icmp_ln114)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%v95_load = load i8 %v95_addr" [kernel.cpp:116]   --->   Operation 63 'load' 'v95_load' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%v95_load_1 = load i8 %v95_addr_1" [kernel.cpp:116]   --->   Operation 64 'load' 'v95_load_1' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%v95_load_2 = load i8 %v95_addr_2" [kernel.cpp:116]   --->   Operation 65 'load' 'v95_load_2' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%v95_load_3 = load i8 %v95_addr_3" [kernel.cpp:116]   --->   Operation 66 'load' 'v95_load_3' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln116 = add i8 %sub_ln116, i8 4" [kernel.cpp:116]   --->   Operation 67 'add' 'add_ln116' <Predicate = (!icmp_ln114)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i8 %add_ln116" [kernel.cpp:116]   --->   Operation 68 'zext' 'zext_ln116_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%v95_addr_4 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_5" [kernel.cpp:116]   --->   Operation 69 'getelementptr' 'v95_addr_4' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.91ns)   --->   "%add_ln116_1 = add i8 %sub_ln116, i8 5" [kernel.cpp:116]   --->   Operation 70 'add' 'add_ln116_1' <Predicate = (!icmp_ln114)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i8 %add_ln116_1" [kernel.cpp:116]   --->   Operation 71 'zext' 'zext_ln116_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%v95_addr_5 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_6" [kernel.cpp:116]   --->   Operation 72 'getelementptr' 'v95_addr_5' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 73 [16/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 73 'fdiv' 'v2' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [16/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 74 'fdiv' 'v63_1' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/2] (3.25ns)   --->   "%v95_load_2 = load i8 %v95_addr_2" [kernel.cpp:116]   --->   Operation 75 'load' 'v95_load_2' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 76 [1/2] (3.25ns)   --->   "%v95_load_3 = load i8 %v95_addr_3" [kernel.cpp:116]   --->   Operation 76 'load' 'v95_load_3' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 77 [2/2] (3.25ns)   --->   "%v95_load_4 = load i8 %v95_addr_4" [kernel.cpp:116]   --->   Operation 77 'load' 'v95_load_4' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%v95_load_5 = load i8 %v95_addr_5" [kernel.cpp:116]   --->   Operation 78 'load' 'v95_load_5' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 79 [1/1] (1.91ns)   --->   "%add_ln116_2 = add i8 %sub_ln116, i8 6" [kernel.cpp:116]   --->   Operation 79 'add' 'add_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln116_7 = zext i8 %add_ln116_2" [kernel.cpp:116]   --->   Operation 80 'zext' 'zext_ln116_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%v95_addr_6 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_7" [kernel.cpp:116]   --->   Operation 81 'getelementptr' 'v95_addr_6' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.91ns)   --->   "%add_ln116_3 = add i8 %sub_ln116, i8 7" [kernel.cpp:116]   --->   Operation 82 'add' 'add_ln116_3' <Predicate = (!icmp_ln114)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln116_8 = zext i8 %add_ln116_3" [kernel.cpp:116]   --->   Operation 83 'zext' 'zext_ln116_8' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%v95_addr_7 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_8" [kernel.cpp:116]   --->   Operation 84 'getelementptr' 'v95_addr_7' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_4 : Operation 85 [15/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 85 'fdiv' 'v2' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [15/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 86 'fdiv' 'v63_1' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [16/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 87 'fdiv' 'v63_2' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [16/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 88 'fdiv' 'v63_3' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/2] (3.25ns)   --->   "%v95_load_4 = load i8 %v95_addr_4" [kernel.cpp:116]   --->   Operation 89 'load' 'v95_load_4' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_4 : Operation 90 [1/2] (3.25ns)   --->   "%v95_load_5 = load i8 %v95_addr_5" [kernel.cpp:116]   --->   Operation 90 'load' 'v95_load_5' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_4 : Operation 91 [2/2] (3.25ns)   --->   "%v95_load_6 = load i8 %v95_addr_6" [kernel.cpp:116]   --->   Operation 91 'load' 'v95_load_6' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_4 : Operation 92 [2/2] (3.25ns)   --->   "%v95_load_7 = load i8 %v95_addr_7" [kernel.cpp:116]   --->   Operation 92 'load' 'v95_load_7' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 93 [1/1] (1.91ns)   --->   "%add_ln116_4 = add i8 %sub_ln116, i8 8" [kernel.cpp:116]   --->   Operation 93 'add' 'add_ln116_4' <Predicate = (!icmp_ln114)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln116_9 = zext i8 %add_ln116_4" [kernel.cpp:116]   --->   Operation 94 'zext' 'zext_ln116_9' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%v95_addr_8 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_9" [kernel.cpp:116]   --->   Operation 95 'getelementptr' 'v95_addr_8' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.91ns)   --->   "%add_ln116_5 = add i8 %sub_ln116, i8 9" [kernel.cpp:116]   --->   Operation 96 'add' 'add_ln116_5' <Predicate = (!icmp_ln114)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln116_10 = zext i8 %add_ln116_5" [kernel.cpp:116]   --->   Operation 97 'zext' 'zext_ln116_10' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%v95_addr_9 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_10" [kernel.cpp:116]   --->   Operation 98 'getelementptr' 'v95_addr_9' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 99 [14/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 99 'fdiv' 'v2' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [14/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 100 'fdiv' 'v63_1' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [15/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 101 'fdiv' 'v63_2' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [15/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 102 'fdiv' 'v63_3' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [16/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 103 'fdiv' 'v63_4' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [16/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 104 'fdiv' 'v63_5' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/2] (3.25ns)   --->   "%v95_load_6 = load i8 %v95_addr_6" [kernel.cpp:116]   --->   Operation 105 'load' 'v95_load_6' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 106 [1/2] (3.25ns)   --->   "%v95_load_7 = load i8 %v95_addr_7" [kernel.cpp:116]   --->   Operation 106 'load' 'v95_load_7' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 107 [2/2] (3.25ns)   --->   "%v95_load_8 = load i8 %v95_addr_8" [kernel.cpp:116]   --->   Operation 107 'load' 'v95_load_8' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_5 : Operation 108 [2/2] (3.25ns)   --->   "%v95_load_9 = load i8 %v95_addr_9" [kernel.cpp:116]   --->   Operation 108 'load' 'v95_load_9' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 109 [1/1] (1.91ns)   --->   "%add_ln116_6 = add i8 %sub_ln116, i8 10" [kernel.cpp:116]   --->   Operation 109 'add' 'add_ln116_6' <Predicate = (!icmp_ln114)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln116_11 = zext i8 %add_ln116_6" [kernel.cpp:116]   --->   Operation 110 'zext' 'zext_ln116_11' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%v95_addr_10 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_11" [kernel.cpp:116]   --->   Operation 111 'getelementptr' 'v95_addr_10' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.91ns)   --->   "%add_ln116_7 = add i8 %sub_ln116, i8 11" [kernel.cpp:116]   --->   Operation 112 'add' 'add_ln116_7' <Predicate = (!icmp_ln114)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln116_12 = zext i8 %add_ln116_7" [kernel.cpp:116]   --->   Operation 113 'zext' 'zext_ln116_12' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%v95_addr_11 = getelementptr i32 %v95, i64 0, i64 %zext_ln116_12" [kernel.cpp:116]   --->   Operation 114 'getelementptr' 'v95_addr_11' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_6 : Operation 115 [13/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 115 'fdiv' 'v2' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [13/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 116 'fdiv' 'v63_1' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [14/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 117 'fdiv' 'v63_2' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [14/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 118 'fdiv' 'v63_3' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [15/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 119 'fdiv' 'v63_4' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [15/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 120 'fdiv' 'v63_5' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [16/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 121 'fdiv' 'v63_6' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [16/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 122 'fdiv' 'v63_7' <Predicate = (!icmp_ln114)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/2] (3.25ns)   --->   "%v95_load_8 = load i8 %v95_addr_8" [kernel.cpp:116]   --->   Operation 123 'load' 'v95_load_8' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 124 [1/2] (3.25ns)   --->   "%v95_load_9 = load i8 %v95_addr_9" [kernel.cpp:116]   --->   Operation 124 'load' 'v95_load_9' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 125 [2/2] (3.25ns)   --->   "%v95_load_10 = load i8 %v95_addr_10" [kernel.cpp:116]   --->   Operation 125 'load' 'v95_load_10' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%v95_load_11 = load i8 %v95_addr_11" [kernel.cpp:116]   --->   Operation 126 'load' 'v95_load_11' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 127 [12/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 127 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [12/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 128 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [13/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 129 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [13/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 130 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [14/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 131 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [14/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 132 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [15/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 133 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [15/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 134 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [16/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 135 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [16/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 136 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/2] (3.25ns)   --->   "%v95_load_10 = load i8 %v95_addr_10" [kernel.cpp:116]   --->   Operation 137 'load' 'v95_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_7 : Operation 138 [1/2] (3.25ns)   --->   "%v95_load_11 = load i8 %v95_addr_11" [kernel.cpp:116]   --->   Operation 138 'load' 'v95_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 139 [11/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 139 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [11/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 140 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [12/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 141 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [12/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 142 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [13/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 143 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [13/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 144 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 145 [14/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 145 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 146 [14/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 146 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [15/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 147 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [15/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 148 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [16/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 149 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [16/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 150 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 151 [10/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 151 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [10/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 152 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [11/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 153 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 154 [11/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 154 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [12/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 155 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [12/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 156 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [13/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 157 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [13/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 158 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [14/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 159 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [14/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 160 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [15/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 161 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [15/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 162 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 163 [9/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 163 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [9/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 164 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [10/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 165 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [10/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 166 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [11/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 167 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 168 [11/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 168 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 169 [12/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 169 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [12/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 170 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 171 [13/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 171 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [13/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 172 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [14/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 173 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [14/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 174 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 175 [8/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 175 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 176 [8/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 176 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [9/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 177 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [9/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 178 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [10/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 179 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [10/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 180 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 181 [11/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 181 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [11/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 182 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [12/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 183 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 184 [12/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 184 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 185 [13/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 185 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [13/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 186 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 187 [7/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 187 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 188 [7/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 188 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 189 [8/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 189 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 190 [8/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 190 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [9/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 191 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [9/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 192 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [10/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 193 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [10/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 194 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 195 [11/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 195 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [11/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 196 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [12/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 197 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [12/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 198 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 199 [6/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 199 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 200 [6/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 200 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [7/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 201 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 202 [7/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 202 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 203 [8/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 203 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [8/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 204 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [9/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 205 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [9/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 206 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [10/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 207 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [10/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 208 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [11/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 209 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [11/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 210 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 211 [5/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 211 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [5/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 212 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [6/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 213 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [6/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 214 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [7/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 215 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [7/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 216 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [8/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 217 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [8/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 218 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [9/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 219 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [9/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 220 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [10/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 221 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [10/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 222 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 223 [4/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 223 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 224 [4/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 224 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 225 [5/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 225 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [5/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 226 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 227 [6/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 227 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [6/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 228 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 229 [7/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 229 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [7/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 230 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [8/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 231 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [8/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 232 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [9/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 233 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [9/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 234 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 235 [3/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 235 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 236 [3/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 236 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 237 [4/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 237 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 238 [4/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 238 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [5/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 239 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 240 [5/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 240 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [6/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 241 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [6/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 242 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 243 [7/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 243 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [7/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 244 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [8/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 245 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 246 [8/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 246 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 247 [2/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 247 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 248 [2/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 248 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 249 [3/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 249 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 250 [3/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 250 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 251 [4/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 251 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 252 [4/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 252 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [5/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 253 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 254 [5/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 254 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [6/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 255 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 256 [6/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 256 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [7/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 257 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [7/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 258 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 259 [1/16] (6.07ns)   --->   "%v2 = fdiv i32 %v95_load, i32 %v62" [kernel.cpp:118]   --->   Operation 259 'fdiv' 'v2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 260 [1/16] (6.07ns)   --->   "%v63_1 = fdiv i32 %v95_load_1, i32 %v62" [kernel.cpp:118]   --->   Operation 260 'fdiv' 'v63_1' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [2/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 261 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 262 [2/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 262 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [3/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 263 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 264 [3/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 264 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 265 [4/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 265 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 266 [4/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 266 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 267 [5/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 267 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 268 [5/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 268 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 269 [6/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 269 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 270 [6/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 270 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 271 [2/2] (4.43ns)   --->   "%d = fpext i32 %v2"   --->   Operation 271 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 272 [2/2] (4.43ns)   --->   "%d_1 = fpext i32 %v63_1"   --->   Operation 272 'fpext' 'd_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 273 [1/16] (6.07ns)   --->   "%v63_2 = fdiv i32 %v95_load_2, i32 %v62" [kernel.cpp:118]   --->   Operation 273 'fdiv' 'v63_2' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [1/16] (6.07ns)   --->   "%v63_3 = fdiv i32 %v95_load_3, i32 %v62" [kernel.cpp:118]   --->   Operation 274 'fdiv' 'v63_3' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [2/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 275 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 276 [2/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 276 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [3/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 277 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [3/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 278 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 279 [4/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 279 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 280 [4/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 280 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 281 [5/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 281 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 282 [5/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 282 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.22>
ST_20 : Operation 283 [1/2] (4.43ns)   --->   "%d = fpext i32 %v2"   --->   Operation 283 'fpext' 'd' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln768 = bitcast i64 %d"   --->   Operation 284 'bitcast' 'bitcast_ln768' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i64 %bitcast_ln768"   --->   Operation 285 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768, i32 63"   --->   Operation 286 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768, i32 52, i32 62"   --->   Operation 287 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln600 = trunc i64 %bitcast_ln768"   --->   Operation 288 'trunc' 'trunc_ln600' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (2.78ns)   --->   "%icmp_ln606 = icmp_eq  i63 %trunc_ln592, i63 0"   --->   Operation 289 'icmp' 'icmp_ln606' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [1/2] (4.43ns)   --->   "%d_1 = fpext i32 %v63_1"   --->   Operation 290 'fpext' 'd_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%bitcast_ln768_2 = bitcast i64 %d_1"   --->   Operation 291 'bitcast' 'bitcast_ln768_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln592_1 = trunc i64 %bitcast_ln768_2"   --->   Operation 292 'trunc' 'trunc_ln592_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_2, i32 63"   --->   Operation 293 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%exp_tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_2, i32 52, i32 62"   --->   Operation 294 'partselect' 'exp_tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln600_1 = trunc i64 %bitcast_ln768_2"   --->   Operation 295 'trunc' 'trunc_ln600_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 296 [1/1] (2.78ns)   --->   "%icmp_ln606_1 = icmp_eq  i63 %trunc_ln592_1, i63 0"   --->   Operation 296 'icmp' 'icmp_ln606_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 297 [2/2] (4.43ns)   --->   "%d_2 = fpext i32 %v63_2"   --->   Operation 297 'fpext' 'd_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 298 [2/2] (4.43ns)   --->   "%d_3 = fpext i32 %v63_3"   --->   Operation 298 'fpext' 'd_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 299 [1/16] (6.07ns)   --->   "%v63_4 = fdiv i32 %v95_load_4, i32 %v62" [kernel.cpp:118]   --->   Operation 299 'fdiv' 'v63_4' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 300 [1/16] (6.07ns)   --->   "%v63_5 = fdiv i32 %v95_load_5, i32 %v62" [kernel.cpp:118]   --->   Operation 300 'fdiv' 'v63_5' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 301 [2/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 301 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 302 [2/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 302 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 303 [3/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 303 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 304 [3/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 304 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 305 [4/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 305 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [4/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 306 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.22>
ST_21 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 307 'zext' 'zext_ln501' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln604_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600"   --->   Operation 308 'bitconcatenate' 'zext_ln604_cast' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln604 = zext i53 %zext_ln604_cast"   --->   Operation 309 'zext' 'zext_ln604' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (3.23ns)   --->   "%sub_ln501 = sub i54 0, i54 %zext_ln604"   --->   Operation 310 'sub' 'sub_ln501' <Predicate = (!icmp_ln606 & tmp)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 311 [1/1] (0.94ns)   --->   "%select_ln605 = select i1 %tmp, i54 %sub_ln501, i54 %zext_ln604"   --->   Operation 311 'select' 'select_ln605' <Predicate = (!icmp_ln606)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 312 [1/1] (1.54ns)   --->   "%sub_ln610 = sub i12 1075, i12 %zext_ln501"   --->   Operation 312 'sub' 'sub_ln610' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (1.99ns)   --->   "%icmp_ln616 = icmp_sgt  i12 %sub_ln610, i12 16"   --->   Operation 313 'icmp' 'icmp_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 314 [1/1] (1.54ns)   --->   "%add_ln616 = add i12 %sub_ln610, i12 4080"   --->   Operation 314 'add' 'add_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 315 [1/1] (1.54ns)   --->   "%sub_ln616 = sub i12 16, i12 %sub_ln610"   --->   Operation 315 'sub' 'sub_ln616' <Predicate = (!icmp_ln606)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 316 [1/1] (0.69ns)   --->   "%select_ln616 = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616"   --->   Operation 316 'select' 'select_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 317 [1/1] (1.99ns)   --->   "%icmp_ln617 = icmp_eq  i12 %sub_ln610, i12 16"   --->   Operation 317 'icmp' 'icmp_ln617' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln618 = trunc i54 %select_ln605"   --->   Operation 318 'trunc' 'trunc_ln618' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_s"   --->   Operation 319 'zext' 'zext_ln501_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln604_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1"   --->   Operation 320 'bitconcatenate' 'zext_ln604_1_cast' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln604_1 = zext i53 %zext_ln604_1_cast"   --->   Operation 321 'zext' 'zext_ln604_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (3.23ns)   --->   "%sub_ln501_1 = sub i54 0, i54 %zext_ln604_1"   --->   Operation 322 'sub' 'sub_ln501_1' <Predicate = (!icmp_ln606_1 & tmp_28)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 323 [1/1] (0.94ns)   --->   "%select_ln605_1 = select i1 %tmp_28, i54 %sub_ln501_1, i54 %zext_ln604_1"   --->   Operation 323 'select' 'select_ln605_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 324 [1/1] (1.54ns)   --->   "%sub_ln610_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 324 'sub' 'sub_ln610_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 325 [1/1] (1.99ns)   --->   "%icmp_ln616_1 = icmp_sgt  i12 %sub_ln610_1, i12 16"   --->   Operation 325 'icmp' 'icmp_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 326 [1/1] (1.54ns)   --->   "%add_ln616_1 = add i12 %sub_ln610_1, i12 4080"   --->   Operation 326 'add' 'add_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 327 [1/1] (1.54ns)   --->   "%sub_ln616_1 = sub i12 16, i12 %sub_ln610_1"   --->   Operation 327 'sub' 'sub_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 328 [1/1] (0.69ns)   --->   "%select_ln616_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1"   --->   Operation 328 'select' 'select_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 329 [1/1] (1.99ns)   --->   "%icmp_ln617_1 = icmp_eq  i12 %sub_ln610_1, i12 16"   --->   Operation 329 'icmp' 'icmp_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln618_1 = trunc i54 %select_ln605_1"   --->   Operation 330 'trunc' 'trunc_ln618_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_21 : Operation 331 [1/2] (4.43ns)   --->   "%d_2 = fpext i32 %v63_2"   --->   Operation 331 'fpext' 'd_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln768_4 = bitcast i64 %d_2"   --->   Operation 332 'bitcast' 'bitcast_ln768_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln592_2 = trunc i64 %bitcast_ln768_4"   --->   Operation 333 'trunc' 'trunc_ln592_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_4, i32 63"   --->   Operation 334 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_4, i32 52, i32 62"   --->   Operation 335 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln600_2 = trunc i64 %bitcast_ln768_4"   --->   Operation 336 'trunc' 'trunc_ln600_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 337 [1/1] (2.78ns)   --->   "%icmp_ln606_2 = icmp_eq  i63 %trunc_ln592_2, i63 0"   --->   Operation 337 'icmp' 'icmp_ln606_2' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 338 [1/2] (4.43ns)   --->   "%d_3 = fpext i32 %v63_3"   --->   Operation 338 'fpext' 'd_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 339 [1/1] (0.00ns)   --->   "%bitcast_ln768_6 = bitcast i64 %d_3"   --->   Operation 339 'bitcast' 'bitcast_ln768_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln592_3 = trunc i64 %bitcast_ln768_6"   --->   Operation 340 'trunc' 'trunc_ln592_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_6, i32 63"   --->   Operation 341 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.00ns)   --->   "%exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_6, i32 52, i32 62"   --->   Operation 342 'partselect' 'exp_tmp_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln600_3 = trunc i64 %bitcast_ln768_6"   --->   Operation 343 'trunc' 'trunc_ln600_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 344 [1/1] (2.78ns)   --->   "%icmp_ln606_3 = icmp_eq  i63 %trunc_ln592_3, i63 0"   --->   Operation 344 'icmp' 'icmp_ln606_3' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 345 [2/2] (4.43ns)   --->   "%d_4 = fpext i32 %v63_4"   --->   Operation 345 'fpext' 'd_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 346 [2/2] (4.43ns)   --->   "%d_5 = fpext i32 %v63_5"   --->   Operation 346 'fpext' 'd_5' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 347 [1/16] (6.07ns)   --->   "%v63_6 = fdiv i32 %v95_load_6, i32 %v62" [kernel.cpp:118]   --->   Operation 347 'fdiv' 'v63_6' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 348 [1/16] (6.07ns)   --->   "%v63_7 = fdiv i32 %v95_load_7, i32 %v62" [kernel.cpp:118]   --->   Operation 348 'fdiv' 'v63_7' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 349 [2/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 349 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 350 [2/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 350 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 351 [3/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 351 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 352 [3/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 352 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.22>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln617 = sext i12 %select_ln616"   --->   Operation 353 'sext' 'sext_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (1.99ns)   --->   "%icmp_ln620 = icmp_ult  i12 %select_ln616, i12 54"   --->   Operation 354 'icmp' 'icmp_ln620' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 355 [1/1] (1.99ns)   --->   "%icmp_ln638 = icmp_ult  i12 %select_ln616, i12 24"   --->   Operation 355 'icmp' 'icmp_ln638' <Predicate = (!icmp_ln606)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%sext_ln617cast = trunc i32 %sext_ln617"   --->   Operation 356 'trunc' 'sext_ln617cast' <Predicate = (!icmp_ln606)> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%shl_ln639 = shl i24 %trunc_ln618, i24 %sext_ln617cast"   --->   Operation 357 'shl' 'shl_ln639' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%select_ln638 = select i1 %icmp_ln638, i24 %shl_ln639, i24 0"   --->   Operation 358 'select' 'select_ln638' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%xor_ln606 = xor i1 %icmp_ln606, i1 1"   --->   Operation 359 'xor' 'xor_ln606' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln617)   --->   "%and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606"   --->   Operation 360 'and' 'and_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 361 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617 = select i1 %and_ln617, i24 %trunc_ln618, i24 %select_ln638"   --->   Operation 361 'select' 'select_ln617' <Predicate = (!icmp_ln606)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617"   --->   Operation 362 'or' 'or_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln616)   --->   "%xor_ln617 = xor i1 %or_ln617, i1 1"   --->   Operation 363 'xor' 'xor_ln617' <Predicate = (!icmp_ln606)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 364 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616 = and i1 %icmp_ln616, i1 %xor_ln617"   --->   Operation 364 'and' 'and_ln616' <Predicate = (!icmp_ln606)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln617_1 = sext i12 %select_ln616_1"   --->   Operation 365 'sext' 'sext_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_22 : Operation 366 [1/1] (1.99ns)   --->   "%icmp_ln620_1 = icmp_ult  i12 %select_ln616_1, i12 54"   --->   Operation 366 'icmp' 'icmp_ln620_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [1/1] (1.99ns)   --->   "%icmp_ln638_1 = icmp_ult  i12 %select_ln616_1, i12 24"   --->   Operation 367 'icmp' 'icmp_ln638_1' <Predicate = (!icmp_ln606_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%sext_ln617_1cast = trunc i32 %sext_ln617_1"   --->   Operation 368 'trunc' 'sext_ln617_1cast' <Predicate = (!icmp_ln606_1)> <Delay = 0.00>
ST_22 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%shl_ln639_1 = shl i24 %trunc_ln618_1, i24 %sext_ln617_1cast"   --->   Operation 369 'shl' 'shl_ln639_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%select_ln638_1 = select i1 %icmp_ln638_1, i24 %shl_ln639_1, i24 0"   --->   Operation 370 'select' 'select_ln638_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1"   --->   Operation 371 'xor' 'xor_ln606_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_1)   --->   "%and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1"   --->   Operation 372 'and' 'and_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 373 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_1 = select i1 %and_ln617_1, i24 %trunc_ln618_1, i24 %select_ln638_1"   --->   Operation 373 'select' 'select_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_1)   --->   "%or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1"   --->   Operation 374 'or' 'or_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_1)   --->   "%xor_ln617_1 = xor i1 %or_ln617_1, i1 1"   --->   Operation 375 'xor' 'xor_ln617_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 376 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_1 = and i1 %icmp_ln616_1, i1 %xor_ln617_1"   --->   Operation 376 'and' 'and_ln616_1' <Predicate = (!icmp_ln606_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln501_2 = zext i11 %exp_tmp_1"   --->   Operation 377 'zext' 'zext_ln501_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.00>
ST_22 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln604_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_2"   --->   Operation 378 'bitconcatenate' 'zext_ln604_2_cast' <Predicate = (!icmp_ln606_2)> <Delay = 0.00>
ST_22 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln604_2 = zext i53 %zext_ln604_2_cast"   --->   Operation 379 'zext' 'zext_ln604_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.00>
ST_22 : Operation 380 [1/1] (3.23ns)   --->   "%sub_ln501_2 = sub i54 0, i54 %zext_ln604_2"   --->   Operation 380 'sub' 'sub_ln501_2' <Predicate = (!icmp_ln606_2 & tmp_30)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 381 [1/1] (0.94ns)   --->   "%select_ln605_2 = select i1 %tmp_30, i54 %sub_ln501_2, i54 %zext_ln604_2"   --->   Operation 381 'select' 'select_ln605_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 382 [1/1] (1.54ns)   --->   "%sub_ln610_2 = sub i12 1075, i12 %zext_ln501_2"   --->   Operation 382 'sub' 'sub_ln610_2' <Predicate = (!icmp_ln606_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 383 [1/1] (1.99ns)   --->   "%icmp_ln616_2 = icmp_sgt  i12 %sub_ln610_2, i12 16"   --->   Operation 383 'icmp' 'icmp_ln616_2' <Predicate = (!icmp_ln606_2)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 384 [1/1] (1.54ns)   --->   "%add_ln616_2 = add i12 %sub_ln610_2, i12 4080"   --->   Operation 384 'add' 'add_ln616_2' <Predicate = (!icmp_ln606_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 385 [1/1] (1.54ns)   --->   "%sub_ln616_2 = sub i12 16, i12 %sub_ln610_2"   --->   Operation 385 'sub' 'sub_ln616_2' <Predicate = (!icmp_ln606_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 386 [1/1] (0.69ns)   --->   "%select_ln616_2 = select i1 %icmp_ln616_2, i12 %add_ln616_2, i12 %sub_ln616_2"   --->   Operation 386 'select' 'select_ln616_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 387 [1/1] (1.99ns)   --->   "%icmp_ln617_2 = icmp_eq  i12 %sub_ln610_2, i12 16"   --->   Operation 387 'icmp' 'icmp_ln617_2' <Predicate = (!icmp_ln606_2)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln618_2 = trunc i54 %select_ln605_2"   --->   Operation 388 'trunc' 'trunc_ln618_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.00>
ST_22 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln501_3 = zext i11 %exp_tmp_2"   --->   Operation 389 'zext' 'zext_ln501_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.00>
ST_22 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln604_3_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_3"   --->   Operation 390 'bitconcatenate' 'zext_ln604_3_cast' <Predicate = (!icmp_ln606_3)> <Delay = 0.00>
ST_22 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln604_3 = zext i53 %zext_ln604_3_cast"   --->   Operation 391 'zext' 'zext_ln604_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.00>
ST_22 : Operation 392 [1/1] (3.23ns)   --->   "%sub_ln501_3 = sub i54 0, i54 %zext_ln604_3"   --->   Operation 392 'sub' 'sub_ln501_3' <Predicate = (!icmp_ln606_3 & tmp_32)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 393 [1/1] (0.94ns)   --->   "%select_ln605_3 = select i1 %tmp_32, i54 %sub_ln501_3, i54 %zext_ln604_3"   --->   Operation 393 'select' 'select_ln605_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 394 [1/1] (1.54ns)   --->   "%sub_ln610_3 = sub i12 1075, i12 %zext_ln501_3"   --->   Operation 394 'sub' 'sub_ln610_3' <Predicate = (!icmp_ln606_3)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 395 [1/1] (1.99ns)   --->   "%icmp_ln616_3 = icmp_sgt  i12 %sub_ln610_3, i12 16"   --->   Operation 395 'icmp' 'icmp_ln616_3' <Predicate = (!icmp_ln606_3)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 396 [1/1] (1.54ns)   --->   "%add_ln616_3 = add i12 %sub_ln610_3, i12 4080"   --->   Operation 396 'add' 'add_ln616_3' <Predicate = (!icmp_ln606_3)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 397 [1/1] (1.54ns)   --->   "%sub_ln616_3 = sub i12 16, i12 %sub_ln610_3"   --->   Operation 397 'sub' 'sub_ln616_3' <Predicate = (!icmp_ln606_3)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 398 [1/1] (0.69ns)   --->   "%select_ln616_3 = select i1 %icmp_ln616_3, i12 %add_ln616_3, i12 %sub_ln616_3"   --->   Operation 398 'select' 'select_ln616_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 399 [1/1] (1.99ns)   --->   "%icmp_ln617_3 = icmp_eq  i12 %sub_ln610_3, i12 16"   --->   Operation 399 'icmp' 'icmp_ln617_3' <Predicate = (!icmp_ln606_3)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln618_3 = trunc i54 %select_ln605_3"   --->   Operation 400 'trunc' 'trunc_ln618_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.00>
ST_22 : Operation 401 [1/2] (4.43ns)   --->   "%d_4 = fpext i32 %v63_4"   --->   Operation 401 'fpext' 'd_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln768_8 = bitcast i64 %d_4"   --->   Operation 402 'bitcast' 'bitcast_ln768_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln592_4 = trunc i64 %bitcast_ln768_8"   --->   Operation 403 'trunc' 'trunc_ln592_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_8, i32 63"   --->   Operation 404 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 405 [1/1] (0.00ns)   --->   "%exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_8, i32 52, i32 62"   --->   Operation 405 'partselect' 'exp_tmp_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln600_4 = trunc i64 %bitcast_ln768_8"   --->   Operation 406 'trunc' 'trunc_ln600_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 407 [1/1] (2.78ns)   --->   "%icmp_ln606_4 = icmp_eq  i63 %trunc_ln592_4, i63 0"   --->   Operation 407 'icmp' 'icmp_ln606_4' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 408 [1/2] (4.43ns)   --->   "%d_5 = fpext i32 %v63_5"   --->   Operation 408 'fpext' 'd_5' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 409 [1/1] (0.00ns)   --->   "%bitcast_ln768_10 = bitcast i64 %d_5"   --->   Operation 409 'bitcast' 'bitcast_ln768_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln592_5 = trunc i64 %bitcast_ln768_10"   --->   Operation 410 'trunc' 'trunc_ln592_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_10, i32 63"   --->   Operation 411 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 412 [1/1] (0.00ns)   --->   "%exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_10, i32 52, i32 62"   --->   Operation 412 'partselect' 'exp_tmp_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln600_5 = trunc i64 %bitcast_ln768_10"   --->   Operation 413 'trunc' 'trunc_ln600_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 414 [1/1] (2.78ns)   --->   "%icmp_ln606_5 = icmp_eq  i63 %trunc_ln592_5, i63 0"   --->   Operation 414 'icmp' 'icmp_ln606_5' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 415 [2/2] (4.43ns)   --->   "%d_6 = fpext i32 %v63_6"   --->   Operation 415 'fpext' 'd_6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 416 [2/2] (4.43ns)   --->   "%d_7 = fpext i32 %v63_7"   --->   Operation 416 'fpext' 'd_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 417 [1/16] (6.07ns)   --->   "%v63_8 = fdiv i32 %v95_load_8, i32 %v62" [kernel.cpp:118]   --->   Operation 417 'fdiv' 'v63_8' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 418 [1/16] (6.07ns)   --->   "%v63_9 = fdiv i32 %v95_load_9, i32 %v62" [kernel.cpp:118]   --->   Operation 418 'fdiv' 'v63_9' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 419 [2/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 419 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 420 [2/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 420 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.22>
ST_23 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_12)   --->   "%zext_ln621 = zext i32 %sext_ln617"   --->   Operation 421 'zext' 'zext_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_23 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_12)   --->   "%ashr_ln621 = ashr i54 %select_ln605, i54 %zext_ln621"   --->   Operation 422 'ashr' 'ashr_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_12)   --->   "%trunc_ln621 = trunc i54 %ashr_ln621"   --->   Operation 423 'trunc' 'trunc_ln621' <Predicate = (!icmp_ln606 & icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_23 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_12)   --->   "%bitcast_ln768_1 = bitcast i32 %v2"   --->   Operation 424 'bitcast' 'bitcast_ln768_1' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_23 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_12)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_1, i32 31"   --->   Operation 425 'bitselect' 'tmp_27' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00>
ST_23 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_12)   --->   "%select_ln623 = select i1 %tmp_27, i24 16777215, i24 0"   --->   Operation 426 'select' 'select_ln623' <Predicate = (!icmp_ln606 & !icmp_ln620 & and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_12)   --->   "%select_ln620 = select i1 %icmp_ln620, i24 %trunc_ln621, i24 %select_ln623"   --->   Operation 427 'select' 'select_ln620' <Predicate = (!icmp_ln606 & and_ln616)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 428 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_12 = select i1 %and_ln616, i24 %select_ln620, i24 %select_ln617"   --->   Operation 428 'select' 'select_ln616_12' <Predicate = (!icmp_ln606)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 429 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606 = select i1 %icmp_ln606, i24 0, i24 %select_ln616_12"   --->   Operation 429 'select' 'select_ln606' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_13)   --->   "%zext_ln621_1 = zext i32 %sext_ln617_1"   --->   Operation 430 'zext' 'zext_ln621_1' <Predicate = (!icmp_ln606_1 & icmp_ln620_1 & and_ln616_1)> <Delay = 0.00>
ST_23 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_13)   --->   "%ashr_ln621_1 = ashr i54 %select_ln605_1, i54 %zext_ln621_1"   --->   Operation 431 'ashr' 'ashr_ln621_1' <Predicate = (!icmp_ln606_1 & icmp_ln620_1 & and_ln616_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_13)   --->   "%trunc_ln621_1 = trunc i54 %ashr_ln621_1"   --->   Operation 432 'trunc' 'trunc_ln621_1' <Predicate = (!icmp_ln606_1 & icmp_ln620_1 & and_ln616_1)> <Delay = 0.00>
ST_23 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_13)   --->   "%bitcast_ln768_3 = bitcast i32 %v63_1"   --->   Operation 433 'bitcast' 'bitcast_ln768_3' <Predicate = (!icmp_ln606_1 & !icmp_ln620_1 & and_ln616_1)> <Delay = 0.00>
ST_23 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_13)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_3, i32 31"   --->   Operation 434 'bitselect' 'tmp_29' <Predicate = (!icmp_ln606_1 & !icmp_ln620_1 & and_ln616_1)> <Delay = 0.00>
ST_23 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_13)   --->   "%select_ln623_1 = select i1 %tmp_29, i24 16777215, i24 0"   --->   Operation 435 'select' 'select_ln623_1' <Predicate = (!icmp_ln606_1 & !icmp_ln620_1 & and_ln616_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_13)   --->   "%select_ln620_1 = select i1 %icmp_ln620_1, i24 %trunc_ln621_1, i24 %select_ln623_1"   --->   Operation 436 'select' 'select_ln620_1' <Predicate = (!icmp_ln606_1 & and_ln616_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 437 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_13 = select i1 %and_ln616_1, i24 %select_ln620_1, i24 %select_ln617_1"   --->   Operation 437 'select' 'select_ln616_13' <Predicate = (!icmp_ln606_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 438 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_1 = select i1 %icmp_ln606_1, i24 0, i24 %select_ln616_13"   --->   Operation 438 'select' 'select_ln606_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln617_2 = sext i12 %select_ln616_2"   --->   Operation 439 'sext' 'sext_ln617_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.00>
ST_23 : Operation 440 [1/1] (1.99ns)   --->   "%icmp_ln620_2 = icmp_ult  i12 %select_ln616_2, i12 54"   --->   Operation 440 'icmp' 'icmp_ln620_2' <Predicate = (!icmp_ln606_2)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 441 [1/1] (1.99ns)   --->   "%icmp_ln638_2 = icmp_ult  i12 %select_ln616_2, i12 24"   --->   Operation 441 'icmp' 'icmp_ln638_2' <Predicate = (!icmp_ln606_2)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_2)   --->   "%sext_ln617_2cast = trunc i32 %sext_ln617_2"   --->   Operation 442 'trunc' 'sext_ln617_2cast' <Predicate = (!icmp_ln606_2)> <Delay = 0.00>
ST_23 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_2)   --->   "%shl_ln639_2 = shl i24 %trunc_ln618_2, i24 %sext_ln617_2cast"   --->   Operation 443 'shl' 'shl_ln639_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_2)   --->   "%select_ln638_2 = select i1 %icmp_ln638_2, i24 %shl_ln639_2, i24 0"   --->   Operation 444 'select' 'select_ln638_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_2)   --->   "%xor_ln606_2 = xor i1 %icmp_ln606_2, i1 1"   --->   Operation 445 'xor' 'xor_ln606_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_2)   --->   "%and_ln617_2 = and i1 %icmp_ln617_2, i1 %xor_ln606_2"   --->   Operation 446 'and' 'and_ln617_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_2 = select i1 %and_ln617_2, i24 %trunc_ln618_2, i24 %select_ln638_2"   --->   Operation 447 'select' 'select_ln617_2' <Predicate = (!icmp_ln606_2)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_2)   --->   "%or_ln617_2 = or i1 %icmp_ln606_2, i1 %icmp_ln617_2"   --->   Operation 448 'or' 'or_ln617_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_2)   --->   "%xor_ln617_2 = xor i1 %or_ln617_2, i1 1"   --->   Operation 449 'xor' 'xor_ln617_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 450 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_2 = and i1 %icmp_ln616_2, i1 %xor_ln617_2"   --->   Operation 450 'and' 'and_ln616_2' <Predicate = (!icmp_ln606_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln617_3 = sext i12 %select_ln616_3"   --->   Operation 451 'sext' 'sext_ln617_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.00>
ST_23 : Operation 452 [1/1] (1.99ns)   --->   "%icmp_ln620_3 = icmp_ult  i12 %select_ln616_3, i12 54"   --->   Operation 452 'icmp' 'icmp_ln620_3' <Predicate = (!icmp_ln606_3)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 453 [1/1] (1.99ns)   --->   "%icmp_ln638_3 = icmp_ult  i12 %select_ln616_3, i12 24"   --->   Operation 453 'icmp' 'icmp_ln638_3' <Predicate = (!icmp_ln606_3)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_3)   --->   "%sext_ln617_3cast = trunc i32 %sext_ln617_3"   --->   Operation 454 'trunc' 'sext_ln617_3cast' <Predicate = (!icmp_ln606_3)> <Delay = 0.00>
ST_23 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_3)   --->   "%shl_ln639_3 = shl i24 %trunc_ln618_3, i24 %sext_ln617_3cast"   --->   Operation 455 'shl' 'shl_ln639_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_3)   --->   "%select_ln638_3 = select i1 %icmp_ln638_3, i24 %shl_ln639_3, i24 0"   --->   Operation 456 'select' 'select_ln638_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_3)   --->   "%xor_ln606_3 = xor i1 %icmp_ln606_3, i1 1"   --->   Operation 457 'xor' 'xor_ln606_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_3)   --->   "%and_ln617_3 = and i1 %icmp_ln617_3, i1 %xor_ln606_3"   --->   Operation 458 'and' 'and_ln617_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 459 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_3 = select i1 %and_ln617_3, i24 %trunc_ln618_3, i24 %select_ln638_3"   --->   Operation 459 'select' 'select_ln617_3' <Predicate = (!icmp_ln606_3)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_3)   --->   "%or_ln617_3 = or i1 %icmp_ln606_3, i1 %icmp_ln617_3"   --->   Operation 460 'or' 'or_ln617_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_3)   --->   "%xor_ln617_3 = xor i1 %or_ln617_3, i1 1"   --->   Operation 461 'xor' 'xor_ln617_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 462 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_3 = and i1 %icmp_ln616_3, i1 %xor_ln617_3"   --->   Operation 462 'and' 'and_ln616_3' <Predicate = (!icmp_ln606_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln501_4 = zext i11 %exp_tmp_3"   --->   Operation 463 'zext' 'zext_ln501_4' <Predicate = (!icmp_ln606_4)> <Delay = 0.00>
ST_23 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln604_4_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_4"   --->   Operation 464 'bitconcatenate' 'zext_ln604_4_cast' <Predicate = (!icmp_ln606_4)> <Delay = 0.00>
ST_23 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln604_4 = zext i53 %zext_ln604_4_cast"   --->   Operation 465 'zext' 'zext_ln604_4' <Predicate = (!icmp_ln606_4)> <Delay = 0.00>
ST_23 : Operation 466 [1/1] (3.23ns)   --->   "%sub_ln501_4 = sub i54 0, i54 %zext_ln604_4"   --->   Operation 466 'sub' 'sub_ln501_4' <Predicate = (!icmp_ln606_4 & tmp_34)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 467 [1/1] (0.94ns)   --->   "%select_ln605_4 = select i1 %tmp_34, i54 %sub_ln501_4, i54 %zext_ln604_4"   --->   Operation 467 'select' 'select_ln605_4' <Predicate = (!icmp_ln606_4)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 468 [1/1] (1.54ns)   --->   "%sub_ln610_4 = sub i12 1075, i12 %zext_ln501_4"   --->   Operation 468 'sub' 'sub_ln610_4' <Predicate = (!icmp_ln606_4)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 469 [1/1] (1.99ns)   --->   "%icmp_ln616_4 = icmp_sgt  i12 %sub_ln610_4, i12 16"   --->   Operation 469 'icmp' 'icmp_ln616_4' <Predicate = (!icmp_ln606_4)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 470 [1/1] (1.54ns)   --->   "%add_ln616_4 = add i12 %sub_ln610_4, i12 4080"   --->   Operation 470 'add' 'add_ln616_4' <Predicate = (!icmp_ln606_4)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 471 [1/1] (1.54ns)   --->   "%sub_ln616_4 = sub i12 16, i12 %sub_ln610_4"   --->   Operation 471 'sub' 'sub_ln616_4' <Predicate = (!icmp_ln606_4)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 472 [1/1] (0.69ns)   --->   "%select_ln616_4 = select i1 %icmp_ln616_4, i12 %add_ln616_4, i12 %sub_ln616_4"   --->   Operation 472 'select' 'select_ln616_4' <Predicate = (!icmp_ln606_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 473 [1/1] (1.99ns)   --->   "%icmp_ln617_4 = icmp_eq  i12 %sub_ln610_4, i12 16"   --->   Operation 473 'icmp' 'icmp_ln617_4' <Predicate = (!icmp_ln606_4)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln618_4 = trunc i54 %select_ln605_4"   --->   Operation 474 'trunc' 'trunc_ln618_4' <Predicate = (!icmp_ln606_4)> <Delay = 0.00>
ST_23 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_4)   --->   "%or_ln617_4 = or i1 %icmp_ln606_4, i1 %icmp_ln617_4"   --->   Operation 475 'or' 'or_ln617_4' <Predicate = (!icmp_ln606_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_4)   --->   "%xor_ln617_4 = xor i1 %or_ln617_4, i1 1"   --->   Operation 476 'xor' 'xor_ln617_4' <Predicate = (!icmp_ln606_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 477 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_4 = and i1 %icmp_ln616_4, i1 %xor_ln617_4"   --->   Operation 477 'and' 'and_ln616_4' <Predicate = (!icmp_ln606_4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln501_5 = zext i11 %exp_tmp_4"   --->   Operation 478 'zext' 'zext_ln501_5' <Predicate = (!icmp_ln606_5)> <Delay = 0.00>
ST_23 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln604_5_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_5"   --->   Operation 479 'bitconcatenate' 'zext_ln604_5_cast' <Predicate = (!icmp_ln606_5)> <Delay = 0.00>
ST_23 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln604_5 = zext i53 %zext_ln604_5_cast"   --->   Operation 480 'zext' 'zext_ln604_5' <Predicate = (!icmp_ln606_5)> <Delay = 0.00>
ST_23 : Operation 481 [1/1] (3.23ns)   --->   "%sub_ln501_5 = sub i54 0, i54 %zext_ln604_5"   --->   Operation 481 'sub' 'sub_ln501_5' <Predicate = (!icmp_ln606_5 & tmp_36)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 482 [1/1] (0.94ns)   --->   "%select_ln605_5 = select i1 %tmp_36, i54 %sub_ln501_5, i54 %zext_ln604_5"   --->   Operation 482 'select' 'select_ln605_5' <Predicate = (!icmp_ln606_5)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 483 [1/1] (1.54ns)   --->   "%sub_ln610_5 = sub i12 1075, i12 %zext_ln501_5"   --->   Operation 483 'sub' 'sub_ln610_5' <Predicate = (!icmp_ln606_5)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 484 [1/1] (1.99ns)   --->   "%icmp_ln616_5 = icmp_sgt  i12 %sub_ln610_5, i12 16"   --->   Operation 484 'icmp' 'icmp_ln616_5' <Predicate = (!icmp_ln606_5)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 485 [1/1] (1.54ns)   --->   "%add_ln616_5 = add i12 %sub_ln610_5, i12 4080"   --->   Operation 485 'add' 'add_ln616_5' <Predicate = (!icmp_ln606_5)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 486 [1/1] (1.54ns)   --->   "%sub_ln616_5 = sub i12 16, i12 %sub_ln610_5"   --->   Operation 486 'sub' 'sub_ln616_5' <Predicate = (!icmp_ln606_5)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 487 [1/1] (0.69ns)   --->   "%select_ln616_5 = select i1 %icmp_ln616_5, i12 %add_ln616_5, i12 %sub_ln616_5"   --->   Operation 487 'select' 'select_ln616_5' <Predicate = (!icmp_ln606_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 488 [1/1] (1.99ns)   --->   "%icmp_ln617_5 = icmp_eq  i12 %sub_ln610_5, i12 16"   --->   Operation 488 'icmp' 'icmp_ln617_5' <Predicate = (!icmp_ln606_5)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln618_5 = trunc i54 %select_ln605_5"   --->   Operation 489 'trunc' 'trunc_ln618_5' <Predicate = (!icmp_ln606_5)> <Delay = 0.00>
ST_23 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_5)   --->   "%or_ln617_5 = or i1 %icmp_ln606_5, i1 %icmp_ln617_5"   --->   Operation 490 'or' 'or_ln617_5' <Predicate = (!icmp_ln606_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_5)   --->   "%xor_ln617_5 = xor i1 %or_ln617_5, i1 1"   --->   Operation 491 'xor' 'xor_ln617_5' <Predicate = (!icmp_ln606_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 492 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_5 = and i1 %icmp_ln616_5, i1 %xor_ln617_5"   --->   Operation 492 'and' 'and_ln616_5' <Predicate = (!icmp_ln606_5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 493 [1/2] (4.43ns)   --->   "%d_6 = fpext i32 %v63_6"   --->   Operation 493 'fpext' 'd_6' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 494 [1/1] (0.00ns)   --->   "%bitcast_ln768_12 = bitcast i64 %d_6"   --->   Operation 494 'bitcast' 'bitcast_ln768_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln592_6 = trunc i64 %bitcast_ln768_12"   --->   Operation 495 'trunc' 'trunc_ln592_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_12, i32 63"   --->   Operation 496 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 497 [1/1] (0.00ns)   --->   "%exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_12, i32 52, i32 62"   --->   Operation 497 'partselect' 'exp_tmp_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%trunc_ln600_6 = trunc i64 %bitcast_ln768_12"   --->   Operation 498 'trunc' 'trunc_ln600_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 499 [1/1] (2.78ns)   --->   "%icmp_ln606_6 = icmp_eq  i63 %trunc_ln592_6, i63 0"   --->   Operation 499 'icmp' 'icmp_ln606_6' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 500 [1/2] (4.43ns)   --->   "%d_7 = fpext i32 %v63_7"   --->   Operation 500 'fpext' 'd_7' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln768_14 = bitcast i64 %d_7"   --->   Operation 501 'bitcast' 'bitcast_ln768_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln592_7 = trunc i64 %bitcast_ln768_14"   --->   Operation 502 'trunc' 'trunc_ln592_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_14, i32 63"   --->   Operation 503 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_14, i32 52, i32 62"   --->   Operation 504 'partselect' 'exp_tmp_6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln600_7 = trunc i64 %bitcast_ln768_14"   --->   Operation 505 'trunc' 'trunc_ln600_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 506 [1/1] (2.78ns)   --->   "%icmp_ln606_7 = icmp_eq  i63 %trunc_ln592_7, i63 0"   --->   Operation 506 'icmp' 'icmp_ln606_7' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 507 [2/2] (4.43ns)   --->   "%d_8 = fpext i32 %v63_8"   --->   Operation 507 'fpext' 'd_8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 508 [2/2] (4.43ns)   --->   "%d_9 = fpext i32 %v63_9"   --->   Operation 508 'fpext' 'd_9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 509 [1/16] (6.07ns)   --->   "%v63_s = fdiv i32 %v95_load_10, i32 %v62" [kernel.cpp:118]   --->   Operation 509 'fdiv' 'v63_s' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 510 [1/16] (6.07ns)   --->   "%v63_10 = fdiv i32 %v95_load_11, i32 %v62" [kernel.cpp:118]   --->   Operation 510 'fdiv' 'v63_10' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 819 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 819 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.22>
ST_24 : Operation 511 [1/1] (0.00ns)   --->   "%v96_V_0_addr = getelementptr i24 %v96_V_0, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 511 'getelementptr' 'v96_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 512 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606, i4 %v96_V_0_addr" [kernel.cpp:120]   --->   Operation 512 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_24 : Operation 513 [1/1] (0.00ns)   --->   "%v96_V_1_addr = getelementptr i24 %v96_V_1, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 513 'getelementptr' 'v96_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 514 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_1, i4 %v96_V_1_addr" [kernel.cpp:120]   --->   Operation 514 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_24 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_14)   --->   "%zext_ln621_2 = zext i32 %sext_ln617_2"   --->   Operation 515 'zext' 'zext_ln621_2' <Predicate = (!icmp_ln606_2 & icmp_ln620_2 & and_ln616_2)> <Delay = 0.00>
ST_24 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_14)   --->   "%ashr_ln621_2 = ashr i54 %select_ln605_2, i54 %zext_ln621_2"   --->   Operation 516 'ashr' 'ashr_ln621_2' <Predicate = (!icmp_ln606_2 & icmp_ln620_2 & and_ln616_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_14)   --->   "%trunc_ln621_2 = trunc i54 %ashr_ln621_2"   --->   Operation 517 'trunc' 'trunc_ln621_2' <Predicate = (!icmp_ln606_2 & icmp_ln620_2 & and_ln616_2)> <Delay = 0.00>
ST_24 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_14)   --->   "%bitcast_ln768_5 = bitcast i32 %v63_2"   --->   Operation 518 'bitcast' 'bitcast_ln768_5' <Predicate = (!icmp_ln606_2 & !icmp_ln620_2 & and_ln616_2)> <Delay = 0.00>
ST_24 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_14)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_5, i32 31"   --->   Operation 519 'bitselect' 'tmp_31' <Predicate = (!icmp_ln606_2 & !icmp_ln620_2 & and_ln616_2)> <Delay = 0.00>
ST_24 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_14)   --->   "%select_ln623_2 = select i1 %tmp_31, i24 16777215, i24 0"   --->   Operation 520 'select' 'select_ln623_2' <Predicate = (!icmp_ln606_2 & !icmp_ln620_2 & and_ln616_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_14)   --->   "%select_ln620_2 = select i1 %icmp_ln620_2, i24 %trunc_ln621_2, i24 %select_ln623_2"   --->   Operation 521 'select' 'select_ln620_2' <Predicate = (!icmp_ln606_2 & and_ln616_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 522 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_14 = select i1 %and_ln616_2, i24 %select_ln620_2, i24 %select_ln617_2"   --->   Operation 522 'select' 'select_ln616_14' <Predicate = (!icmp_ln606_2)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 523 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_2 = select i1 %icmp_ln606_2, i24 0, i24 %select_ln616_14"   --->   Operation 523 'select' 'select_ln606_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_15)   --->   "%zext_ln621_3 = zext i32 %sext_ln617_3"   --->   Operation 524 'zext' 'zext_ln621_3' <Predicate = (!icmp_ln606_3 & icmp_ln620_3 & and_ln616_3)> <Delay = 0.00>
ST_24 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_15)   --->   "%ashr_ln621_3 = ashr i54 %select_ln605_3, i54 %zext_ln621_3"   --->   Operation 525 'ashr' 'ashr_ln621_3' <Predicate = (!icmp_ln606_3 & icmp_ln620_3 & and_ln616_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_15)   --->   "%trunc_ln621_3 = trunc i54 %ashr_ln621_3"   --->   Operation 526 'trunc' 'trunc_ln621_3' <Predicate = (!icmp_ln606_3 & icmp_ln620_3 & and_ln616_3)> <Delay = 0.00>
ST_24 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_15)   --->   "%bitcast_ln768_7 = bitcast i32 %v63_3"   --->   Operation 527 'bitcast' 'bitcast_ln768_7' <Predicate = (!icmp_ln606_3 & !icmp_ln620_3 & and_ln616_3)> <Delay = 0.00>
ST_24 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_15)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_7, i32 31"   --->   Operation 528 'bitselect' 'tmp_33' <Predicate = (!icmp_ln606_3 & !icmp_ln620_3 & and_ln616_3)> <Delay = 0.00>
ST_24 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_15)   --->   "%select_ln623_3 = select i1 %tmp_33, i24 16777215, i24 0"   --->   Operation 529 'select' 'select_ln623_3' <Predicate = (!icmp_ln606_3 & !icmp_ln620_3 & and_ln616_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_15)   --->   "%select_ln620_3 = select i1 %icmp_ln620_3, i24 %trunc_ln621_3, i24 %select_ln623_3"   --->   Operation 530 'select' 'select_ln620_3' <Predicate = (!icmp_ln606_3 & and_ln616_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 531 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_15 = select i1 %and_ln616_3, i24 %select_ln620_3, i24 %select_ln617_3"   --->   Operation 531 'select' 'select_ln616_15' <Predicate = (!icmp_ln606_3)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 532 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_3 = select i1 %icmp_ln606_3, i24 0, i24 %select_ln616_15"   --->   Operation 532 'select' 'select_ln606_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln617_4 = sext i12 %select_ln616_4"   --->   Operation 533 'sext' 'sext_ln617_4' <Predicate = (!icmp_ln606_4)> <Delay = 0.00>
ST_24 : Operation 534 [1/1] (1.99ns)   --->   "%icmp_ln620_4 = icmp_ult  i12 %select_ln616_4, i12 54"   --->   Operation 534 'icmp' 'icmp_ln620_4' <Predicate = (!icmp_ln606_4 & and_ln616_4)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 535 [1/1] (1.99ns)   --->   "%icmp_ln638_4 = icmp_ult  i12 %select_ln616_4, i12 24"   --->   Operation 535 'icmp' 'icmp_ln638_4' <Predicate = (!icmp_ln606_4 & !and_ln616_4)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_4)   --->   "%sext_ln617_4cast = trunc i32 %sext_ln617_4"   --->   Operation 536 'trunc' 'sext_ln617_4cast' <Predicate = (!icmp_ln606_4 & !and_ln616_4)> <Delay = 0.00>
ST_24 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_4)   --->   "%shl_ln639_4 = shl i24 %trunc_ln618_4, i24 %sext_ln617_4cast"   --->   Operation 537 'shl' 'shl_ln639_4' <Predicate = (!icmp_ln606_4 & !and_ln616_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_4)   --->   "%select_ln638_4 = select i1 %icmp_ln638_4, i24 %shl_ln639_4, i24 0"   --->   Operation 538 'select' 'select_ln638_4' <Predicate = (!icmp_ln606_4 & !and_ln616_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_4)   --->   "%xor_ln606_4 = xor i1 %icmp_ln606_4, i1 1"   --->   Operation 539 'xor' 'xor_ln606_4' <Predicate = (!icmp_ln606_4 & !and_ln616_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_4)   --->   "%and_ln617_4 = and i1 %icmp_ln617_4, i1 %xor_ln606_4"   --->   Operation 540 'and' 'and_ln617_4' <Predicate = (!icmp_ln606_4 & !and_ln616_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 541 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_4 = select i1 %and_ln617_4, i24 %trunc_ln618_4, i24 %select_ln638_4"   --->   Operation 541 'select' 'select_ln617_4' <Predicate = (!icmp_ln606_4 & !and_ln616_4)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln617_5 = sext i12 %select_ln616_5"   --->   Operation 542 'sext' 'sext_ln617_5' <Predicate = (!icmp_ln606_5)> <Delay = 0.00>
ST_24 : Operation 543 [1/1] (1.99ns)   --->   "%icmp_ln620_5 = icmp_ult  i12 %select_ln616_5, i12 54"   --->   Operation 543 'icmp' 'icmp_ln620_5' <Predicate = (!icmp_ln606_5 & and_ln616_5)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 544 [1/1] (1.99ns)   --->   "%icmp_ln638_5 = icmp_ult  i12 %select_ln616_5, i12 24"   --->   Operation 544 'icmp' 'icmp_ln638_5' <Predicate = (!icmp_ln606_5 & !and_ln616_5)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_5)   --->   "%sext_ln617_5cast = trunc i32 %sext_ln617_5"   --->   Operation 545 'trunc' 'sext_ln617_5cast' <Predicate = (!icmp_ln606_5 & !and_ln616_5)> <Delay = 0.00>
ST_24 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_5)   --->   "%shl_ln639_5 = shl i24 %trunc_ln618_5, i24 %sext_ln617_5cast"   --->   Operation 546 'shl' 'shl_ln639_5' <Predicate = (!icmp_ln606_5 & !and_ln616_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_5)   --->   "%select_ln638_5 = select i1 %icmp_ln638_5, i24 %shl_ln639_5, i24 0"   --->   Operation 547 'select' 'select_ln638_5' <Predicate = (!icmp_ln606_5 & !and_ln616_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_5)   --->   "%xor_ln606_5 = xor i1 %icmp_ln606_5, i1 1"   --->   Operation 548 'xor' 'xor_ln606_5' <Predicate = (!icmp_ln606_5 & !and_ln616_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_5)   --->   "%and_ln617_5 = and i1 %icmp_ln617_5, i1 %xor_ln606_5"   --->   Operation 549 'and' 'and_ln617_5' <Predicate = (!icmp_ln606_5 & !and_ln616_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 550 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_5 = select i1 %and_ln617_5, i24 %trunc_ln618_5, i24 %select_ln638_5"   --->   Operation 550 'select' 'select_ln617_5' <Predicate = (!icmp_ln606_5 & !and_ln616_5)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln501_6 = zext i11 %exp_tmp_5"   --->   Operation 551 'zext' 'zext_ln501_6' <Predicate = (!icmp_ln606_6)> <Delay = 0.00>
ST_24 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln604_6_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_6"   --->   Operation 552 'bitconcatenate' 'zext_ln604_6_cast' <Predicate = (!icmp_ln606_6)> <Delay = 0.00>
ST_24 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln604_6 = zext i53 %zext_ln604_6_cast"   --->   Operation 553 'zext' 'zext_ln604_6' <Predicate = (!icmp_ln606_6)> <Delay = 0.00>
ST_24 : Operation 554 [1/1] (3.23ns)   --->   "%sub_ln501_6 = sub i54 0, i54 %zext_ln604_6"   --->   Operation 554 'sub' 'sub_ln501_6' <Predicate = (!icmp_ln606_6 & tmp_38)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 555 [1/1] (0.94ns)   --->   "%select_ln605_6 = select i1 %tmp_38, i54 %sub_ln501_6, i54 %zext_ln604_6"   --->   Operation 555 'select' 'select_ln605_6' <Predicate = (!icmp_ln606_6)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 556 [1/1] (1.54ns)   --->   "%sub_ln610_6 = sub i12 1075, i12 %zext_ln501_6"   --->   Operation 556 'sub' 'sub_ln610_6' <Predicate = (!icmp_ln606_6)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 557 [1/1] (1.99ns)   --->   "%icmp_ln616_6 = icmp_sgt  i12 %sub_ln610_6, i12 16"   --->   Operation 557 'icmp' 'icmp_ln616_6' <Predicate = (!icmp_ln606_6)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 558 [1/1] (1.54ns)   --->   "%add_ln616_6 = add i12 %sub_ln610_6, i12 4080"   --->   Operation 558 'add' 'add_ln616_6' <Predicate = (!icmp_ln606_6)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 559 [1/1] (1.54ns)   --->   "%sub_ln616_6 = sub i12 16, i12 %sub_ln610_6"   --->   Operation 559 'sub' 'sub_ln616_6' <Predicate = (!icmp_ln606_6)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 560 [1/1] (0.69ns)   --->   "%select_ln616_6 = select i1 %icmp_ln616_6, i12 %add_ln616_6, i12 %sub_ln616_6"   --->   Operation 560 'select' 'select_ln616_6' <Predicate = (!icmp_ln606_6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 561 [1/1] (1.99ns)   --->   "%icmp_ln617_6 = icmp_eq  i12 %sub_ln610_6, i12 16"   --->   Operation 561 'icmp' 'icmp_ln617_6' <Predicate = (!icmp_ln606_6)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln618_6 = trunc i54 %select_ln605_6"   --->   Operation 562 'trunc' 'trunc_ln618_6' <Predicate = (!icmp_ln606_6)> <Delay = 0.00>
ST_24 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_6)   --->   "%or_ln617_6 = or i1 %icmp_ln606_6, i1 %icmp_ln617_6"   --->   Operation 563 'or' 'or_ln617_6' <Predicate = (!icmp_ln606_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_6)   --->   "%xor_ln617_6 = xor i1 %or_ln617_6, i1 1"   --->   Operation 564 'xor' 'xor_ln617_6' <Predicate = (!icmp_ln606_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 565 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_6 = and i1 %icmp_ln616_6, i1 %xor_ln617_6"   --->   Operation 565 'and' 'and_ln616_6' <Predicate = (!icmp_ln606_6)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln501_7 = zext i11 %exp_tmp_6"   --->   Operation 566 'zext' 'zext_ln501_7' <Predicate = (!icmp_ln606_7)> <Delay = 0.00>
ST_24 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln604_7_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_7"   --->   Operation 567 'bitconcatenate' 'zext_ln604_7_cast' <Predicate = (!icmp_ln606_7)> <Delay = 0.00>
ST_24 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln604_7 = zext i53 %zext_ln604_7_cast"   --->   Operation 568 'zext' 'zext_ln604_7' <Predicate = (!icmp_ln606_7)> <Delay = 0.00>
ST_24 : Operation 569 [1/1] (3.23ns)   --->   "%sub_ln501_7 = sub i54 0, i54 %zext_ln604_7"   --->   Operation 569 'sub' 'sub_ln501_7' <Predicate = (!icmp_ln606_7 & tmp_40)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 570 [1/1] (0.94ns)   --->   "%select_ln605_7 = select i1 %tmp_40, i54 %sub_ln501_7, i54 %zext_ln604_7"   --->   Operation 570 'select' 'select_ln605_7' <Predicate = (!icmp_ln606_7)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 571 [1/1] (1.54ns)   --->   "%sub_ln610_7 = sub i12 1075, i12 %zext_ln501_7"   --->   Operation 571 'sub' 'sub_ln610_7' <Predicate = (!icmp_ln606_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 572 [1/1] (1.99ns)   --->   "%icmp_ln616_7 = icmp_sgt  i12 %sub_ln610_7, i12 16"   --->   Operation 572 'icmp' 'icmp_ln616_7' <Predicate = (!icmp_ln606_7)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 573 [1/1] (1.54ns)   --->   "%add_ln616_7 = add i12 %sub_ln610_7, i12 4080"   --->   Operation 573 'add' 'add_ln616_7' <Predicate = (!icmp_ln606_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 574 [1/1] (1.54ns)   --->   "%sub_ln616_7 = sub i12 16, i12 %sub_ln610_7"   --->   Operation 574 'sub' 'sub_ln616_7' <Predicate = (!icmp_ln606_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 575 [1/1] (0.69ns)   --->   "%select_ln616_7 = select i1 %icmp_ln616_7, i12 %add_ln616_7, i12 %sub_ln616_7"   --->   Operation 575 'select' 'select_ln616_7' <Predicate = (!icmp_ln606_7)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 576 [1/1] (1.99ns)   --->   "%icmp_ln617_7 = icmp_eq  i12 %sub_ln610_7, i12 16"   --->   Operation 576 'icmp' 'icmp_ln617_7' <Predicate = (!icmp_ln606_7)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 577 [1/1] (0.00ns)   --->   "%trunc_ln618_7 = trunc i54 %select_ln605_7"   --->   Operation 577 'trunc' 'trunc_ln618_7' <Predicate = (!icmp_ln606_7)> <Delay = 0.00>
ST_24 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_7)   --->   "%or_ln617_7 = or i1 %icmp_ln606_7, i1 %icmp_ln617_7"   --->   Operation 578 'or' 'or_ln617_7' <Predicate = (!icmp_ln606_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_7)   --->   "%xor_ln617_7 = xor i1 %or_ln617_7, i1 1"   --->   Operation 579 'xor' 'xor_ln617_7' <Predicate = (!icmp_ln606_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 580 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_7 = and i1 %icmp_ln616_7, i1 %xor_ln617_7"   --->   Operation 580 'and' 'and_ln616_7' <Predicate = (!icmp_ln606_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 581 [1/2] (4.43ns)   --->   "%d_8 = fpext i32 %v63_8"   --->   Operation 581 'fpext' 'd_8' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 582 [1/1] (0.00ns)   --->   "%bitcast_ln768_16 = bitcast i64 %d_8"   --->   Operation 582 'bitcast' 'bitcast_ln768_16' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 583 [1/1] (0.00ns)   --->   "%trunc_ln592_8 = trunc i64 %bitcast_ln768_16"   --->   Operation 583 'trunc' 'trunc_ln592_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_16, i32 63"   --->   Operation 584 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 585 [1/1] (0.00ns)   --->   "%exp_tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_16, i32 52, i32 62"   --->   Operation 585 'partselect' 'exp_tmp_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 586 [1/1] (0.00ns)   --->   "%trunc_ln600_8 = trunc i64 %bitcast_ln768_16"   --->   Operation 586 'trunc' 'trunc_ln600_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 587 [1/1] (2.78ns)   --->   "%icmp_ln606_8 = icmp_eq  i63 %trunc_ln592_8, i63 0"   --->   Operation 587 'icmp' 'icmp_ln606_8' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 588 [1/2] (4.43ns)   --->   "%d_9 = fpext i32 %v63_9"   --->   Operation 588 'fpext' 'd_9' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 589 [1/1] (0.00ns)   --->   "%bitcast_ln768_18 = bitcast i64 %d_9"   --->   Operation 589 'bitcast' 'bitcast_ln768_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln592_9 = trunc i64 %bitcast_ln768_18"   --->   Operation 590 'trunc' 'trunc_ln592_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_18, i32 63"   --->   Operation 591 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 592 [1/1] (0.00ns)   --->   "%exp_tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_18, i32 52, i32 62"   --->   Operation 592 'partselect' 'exp_tmp_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln600_9 = trunc i64 %bitcast_ln768_18"   --->   Operation 593 'trunc' 'trunc_ln600_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 594 [1/1] (2.78ns)   --->   "%icmp_ln606_9 = icmp_eq  i63 %trunc_ln592_9, i63 0"   --->   Operation 594 'icmp' 'icmp_ln606_9' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 595 [2/2] (4.43ns)   --->   "%d_s = fpext i32 %v63_s"   --->   Operation 595 'fpext' 'd_s' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 596 [2/2] (4.43ns)   --->   "%d_10 = fpext i32 %v63_10"   --->   Operation 596 'fpext' 'd_10' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.22>
ST_25 : Operation 597 [1/1] (0.00ns)   --->   "%v96_V_2_addr = getelementptr i24 %v96_V_2, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 597 'getelementptr' 'v96_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 598 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_2, i4 %v96_V_2_addr" [kernel.cpp:120]   --->   Operation 598 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_25 : Operation 599 [1/1] (0.00ns)   --->   "%v96_V_3_addr = getelementptr i24 %v96_V_3, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 599 'getelementptr' 'v96_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 600 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_3, i4 %v96_V_3_addr" [kernel.cpp:120]   --->   Operation 600 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_25 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_16)   --->   "%zext_ln621_4 = zext i32 %sext_ln617_4"   --->   Operation 601 'zext' 'zext_ln621_4' <Predicate = (!icmp_ln606_4 & icmp_ln620_4 & and_ln616_4)> <Delay = 0.00>
ST_25 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_16)   --->   "%ashr_ln621_4 = ashr i54 %select_ln605_4, i54 %zext_ln621_4"   --->   Operation 602 'ashr' 'ashr_ln621_4' <Predicate = (!icmp_ln606_4 & icmp_ln620_4 & and_ln616_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_16)   --->   "%trunc_ln621_4 = trunc i54 %ashr_ln621_4"   --->   Operation 603 'trunc' 'trunc_ln621_4' <Predicate = (!icmp_ln606_4 & icmp_ln620_4 & and_ln616_4)> <Delay = 0.00>
ST_25 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_16)   --->   "%bitcast_ln768_9 = bitcast i32 %v63_4"   --->   Operation 604 'bitcast' 'bitcast_ln768_9' <Predicate = (!icmp_ln606_4 & !icmp_ln620_4 & and_ln616_4)> <Delay = 0.00>
ST_25 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_16)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_9, i32 31"   --->   Operation 605 'bitselect' 'tmp_35' <Predicate = (!icmp_ln606_4 & !icmp_ln620_4 & and_ln616_4)> <Delay = 0.00>
ST_25 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_16)   --->   "%select_ln623_4 = select i1 %tmp_35, i24 16777215, i24 0"   --->   Operation 606 'select' 'select_ln623_4' <Predicate = (!icmp_ln606_4 & !icmp_ln620_4 & and_ln616_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_16)   --->   "%select_ln620_4 = select i1 %icmp_ln620_4, i24 %trunc_ln621_4, i24 %select_ln623_4"   --->   Operation 607 'select' 'select_ln620_4' <Predicate = (!icmp_ln606_4 & and_ln616_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 608 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_16 = select i1 %and_ln616_4, i24 %select_ln620_4, i24 %select_ln617_4"   --->   Operation 608 'select' 'select_ln616_16' <Predicate = (!icmp_ln606_4)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 609 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_4 = select i1 %icmp_ln606_4, i24 0, i24 %select_ln616_16"   --->   Operation 609 'select' 'select_ln606_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_17)   --->   "%zext_ln621_5 = zext i32 %sext_ln617_5"   --->   Operation 610 'zext' 'zext_ln621_5' <Predicate = (!icmp_ln606_5 & icmp_ln620_5 & and_ln616_5)> <Delay = 0.00>
ST_25 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_17)   --->   "%ashr_ln621_5 = ashr i54 %select_ln605_5, i54 %zext_ln621_5"   --->   Operation 611 'ashr' 'ashr_ln621_5' <Predicate = (!icmp_ln606_5 & icmp_ln620_5 & and_ln616_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_17)   --->   "%trunc_ln621_5 = trunc i54 %ashr_ln621_5"   --->   Operation 612 'trunc' 'trunc_ln621_5' <Predicate = (!icmp_ln606_5 & icmp_ln620_5 & and_ln616_5)> <Delay = 0.00>
ST_25 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_17)   --->   "%bitcast_ln768_11 = bitcast i32 %v63_5"   --->   Operation 613 'bitcast' 'bitcast_ln768_11' <Predicate = (!icmp_ln606_5 & !icmp_ln620_5 & and_ln616_5)> <Delay = 0.00>
ST_25 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_17)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_11, i32 31"   --->   Operation 614 'bitselect' 'tmp_37' <Predicate = (!icmp_ln606_5 & !icmp_ln620_5 & and_ln616_5)> <Delay = 0.00>
ST_25 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_17)   --->   "%select_ln623_5 = select i1 %tmp_37, i24 16777215, i24 0"   --->   Operation 615 'select' 'select_ln623_5' <Predicate = (!icmp_ln606_5 & !icmp_ln620_5 & and_ln616_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_17)   --->   "%select_ln620_5 = select i1 %icmp_ln620_5, i24 %trunc_ln621_5, i24 %select_ln623_5"   --->   Operation 616 'select' 'select_ln620_5' <Predicate = (!icmp_ln606_5 & and_ln616_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 617 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_17 = select i1 %and_ln616_5, i24 %select_ln620_5, i24 %select_ln617_5"   --->   Operation 617 'select' 'select_ln616_17' <Predicate = (!icmp_ln606_5)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 618 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_5 = select i1 %icmp_ln606_5, i24 0, i24 %select_ln616_17"   --->   Operation 618 'select' 'select_ln606_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln617_6 = sext i12 %select_ln616_6"   --->   Operation 619 'sext' 'sext_ln617_6' <Predicate = (!icmp_ln606_6)> <Delay = 0.00>
ST_25 : Operation 620 [1/1] (1.99ns)   --->   "%icmp_ln620_6 = icmp_ult  i12 %select_ln616_6, i12 54"   --->   Operation 620 'icmp' 'icmp_ln620_6' <Predicate = (!icmp_ln606_6 & and_ln616_6)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 621 [1/1] (1.99ns)   --->   "%icmp_ln638_6 = icmp_ult  i12 %select_ln616_6, i12 24"   --->   Operation 621 'icmp' 'icmp_ln638_6' <Predicate = (!icmp_ln606_6 & !and_ln616_6)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_6)   --->   "%sext_ln617_6cast = trunc i32 %sext_ln617_6"   --->   Operation 622 'trunc' 'sext_ln617_6cast' <Predicate = (!icmp_ln606_6 & !and_ln616_6)> <Delay = 0.00>
ST_25 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_6)   --->   "%shl_ln639_6 = shl i24 %trunc_ln618_6, i24 %sext_ln617_6cast"   --->   Operation 623 'shl' 'shl_ln639_6' <Predicate = (!icmp_ln606_6 & !and_ln616_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_6)   --->   "%select_ln638_6 = select i1 %icmp_ln638_6, i24 %shl_ln639_6, i24 0"   --->   Operation 624 'select' 'select_ln638_6' <Predicate = (!icmp_ln606_6 & !and_ln616_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_6)   --->   "%xor_ln606_6 = xor i1 %icmp_ln606_6, i1 1"   --->   Operation 625 'xor' 'xor_ln606_6' <Predicate = (!icmp_ln606_6 & !and_ln616_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_6)   --->   "%and_ln617_6 = and i1 %icmp_ln617_6, i1 %xor_ln606_6"   --->   Operation 626 'and' 'and_ln617_6' <Predicate = (!icmp_ln606_6 & !and_ln616_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 627 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_6 = select i1 %and_ln617_6, i24 %trunc_ln618_6, i24 %select_ln638_6"   --->   Operation 627 'select' 'select_ln617_6' <Predicate = (!icmp_ln606_6 & !and_ln616_6)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln617_7 = sext i12 %select_ln616_7"   --->   Operation 628 'sext' 'sext_ln617_7' <Predicate = (!icmp_ln606_7)> <Delay = 0.00>
ST_25 : Operation 629 [1/1] (1.99ns)   --->   "%icmp_ln620_7 = icmp_ult  i12 %select_ln616_7, i12 54"   --->   Operation 629 'icmp' 'icmp_ln620_7' <Predicate = (!icmp_ln606_7 & and_ln616_7)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 630 [1/1] (1.99ns)   --->   "%icmp_ln638_7 = icmp_ult  i12 %select_ln616_7, i12 24"   --->   Operation 630 'icmp' 'icmp_ln638_7' <Predicate = (!icmp_ln606_7 & !and_ln616_7)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_7)   --->   "%sext_ln617_7cast = trunc i32 %sext_ln617_7"   --->   Operation 631 'trunc' 'sext_ln617_7cast' <Predicate = (!icmp_ln606_7 & !and_ln616_7)> <Delay = 0.00>
ST_25 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_7)   --->   "%shl_ln639_7 = shl i24 %trunc_ln618_7, i24 %sext_ln617_7cast"   --->   Operation 632 'shl' 'shl_ln639_7' <Predicate = (!icmp_ln606_7 & !and_ln616_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_7)   --->   "%select_ln638_7 = select i1 %icmp_ln638_7, i24 %shl_ln639_7, i24 0"   --->   Operation 633 'select' 'select_ln638_7' <Predicate = (!icmp_ln606_7 & !and_ln616_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_7)   --->   "%xor_ln606_7 = xor i1 %icmp_ln606_7, i1 1"   --->   Operation 634 'xor' 'xor_ln606_7' <Predicate = (!icmp_ln606_7 & !and_ln616_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_7)   --->   "%and_ln617_7 = and i1 %icmp_ln617_7, i1 %xor_ln606_7"   --->   Operation 635 'and' 'and_ln617_7' <Predicate = (!icmp_ln606_7 & !and_ln616_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 636 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_7 = select i1 %and_ln617_7, i24 %trunc_ln618_7, i24 %select_ln638_7"   --->   Operation 636 'select' 'select_ln617_7' <Predicate = (!icmp_ln606_7 & !and_ln616_7)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln501_8 = zext i11 %exp_tmp_7"   --->   Operation 637 'zext' 'zext_ln501_8' <Predicate = (!icmp_ln606_8)> <Delay = 0.00>
ST_25 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln604_8_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_8"   --->   Operation 638 'bitconcatenate' 'zext_ln604_8_cast' <Predicate = (!icmp_ln606_8)> <Delay = 0.00>
ST_25 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln604_8 = zext i53 %zext_ln604_8_cast"   --->   Operation 639 'zext' 'zext_ln604_8' <Predicate = (!icmp_ln606_8)> <Delay = 0.00>
ST_25 : Operation 640 [1/1] (3.23ns)   --->   "%sub_ln501_8 = sub i54 0, i54 %zext_ln604_8"   --->   Operation 640 'sub' 'sub_ln501_8' <Predicate = (!icmp_ln606_8 & tmp_42)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 641 [1/1] (0.94ns)   --->   "%select_ln605_8 = select i1 %tmp_42, i54 %sub_ln501_8, i54 %zext_ln604_8"   --->   Operation 641 'select' 'select_ln605_8' <Predicate = (!icmp_ln606_8)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 642 [1/1] (1.54ns)   --->   "%sub_ln610_8 = sub i12 1075, i12 %zext_ln501_8"   --->   Operation 642 'sub' 'sub_ln610_8' <Predicate = (!icmp_ln606_8)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 643 [1/1] (1.99ns)   --->   "%icmp_ln616_8 = icmp_sgt  i12 %sub_ln610_8, i12 16"   --->   Operation 643 'icmp' 'icmp_ln616_8' <Predicate = (!icmp_ln606_8)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 644 [1/1] (1.54ns)   --->   "%add_ln616_8 = add i12 %sub_ln610_8, i12 4080"   --->   Operation 644 'add' 'add_ln616_8' <Predicate = (!icmp_ln606_8)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 645 [1/1] (1.54ns)   --->   "%sub_ln616_8 = sub i12 16, i12 %sub_ln610_8"   --->   Operation 645 'sub' 'sub_ln616_8' <Predicate = (!icmp_ln606_8)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 646 [1/1] (0.69ns)   --->   "%select_ln616_8 = select i1 %icmp_ln616_8, i12 %add_ln616_8, i12 %sub_ln616_8"   --->   Operation 646 'select' 'select_ln616_8' <Predicate = (!icmp_ln606_8)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 647 [1/1] (1.99ns)   --->   "%icmp_ln617_8 = icmp_eq  i12 %sub_ln610_8, i12 16"   --->   Operation 647 'icmp' 'icmp_ln617_8' <Predicate = (!icmp_ln606_8)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln618_8 = trunc i54 %select_ln605_8"   --->   Operation 648 'trunc' 'trunc_ln618_8' <Predicate = (!icmp_ln606_8)> <Delay = 0.00>
ST_25 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_8)   --->   "%or_ln617_8 = or i1 %icmp_ln606_8, i1 %icmp_ln617_8"   --->   Operation 649 'or' 'or_ln617_8' <Predicate = (!icmp_ln606_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_8)   --->   "%xor_ln617_8 = xor i1 %or_ln617_8, i1 1"   --->   Operation 650 'xor' 'xor_ln617_8' <Predicate = (!icmp_ln606_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 651 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_8 = and i1 %icmp_ln616_8, i1 %xor_ln617_8"   --->   Operation 651 'and' 'and_ln616_8' <Predicate = (!icmp_ln606_8)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 652 [1/1] (0.00ns)   --->   "%zext_ln501_9 = zext i11 %exp_tmp_8"   --->   Operation 652 'zext' 'zext_ln501_9' <Predicate = (!icmp_ln606_9)> <Delay = 0.00>
ST_25 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln604_9_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_9"   --->   Operation 653 'bitconcatenate' 'zext_ln604_9_cast' <Predicate = (!icmp_ln606_9)> <Delay = 0.00>
ST_25 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln604_9 = zext i53 %zext_ln604_9_cast"   --->   Operation 654 'zext' 'zext_ln604_9' <Predicate = (!icmp_ln606_9)> <Delay = 0.00>
ST_25 : Operation 655 [1/1] (3.23ns)   --->   "%sub_ln501_9 = sub i54 0, i54 %zext_ln604_9"   --->   Operation 655 'sub' 'sub_ln501_9' <Predicate = (!icmp_ln606_9 & tmp_44)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 656 [1/1] (0.94ns)   --->   "%select_ln605_9 = select i1 %tmp_44, i54 %sub_ln501_9, i54 %zext_ln604_9"   --->   Operation 656 'select' 'select_ln605_9' <Predicate = (!icmp_ln606_9)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 657 [1/1] (1.54ns)   --->   "%sub_ln610_9 = sub i12 1075, i12 %zext_ln501_9"   --->   Operation 657 'sub' 'sub_ln610_9' <Predicate = (!icmp_ln606_9)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 658 [1/1] (1.99ns)   --->   "%icmp_ln616_9 = icmp_sgt  i12 %sub_ln610_9, i12 16"   --->   Operation 658 'icmp' 'icmp_ln616_9' <Predicate = (!icmp_ln606_9)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 659 [1/1] (1.54ns)   --->   "%add_ln616_9 = add i12 %sub_ln610_9, i12 4080"   --->   Operation 659 'add' 'add_ln616_9' <Predicate = (!icmp_ln606_9)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 660 [1/1] (1.54ns)   --->   "%sub_ln616_9 = sub i12 16, i12 %sub_ln610_9"   --->   Operation 660 'sub' 'sub_ln616_9' <Predicate = (!icmp_ln606_9)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 661 [1/1] (0.69ns)   --->   "%select_ln616_9 = select i1 %icmp_ln616_9, i12 %add_ln616_9, i12 %sub_ln616_9"   --->   Operation 661 'select' 'select_ln616_9' <Predicate = (!icmp_ln606_9)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 662 [1/1] (1.99ns)   --->   "%icmp_ln617_9 = icmp_eq  i12 %sub_ln610_9, i12 16"   --->   Operation 662 'icmp' 'icmp_ln617_9' <Predicate = (!icmp_ln606_9)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln618_9 = trunc i54 %select_ln605_9"   --->   Operation 663 'trunc' 'trunc_ln618_9' <Predicate = (!icmp_ln606_9)> <Delay = 0.00>
ST_25 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_9)   --->   "%or_ln617_9 = or i1 %icmp_ln606_9, i1 %icmp_ln617_9"   --->   Operation 664 'or' 'or_ln617_9' <Predicate = (!icmp_ln606_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_9)   --->   "%xor_ln617_9 = xor i1 %or_ln617_9, i1 1"   --->   Operation 665 'xor' 'xor_ln617_9' <Predicate = (!icmp_ln606_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 666 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_9 = and i1 %icmp_ln616_9, i1 %xor_ln617_9"   --->   Operation 666 'and' 'and_ln616_9' <Predicate = (!icmp_ln606_9)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 667 [1/2] (4.43ns)   --->   "%d_s = fpext i32 %v63_s"   --->   Operation 667 'fpext' 'd_s' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 668 [1/1] (0.00ns)   --->   "%bitcast_ln768_20 = bitcast i64 %d_s"   --->   Operation 668 'bitcast' 'bitcast_ln768_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln592_10 = trunc i64 %bitcast_ln768_20"   --->   Operation 669 'trunc' 'trunc_ln592_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_20, i32 63"   --->   Operation 670 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 671 [1/1] (0.00ns)   --->   "%exp_tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_20, i32 52, i32 62"   --->   Operation 671 'partselect' 'exp_tmp_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln600_10 = trunc i64 %bitcast_ln768_20"   --->   Operation 672 'trunc' 'trunc_ln600_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 673 [1/1] (2.78ns)   --->   "%icmp_ln606_10 = icmp_eq  i63 %trunc_ln592_10, i63 0"   --->   Operation 673 'icmp' 'icmp_ln606_10' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 674 [1/2] (4.43ns)   --->   "%d_10 = fpext i32 %v63_10"   --->   Operation 674 'fpext' 'd_10' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 675 [1/1] (0.00ns)   --->   "%bitcast_ln768_22 = bitcast i64 %d_10"   --->   Operation 675 'bitcast' 'bitcast_ln768_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln592_11 = trunc i64 %bitcast_ln768_22"   --->   Operation 676 'trunc' 'trunc_ln592_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 677 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln768_22, i32 63"   --->   Operation 677 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 678 [1/1] (0.00ns)   --->   "%exp_tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln768_22, i32 52, i32 62"   --->   Operation 678 'partselect' 'exp_tmp_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 679 [1/1] (0.00ns)   --->   "%trunc_ln600_11 = trunc i64 %bitcast_ln768_22"   --->   Operation 679 'trunc' 'trunc_ln600_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 680 [1/1] (2.78ns)   --->   "%icmp_ln606_11 = icmp_eq  i63 %trunc_ln592_11, i63 0"   --->   Operation 680 'icmp' 'icmp_ln606_11' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.19>
ST_26 : Operation 681 [1/1] (0.00ns)   --->   "%v96_V_4_addr = getelementptr i24 %v96_V_4, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 681 'getelementptr' 'v96_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 682 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_4, i4 %v96_V_4_addr" [kernel.cpp:120]   --->   Operation 682 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_26 : Operation 683 [1/1] (0.00ns)   --->   "%v96_V_5_addr = getelementptr i24 %v96_V_5, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 683 'getelementptr' 'v96_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 684 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_5, i4 %v96_V_5_addr" [kernel.cpp:120]   --->   Operation 684 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_26 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_18)   --->   "%zext_ln621_6 = zext i32 %sext_ln617_6"   --->   Operation 685 'zext' 'zext_ln621_6' <Predicate = (!icmp_ln606_6 & icmp_ln620_6 & and_ln616_6)> <Delay = 0.00>
ST_26 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_18)   --->   "%ashr_ln621_6 = ashr i54 %select_ln605_6, i54 %zext_ln621_6"   --->   Operation 686 'ashr' 'ashr_ln621_6' <Predicate = (!icmp_ln606_6 & icmp_ln620_6 & and_ln616_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_18)   --->   "%trunc_ln621_6 = trunc i54 %ashr_ln621_6"   --->   Operation 687 'trunc' 'trunc_ln621_6' <Predicate = (!icmp_ln606_6 & icmp_ln620_6 & and_ln616_6)> <Delay = 0.00>
ST_26 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_18)   --->   "%bitcast_ln768_13 = bitcast i32 %v63_6"   --->   Operation 688 'bitcast' 'bitcast_ln768_13' <Predicate = (!icmp_ln606_6 & !icmp_ln620_6 & and_ln616_6)> <Delay = 0.00>
ST_26 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_18)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_13, i32 31"   --->   Operation 689 'bitselect' 'tmp_39' <Predicate = (!icmp_ln606_6 & !icmp_ln620_6 & and_ln616_6)> <Delay = 0.00>
ST_26 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_18)   --->   "%select_ln623_6 = select i1 %tmp_39, i24 16777215, i24 0"   --->   Operation 690 'select' 'select_ln623_6' <Predicate = (!icmp_ln606_6 & !icmp_ln620_6 & and_ln616_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_18)   --->   "%select_ln620_6 = select i1 %icmp_ln620_6, i24 %trunc_ln621_6, i24 %select_ln623_6"   --->   Operation 691 'select' 'select_ln620_6' <Predicate = (!icmp_ln606_6 & and_ln616_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 692 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_18 = select i1 %and_ln616_6, i24 %select_ln620_6, i24 %select_ln617_6"   --->   Operation 692 'select' 'select_ln616_18' <Predicate = (!icmp_ln606_6)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 693 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_6 = select i1 %icmp_ln606_6, i24 0, i24 %select_ln616_18"   --->   Operation 693 'select' 'select_ln606_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_19)   --->   "%zext_ln621_7 = zext i32 %sext_ln617_7"   --->   Operation 694 'zext' 'zext_ln621_7' <Predicate = (!icmp_ln606_7 & icmp_ln620_7 & and_ln616_7)> <Delay = 0.00>
ST_26 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_19)   --->   "%ashr_ln621_7 = ashr i54 %select_ln605_7, i54 %zext_ln621_7"   --->   Operation 695 'ashr' 'ashr_ln621_7' <Predicate = (!icmp_ln606_7 & icmp_ln620_7 & and_ln616_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_19)   --->   "%trunc_ln621_7 = trunc i54 %ashr_ln621_7"   --->   Operation 696 'trunc' 'trunc_ln621_7' <Predicate = (!icmp_ln606_7 & icmp_ln620_7 & and_ln616_7)> <Delay = 0.00>
ST_26 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_19)   --->   "%bitcast_ln768_15 = bitcast i32 %v63_7"   --->   Operation 697 'bitcast' 'bitcast_ln768_15' <Predicate = (!icmp_ln606_7 & !icmp_ln620_7 & and_ln616_7)> <Delay = 0.00>
ST_26 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_19)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_15, i32 31"   --->   Operation 698 'bitselect' 'tmp_41' <Predicate = (!icmp_ln606_7 & !icmp_ln620_7 & and_ln616_7)> <Delay = 0.00>
ST_26 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_19)   --->   "%select_ln623_7 = select i1 %tmp_41, i24 16777215, i24 0"   --->   Operation 699 'select' 'select_ln623_7' <Predicate = (!icmp_ln606_7 & !icmp_ln620_7 & and_ln616_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_19)   --->   "%select_ln620_7 = select i1 %icmp_ln620_7, i24 %trunc_ln621_7, i24 %select_ln623_7"   --->   Operation 700 'select' 'select_ln620_7' <Predicate = (!icmp_ln606_7 & and_ln616_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 701 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_19 = select i1 %and_ln616_7, i24 %select_ln620_7, i24 %select_ln617_7"   --->   Operation 701 'select' 'select_ln616_19' <Predicate = (!icmp_ln606_7)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 702 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_7 = select i1 %icmp_ln606_7, i24 0, i24 %select_ln616_19"   --->   Operation 702 'select' 'select_ln606_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln617_8 = sext i12 %select_ln616_8"   --->   Operation 703 'sext' 'sext_ln617_8' <Predicate = (!icmp_ln606_8)> <Delay = 0.00>
ST_26 : Operation 704 [1/1] (1.99ns)   --->   "%icmp_ln620_8 = icmp_ult  i12 %select_ln616_8, i12 54"   --->   Operation 704 'icmp' 'icmp_ln620_8' <Predicate = (!icmp_ln606_8 & and_ln616_8)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 705 [1/1] (1.99ns)   --->   "%icmp_ln638_8 = icmp_ult  i12 %select_ln616_8, i12 24"   --->   Operation 705 'icmp' 'icmp_ln638_8' <Predicate = (!icmp_ln606_8 & !and_ln616_8)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_8)   --->   "%sext_ln617_8cast = trunc i32 %sext_ln617_8"   --->   Operation 706 'trunc' 'sext_ln617_8cast' <Predicate = (!icmp_ln606_8 & !and_ln616_8)> <Delay = 0.00>
ST_26 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_8)   --->   "%shl_ln639_8 = shl i24 %trunc_ln618_8, i24 %sext_ln617_8cast"   --->   Operation 707 'shl' 'shl_ln639_8' <Predicate = (!icmp_ln606_8 & !and_ln616_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_8)   --->   "%select_ln638_8 = select i1 %icmp_ln638_8, i24 %shl_ln639_8, i24 0"   --->   Operation 708 'select' 'select_ln638_8' <Predicate = (!icmp_ln606_8 & !and_ln616_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_8)   --->   "%xor_ln606_8 = xor i1 %icmp_ln606_8, i1 1"   --->   Operation 709 'xor' 'xor_ln606_8' <Predicate = (!icmp_ln606_8 & !and_ln616_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_8)   --->   "%and_ln617_8 = and i1 %icmp_ln617_8, i1 %xor_ln606_8"   --->   Operation 710 'and' 'and_ln617_8' <Predicate = (!icmp_ln606_8 & !and_ln616_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 711 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_8 = select i1 %and_ln617_8, i24 %trunc_ln618_8, i24 %select_ln638_8"   --->   Operation 711 'select' 'select_ln617_8' <Predicate = (!icmp_ln606_8 & !and_ln616_8)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln617_9 = sext i12 %select_ln616_9"   --->   Operation 712 'sext' 'sext_ln617_9' <Predicate = (!icmp_ln606_9)> <Delay = 0.00>
ST_26 : Operation 713 [1/1] (1.99ns)   --->   "%icmp_ln620_9 = icmp_ult  i12 %select_ln616_9, i12 54"   --->   Operation 713 'icmp' 'icmp_ln620_9' <Predicate = (!icmp_ln606_9 & and_ln616_9)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 714 [1/1] (1.99ns)   --->   "%icmp_ln638_9 = icmp_ult  i12 %select_ln616_9, i12 24"   --->   Operation 714 'icmp' 'icmp_ln638_9' <Predicate = (!icmp_ln606_9 & !and_ln616_9)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_9)   --->   "%sext_ln617_9cast = trunc i32 %sext_ln617_9"   --->   Operation 715 'trunc' 'sext_ln617_9cast' <Predicate = (!icmp_ln606_9 & !and_ln616_9)> <Delay = 0.00>
ST_26 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_9)   --->   "%shl_ln639_9 = shl i24 %trunc_ln618_9, i24 %sext_ln617_9cast"   --->   Operation 716 'shl' 'shl_ln639_9' <Predicate = (!icmp_ln606_9 & !and_ln616_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_9)   --->   "%select_ln638_9 = select i1 %icmp_ln638_9, i24 %shl_ln639_9, i24 0"   --->   Operation 717 'select' 'select_ln638_9' <Predicate = (!icmp_ln606_9 & !and_ln616_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_9)   --->   "%xor_ln606_9 = xor i1 %icmp_ln606_9, i1 1"   --->   Operation 718 'xor' 'xor_ln606_9' <Predicate = (!icmp_ln606_9 & !and_ln616_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_9)   --->   "%and_ln617_9 = and i1 %icmp_ln617_9, i1 %xor_ln606_9"   --->   Operation 719 'and' 'and_ln617_9' <Predicate = (!icmp_ln606_9 & !and_ln616_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 720 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_9 = select i1 %and_ln617_9, i24 %trunc_ln618_9, i24 %select_ln638_9"   --->   Operation 720 'select' 'select_ln617_9' <Predicate = (!icmp_ln606_9 & !and_ln616_9)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln501_10 = zext i11 %exp_tmp_9"   --->   Operation 721 'zext' 'zext_ln501_10' <Predicate = (!icmp_ln606_10)> <Delay = 0.00>
ST_26 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln604_10_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_10"   --->   Operation 722 'bitconcatenate' 'zext_ln604_10_cast' <Predicate = (!icmp_ln606_10)> <Delay = 0.00>
ST_26 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln604_10 = zext i53 %zext_ln604_10_cast"   --->   Operation 723 'zext' 'zext_ln604_10' <Predicate = (!icmp_ln606_10)> <Delay = 0.00>
ST_26 : Operation 724 [1/1] (3.23ns)   --->   "%sub_ln501_10 = sub i54 0, i54 %zext_ln604_10"   --->   Operation 724 'sub' 'sub_ln501_10' <Predicate = (!icmp_ln606_10 & tmp_46)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 725 [1/1] (0.94ns)   --->   "%select_ln605_10 = select i1 %tmp_46, i54 %sub_ln501_10, i54 %zext_ln604_10"   --->   Operation 725 'select' 'select_ln605_10' <Predicate = (!icmp_ln606_10)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 726 [1/1] (1.54ns)   --->   "%sub_ln610_10 = sub i12 1075, i12 %zext_ln501_10"   --->   Operation 726 'sub' 'sub_ln610_10' <Predicate = (!icmp_ln606_10)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 727 [1/1] (1.99ns)   --->   "%icmp_ln616_10 = icmp_sgt  i12 %sub_ln610_10, i12 16"   --->   Operation 727 'icmp' 'icmp_ln616_10' <Predicate = (!icmp_ln606_10)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 728 [1/1] (1.54ns)   --->   "%add_ln616_10 = add i12 %sub_ln610_10, i12 4080"   --->   Operation 728 'add' 'add_ln616_10' <Predicate = (!icmp_ln606_10)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 729 [1/1] (1.54ns)   --->   "%sub_ln616_10 = sub i12 16, i12 %sub_ln610_10"   --->   Operation 729 'sub' 'sub_ln616_10' <Predicate = (!icmp_ln606_10)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 730 [1/1] (0.69ns)   --->   "%select_ln616_10 = select i1 %icmp_ln616_10, i12 %add_ln616_10, i12 %sub_ln616_10"   --->   Operation 730 'select' 'select_ln616_10' <Predicate = (!icmp_ln606_10)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 731 [1/1] (1.99ns)   --->   "%icmp_ln617_10 = icmp_eq  i12 %sub_ln610_10, i12 16"   --->   Operation 731 'icmp' 'icmp_ln617_10' <Predicate = (!icmp_ln606_10)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln618_10 = trunc i54 %select_ln605_10"   --->   Operation 732 'trunc' 'trunc_ln618_10' <Predicate = (!icmp_ln606_10)> <Delay = 0.00>
ST_26 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_10)   --->   "%or_ln617_10 = or i1 %icmp_ln606_10, i1 %icmp_ln617_10"   --->   Operation 733 'or' 'or_ln617_10' <Predicate = (!icmp_ln606_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_10)   --->   "%xor_ln617_10 = xor i1 %or_ln617_10, i1 1"   --->   Operation 734 'xor' 'xor_ln617_10' <Predicate = (!icmp_ln606_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 735 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_10 = and i1 %icmp_ln616_10, i1 %xor_ln617_10"   --->   Operation 735 'and' 'and_ln616_10' <Predicate = (!icmp_ln606_10)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln501_11 = zext i11 %exp_tmp_10"   --->   Operation 736 'zext' 'zext_ln501_11' <Predicate = (!icmp_ln606_11)> <Delay = 0.00>
ST_26 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln604_11_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_11"   --->   Operation 737 'bitconcatenate' 'zext_ln604_11_cast' <Predicate = (!icmp_ln606_11)> <Delay = 0.00>
ST_26 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln604_11 = zext i53 %zext_ln604_11_cast"   --->   Operation 738 'zext' 'zext_ln604_11' <Predicate = (!icmp_ln606_11)> <Delay = 0.00>
ST_26 : Operation 739 [1/1] (3.23ns)   --->   "%sub_ln501_11 = sub i54 0, i54 %zext_ln604_11"   --->   Operation 739 'sub' 'sub_ln501_11' <Predicate = (!icmp_ln606_11 & tmp_48)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 740 [1/1] (0.94ns)   --->   "%select_ln605_11 = select i1 %tmp_48, i54 %sub_ln501_11, i54 %zext_ln604_11"   --->   Operation 740 'select' 'select_ln605_11' <Predicate = (!icmp_ln606_11)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 741 [1/1] (1.54ns)   --->   "%sub_ln610_11 = sub i12 1075, i12 %zext_ln501_11"   --->   Operation 741 'sub' 'sub_ln610_11' <Predicate = (!icmp_ln606_11)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 742 [1/1] (1.99ns)   --->   "%icmp_ln616_11 = icmp_sgt  i12 %sub_ln610_11, i12 16"   --->   Operation 742 'icmp' 'icmp_ln616_11' <Predicate = (!icmp_ln606_11)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 743 [1/1] (1.54ns)   --->   "%add_ln616_11 = add i12 %sub_ln610_11, i12 4080"   --->   Operation 743 'add' 'add_ln616_11' <Predicate = (!icmp_ln606_11)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 744 [1/1] (1.54ns)   --->   "%sub_ln616_11 = sub i12 16, i12 %sub_ln610_11"   --->   Operation 744 'sub' 'sub_ln616_11' <Predicate = (!icmp_ln606_11)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 745 [1/1] (0.69ns)   --->   "%select_ln616_11 = select i1 %icmp_ln616_11, i12 %add_ln616_11, i12 %sub_ln616_11"   --->   Operation 745 'select' 'select_ln616_11' <Predicate = (!icmp_ln606_11)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 746 [1/1] (1.99ns)   --->   "%icmp_ln617_11 = icmp_eq  i12 %sub_ln610_11, i12 16"   --->   Operation 746 'icmp' 'icmp_ln617_11' <Predicate = (!icmp_ln606_11)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 747 [1/1] (0.00ns)   --->   "%trunc_ln618_11 = trunc i54 %select_ln605_11"   --->   Operation 747 'trunc' 'trunc_ln618_11' <Predicate = (!icmp_ln606_11)> <Delay = 0.00>
ST_26 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_11)   --->   "%or_ln617_11 = or i1 %icmp_ln606_11, i1 %icmp_ln617_11"   --->   Operation 748 'or' 'or_ln617_11' <Predicate = (!icmp_ln606_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node and_ln616_11)   --->   "%xor_ln617_11 = xor i1 %or_ln617_11, i1 1"   --->   Operation 749 'xor' 'xor_ln617_11' <Predicate = (!icmp_ln606_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 750 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln616_11 = and i1 %icmp_ln616_11, i1 %xor_ln617_11"   --->   Operation 750 'and' 'and_ln616_11' <Predicate = (!icmp_ln606_11)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.19>
ST_27 : Operation 751 [1/1] (0.00ns)   --->   "%v96_V_6_addr = getelementptr i24 %v96_V_6, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 751 'getelementptr' 'v96_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 752 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_6, i4 %v96_V_6_addr" [kernel.cpp:120]   --->   Operation 752 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_27 : Operation 753 [1/1] (0.00ns)   --->   "%v96_V_7_addr = getelementptr i24 %v96_V_7, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 753 'getelementptr' 'v96_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 754 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_7, i4 %v96_V_7_addr" [kernel.cpp:120]   --->   Operation 754 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_27 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_20)   --->   "%zext_ln621_8 = zext i32 %sext_ln617_8"   --->   Operation 755 'zext' 'zext_ln621_8' <Predicate = (!icmp_ln606_8 & icmp_ln620_8 & and_ln616_8)> <Delay = 0.00>
ST_27 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_20)   --->   "%ashr_ln621_8 = ashr i54 %select_ln605_8, i54 %zext_ln621_8"   --->   Operation 756 'ashr' 'ashr_ln621_8' <Predicate = (!icmp_ln606_8 & icmp_ln620_8 & and_ln616_8)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_20)   --->   "%trunc_ln621_8 = trunc i54 %ashr_ln621_8"   --->   Operation 757 'trunc' 'trunc_ln621_8' <Predicate = (!icmp_ln606_8 & icmp_ln620_8 & and_ln616_8)> <Delay = 0.00>
ST_27 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_20)   --->   "%bitcast_ln768_17 = bitcast i32 %v63_8"   --->   Operation 758 'bitcast' 'bitcast_ln768_17' <Predicate = (!icmp_ln606_8 & !icmp_ln620_8 & and_ln616_8)> <Delay = 0.00>
ST_27 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_20)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_17, i32 31"   --->   Operation 759 'bitselect' 'tmp_43' <Predicate = (!icmp_ln606_8 & !icmp_ln620_8 & and_ln616_8)> <Delay = 0.00>
ST_27 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_20)   --->   "%select_ln623_8 = select i1 %tmp_43, i24 16777215, i24 0"   --->   Operation 760 'select' 'select_ln623_8' <Predicate = (!icmp_ln606_8 & !icmp_ln620_8 & and_ln616_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_20)   --->   "%select_ln620_8 = select i1 %icmp_ln620_8, i24 %trunc_ln621_8, i24 %select_ln623_8"   --->   Operation 761 'select' 'select_ln620_8' <Predicate = (!icmp_ln606_8 & and_ln616_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 762 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_20 = select i1 %and_ln616_8, i24 %select_ln620_8, i24 %select_ln617_8"   --->   Operation 762 'select' 'select_ln616_20' <Predicate = (!icmp_ln606_8)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 763 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_8 = select i1 %icmp_ln606_8, i24 0, i24 %select_ln616_20"   --->   Operation 763 'select' 'select_ln606_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_21)   --->   "%zext_ln621_9 = zext i32 %sext_ln617_9"   --->   Operation 764 'zext' 'zext_ln621_9' <Predicate = (!icmp_ln606_9 & icmp_ln620_9 & and_ln616_9)> <Delay = 0.00>
ST_27 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_21)   --->   "%ashr_ln621_9 = ashr i54 %select_ln605_9, i54 %zext_ln621_9"   --->   Operation 765 'ashr' 'ashr_ln621_9' <Predicate = (!icmp_ln606_9 & icmp_ln620_9 & and_ln616_9)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_21)   --->   "%trunc_ln621_9 = trunc i54 %ashr_ln621_9"   --->   Operation 766 'trunc' 'trunc_ln621_9' <Predicate = (!icmp_ln606_9 & icmp_ln620_9 & and_ln616_9)> <Delay = 0.00>
ST_27 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_21)   --->   "%bitcast_ln768_19 = bitcast i32 %v63_9"   --->   Operation 767 'bitcast' 'bitcast_ln768_19' <Predicate = (!icmp_ln606_9 & !icmp_ln620_9 & and_ln616_9)> <Delay = 0.00>
ST_27 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_21)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_19, i32 31"   --->   Operation 768 'bitselect' 'tmp_45' <Predicate = (!icmp_ln606_9 & !icmp_ln620_9 & and_ln616_9)> <Delay = 0.00>
ST_27 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_21)   --->   "%select_ln623_9 = select i1 %tmp_45, i24 16777215, i24 0"   --->   Operation 769 'select' 'select_ln623_9' <Predicate = (!icmp_ln606_9 & !icmp_ln620_9 & and_ln616_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_21)   --->   "%select_ln620_9 = select i1 %icmp_ln620_9, i24 %trunc_ln621_9, i24 %select_ln623_9"   --->   Operation 770 'select' 'select_ln620_9' <Predicate = (!icmp_ln606_9 & and_ln616_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 771 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_21 = select i1 %and_ln616_9, i24 %select_ln620_9, i24 %select_ln617_9"   --->   Operation 771 'select' 'select_ln616_21' <Predicate = (!icmp_ln606_9)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 772 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_9 = select i1 %icmp_ln606_9, i24 0, i24 %select_ln616_21"   --->   Operation 772 'select' 'select_ln606_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln617_10 = sext i12 %select_ln616_10"   --->   Operation 773 'sext' 'sext_ln617_10' <Predicate = (!icmp_ln606_10)> <Delay = 0.00>
ST_27 : Operation 774 [1/1] (1.99ns)   --->   "%icmp_ln620_10 = icmp_ult  i12 %select_ln616_10, i12 54"   --->   Operation 774 'icmp' 'icmp_ln620_10' <Predicate = (!icmp_ln606_10 & and_ln616_10)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 775 [1/1] (1.99ns)   --->   "%icmp_ln638_10 = icmp_ult  i12 %select_ln616_10, i12 24"   --->   Operation 775 'icmp' 'icmp_ln638_10' <Predicate = (!icmp_ln606_10 & !and_ln616_10)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_10)   --->   "%sext_ln617_10cast = trunc i32 %sext_ln617_10"   --->   Operation 776 'trunc' 'sext_ln617_10cast' <Predicate = (!icmp_ln606_10 & !and_ln616_10)> <Delay = 0.00>
ST_27 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_10)   --->   "%shl_ln639_10 = shl i24 %trunc_ln618_10, i24 %sext_ln617_10cast"   --->   Operation 777 'shl' 'shl_ln639_10' <Predicate = (!icmp_ln606_10 & !and_ln616_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_10)   --->   "%select_ln638_10 = select i1 %icmp_ln638_10, i24 %shl_ln639_10, i24 0"   --->   Operation 778 'select' 'select_ln638_10' <Predicate = (!icmp_ln606_10 & !and_ln616_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_10)   --->   "%xor_ln606_10 = xor i1 %icmp_ln606_10, i1 1"   --->   Operation 779 'xor' 'xor_ln606_10' <Predicate = (!icmp_ln606_10 & !and_ln616_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_10)   --->   "%and_ln617_10 = and i1 %icmp_ln617_10, i1 %xor_ln606_10"   --->   Operation 780 'and' 'and_ln617_10' <Predicate = (!icmp_ln606_10 & !and_ln616_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 781 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_10 = select i1 %and_ln617_10, i24 %trunc_ln618_10, i24 %select_ln638_10"   --->   Operation 781 'select' 'select_ln617_10' <Predicate = (!icmp_ln606_10 & !and_ln616_10)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln617_11 = sext i12 %select_ln616_11"   --->   Operation 782 'sext' 'sext_ln617_11' <Predicate = (!icmp_ln606_11)> <Delay = 0.00>
ST_27 : Operation 783 [1/1] (1.99ns)   --->   "%icmp_ln620_11 = icmp_ult  i12 %select_ln616_11, i12 54"   --->   Operation 783 'icmp' 'icmp_ln620_11' <Predicate = (!icmp_ln606_11 & and_ln616_11)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 784 [1/1] (1.99ns)   --->   "%icmp_ln638_11 = icmp_ult  i12 %select_ln616_11, i12 24"   --->   Operation 784 'icmp' 'icmp_ln638_11' <Predicate = (!icmp_ln606_11 & !and_ln616_11)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_11)   --->   "%sext_ln617_11cast = trunc i32 %sext_ln617_11"   --->   Operation 785 'trunc' 'sext_ln617_11cast' <Predicate = (!icmp_ln606_11 & !and_ln616_11)> <Delay = 0.00>
ST_27 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_11)   --->   "%shl_ln639_11 = shl i24 %trunc_ln618_11, i24 %sext_ln617_11cast"   --->   Operation 786 'shl' 'shl_ln639_11' <Predicate = (!icmp_ln606_11 & !and_ln616_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_11)   --->   "%select_ln638_11 = select i1 %icmp_ln638_11, i24 %shl_ln639_11, i24 0"   --->   Operation 787 'select' 'select_ln638_11' <Predicate = (!icmp_ln606_11 & !and_ln616_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_11)   --->   "%xor_ln606_11 = xor i1 %icmp_ln606_11, i1 1"   --->   Operation 788 'xor' 'xor_ln606_11' <Predicate = (!icmp_ln606_11 & !and_ln616_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln617_11)   --->   "%and_ln617_11 = and i1 %icmp_ln617_11, i1 %xor_ln606_11"   --->   Operation 789 'and' 'and_ln617_11' <Predicate = (!icmp_ln606_11 & !and_ln616_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 790 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln617_11 = select i1 %and_ln617_11, i24 %trunc_ln618_11, i24 %select_ln638_11"   --->   Operation 790 'select' 'select_ln617_11' <Predicate = (!icmp_ln606_11 & !and_ln616_11)> <Delay = 4.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.30>
ST_28 : Operation 791 [1/1] (0.00ns)   --->   "%v96_V_8_addr = getelementptr i24 %v96_V_8, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 791 'getelementptr' 'v96_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 792 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_8, i4 %v96_V_8_addr" [kernel.cpp:120]   --->   Operation 792 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_28 : Operation 793 [1/1] (0.00ns)   --->   "%v96_V_9_addr = getelementptr i24 %v96_V_9, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 793 'getelementptr' 'v96_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 794 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_9, i4 %v96_V_9_addr" [kernel.cpp:120]   --->   Operation 794 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_28 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_22)   --->   "%zext_ln621_10 = zext i32 %sext_ln617_10"   --->   Operation 795 'zext' 'zext_ln621_10' <Predicate = (!icmp_ln606_10 & icmp_ln620_10 & and_ln616_10)> <Delay = 0.00>
ST_28 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_22)   --->   "%ashr_ln621_10 = ashr i54 %select_ln605_10, i54 %zext_ln621_10"   --->   Operation 796 'ashr' 'ashr_ln621_10' <Predicate = (!icmp_ln606_10 & icmp_ln620_10 & and_ln616_10)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_22)   --->   "%trunc_ln621_10 = trunc i54 %ashr_ln621_10"   --->   Operation 797 'trunc' 'trunc_ln621_10' <Predicate = (!icmp_ln606_10 & icmp_ln620_10 & and_ln616_10)> <Delay = 0.00>
ST_28 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_22)   --->   "%bitcast_ln768_21 = bitcast i32 %v63_s"   --->   Operation 798 'bitcast' 'bitcast_ln768_21' <Predicate = (!icmp_ln606_10 & !icmp_ln620_10 & and_ln616_10)> <Delay = 0.00>
ST_28 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_22)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_21, i32 31"   --->   Operation 799 'bitselect' 'tmp_47' <Predicate = (!icmp_ln606_10 & !icmp_ln620_10 & and_ln616_10)> <Delay = 0.00>
ST_28 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_22)   --->   "%select_ln623_10 = select i1 %tmp_47, i24 16777215, i24 0"   --->   Operation 800 'select' 'select_ln623_10' <Predicate = (!icmp_ln606_10 & !icmp_ln620_10 & and_ln616_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_22)   --->   "%select_ln620_10 = select i1 %icmp_ln620_10, i24 %trunc_ln621_10, i24 %select_ln623_10"   --->   Operation 801 'select' 'select_ln620_10' <Predicate = (!icmp_ln606_10 & and_ln616_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 802 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_22 = select i1 %and_ln616_10, i24 %select_ln620_10, i24 %select_ln617_10"   --->   Operation 802 'select' 'select_ln616_22' <Predicate = (!icmp_ln606_10)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 803 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_10 = select i1 %icmp_ln606_10, i24 0, i24 %select_ln616_22"   --->   Operation 803 'select' 'select_ln606_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_23)   --->   "%zext_ln621_11 = zext i32 %sext_ln617_11"   --->   Operation 804 'zext' 'zext_ln621_11' <Predicate = (!icmp_ln606_11 & icmp_ln620_11 & and_ln616_11)> <Delay = 0.00>
ST_28 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_23)   --->   "%ashr_ln621_11 = ashr i54 %select_ln605_11, i54 %zext_ln621_11"   --->   Operation 805 'ashr' 'ashr_ln621_11' <Predicate = (!icmp_ln606_11 & icmp_ln620_11 & and_ln616_11)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_23)   --->   "%trunc_ln621_11 = trunc i54 %ashr_ln621_11"   --->   Operation 806 'trunc' 'trunc_ln621_11' <Predicate = (!icmp_ln606_11 & icmp_ln620_11 & and_ln616_11)> <Delay = 0.00>
ST_28 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_23)   --->   "%bitcast_ln768_23 = bitcast i32 %v63_10"   --->   Operation 807 'bitcast' 'bitcast_ln768_23' <Predicate = (!icmp_ln606_11 & !icmp_ln620_11 & and_ln616_11)> <Delay = 0.00>
ST_28 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_23)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln768_23, i32 31"   --->   Operation 808 'bitselect' 'tmp_49' <Predicate = (!icmp_ln606_11 & !icmp_ln620_11 & and_ln616_11)> <Delay = 0.00>
ST_28 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_23)   --->   "%select_ln623_11 = select i1 %tmp_49, i24 16777215, i24 0"   --->   Operation 809 'select' 'select_ln623_11' <Predicate = (!icmp_ln606_11 & !icmp_ln620_11 & and_ln616_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln616_23)   --->   "%select_ln620_11 = select i1 %icmp_ln620_11, i24 %trunc_ln621_11, i24 %select_ln623_11"   --->   Operation 810 'select' 'select_ln620_11' <Predicate = (!icmp_ln606_11 & and_ln616_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 811 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln616_23 = select i1 %and_ln616_11, i24 %select_ln620_11, i24 %select_ln617_11"   --->   Operation 811 'select' 'select_ln616_23' <Predicate = (!icmp_ln606_11)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 812 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln606_11 = select i1 %icmp_ln606_11, i24 0, i24 %select_ln616_23"   --->   Operation 812 'select' 'select_ln606_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.32>
ST_29 : Operation 813 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [kernel.cpp:114]   --->   Operation 813 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 814 [1/1] (0.00ns)   --->   "%v96_V_10_addr = getelementptr i24 %v96_V_10, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 814 'getelementptr' 'v96_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 815 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_10, i4 %v96_V_10_addr" [kernel.cpp:120]   --->   Operation 815 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_29 : Operation 816 [1/1] (0.00ns)   --->   "%v96_V_11_addr = getelementptr i24 %v96_V_11, i64 0, i64 %i5_cast" [kernel.cpp:120]   --->   Operation 816 'getelementptr' 'v96_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 817 [1/1] (2.32ns)   --->   "%store_ln120 = store i24 %select_ln606_11, i4 %v96_V_11_addr" [kernel.cpp:120]   --->   Operation 817 'store' 'store_ln120' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 12> <RAM>
ST_29 : Operation 818 [1/1] (0.00ns)   --->   "%br_ln114 = br void %l_j5.i" [kernel.cpp:114]   --->   Operation 818 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.17ns
The critical path consists of the following:
	'alloca' operation ('i5') [15]  (0 ns)
	'load' operation ('i5', kernel.cpp:114) on local variable 'i5' [19]  (0 ns)
	'sub' operation ('sub_ln116', kernel.cpp:116) [30]  (1.92 ns)
	'getelementptr' operation ('v95_addr', kernel.cpp:116) [32]  (0 ns)
	'load' operation ('v95_load', kernel.cpp:116) on array 'v95' [69]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('v95_load', kernel.cpp:116) on array 'v95' [69]  (3.25 ns)

 <State 3>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 4>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 5>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 6>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 7>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 9>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v2', kernel.cpp:118) [70]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v63_2', kernel.cpp:118) [158]  (6.08 ns)

 <State 20>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d') [71]  (4.44 ns)
	'icmp' operation ('icmp_ln606') [82]  (2.79 ns)

 <State 21>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_2') [159]  (4.44 ns)
	'icmp' operation ('icmp_ln606_2') [170]  (2.79 ns)

 <State 22>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_4') [247]  (4.44 ns)
	'icmp' operation ('icmp_ln606_4') [258]  (2.79 ns)

 <State 23>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_6') [335]  (4.44 ns)
	'icmp' operation ('icmp_ln606_6') [346]  (2.79 ns)

 <State 24>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_8') [423]  (4.44 ns)
	'icmp' operation ('icmp_ln606_8') [434]  (2.79 ns)

 <State 25>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_s') [511]  (4.44 ns)
	'icmp' operation ('icmp_ln606_10') [522]  (2.79 ns)

 <State 26>: 6.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln638_8') [451]  (1.99 ns)
	'select' operation ('select_ln638_8') [454]  (0 ns)
	'select' operation ('select_ln617_8') [457]  (4.2 ns)

 <State 27>: 6.19ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln638_10') [539]  (1.99 ns)
	'select' operation ('select_ln638_10') [542]  (0 ns)
	'select' operation ('select_ln617_10') [545]  (4.2 ns)

 <State 28>: 5.31ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln621_10') [533]  (0 ns)
	'select' operation ('select_ln620_10') [538]  (0 ns)
	'select' operation ('select_ln616_22') [549]  (4.61 ns)
	'select' operation ('select_ln606_10') [550]  (0.694 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('v96_V_10_addr', kernel.cpp:120) [551]  (0 ns)
	'store' operation ('store_ln120', kernel.cpp:120) of variable 'select_ln606_10' on array 'v96_V_10' [552]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
