/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for
**         m_e_9_rd_I_main_TransactionStatFilter
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file m_e_9_rd_I_main_TransactionStatFilter.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for m_e_9_rd_I_main_TransactionStatFilter
 *
 * CMSIS Peripheral Access Layer for m_e_9_rd_I_main_TransactionStatFilter
 */

#if !defined(m_e_9_rd_I_main_TransactionStatFilter_H_)
#define m_e_9_rd_I_main_TransactionStatFilter_H_ /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- m_e_9_rd_I_main_TransactionStatFilter Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup m_e_9_rd_I_main_TransactionStatFilter_Peripheral_Access_Layer m_e_9_rd_I_main_TransactionStatFilter Peripheral Access Layer
 * @{
 */

/** m_e_9_rd_I_main_TransactionStatFilter - Register Layout Typedef */
typedef struct {
  __I  uint32_t ID_COREID;                         /**< Core ID, offset: 0x0 */
  __I  uint32_t ID_REVISIONID;                     /**< Revision ID, offset: 0x4 */
  __IO uint32_t MODE;                              /**< Mode, offset: 0x8 */
  __IO uint32_t ADDRBASE_LOW;                      /**< Address Base LSB, offset: 0xC */
  __IO uint32_t ADDRBASE_HIGH;                     /**< Address Base MSB, offset: 0x10 */
  __IO uint32_t ADDRWINDOWSIZE;                    /**< Address Window Size, offset: 0x14 */
       uint8_t RESERVED_0[8];
  __IO uint32_t OPCODE;                            /**< Packet Opcode, offset: 0x20 */
  __IO uint32_t USERBASE;                          /**< User Base, offset: 0x24 */
  __IO uint32_t USERMASK;                          /**< User Mask, offset: 0x28 */
} m_e_9_rd_I_main_TransactionStatFilter_Type;

/* ----------------------------------------------------------------------------
   -- m_e_9_rd_I_main_TransactionStatFilter Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup m_e_9_rd_I_main_TransactionStatFilter_Register_Masks m_e_9_rd_I_main_TransactionStatFilter Register Masks
 * @{
 */

/*! @name ID_COREID - Core ID */
/*! @{ */

#define m_e_9_rd_I_main_TransactionStatFilter_ID_COREID_CORETYPEID_MASK (0xFFU)
#define m_e_9_rd_I_main_TransactionStatFilter_ID_COREID_CORETYPEID_SHIFT (0U)
#define m_e_9_rd_I_main_TransactionStatFilter_ID_COREID_CORETYPEID(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_ID_COREID_CORETYPEID_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_ID_COREID_CORETYPEID_MASK)

#define m_e_9_rd_I_main_TransactionStatFilter_ID_COREID_CORECHECKSUM_MASK (0xFFFFFF00U)
#define m_e_9_rd_I_main_TransactionStatFilter_ID_COREID_CORECHECKSUM_SHIFT (8U)
#define m_e_9_rd_I_main_TransactionStatFilter_ID_COREID_CORECHECKSUM(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_ID_COREID_CORECHECKSUM_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_ID_COREID_CORECHECKSUM_MASK)
/*! @} */

/*! @name ID_REVISIONID - Revision ID */
/*! @{ */

#define m_e_9_rd_I_main_TransactionStatFilter_ID_REVISIONID_USERID_MASK (0xFFU)
#define m_e_9_rd_I_main_TransactionStatFilter_ID_REVISIONID_USERID_SHIFT (0U)
#define m_e_9_rd_I_main_TransactionStatFilter_ID_REVISIONID_USERID(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_ID_REVISIONID_USERID_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_ID_REVISIONID_USERID_MASK)

#define m_e_9_rd_I_main_TransactionStatFilter_ID_REVISIONID_NOCID_MASK (0xFFFFFF00U)
#define m_e_9_rd_I_main_TransactionStatFilter_ID_REVISIONID_NOCID_SHIFT (8U)
#define m_e_9_rd_I_main_TransactionStatFilter_ID_REVISIONID_NOCID(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_ID_REVISIONID_NOCID_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_ID_REVISIONID_NOCID_MASK)
/*! @} */

/*! @name MODE - Mode */
/*! @{ */

#define m_e_9_rd_I_main_TransactionStatFilter_MODE_MODE_MASK (0x1U)
#define m_e_9_rd_I_main_TransactionStatFilter_MODE_MODE_SHIFT (0U)
#define m_e_9_rd_I_main_TransactionStatFilter_MODE_MODE(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_MODE_MODE_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_MODE_MODE_MASK)
/*! @} */

/*! @name ADDRBASE_LOW - Address Base LSB */
/*! @{ */

#define m_e_9_rd_I_main_TransactionStatFilter_ADDRBASE_LOW_ADDRBASE_LOW_MASK (0xFFFFFFFFU)
#define m_e_9_rd_I_main_TransactionStatFilter_ADDRBASE_LOW_ADDRBASE_LOW_SHIFT (0U)
#define m_e_9_rd_I_main_TransactionStatFilter_ADDRBASE_LOW_ADDRBASE_LOW(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_ADDRBASE_LOW_ADDRBASE_LOW_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_ADDRBASE_LOW_ADDRBASE_LOW_MASK)
/*! @} */

/*! @name ADDRBASE_HIGH - Address Base MSB */
/*! @{ */

#define m_e_9_rd_I_main_TransactionStatFilter_ADDRBASE_HIGH_ADDRBASE_HIGH_MASK (0xFU)
#define m_e_9_rd_I_main_TransactionStatFilter_ADDRBASE_HIGH_ADDRBASE_HIGH_SHIFT (0U)
#define m_e_9_rd_I_main_TransactionStatFilter_ADDRBASE_HIGH_ADDRBASE_HIGH(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_ADDRBASE_HIGH_ADDRBASE_HIGH_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_ADDRBASE_HIGH_ADDRBASE_HIGH_MASK)
/*! @} */

/*! @name ADDRWINDOWSIZE - Address Window Size */
/*! @{ */

#define m_e_9_rd_I_main_TransactionStatFilter_ADDRWINDOWSIZE_ADDRWINDOWSIZE_MASK (0x3FU)
#define m_e_9_rd_I_main_TransactionStatFilter_ADDRWINDOWSIZE_ADDRWINDOWSIZE_SHIFT (0U)
#define m_e_9_rd_I_main_TransactionStatFilter_ADDRWINDOWSIZE_ADDRWINDOWSIZE(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_ADDRWINDOWSIZE_ADDRWINDOWSIZE_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_ADDRWINDOWSIZE_ADDRWINDOWSIZE_MASK)
/*! @} */

/*! @name OPCODE - Packet Opcode */
/*! @{ */

#define m_e_9_rd_I_main_TransactionStatFilter_OPCODE_RDEN_MASK (0x1U)
#define m_e_9_rd_I_main_TransactionStatFilter_OPCODE_RDEN_SHIFT (0U)
#define m_e_9_rd_I_main_TransactionStatFilter_OPCODE_RDEN(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_OPCODE_RDEN_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_OPCODE_RDEN_MASK)

#define m_e_9_rd_I_main_TransactionStatFilter_OPCODE_WREN_MASK (0x2U)
#define m_e_9_rd_I_main_TransactionStatFilter_OPCODE_WREN_SHIFT (1U)
#define m_e_9_rd_I_main_TransactionStatFilter_OPCODE_WREN(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_OPCODE_WREN_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_OPCODE_WREN_MASK)
/*! @} */

/*! @name USERBASE - User Base */
/*! @{ */

#define m_e_9_rd_I_main_TransactionStatFilter_USERBASE_USERBASE_MASK (0x1FFFFFFFU)
#define m_e_9_rd_I_main_TransactionStatFilter_USERBASE_USERBASE_SHIFT (0U)
#define m_e_9_rd_I_main_TransactionStatFilter_USERBASE_USERBASE(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_USERBASE_USERBASE_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_USERBASE_USERBASE_MASK)
/*! @} */

/*! @name USERMASK - User Mask */
/*! @{ */

#define m_e_9_rd_I_main_TransactionStatFilter_USERMASK_USERMASK_MASK (0x1FFFFFFFU)
#define m_e_9_rd_I_main_TransactionStatFilter_USERMASK_USERMASK_SHIFT (0U)
#define m_e_9_rd_I_main_TransactionStatFilter_USERMASK_USERMASK(x) (((uint32_t)(((uint32_t)(x)) << m_e_9_rd_I_main_TransactionStatFilter_USERMASK_USERMASK_SHIFT)) & m_e_9_rd_I_main_TransactionStatFilter_USERMASK_USERMASK_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group m_e_9_rd_I_main_TransactionStatFilter_Register_Masks */


/*!
 * @}
 */ /* end of group m_e_9_rd_I_main_TransactionStatFilter_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* m_e_9_rd_I_main_TransactionStatFilter_H_ */

