// Seed: 3052601212
module module_0 (
    input tri1 id_0,
    input tri  id_1,
    input tri  id_2
);
  always_latch begin : LABEL_0
    `define pp_4 0
  end
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output wire id_3,
    input  tri0 id_4
);
  assign id_3 = -1 <= (1);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input wire id_0,
    input uwire id_1
    , id_12,
    input supply0 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri0 id_7,
    output tri id_8,
    output supply0 id_9,
    input tri0 id_10
);
  id_13 :
  assert property (@(negedge id_7) id_10)
  else begin : LABEL_0
    id_12 <= 1;
  end
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
