<?xml version="1.0" encoding="UTF-8"?>


<module description="CSI2_PHY" id="CSI2_PHY">
  
  
  <register acronym="REGISTER0" description="First Register" id="REGISTER0" offset="0x0" width="32">
    
  <bitfield begin="31" description="REG_THSPREPARE timing parameter in multiples of DDR clock period. DDR clock = CLKIN4DDR/4.                                                                                               D-PHY spec:40ns+4UI-85ns+6UI                                                                                                                                                                                                                  Auctual value seen on line :                                                   = REG_THSPREPARE  timer +  analog delay &amp; slew on signals                                                                                                                                                              = REG_THSPREPARE +(-26.5ns -- +4 ns )                                                                                                                                                                 PROGRAMMED VALUE = ceil( 70 ns / DDR Clock Period) + 2                                                                                                                                                                  Default value is programmed for 400 MHz" end="24" id="REG_THSPREPARE" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="REG_THSPREPARE_THSZERO timing parameter in multiples of DDR clock period. DDR clock = CLKIN4DDR/4.                                                                                                                                                                                             D-PHY spec: > 145ns + 10 UI                                                                                                                Actual value seen on line                                                                                                                                             N= REG_THSPREPARE_THSZERO - REG_THSPREPARE                                                                                                                                                                M=REG_THSPREPARE                                                                                                                                                                                                      = [ceil [(N+3)/4] * 4 + ceil [M/4] * 4 + 3] * DDR_Clock_Period+[~-29ns - 0ns]                                                                                                                                                                                       PROGRAMMED VALUE = ceil ( 175 ns/ DDR Clock Period ) + 2                                                                                                                                                                               Default value is programmed for 400 MHz" end="16" id="REG_THSPRPR_THSZERO" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="REG_THSTRAIL timing parameter in multiples of DDR clock period. DDR clock = CLKIN4DDR/4.                                                                                                                                              D-PHY spec : > 60ns + 4UI                                                                                                                                                                                      Actual value seen on line :                                                                                                                                                                                          N = REG_THSTRAIL                                                                                                                                                                             = [ceil [(N+3)/4] * 4  - 2.75] * DDR_Clock_period +(~ 0ns - 5ns)                                                                                                                                                                                                                                                                                                                                     PROGRAMMED VALUE = ceil ( 60 ns  / DDR Clock  Period ) + 5                                                                                                                                                            Default value is programmed for 400 MHz" end="8" id="REG_THSTRAIL" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="REG_THSEXIT timing parameter in multiples of DDR clock frequency. DDR clock = CLKIN4DDR/4.                                                                                                                             D-PHy spec : > 100 ns                                                                                                                        Actual value seen on line :                                                                                                                                                                                   N = REG_THSEXIT                                                                                                                                                      = THSEXIT timer + analog delay &amp; slew on LP signals                                                                                                                           = [ceil[N/4] * 4 ] * DDR_CLOCK_PERIOD - (~3 ns - 45 ns )                                                                                                                                                                                                               PROGRAMMED VALUE = ceil ( 145 ns/ DDR Clock Period)                                                                                                                                                     Default value is programmed for 400 MHz" end="0" id="REG_THSEXIT" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REGISTER1" id="REGISTER1" offset="0x4" width="32">
    
  <bitfield begin="31" description="TTA-GO timing in terms of number of TXCLKESC clocks                                                                                                                                   000 == 2 cycles                                                                                         001 == 3 cycles                                                                                010 == 4 cycles                                                                             011 == 5 cycles                                                                               100 == 6 cycles                                                                                101 == 7 cycles                                                                                                          110 == 8 cycles                                                                                              111 == 9 cycles                                                                                                                                                                                  Default value: 4 cycles" end="29" id="REG_TTAGO" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="28" description="TTA-SURE timing in terms of number of TXCLKESC clocks                                                                                                                                                                        00 == 2 cycles                                                                                                                                                                            01 == Reserved                                                                                                                                                                                                  10 == 3 cycles                                                                                                                                               11 == 4 cycles                                                                                                                                                                               Default value: 2 cycles" end="27" id="REG_TTASURE" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="26" description="TTA-GET timing in terms of number of TXCLKESC clocks                                                                                                                                                                                                                                         000 == 3 cycles                                                                                                                    001 == 4 cycles                                                                                                                                                                                       010 == 5 cycles                                                                                                                                                                                                                           011 == 6 cycles                                                                                                                                       100 == 7 cycles                                                                                                                                   101 == 8 cycles                                                                                                                                        110 == 9 cycles                                                                                                                                                                       111 == 10 cycles                                                                                                                    Default value: 5 cycles" end="24" id="REG_TTAGET" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="21" id="EMPTY" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="20" description="(TLPX)/2 timing parameter in multiples of DDR clock frequency. DDR clock = CLKIN4DDR/4.                                                                                                                                                                                                                                      PROGRAMMED VALUE = ceil (25 ns / DDR Clock Period )                                                                                                                                                                                          Default value is programmed for 400 MHz                                                                                                                                                                      Note : TLPX is used to define the length of LP-01 state in HS start of Transmision sequences on clock and data lanes. For all other purposes TLPX is defined by the period of TXLPESC" end="16" id="REG_TLPXBY2" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="15" description="REG_TCLKTRAIL timing parameter in multiples of DDR clock frequency. DDR clock = CLKIN4DDR/4.                                                                                   D-PHY spec : 60 ns                                                                                                                                                                                                                           PROGRAMMED VALUE = ceil (60 ns / DDR Clock Period)                                                                                                                                                                                                                                                                                                                                                                                                                            Actual value seen on line: N = REG_TCLKTRAIL                                                                                                                                                                                                                                         = [ceil[(N+3)/4] *4 - 1.5] * DDR_Clock_Period  + (~0 ns - 5 ns)                                                                                                                                                                                                                                      PROGRAMMED VALUE = ceil (60 ns / DDR Clock Period ) + 2                                                                                                                                                                                                                                                                                                                                                      Default value is programmed for 400 MHz" end="8" id="REG_TCLKTRAIL" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="REG_TCLKZERO timing parameter in multiples of DDR clock period. DDR clock = CLKIN4DDR/4.                                                                                                                                                      D-PHY spec :[REG_TCLKPREPARE  + REG_TCLKZERO]   > 300 ns                                                                                                                                                                                                                                                                                               Derived spec for REG_TCLKERO (Min REG_TCLKPREPARE = 38 ns)                                                                                                                                                                                                                                                 REG_TCLKZERO  > 262 ns                                                                                                                                                                                                Actual value seen on line :                                                                                                                                                                     N =  REG_TCLKZERO                                                                                                                                                                                                                            M =  REG_TCLKPREPARE                                                                                                                                                                                                                         = [ceil [(N+3)/4] *4  + ceil (M/4) * 4 - M + 2] * DDR_Clock_Period + [~0ns - 5ns]                                                                                                                PROGRA MMED VALUE = ceil (265 ns / DDR Clock Period)                                                                                                                                                                                           Default value is programmed for 400 MHz" end="0" id="REG_TCLKZERO" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REGISTER2" id="REGISTER2" offset="0x8" width="32">
    
  <bitfield begin="31" description="Default : 184 (10111000). MSB (last received bit of sync pattern), LSB (first received bit of sync pattern)." end="24" id="HSSYNCPATTERN" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="This bit is set high if data rate &lt; 400Mbps => DDR clock &lt; 200MHz.                                                                                                                                                                                                                                           1 : Will put High-Speed Transmitters in power-saving mode.                                                                                                                                                                                                                                                             Default value : 0" end="23" id="DATARATE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="1: Override with register                                                                                                                                                                                                                                0: Default" end="22" id="OVRRDLPTXGZ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="1: Tri-stated                                                                                                                                                                                                                                       0: Not Tri-stated" end="17" id="REGLPTXGZ" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="16" description="1: Override with register                                                                                                                                                                                                                                0: Default" end="16" id="OVRRDULPMTX" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="1: Transmit ULPM                                                                                                                                                                                                                                                                   0: Don't transmit ULPM" end="11" id="REGULPMTX" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description="Reserved" end="8" id="EMPTY" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="7" description="D-PHY spec : 38ns - 95 ns                                                                           Actual value seen online  :                                                                                                                                                                                                                                                                                                            = REG_TCLKPREPARE  timer + analog delay &amp; slew on LP signals                                                                                                                                   = REG_TCLKPREPARE * DDR Clock Period  + [~25 ns -+ 5 ns)                                                                                                                                                         PROGRAMMED VALUE  = ceil (65 ns / DDR Clock Period)                                                                                                                                                                      Default value is programmed for 400 MHz" end="0" id="REG_TCLKPREPARE" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REGISTER3" id="REGISTER3" offset="0xC" width="32">
    
  <bitfield begin="31" description="Transmitted pattern when REG_TXTRIGGERESC3 is asserted (first bit transmitted to last bit transmitted).                                                                                                                                                                                     Default:  01100010" end="24" id="REG_TXTRIGGERESC3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Default:  01011101" end="16" id="REG_TXTRIGGERESC2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Default:  00100001" end="8" id="REG_TXTRIGGERESC1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Default:  10100000" end="0" id="REG_TXTRIGGERESC0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REGISTER4" id="REGISTER4" offset="0x10" width="32">
    
  <bitfield begin="31" description="Received pattern for which REG_RXTRIGGERESC3 is asserted (first bit transmitted to last bit transmitted).                                                                                                                                                                      Default:  01100010" end="24" id="REG_RXTRIGGERESC3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Default:  01011101" end="16" id="REG_RXTRIGGERESC2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Default:  00100001" end="8" id="REG_RXTRIGGERESC1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="Default:  10100000" end="0" id="REG_RXTRIGGERESC0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REGISTER5" id="REGISTER5" offset="0x14" width="32">
    
  <bitfield begin="31" description="RESETDONETXBYTECLK" end="31" id="RESETDONETXBYTECLK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="30" description="RESETDONESCPCLK" end="30" id="RESETDONESCPCLK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="29" description="RESETDONEPWRCLK" end="29" id="RESETDONEPWRCLK" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="28" description="RESETDONETXCLKESC4" end="28" id="RESETDONETXCLKESC4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="27" description="RESETDONETXCLKESC3" end="27" id="RESETDONETXCLKESC3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="26" description="RESETDONETXCLKESC2" end="26" id="RESETDONETXCLKESC2" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="25" description="RESETDONETXCLKESC1" end="25" id="RESETDONETXCLKESC1" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="RESETDONETXCLKESC0" end="24" id="RESETDONETXCLKESC0" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="0" id="EMPTY" rwaccess="R" width="24"></bitfield>
  </register>
  
  
  <register acronym="REGISTER6" id="REGISTER6" offset="0x18" width="32">
    
  <bitfield begin="31" description="1: Override with register                                                                                                                                                                                                                         0: Default" end="31" id="OVRRDHSTXEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="1: Enable                                                                                                                                                                                                                                   0: Disable" end="26" id="REGHSTXEN" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="25" description="1: Override with register                                                                                                                                                                                                                         0: Default" end="25" id="OVRRDHSTXTERMEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="1: Enable                                                                                                                                                                                                                                   0: Disable" end="20" id="REGHSTXTERMEN" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="19" description="1: Override with register                                                                                                                                                                                                                         0: Default" end="19" id="OVRRDCLKLANEADDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="001: Lane0 -> clock lane                                                                                                                                                                                         010: Lane1-> clock lane                                                                                                                                                                                                         011: Lane2 -> clock lane                                                                                                                                                                                           101: Lane3 -> clock lane Other states are reserved.                                                                                             Default: 001" end="16" id="REGCLKLANEADDR" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="15" description="1: Override with register bit                                                                                                                                                                                                                0: Default" end="15" id="OVRRDDEEMPDISABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="1:Disable De-emphasis                                                                                                                                                                                                     0:Enable De-emphasis" end="10" id="REGDEEMPDISABLE" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="9" description="1: Override with register                                                                                                                                                                                                                         0: Default" end="9" id="OVRRDLPTXEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="1: Enable                                                                                                                                                                                                                                   0: Disable" end="4" id="REGLPTXEN" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="3" description="Reserved" end="2" id="EMPTY" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description="1 : Bypass LP-RX and LP-CD with fast buffers                                                                                                                                                                 0 : Do not bypass" end="1" id="BYPASSCOMPFILT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="1 : Bypass LP-RX and LP-CD comparator with fast buffers                                                                                                                                         0 : Do not bypass" end="0" id="BYPASSCOMP" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="REGISTER7" id="REGISTER7" offset="0x1C" width="32">
    
  <bitfield begin="31" description="1: Override with register                                                                                                                                                                                                                                                                     0: Default" end="31" id="OVRRDLPRXEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="1:Enable                                                                                                                                                                                                                                                                          0:Disable" end="26" id="REGLPRXEN" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="25" description="1: Override with register                                                                                                                                                                                                                                                                     0: Default" end="25" id="OVRRDLPCDEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="24" description="1:Enable                                                                                                                                                                                                                                                                          0:Disable" end="20" id="REGLPCDEN" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="19" description="1: Override with register                                                                                                                                                                                                                                                                     0: Default" end="19" id="OVRRDULPRXEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="1:Enable                                                                                                                                                                                                                                                                          0:Disable" end="14" id="REGULPRXEN" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="13" description="1: Override with register                                                                                                                                                                                                                                                                     0: Default" end="13" id="OVRRDLDOVDDTRACKING" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="1: Enable LDO tracking VDD                                                                                                                                                                                                                                                                                 0: Disable(default)" end="12" id="REGLDOVDDTRACKING" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="1: Override with register                                                                                                                                                                                                                                                                     0: Default" end="11" id="OVRRDHSLDOOBSERVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="1: Enable HS LDO observe                                                                                                                                                                                                                                                                                    0: Disable" end="10" id="REGHSLDOOBSERVE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="1: Override with register                                                                                                                                                                                                                                                                     0: Default" end="9" id="OVRRDBIASGENTRIMMODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="1: Enable                                                                                                                                                                        0: Disable" end="8" id="REGBIASGENTRIMMODE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="1: Override with register                                                                                                                                                                                                                                                                     0: Default" end="7" id="OVRRDHSTXCOREEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="1: Enable                                                                                                                                                                                                   0: Disable(default)" end="2" id="REGHSTXCOREEN" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="1" description="Reserved" end="0" id="EMPTY" rwaccess="R" width="2"></bitfield>
  </register>
  
  
  <register acronym="REGISTER8" id="REGISTER8" offset="0x20" width="32">
    
  <bitfield begin="31" description="Reserved" end="12" id="RESERVED" rwaccess="R" width="20"></bitfield>
    
  <bitfield begin="11" description="1: Override EFUSE bits                                                                                                                                                                                                                                         0: Use EFUSE bits" end="11" id="OVRRDHSTXTERMRES" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="11111: Max resistance                                                                                                                                                                                                                     10000: Nominal resistance                                                                                                                                                                                                                                                       00000: Min resistance" end="6" id="REGHSTXTERMRES" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="5" description="1: Override EFUSE bits                                                                                                                                                         0: Use EFUSE bits" end="5" id="OVRRDEFUSEBIASGEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="11111: Min current                                                                                               10000: Nominal current                                                                                                                            00000: Max current" end="0" id="BIASGENCODE" rwaccess="RW" width="5"></bitfield>
  </register>
  
  
  <register acronym="REGISTER9" id="REGISTER9" offset="0x24" width="32">
    
  <bitfield begin="31" description="1: Override with register bit                                                                                                                                                                                                             0: Default" end="31" id="OVRRDPOLARITY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="1: DX=DN, DY=DP                                                                                                                                                                                                                                                   0: DX=DP, DY=DN" end="26" id="REGPOLARITY3TO0" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="25" description="Reserved" end="25" id="EMPTY" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="24" description="1: Override with Register bit                                                                                                                                                                                                                                                                               0 : Default" end="24" id="OVRRDBIASGENEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="1: Enable                                                                                                                                                                                                                     0: Disable" end="23" id="REGBIASGENEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="22" description="1: Override with Register bit                                                                                                                                                                                                      0: Default" end="22" id="OVRRDBANDGAPEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="1: Enable                                                                                                                                                                                                                                                           0: Disable" end="21" id="REGBANDGAPEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="1: Enable biasgen current (10uA) brought out.                                                                                                                                                                                                                                                       0: Biasgen current is not brought out.(Note this testmode will be used only in testchips. Not expected to be used in SOC)" end="20" id="ENBIASGENCURROUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="1: Control LDO output voltage through register bits.                                                                                                                                                                                                0: Set LDO voltage to default" end="19" id="ENLDOVOLTAGECONTROL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="1111: Maximum voltage                                                                                                                        0000: Minimum voltage                                                                                                                                                                                 Default: 0100" end="15" id="REGLDOVOLTAGE" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="14" description="1: Control Bias current through register bits.                                                                                                                                                                                                                              0: Set bias current to default." end="14" id="ENBIASGENCONTROL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="Default: 00" end="12" id="REGBIASGENTESTMODES" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="11" description="1: Enable control.                                                                                                                                                                                                                          0: Use default current" end="11" id="ENVREGCONTROL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="Default: 00" end="9" id="REGVREGLOAD" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description="Default: 00" end="7" id="REGVREGBIASCURR" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="6" description="1: LP-TX bypass controlled by register bit.                                                                                                                                                                                                                    0: Default value" end="6" id="ENLPTXIMPBYPASS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="1: output impedance bypassed permanently                                                                                                                                                                                                                                                                                                            0: output impedance not bypassed at all" end="5" id="REGLPTXIMPBYPASS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="1: Override signals with register settings                                                                                                                             0: Default" end="4" id="OVRRDCLKIN4DDRSIGNALS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="BYPASSEN" end="3" id="REGBYPASSEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="CLKINEN" end="2" id="REGCLKINEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="CLKIN4DDRGOODBAR" end="1" id="REGCLKIN4DDRGODDBAR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="BYPASSACKZ" end="0" id="REGBYPASSACKZ" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="REGISTER10" id="REGISTER10" offset="0x28" width="32">
    
  <bitfield begin="31" description="Set LPTX wakeup time counter in PWRCLK cycles or TXCLKESC cycles.                                                                                                                                                                                             In PWRCLK cycles (when PWRCMD is changed).                                                                                                                                                                                                                        00: 250 (Default)                                                                                                                                                                                                                                                  01: 313                                                                                                                                                          10: 375                                                                                                                                                                                                     11: 500" end="30" id="LDOWAKEUPTIME" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="29" description="LDO wakeup time counter in number of PWRCLK cycles (approximate)                                                                                                                                     00: 12500 (Default)                                                                                                                                                               01: 6250                                                                                                                                                                     10: 31250                                                                                                                                                                                         11: 62500" end="28" id="LPPOWERUPTIME" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="27" description="1: LPTX Data Taken from register                                                                                                            0: Default" end="27" id="ENLPTXSCPDAT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="26" description="26-17: Data for DX4,DY4,DX3,DY3, DX2,DY2, DX1,DY1, DX0,DY0 respectively" end="17" id="REGLPTXSCPDAT4TO0DXDY" rwaccess="RW" width="10"></bitfield>
    
  <bitfield begin="16" description="1: HS Data Taken from register                                                                                                                                                                           0: Default" end="16" id="ENHSTXSCPDAT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="15-11: Data for D4, D3, D2, D1 and D0 respectively" end="11" id="REGHSTXSCPDAT4TO0" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="10" description="1: Override with Register bit                                                                                                                     0: Default" end="10" id="OVRRDLDOEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="1: Enable                                                                                                                                   0: Disable" end="4" id="REGLDOEN" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="3" description="Reserved" end="0" id="EMPTY" rwaccess="R" width="4"></bitfield>
  </register>
  
  
  <register acronym="REGISTER11" id="REGISTER11" offset="0x2C" width="32">
    
  <bitfield begin="31" description="Fourth byte transmitted in loop-back mode" end="24" id="LOOPBACKDATABYTE3" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="Third byte transmitted in loop-back mode" end="16" id="LOOPBACKDATABYTE2" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Second byte transmitted in loop-back mode" end="8" id="LOOPBACKDATABYTE1" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="7" description="First byte transmitted in loop-back mode" end="0" id="LOOPBACKDATABYTE0" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REGISTER12" id="REGISTER12" offset="0x30" width="32">
    
  <bitfield begin="31" description="TCLK-PRE used in loop-back mode - in number of DDR clocksDefault: 4 DDRCLK cycles" end="24" id="TCLKPRE" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="23" description="TCLK-POST used in loop-back mode - in number of DDR clocksDefault: 50 DDRCLK cycles" end="16" id="TCLKPOST" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="15" description="Default: 0" end="15" id="OVRRDLANEENABLE" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Default: 00000" end="10" id="REGLANEENABLE" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="9" description="Reserved" end="8" id="EMPTY" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="7" description="Maximum: 100000                                                                                               Minimum:  011111                                                                                                                                          Default: 000000" end="0" id="BGTRIMBITS" rwaccess="RW" width="8"></bitfield>
  </register>
  
  
  <register acronym="REGISTER13" id="REGISTER13" offset="0x34" width="32">
    
  <bitfield begin="31" description="Default:0" end="8" id="ANALOGTESTMODES" rwaccess="RW" width="24"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="0" id="EMPTY" rwaccess="R" width="8"></bitfield>
  </register>
  
  
  <register acronym="REGISTER14" id="REGISTER14" offset="0x38" width="32">
    
  <bitfield begin="31" description="1: Override bandgap control bits with register value                                                                              0: Default" end="31" id="OVRRDBGCONTROL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="Default: 01111100" end="23" id="REGBGCONTROL" rwaccess="RW" width="8"></bitfield>
    
  <bitfield begin="22" description="1: Override with register bit                                                                                                        0: Default" end="22" id="OVRRDHSDELAYCALIBEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="21" description="1: Enable                                                                                                                                                                                                   0: Disable" end="21" id="REGHSDELAYCALIBEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="20" description="1: Override with register bit                                                                                                   0: Default" end="20" id="OVRRDHSDELAYCALIBCLRZ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="19" description="1: Clrz disabled(default)                                                                                                               0. Clrz enable" end="19" id="REGHSDELAYCALIBCLRZ" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="18" description="1: Override with register bit                                                                                                                              0: Default" end="18" id="OVRRDHSTXDELAYMASTERCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="Default: 0000" end="14" id="REGHSTXDELAYMASTERCTRL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="13" description="1: Enable sampled data to be brought out on WPO pins.                                                                                                         0: Normal mode" end="13" id="LPCDSAMPLEOUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="1: Enable sampled data to be brought out on WPO pins.                                                                                                                                      0: Normal mode" end="12" id="LPRXSAMPLEOUTEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="1: Override EFUSE bits                                                                                        0: Use EFUSE bits" end="11" id="OVRRDEFUSEBG" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="1: Override with register bit                                                                              0: Default" end="10" id="OVRRDHSTXDELAYSLAVECTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="Default: 0000" end="6" id="REGHSTXDELAYSLAVECTRL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="5" description="Reserved" end="0" id="EMPTY" rwaccess="R" width="6"></bitfield>
  </register>
  
  
  <register acronym="REGISTER15" id="REGISTER15" offset="0x3C" width="32">
    
  <bitfield begin="31" description="1: Override with register bit                                                                                                                              0: Default" end="31" id="OVRRDLDOHIZEN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="30" description="1: LDO in Hiz Mode                                                                                                                          0: LDO not in Hiz mode" end="25" id="REGLDOHIZEN" rwaccess="RW" width="6"></bitfield>
    
  <bitfield begin="24" description="REG_THSTXEN is timing parameter for HSTXEN deassertion staggering.                                                                                                                                                          staggered time = REG_THSTXEN * (4 * Reg_Tlpxby2)                                                                                                         Default : 1010    1000 ns                                                                                                                                                                   0000 : Reserved                                   " end="21" id="REG_THSTXEN" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="20" description="Reserved" end="9" id="EMPTY" rwaccess="R" width="12"></bitfield>
    
  <bitfield begin="8" description="1: NoTransition disabled                                                                                                                                            0: NoTransition controlled by FSM                                                                                                                                                               Default: 00000" end="4" id="NOTRANSITIONDISABLE" rwaccess="RW" width="5"></bitfield>
    
  <bitfield begin="3" description="1: Override with register bits                                                                                                                                  0: Default" end="3" id="OVRRDNOTRANSITIONCTRL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="Default: 011" end="0" id="REGNOTRANSITIONCTRL" rwaccess="RW" width="3"></bitfield>
  </register>
</module>
