#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 29 20:09:42 2020
# Process ID: 12700
# Current directory: E:/aaagongcheng/Camera_Demo/Camera_Demo.runs/RGB_LED_Task_0_synth_1
# Command line: vivado.exe -log RGB_LED_Task_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RGB_LED_Task_0.tcl
# Log file: E:/aaagongcheng/Camera_Demo/Camera_Demo.runs/RGB_LED_Task_0_synth_1/RGB_LED_Task_0.vds
# Journal file: E:/aaagongcheng/Camera_Demo/Camera_Demo.runs/RGB_LED_Task_0_synth_1\vivado.jou
#-----------------------------------------------------------
source RGB_LED_Task_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/aaagongcheng/Camera_Demo/IP_Core'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/aaagongcheng/Camera_Demo/PLD/shuqi/SEA/Examples/FPGA-IP/Frequency-Divider-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/aaagongcheng/Camera_Demo/PLD/shuqi/SEA/Examples/FPGA-IP/LED-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Users ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi_to_axis:1.0'. The one found in IP location 'e:/aaagongcheng/Camera_Demo/IP_Core/CSI2AXIS_1.0_IP' will take precedence over the same IP in location e:/Users ip/CSI2AXIS_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'trenz.biz:user:csi2_d_phy_rx:1.0'. The one found in IP location 'e:/aaagongcheng/Camera_Demo/IP_Core/CSI2DPHY_RX_1.0_IP' will take precedence over the same IP in location e:/Users ip/CSI2DPHY_RX_1.0_IP
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2dvi:1.2'. The one found in IP location 'e:/aaagongcheng/Camera_Demo/IP_Core/RGB2DVI_IP' will take precedence over the same IP in location e:/Users ip/RGB2DVI_IP
Command: synth_design -top RGB_LED_Task_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 468.512 ; gain = 102.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RGB_LED_Task_0' [e:/aaagongcheng/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/synth/RGB_LED_Task_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'RGB_LED_Task' [e:/aaagongcheng/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/src/RGB_LED_Task.v:26]
	Parameter PWM_PERCENT_Max bound to: 500 - type: integer 
	Parameter PWM_PERCENT_Min bound to: 0 - type: integer 
	Parameter Delta_Min bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Driver_SK6805' [e:/aaagongcheng/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/src/Driver_SK6805.v:34]
	Parameter Period_Send bound to: 12 - type: integer 
	Parameter Division_Factor bound to: 1000 - type: integer 
	Parameter RGB_All_Bit bound to: 48 - type: integer 
	Parameter CODE_High_0 bound to: 3 - type: integer 
	Parameter CODE_High_1 bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [e:/aaagongcheng/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/src/Driver_SK6805.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Driver_SK6805' (1#1) [e:/aaagongcheng/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/src/Driver_SK6805.v:34]
INFO: [Synth 8-6157] synthesizing module 'Clk_Division' [e:/aaagongcheng/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/src/Clk_Division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division' (2#1) [e:/aaagongcheng/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/src/Clk_Division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RGB_LED_Task' (3#1) [e:/aaagongcheng/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/src/RGB_LED_Task.v:26]
INFO: [Synth 8-6155] done synthesizing module 'RGB_LED_Task_0' (4#1) [e:/aaagongcheng/Camera_Demo/Camera_Demo.srcs/sources_1/ip/RGB_LED_Task_0/synth/RGB_LED_Task_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 524.707 ; gain = 158.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 524.707 ; gain = 158.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 524.707 ; gain = 158.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.074 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 809.180 ; gain = 2.105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 809.180 ; gain = 443.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 809.180 ; gain = 443.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 809.180 ; gain = 443.105
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Data_Cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Send_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED_IO" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Send_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED_IO" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Send_Cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "RGB_State" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 809.180 ; gain = 443.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Driver_SK6805 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
Module Clk_Division 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module RGB_LED_Task 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/Driver_SK6805_0/Data_Cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/Driver_SK6805_0/LED_IO" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/RGB_State" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP inst/Clk_Divide_2_reg, operation Mode is: (A*(B:0x1f4))'.
DSP Report: register inst/Clk_Divide_2_reg is absorbed into DSP inst/Clk_Divide_2_reg.
DSP Report: operator inst/Clk_Divide_20 is absorbed into DSP inst/Clk_Divide_2_reg.
DSP Report: Generating DSP inst/Clk_Division1/Count1, operation Mode is: (C:0xffffffffffff)+(A*(B:0x1f4))'.
DSP Report: register inst/Clk_Divide_2_reg is absorbed into DSP inst/Clk_Division1/Count1.
DSP Report: operator inst/Clk_Division1/Count1 is absorbed into DSP inst/Clk_Division1/Count1.
DSP Report: operator inst/Clk_Divide_20 is absorbed into DSP inst/Clk_Division1/Count1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Clk_Divide_1_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/Cnt_1_reg[9]' (FDC) to 'inst/Cnt_1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Cnt_2_reg[9]' (FDC_1) to 'inst/Cnt_2_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Cnt_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Cnt_2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Clk_Division0/Is_Odd_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 809.180 ; gain = 443.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RGB_LED_Task | (A*(B:0x1f4))'                    | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|RGB_LED_Task | (C:0xffffffffffff)+(A*(B:0x1f4))' | 13     | 9      | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 856.008 ; gain = 489.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 856.457 ; gain = 490.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 877.195 ; gain = 511.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 877.195 ; gain = 511.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 877.195 ; gain = 511.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 877.195 ; gain = 511.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 877.195 ; gain = 511.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 877.195 ; gain = 511.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 877.195 ; gain = 511.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    45|
|2     |DSP48E1_2 |     2|
|3     |LUT1      |    34|
|4     |LUT2      |    26|
|5     |LUT3      |    44|
|6     |LUT4      |    43|
|7     |LUT5      |    25|
|8     |LUT6      |    82|
|9     |FDCE      |    88|
|10    |FDRE      |    80|
+------+----------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   469|
|2     |  inst              |RGB_LED_Task   |   469|
|3     |    Clk_Division0   |Clk_Division   |    71|
|4     |    Clk_Division1   |Clk_Division_0 |   121|
|5     |    Driver_SK6805_0 |Driver_SK6805  |    88|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 877.195 ; gain = 511.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 877.195 ; gain = 226.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 877.195 ; gain = 511.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 877.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 877.195 ; gain = 523.160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 877.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/aaagongcheng/Camera_Demo/Camera_Demo.runs/RGB_LED_Task_0_synth_1/RGB_LED_Task_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP RGB_LED_Task_0, cache-ID = 5bccb1c5463877c5
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 877.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/aaagongcheng/Camera_Demo/Camera_Demo.runs/RGB_LED_Task_0_synth_1/RGB_LED_Task_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RGB_LED_Task_0_utilization_synth.rpt -pb RGB_LED_Task_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 20:10:46 2020...
