daphne_tx_common_reset.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_common_reset.v,
daphne_tx_clock_module.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/DAPHNE_TX/example_design/support/daphne_tx_clock_module.v,
daphne_tx_common.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_common.v,
daphne_tx_gt_usrclk_source.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_gt_usrclk_source.v,
daphne_tx_support.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_support.v,
daphne_tx_cpll_railing.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_cpll_railing.v,
daphne_tx_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/DAPHNE_TX/example_design/daphne_tx_tx_startup_fsm.v,
daphne_tx_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/DAPHNE_TX/example_design/daphne_tx_rx_startup_fsm.v,
daphne_tx_init.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_init.v,
daphne_tx_gt.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_gt.v,
daphne_tx_multi_gt.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx_multi_gt.v,
daphne_tx_sync_block.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/DAPHNE_TX/example_design/daphne_tx_sync_block.v,
daphne_tx.v,verilog,xil_defaultlib,../../../../loopback_v2.srcs/sources_1/ip/DAPHNE_TX/daphne_tx.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
